Classic Timing Analyzer report for DDS_sin
Sun May 05 16:52:15 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                                                                             ; To                                                                                                                                                                       ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 6.023 ns                         ; set_p_key_in                                                                                                     ; key:u9|key_out                                                                                                                                                           ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 44.891 ns                        ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8 ; sin_data[0]                                                                                                                                                              ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                         ; altera_reserved_tdo                                                                                                                                                      ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 2.054 ns                         ; altera_internal_jtag~TDIUTAP                                                                                     ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A   ; None          ; 13.81 MHz ( period = 72.388 ns ) ; key_coding:u10|set_waveform[0]                                                                                   ; TLC5615:U5|din_reg[0]                                                                                                                                                    ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 129.20 MHz ( period = 7.740 ns ) ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                                                                                  ;                                                                                                                                                                          ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                         ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 13.81 MHz ( period = 72.388 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 32.043 ns               ;
; N/A                                     ; 13.98 MHz ( period = 71.510 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 31.604 ns               ;
; N/A                                     ; 14.87 MHz ( period = 67.262 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 29.480 ns               ;
; N/A                                     ; 15.06 MHz ( period = 66.384 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 29.041 ns               ;
; N/A                                     ; 16.37 MHz ( period = 61.084 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 26.391 ns               ;
; N/A                                     ; 16.61 MHz ( period = 60.206 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 25.952 ns               ;
; N/A                                     ; 17.82 MHz ( period = 56.120 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 23.890 ns               ;
; N/A                                     ; 18.10 MHz ( period = 55.242 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 23.451 ns               ;
; N/A                                     ; 21.18 MHz ( period = 47.220 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 19.440 ns               ;
; N/A                                     ; 21.58 MHz ( period = 46.342 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 19.001 ns               ;
; N/A                                     ; 24.07 MHz ( period = 41.542 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 16.601 ns               ;
; N/A                                     ; 24.59 MHz ( period = 40.664 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[5] ; clk        ; clk      ; None                        ; None                      ; 16.162 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.45 MHz ( period = 37.809 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.504 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.72 MHz ( period = 37.425 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 37.116 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 26.87 MHz ( period = 37.219 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.920 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.16 MHz ( period = 36.823 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.498 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 27.46 MHz ( period = 36.422 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[0] ; clk        ; clk      ; None                        ; None                      ; 36.111 ns               ;
; N/A                                     ; 28.04 MHz ( period = 35.658 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 13.659 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.246 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.941 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.553 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.780 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[6] ; clk        ; clk      ; None                        ; None                      ; 13.220 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 28.86 MHz ( period = 34.656 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 34.357 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.935 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.859 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[1] ; clk        ; clk      ; None                        ; None                      ; 33.548 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.157 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.852 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.773 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.464 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.567 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 31.268 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.08 MHz ( period = 31.171 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.846 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 32.50 MHz ( period = 30.770 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[2] ; clk        ; clk      ; None                        ; None                      ; 30.459 ns               ;
; N/A                                     ; 33.02 MHz ( period = 30.286 ns )                    ; key_coding:u10|set_waveform[0]                                                                                                               ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 10.985 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.70 MHz ( period = 29.675 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.408 ns )                    ; key_coding:u10|set_waveform[1]                                                                                                               ; TLC5615:U5|din_reg[7] ; clk        ; clk      ; None                        ; None                      ; 10.546 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.291 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.963 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.689 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 28.345 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 35.35 MHz ( period = 28.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; TLC5615:U5|din_reg[3] ; clk        ; clk      ; None                        ; None                      ; 27.958 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.225 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 24.901 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.225 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 24.901 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.225 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 24.901 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.225 ns )                    ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; TLC5615:U5|din_reg[4] ; clk        ; clk      ; None                        ; None                      ; 24.901 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                              ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                     ; To                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 129.20 MHz ( period = 7.740 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 138.20 MHz ( period = 7.236 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.352 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; 144.93 MHz ( period = 6.900 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 146.41 MHz ( period = 6.830 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.139 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.032 ns                ;
; N/A                                     ; 154.32 MHz ( period = 6.480 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.976 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.872 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.857 ns                ;
; N/A                                     ; 161.66 MHz ( period = 6.186 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 173.13 MHz ( period = 5.776 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 175.69 MHz ( period = 5.692 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 176.87 MHz ( period = 5.654 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 179.05 MHz ( period = 5.585 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.305 ns                ;
; N/A                                     ; 179.76 MHz ( period = 5.563 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 181.85 MHz ( period = 5.499 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.219 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.088 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 186.08 MHz ( period = 5.374 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 186.46 MHz ( period = 5.363 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 187.72 MHz ( period = 5.327 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.047 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.012 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.890 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 190.91 MHz ( period = 5.238 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.937 ns                ;
; N/A                                     ; 192.64 MHz ( period = 5.191 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.892 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 195.05 MHz ( period = 5.127 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; 195.47 MHz ( period = 5.116 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.851 ns                ;
; N/A                                     ; 195.89 MHz ( period = 5.105 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.840 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.834 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.12 MHz ( period = 5.073 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.710 ns                ;
; N/A                                     ; 197.28 MHz ( period = 5.069 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 197.55 MHz ( period = 5.062 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 198.37 MHz ( period = 5.041 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.776 ns                ;
; N/A                                     ; 198.81 MHz ( period = 5.030 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 199.24 MHz ( period = 5.019 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 200.76 MHz ( period = 4.981 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                         ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg                                   ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 200.92 MHz ( period = 4.977 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8                             ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 201.82 MHz ( period = 4.955 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.668 ns                ;
; N/A                                     ; 202.27 MHz ( period = 4.944 ns )                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; 202.63 MHz ( period = 4.935 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.671 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.137 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.734 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.082 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg0                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg1                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a2~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg2                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a3~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg3                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a4~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg4                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a5~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg5                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a6~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg6                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a7~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg7                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a8~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg8                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a9~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_datain_reg0                              ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_memory_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_we_reg       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.663 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.980 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg7 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg0 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.523 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg3 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.518 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.501 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg4  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.441 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg1 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.460 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg5  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.425 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg1  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.419 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg6  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.414 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg8  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.412 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg3  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.411 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg2  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.410 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.408 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_datain_reg0  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.407 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~portb_datain_reg7  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.406 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg4 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg6 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.105 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg2 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.097 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg5 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.096 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~portb_address_reg8 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.096 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                          ;                                                                                                                                              ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                        ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                       ; To Clock                     ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 6.023 ns   ; set_p_key_in                 ; key:u9|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 5.627 ns   ; set_p_key_in                 ; key:u9|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.626 ns   ; set_p_key_in                 ; key:u9|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.622 ns   ; set_p_key_in                 ; key:u9|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.622 ns   ; set_p_key_in                 ; key:u9|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.619 ns   ; set_p_key_in                 ; key:u9|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.618 ns   ; set_p_key_in                 ; key:u9|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.467 ns   ; set_f_key_in                 ; key:u7|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.466 ns   ; set_f_key_in                 ; key:u7|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.459 ns   ; set_waveform_key_in          ; key:u6|state.s1                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.455 ns   ; set_waveform_key_in          ; key:u6|state.s3                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.431 ns   ; set_f_key_in                 ; key:u7|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.430 ns   ; set_f_key_in                 ; key:u7|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.427 ns   ; set_f_key_in                 ; key:u7|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.419 ns   ; set_waveform_key_in          ; key:u6|state.s4                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.417 ns   ; set_waveform_key_in          ; key:u6|state.s2                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.415 ns   ; set_waveform_key_in          ; key:u6|state.s5                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.100 ns   ; set_f_key_in                 ; key:u7|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.089 ns   ; set_waveform_key_in          ; key:u6|state.s0                                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 4.995 ns   ; set_f_key_in                 ; key:u7|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 4.130 ns   ; set_waveform_key_in          ; key:u6|key_out                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 2.415 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.274 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.034 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.034 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.034 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.034 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 2.034 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.979 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.979 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.979 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.979 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.365 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.996 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.732 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.732 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.046 ns   ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.471 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.478 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.550 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.591 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.591 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.630 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.634 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.635 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.665 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.725 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.726 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.799 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.799 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.898 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.898 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.898 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.024 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.029 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.035 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.116 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.321 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.371 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.375 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.408 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.695 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.733 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.788 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                         ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.891 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.507 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 44.301 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.905 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.504 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 43.276 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 42.837 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 42.381 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.997 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.791 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 41.395 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.994 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.766 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 40.327 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 39.157 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.773 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.567 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 38.171 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.770 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.542 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 37.103 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.678 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg3 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg4 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg5 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg6 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg7 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.294 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg8 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg5                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg6                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg7                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 35.088 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a1~porta_address_reg8                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg0                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg1                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg2                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg3                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg4                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg5                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg6                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg7                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.692 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a6~porta_address_reg8                             ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg0 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg1 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg2 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg3 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg4 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg5 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg6 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg7 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.291 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a1~porta_address_reg8 ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 34.063 ns  ; key_coding:u10|set_waveform[0]                                                                                                               ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 33.624 ns  ; key_coding:u10|set_waveform[1]                                                                                                               ; sin_data[3] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg1                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg2                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg3                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg4                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg5                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg6                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg7                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.946 ns  ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg8                             ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.562 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg0 ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.562 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg1 ; sin_data[4] ; clk        ;
; N/A                                     ; None                                                ; 31.562 ns  ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ram_block3a0~porta_address_reg2 ; sin_data[4] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                              ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                               ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                       ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 2.054 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.999 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.961 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.674 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.641 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.637 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.587 ns  ; altera_internal_jtag~TDIUTAP ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.382 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.301 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.299 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.295 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.290 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.164 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.164 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.164 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.065 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.065 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.992 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.991 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.931 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.901 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.900 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.896 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.857 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.816 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.744 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.737 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.453 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.220 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.466 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.466 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.730 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.713 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.713 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.713 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.713 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.768 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.768 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.768 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.768 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.768 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.008 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.149 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -3.864 ns ; set_waveform_key_in          ; key:u6|key_out                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -4.729 ns ; set_f_key_in                 ; key:u7|key_out                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -4.823 ns ; set_waveform_key_in          ; key:u6|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.834 ns ; set_f_key_in                 ; key:u7|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.149 ns ; set_waveform_key_in          ; key:u6|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.151 ns ; set_waveform_key_in          ; key:u6|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.153 ns ; set_waveform_key_in          ; key:u6|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.161 ns ; set_f_key_in                 ; key:u7|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.164 ns ; set_f_key_in                 ; key:u7|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.165 ns ; set_f_key_in                 ; key:u7|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.189 ns ; set_waveform_key_in          ; key:u6|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.193 ns ; set_waveform_key_in          ; key:u6|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.200 ns ; set_f_key_in                 ; key:u7|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.201 ns ; set_f_key_in                 ; key:u7|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.352 ns ; set_p_key_in                 ; key:u9|state.s4                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.353 ns ; set_p_key_in                 ; key:u9|state.s5                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.356 ns ; set_p_key_in                 ; key:u9|state.s0                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.356 ns ; set_p_key_in                 ; key:u9|state.s3                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.360 ns ; set_p_key_in                 ; key:u9|state.s2                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.361 ns ; set_p_key_in                 ; key:u9|state.s1                                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.757 ns ; set_p_key_in                 ; key:u9|key_out                                                                                                                                                           ; clk                          ;
+---------------+-------------+-----------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun May 05 16:52:13 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_sin -c DDS_sin --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TLC5615:U5|sclk" as buffer
    Info: Detected ripple clock "key:u7|key_out" as buffer
    Info: Detected ripple clock "key:u6|key_out" as buffer
    Info: Detected ripple clock "key:u9|key_out" as buffer
Info: Clock "clk" has Internal fmax of 13.81 MHz between source register "key_coding:u10|set_waveform[0]" and destination register "TLC5615:U5|din_reg[0]" (period= 72.388 ns)
    Info: + Longest register to register delay is 32.043 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N1; Fanout = 42; REG Node = 'key_coding:u10|set_waveform[0]'
        Info: 2: + IC(0.521 ns) + CELL(0.624 ns) = 1.145 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 1; COMB Node = 'DDS:u4|Mux9~0'
        Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 1.874 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|Mux9~1'
        Info: 4: + IC(0.716 ns) + CELL(0.621 ns) = 3.211 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 2; COMB Node = 'DDS:u4|Add0~1'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.297 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'DDS:u4|Add0~3'
        Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 3.487 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'DDS:u4|Add0~5'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.573 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; COMB Node = 'DDS:u4|Add0~7'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.659 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 2; COMB Node = 'DDS:u4|Add0~9'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.745 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4|Add0~11'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.831 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4|Add0~13'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.917 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 2; COMB Node = 'DDS:u4|Add0~15'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.003 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 2; COMB Node = 'DDS:u4|Add0~17'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.509 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 4; COMB Node = 'DDS:u4|Add0~18'
        Info: 14: + IC(0.390 ns) + CELL(0.596 ns) = 5.495 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 6.001 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4'
        Info: 16: + IC(0.739 ns) + CELL(0.651 ns) = 7.391 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86'
        Info: 17: + IC(0.696 ns) + CELL(0.621 ns) = 8.708 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 9.214 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8'
        Info: 19: + IC(0.397 ns) + CELL(0.206 ns) = 9.817 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74'
        Info: 20: + IC(1.045 ns) + CELL(0.621 ns) = 11.483 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 11.569 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 11.655 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 11.741 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7'
        Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 12.247 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8'
        Info: 25: + IC(0.437 ns) + CELL(0.206 ns) = 12.890 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64'
        Info: 26: + IC(0.702 ns) + CELL(0.621 ns) = 14.213 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 14.299 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 14.385 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 14.471 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7'
        Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 14.977 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8'
        Info: 31: + IC(0.765 ns) + CELL(0.370 ns) = 16.112 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205'
        Info: 32: + IC(0.713 ns) + CELL(0.596 ns) = 17.421 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 17.507 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7'
        Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 18.013 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8'
        Info: 35: + IC(0.756 ns) + CELL(0.366 ns) = 19.135 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43'
        Info: 36: + IC(1.510 ns) + CELL(0.621 ns) = 21.266 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 21.352 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5'
        Info: 38: + IC(0.000 ns) + CELL(0.190 ns) = 21.542 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 22.048 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8'
        Info: 40: + IC(0.434 ns) + CELL(0.370 ns) = 22.852 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39'
        Info: 41: + IC(0.702 ns) + CELL(0.621 ns) = 24.175 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 24.261 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 24.347 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 24.433 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7'
        Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 24.939 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8'
        Info: 46: + IC(0.441 ns) + CELL(0.370 ns) = 25.750 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29'
        Info: 47: + IC(1.115 ns) + CELL(0.621 ns) = 27.486 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 27.572 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 27.658 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 27.744 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7'
        Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 28.250 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8'
        Info: 52: + IC(0.751 ns) + CELL(0.366 ns) = 29.367 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13'
        Info: 53: + IC(0.699 ns) + CELL(0.621 ns) = 30.687 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 30.773 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 30.859 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7'
        Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 31.365 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8'
        Info: 57: + IC(0.368 ns) + CELL(0.202 ns) = 31.935 ns; Loc. = LCCOMB_X13_Y9_N14; Fanout = 1; COMB Node = 'TLC5615:U5|din_reg[0]~4'
        Info: 58: + IC(0.000 ns) + CELL(0.108 ns) = 32.043 ns; Loc. = LCFF_X13_Y9_N15; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
        Info: Total cell delay = 17.783 ns ( 55.50 % )
        Info: Total interconnect delay = 14.260 ns ( 44.50 % )
    Info: - Smallest clock skew is -3.887 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.743 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X13_Y9_N15; Fanout = 1; REG Node = 'TLC5615:U5|din_reg[0]'
            Info: Total cell delay = 1.766 ns ( 64.38 % )
            Info: Total interconnect delay = 0.977 ns ( 35.62 % )
        Info: - Longest clock path from clock "clk" to source register is 6.630 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.938 ns) + CELL(0.970 ns) = 4.008 ns; Loc. = LCFF_X25_Y7_N17; Fanout = 2; REG Node = 'key:u6|key_out'
            Info: 3: + IC(1.129 ns) + CELL(0.000 ns) = 5.137 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'key:u6|key_out~clkctrl'
            Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 6.630 ns; Loc. = LCFF_X20_Y7_N1; Fanout = 42; REG Node = 'key_coding:u10|set_waveform[0]'
            Info: Total cell delay = 2.736 ns ( 41.27 % )
            Info: Total interconnect delay = 3.894 ns ( 58.73 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 129.2 MHz between source register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.74 ns)
    Info: + Longest register to register delay is 3.606 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 24; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]'
        Info: 2: + IC(1.175 ns) + CELL(0.651 ns) = 1.826 ns; Loc. = LCCOMB_X26_Y6_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~3'
        Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 2.568 ns; Loc. = LCCOMB_X26_Y6_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 4: + IC(0.393 ns) + CELL(0.537 ns) = 3.498 ns; Loc. = LCCOMB_X26_Y6_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.606 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.666 ns ( 46.20 % )
        Info: Total interconnect delay = 1.940 ns ( 53.80 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.305 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 12.55 % )
            Info: Total interconnect delay = 4.639 ns ( 87.45 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.305 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 5.305 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 24; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]'
            Info: Total cell delay = 0.666 ns ( 12.55 % )
            Info: Total interconnect delay = 4.639 ns ( 87.45 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key:u9|key_out" (data pin = "set_p_key_in", clock pin = "clk") is 6.023 ns
    Info: + Longest pin to register delay is 8.689 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 7; PIN Node = 'set_p_key_in'
        Info: 2: + IC(6.976 ns) + CELL(0.651 ns) = 8.581 ns; Loc. = LCCOMB_X2_Y6_N8; Fanout = 1; COMB Node = 'key:u9|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.689 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'key:u9|key_out'
        Info: Total cell delay = 1.713 ns ( 19.71 % )
        Info: Total interconnect delay = 6.976 ns ( 80.29 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.626 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.860 ns) + CELL(0.666 ns) = 2.626 ns; Loc. = LCFF_X2_Y6_N9; Fanout = 2; REG Node = 'key:u9|key_out'
        Info: Total cell delay = 1.766 ns ( 67.25 % )
        Info: Total interconnect delay = 0.860 ns ( 32.75 % )
Info: tco from clock "clk" to destination pin "sin_data[0]" through memory "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0" is 44.891 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 117; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.750 ns) + CELL(0.835 ns) = 2.828 ns; Loc. = M4K_X11_Y6; Fanout = 2; MEM Node = 'DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.935 ns ( 68.42 % )
        Info: Total interconnect delay = 0.893 ns ( 31.58 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 41.803 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 2; MEM Node = 'DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|q_a[0]'
        Info: 3: + IC(2.194 ns) + CELL(0.651 ns) = 6.606 ns; Loc. = LCCOMB_X20_Y7_N8; Fanout = 1; COMB Node = 'DDS:u4|Mux9~0'
        Info: 4: + IC(0.363 ns) + CELL(0.366 ns) = 7.335 ns; Loc. = LCCOMB_X20_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|Mux9~1'
        Info: 5: + IC(0.716 ns) + CELL(0.621 ns) = 8.672 ns; Loc. = LCCOMB_X19_Y7_N10; Fanout = 2; COMB Node = 'DDS:u4|Add0~1'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.758 ns; Loc. = LCCOMB_X19_Y7_N12; Fanout = 2; COMB Node = 'DDS:u4|Add0~3'
        Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 8.948 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 2; COMB Node = 'DDS:u4|Add0~5'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.034 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 2; COMB Node = 'DDS:u4|Add0~7'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.120 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 2; COMB Node = 'DDS:u4|Add0~9'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.206 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4|Add0~11'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.292 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4|Add0~13'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.378 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 2; COMB Node = 'DDS:u4|Add0~15'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.464 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 2; COMB Node = 'DDS:u4|Add0~17'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 9.970 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 4; COMB Node = 'DDS:u4|Add0~18'
        Info: 15: + IC(0.390 ns) + CELL(0.596 ns) = 10.956 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[2]~3'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 11.462 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_3_result_int[3]~4'
        Info: 17: + IC(0.739 ns) + CELL(0.651 ns) = 12.852 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[18]~86'
        Info: 18: + IC(0.696 ns) + CELL(0.621 ns) = 14.169 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[4]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 14.675 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_4_result_int[5]~8'
        Info: 20: + IC(0.397 ns) + CELL(0.206 ns) = 15.278 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[20]~74'
        Info: 21: + IC(1.045 ns) + CELL(0.621 ns) = 16.944 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[1]~1'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 17.030 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[2]~3'
        Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 17.116 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[3]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 17.202 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[4]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.506 ns) = 17.708 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_5_result_int[5]~8'
        Info: 26: + IC(0.437 ns) + CELL(0.206 ns) = 18.351 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[25]~64'
        Info: 27: + IC(0.702 ns) + CELL(0.621 ns) = 19.674 ns; Loc. = LCCOMB_X14_Y7_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[1]~1'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 19.760 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[2]~3'
        Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 19.846 ns; Loc. = LCCOMB_X14_Y7_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[3]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 19.932 ns; Loc. = LCCOMB_X14_Y7_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 20.438 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_6_result_int[5]~8'
        Info: 32: + IC(0.765 ns) + CELL(0.370 ns) = 21.573 ns; Loc. = LCCOMB_X13_Y7_N28; Fanout = 3; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[32]~205'
        Info: 33: + IC(0.713 ns) + CELL(0.596 ns) = 22.882 ns; Loc. = LCCOMB_X14_Y7_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[3]~5'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 22.968 ns; Loc. = LCCOMB_X14_Y7_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[4]~7'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 23.474 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_7_result_int[5]~8'
        Info: 36: + IC(0.756 ns) + CELL(0.366 ns) = 24.596 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[36]~43'
        Info: 37: + IC(1.510 ns) + CELL(0.621 ns) = 26.727 ns; Loc. = LCCOMB_X15_Y9_N10; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[2]~3'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 26.813 ns; Loc. = LCCOMB_X15_Y9_N12; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[3]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.190 ns) = 27.003 ns; Loc. = LCCOMB_X15_Y9_N14; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[4]~7'
        Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 27.509 ns; Loc. = LCCOMB_X15_Y9_N16; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_8_result_int[5]~8'
        Info: 41: + IC(0.434 ns) + CELL(0.370 ns) = 28.313 ns; Loc. = LCCOMB_X15_Y9_N6; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[40]~39'
        Info: 42: + IC(0.702 ns) + CELL(0.621 ns) = 29.636 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[1]~1'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 29.722 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[2]~3'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 29.808 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[3]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 29.894 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[4]~7'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 30.400 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 12; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_9_result_int[5]~8'
        Info: 47: + IC(0.441 ns) + CELL(0.370 ns) = 31.211 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[45]~29'
        Info: 48: + IC(1.115 ns) + CELL(0.621 ns) = 32.947 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[1]~1'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 33.033 ns; Loc. = LCCOMB_X13_Y9_N2; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[2]~3'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 33.119 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[3]~5'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 33.205 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[4]~7'
        Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 33.711 ns; Loc. = LCCOMB_X13_Y9_N8; Fanout = 10; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_10_result_int[5]~8'
        Info: 53: + IC(0.751 ns) + CELL(0.366 ns) = 34.828 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|StageOut[51]~13'
        Info: 54: + IC(0.699 ns) + CELL(0.621 ns) = 36.148 ns; Loc. = LCCOMB_X13_Y9_N22; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[2]~3'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 36.234 ns; Loc. = LCCOMB_X13_Y9_N24; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[3]~5'
        Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 36.320 ns; Loc. = LCCOMB_X13_Y9_N26; Fanout = 1; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[4]~7'
        Info: 57: + IC(0.000 ns) + CELL(0.506 ns) = 36.826 ns; Loc. = LCCOMB_X13_Y9_N28; Fanout = 2; COMB Node = 'DDS:u4|lpm_divide:Div0|lpm_divide_cem:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_e2f:divider|add_sub_11_result_int[5]~8'
        Info: 58: + IC(1.741 ns) + CELL(3.236 ns) = 41.803 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'sin_data[0]'
        Info: Total cell delay = 24.497 ns ( 58.60 % )
        Info: Total interconnect delay = 17.306 ns ( 41.40 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.054 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.326 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(3.812 ns) + CELL(0.000 ns) = 3.812 ns; Loc. = CLKCTRL_G0; Fanout = 142; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 5.326 ns; Loc. = LCFF_X26_Y9_N7; Fanout = 1; REG Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.666 ns ( 12.50 % )
        Info: Total interconnect delay = 4.660 ns ( 87.50 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 3.578 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(3.100 ns) + CELL(0.370 ns) = 3.470 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 1; COMB Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~25'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.578 ns; Loc. = LCFF_X26_Y9_N7; Fanout = 1; REG Node = 'DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]'
        Info: Total cell delay = 0.478 ns ( 13.36 % )
        Info: Total interconnect delay = 3.100 ns ( 86.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 137 megabytes
    Info: Processing ended: Sun May 05 16:52:15 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


