lib_name: bag_serdes_ec
cell_name: qdr_tap1_feedback
pins: [ "VDD", "VSS", "inp", "inn", "clkp", "clkn", "en0", "en1", "fb_clkp", "lat_clkp", "fb_outp", "fb_outn", "lat_outp", "lat_outn" ]
instances:
  XLAT:
    lib_name: bag_serdes_ec
    cell_name: integ_amp
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "lat_outp"
        num_bits: 1
      outn:
        direction: output
        net_name: "lat_outn"
        num_bits: 1
      foot:
        direction: output
        net_name: "lat_foot"
        num_bits: 1
      tail:
        direction: output
        net_name: "lat_tail"
        num_bits: 1
      pm0p:
        direction: output
        net_name: "lat_pm0p"
        num_bits: 1
      pm0n:
        direction: output
        net_name: "lat_pm0n"
        num_bits: 1
      pm1p:
        direction: output
        net_name: "lat_pm1p"
        num_bits: 1
      pm1n:
        direction: output
        net_name: "lat_pm1n"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      en0:
        direction: input
        net_name: "en0"
        num_bits: 1
      en1:
        direction: input
        net_name: "en1"
        num_bits: 1
      bias_clkp:
        direction: input
        net_name: "lat_clkp"
        num_bits: 1
  XFB:
    lib_name: bag_serdes_ec
    cell_name: integ_amp
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outp:
        direction: output
        net_name: "fb_outp"
        num_bits: 1
      outn:
        direction: output
        net_name: "fb_outn"
        num_bits: 1
      foot:
        direction: output
        net_name: "fb_foot"
        num_bits: 1
      tail:
        direction: output
        net_name: "fb_tail"
        num_bits: 1
      pm0p:
        direction: output
        net_name: "fb_pm0p"
        num_bits: 1
      pm0n:
        direction: output
        net_name: "fb_pm0n"
        num_bits: 1
      pm1p:
        direction: output
        net_name: "fb_pm1p"
        num_bits: 1
      pm1n:
        direction: output
        net_name: "fb_pm1n"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inp:
        direction: input
        net_name: "inp"
        num_bits: 1
      inn:
        direction: input
        net_name: "inn"
        num_bits: 1
      en0:
        direction: input
        net_name: "en0"
        num_bits: 1
      en1:
        direction: input
        net_name: "en1"
        num_bits: 1
      bias_clkp:
        direction: input
        net_name: "fb_clkp"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XDUM:
    lib_name: BAG_prim
    cell_name: nmos4_standard
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
