{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634256668742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634256668748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:11:08 2021 " "Processing started: Thu Oct 14 19:11:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634256668748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634256668748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SixteenBitTwosComp -c SixteenBitTwosComp " "Command: quartus_map --read_settings_files=on --write_settings_files=off SixteenBitTwosComp -c SixteenBitTwosComp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634256668748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634256669320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634256669320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbittwoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbittwoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitTwosComp " "Found entity 1: SixteenBitTwosComp" {  } { { "SixteenBitTwosComp.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/SixteenBitTwosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634256677102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SixteenBitTwosComp " "Elaborating entity \"SixteenBitTwosComp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634256677136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenbitinverter.v 1 1 " "Using design file sixteenbitinverter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitInverter " "Found entity 1: SixteenBitInverter" {  } { { "sixteenbitinverter.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/sixteenbitinverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1634256677158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitInverter SixteenBitInverter:I0 " "Elaborating entity \"SixteenBitInverter\" for hierarchy \"SixteenBitInverter:I0\"" {  } { { "SixteenBitTwosComp.v" "I0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/SixteenBitTwosComp.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634256677159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitinverter.v 1 1 " "Using design file fourbitinverter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitInverter " "Found entity 1: FourBitInverter" {  } { { "fourbitinverter.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/fourbitinverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677183 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1634256677183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitInverter SixteenBitInverter:I0\|FourBitInverter:I0 " "Elaborating entity \"FourBitInverter\" for hierarchy \"SixteenBitInverter:I0\|FourBitInverter:I0\"" {  } { { "sixteenbitinverter.v" "I0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/sixteenbitinverter.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634256677183 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sixteenbitadder.v 1 1 " "Using design file sixteenbitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitAdder " "Found entity 1: SixteenBitAdder" {  } { { "sixteenbitadder.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/sixteenbitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1634256677205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder SixteenBitAdder:A0 " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"SixteenBitAdder:A0\"" {  } { { "SixteenBitTwosComp.v" "A0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/SixteenBitTwosComp.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634256677206 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fourbitadder.v 1 1 " "Using design file fourbitadder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "fourbitadder.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/fourbitadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1634256677223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder SixteenBitAdder:A0\|FourBitAdder:U0 " "Elaborating entity \"FourBitAdder\" for hierarchy \"SixteenBitAdder:A0\|FourBitAdder:U0\"" {  } { { "sixteenbitadder.v" "U0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/sixteenbitadder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634256677223 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.v 1 1 " "Using design file fulladder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634256677240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1634256677240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder SixteenBitAdder:A0\|FourBitAdder:U0\|FullAdder:U0 " "Elaborating entity \"FullAdder\" for hierarchy \"SixteenBitAdder:A0\|FourBitAdder:U0\|FullAdder:U0\"" {  } { { "fourbitadder.v" "U0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/fourbitadder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634256677241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634256677446 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634256677446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634256677446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634256677446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634256677485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:11:17 2021 " "Processing ended: Thu Oct 14 19:11:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634256677485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634256677485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634256677485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634256677485 ""}
