Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,447
design__instance__area,4468.87
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00004761229865835048
power__switching__total,0.000020488107111305
power__leakage__total,0.0000015435740579050616
power__total,0.00006964397471165285
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2500771327468173
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2500771327468173
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.14956825090685794
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.19986168841168
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.149568
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.291986
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25007358003303803
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25007358003303803
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7055485284604015
timing__setup__ws__corner:nom_slow_1p08V_125C,8.031849190852784
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.705549
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.653967
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25007535638992767
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25007535638992767
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3481808273582054
timing__setup__ws__corner:nom_typ_1p20V_25C,9.406200529154512
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.348181
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.066786
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25007358003303803
clock__skew__worst_setup,0.25007358003303803
timing__hold__ws,0.14956825090685794
timing__setup__ws,8.031849190852784
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.149568
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.653967
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,447
design__instance__area__stdcell,4468.87
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.15441
design__instance__utilization__stdcell,0.15441
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,50
design__instance__area__class:inverter,273.974
design__instance__count__class:sequential_cell,7
design__instance__area__class:sequential_cell,330.221
design__instance__count__class:multi_input_combinational_cell,340
design__instance__area__class:multi_input_combinational_cell,3383.86
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,47
design__instance__area__class:timing_repair_buffer,453.6
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7369.13
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,5
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,473
route__net__special,2
route__drc_errors__iter:0,218
route__wirelength__iter:0,8344
route__drc_errors__iter:1,91
route__wirelength__iter:1,8317
route__drc_errors__iter:2,92
route__wirelength__iter:2,8274
route__drc_errors__iter:3,23
route__wirelength__iter:3,8242
route__drc_errors__iter:4,0
route__wirelength__iter:4,8234
route__drc_errors,0
route__wirelength,8234
route__vias,2521
route__vias__singlecut,2521
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,123.125
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,345
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,345
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,345
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,345
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000043066
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000389356
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,8.72859E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000389356
design_powergrid__voltage__worst,0.00000389356
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.0000043066
design_powergrid__drop__worst__net:VPWR,0.0000043066
design_powergrid__voltage__worst__net:VGND,0.00000389356
design_powergrid__drop__worst__net:VGND,0.00000389356
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,9.4099999999999996906467625290559908535215072333812713623046875E-7
ir__drop__worst,0.0000043100000000000002390687474373986987075113574974238872528076171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
