  val shiftReg = Reg(UInt(4.W))
  shiftReg := Cat(shiftReg(2, 0), din)
  val dout = shiftReg(3)
