\hypertarget{classcaffe_1_1SyncedMemory}{}\section{caffe\+:\+:Synced\+Memory Class Reference}
\label{classcaffe_1_1SyncedMemory}\index{caffe\+::\+Synced\+Memory@{caffe\+::\+Synced\+Memory}}


Manages memory allocation and synchronization between the host (C\+PU) and device (G\+PU).  




{\ttfamily \#include $<$syncedmem.\+hpp$>$}

\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum {\bfseries Synced\+Head} \{ {\bfseries U\+N\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}, 
{\bfseries H\+E\+A\+D\+\_\+\+A\+T\+\_\+\+C\+PU}, 
{\bfseries H\+E\+A\+D\+\_\+\+A\+T\+\_\+\+G\+PU}, 
{\bfseries S\+Y\+N\+C\+ED}
 \}\hypertarget{classcaffe_1_1SyncedMemory_aa9d505f04322f6e521a57b8fc51dfba1}{}\label{classcaffe_1_1SyncedMemory_aa9d505f04322f6e521a57b8fc51dfba1}

\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries Synced\+Memory} (size\+\_\+t size)\hypertarget{classcaffe_1_1SyncedMemory_a858ddd33252ddfd6e8bb2dc59ab7691b}{}\label{classcaffe_1_1SyncedMemory_a858ddd33252ddfd6e8bb2dc59ab7691b}

\item 
const void $\ast$ {\bfseries cpu\+\_\+data} ()\hypertarget{classcaffe_1_1SyncedMemory_a5ffa0255e243f223e1af064fb7322ae4}{}\label{classcaffe_1_1SyncedMemory_a5ffa0255e243f223e1af064fb7322ae4}

\item 
void {\bfseries set\+\_\+cpu\+\_\+data} (void $\ast$data)\hypertarget{classcaffe_1_1SyncedMemory_a4118cdf888d8663c4f88c037ce3e3b8e}{}\label{classcaffe_1_1SyncedMemory_a4118cdf888d8663c4f88c037ce3e3b8e}

\item 
const void $\ast$ {\bfseries gpu\+\_\+data} ()\hypertarget{classcaffe_1_1SyncedMemory_acf04d9fabcde73902bdad08672696933}{}\label{classcaffe_1_1SyncedMemory_acf04d9fabcde73902bdad08672696933}

\item 
void {\bfseries set\+\_\+gpu\+\_\+data} (void $\ast$data)\hypertarget{classcaffe_1_1SyncedMemory_a9d3831fe6c03370890d76dc8a82f4ca1}{}\label{classcaffe_1_1SyncedMemory_a9d3831fe6c03370890d76dc8a82f4ca1}

\item 
void $\ast$ {\bfseries mutable\+\_\+cpu\+\_\+data} ()\hypertarget{classcaffe_1_1SyncedMemory_ab32cd46d7f0cf524d79e4ba7da7449dd}{}\label{classcaffe_1_1SyncedMemory_ab32cd46d7f0cf524d79e4ba7da7449dd}

\item 
void $\ast$ {\bfseries mutable\+\_\+gpu\+\_\+data} ()\hypertarget{classcaffe_1_1SyncedMemory_ab6ca4faa7233c8ac2319acb72ba0441e}{}\label{classcaffe_1_1SyncedMemory_ab6ca4faa7233c8ac2319acb72ba0441e}

\item 
Synced\+Head {\bfseries head} ()\hypertarget{classcaffe_1_1SyncedMemory_abd3e8f08d0186d3460fcce1378a2dc4c}{}\label{classcaffe_1_1SyncedMemory_abd3e8f08d0186d3460fcce1378a2dc4c}

\item 
size\+\_\+t {\bfseries size} ()\hypertarget{classcaffe_1_1SyncedMemory_ae181c18b137d62de33bc91501aabb841}{}\label{classcaffe_1_1SyncedMemory_ae181c18b137d62de33bc91501aabb841}

\item 
void {\bfseries async\+\_\+gpu\+\_\+push} (const cuda\+Stream\+\_\+t \&stream)\hypertarget{classcaffe_1_1SyncedMemory_a16308ac4986b99fb62303c4f4c1d118b}{}\label{classcaffe_1_1SyncedMemory_a16308ac4986b99fb62303c4f4c1d118b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Manages memory allocation and synchronization between the host (C\+PU) and device (G\+PU). 

T\+O\+D\+O(dox)\+: more thorough description. 

The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/caffe/syncedmem.\+hpp\item 
src/caffe/syncedmem.\+cpp\end{DoxyCompactItemize}
