============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 19:05:52 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(38)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(50)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(66)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(97)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(133)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(134)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 19 trigger nets, 19 data nets.
KIT-1004 : Chipwatcher code = 1100111100100110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=80) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=80) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=80)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=80)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=19,BUS_CTRL_NUM=58,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1937/21 useful/useless nets, 1102/13 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1714/6 useful/useless nets, 1426/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1698/16 useful/useless nets, 1414/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 309 better
SYN-1014 : Optimize round 2
SYN-1032 : 1488/30 useful/useless nets, 1204/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1512/150 useful/useless nets, 1244/24 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 195 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1861/5 useful/useless nets, 1593/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 164 (3.80), #lev = 5 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 189 (3.76), #lev = 4 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 422 instances into 189 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 276 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.659353s wall, 1.390625s user + 0.125000s system = 1.515625s CPU (91.3%)

RUN-1004 : used memory is 145 MB, reserved memory is 109 MB, peak memory is 148 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (178 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1089 instances
RUN-0007 : 440 luts, 465 seqs, 84 mslices, 55 lslices, 19 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1369 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 789 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     232     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     225     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1087 instances, 440 luts, 465 seqs, 139 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 367163
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1087.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 253226, overlap = 56.25
PHY-3002 : Step(2): len = 175586, overlap = 56.25
PHY-3002 : Step(3): len = 116076, overlap = 56.25
PHY-3002 : Step(4): len = 98173.8, overlap = 56.25
PHY-3002 : Step(5): len = 70632.7, overlap = 56.25
PHY-3002 : Step(6): len = 66015.3, overlap = 56.25
PHY-3002 : Step(7): len = 59677.7, overlap = 56.25
PHY-3002 : Step(8): len = 55308.1, overlap = 47.25
PHY-3002 : Step(9): len = 51423.9, overlap = 51.75
PHY-3002 : Step(10): len = 46642.9, overlap = 56.25
PHY-3002 : Step(11): len = 41942.1, overlap = 56.25
PHY-3002 : Step(12): len = 41072.9, overlap = 51.75
PHY-3002 : Step(13): len = 38354.8, overlap = 56.25
PHY-3002 : Step(14): len = 36604.6, overlap = 56.25
PHY-3002 : Step(15): len = 36514.5, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.79099e-06
PHY-3002 : Step(16): len = 35470.1, overlap = 51.75
PHY-3002 : Step(17): len = 35657, overlap = 51.75
PHY-3002 : Step(18): len = 34484.6, overlap = 56.25
PHY-3002 : Step(19): len = 32561.1, overlap = 56.25
PHY-3002 : Step(20): len = 32496.4, overlap = 56.25
PHY-3002 : Step(21): len = 32455.5, overlap = 56.25
PHY-3002 : Step(22): len = 32938.5, overlap = 47.25
PHY-3002 : Step(23): len = 32236.3, overlap = 51.75
PHY-3002 : Step(24): len = 32051.9, overlap = 51.75
PHY-3002 : Step(25): len = 31859, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.58199e-06
PHY-3002 : Step(26): len = 32122.8, overlap = 51.75
PHY-3002 : Step(27): len = 32190.4, overlap = 47.25
PHY-3002 : Step(28): len = 32668.5, overlap = 48
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.16398e-06
PHY-3002 : Step(29): len = 33825.5, overlap = 52.5
PHY-3002 : Step(30): len = 33914.3, overlap = 48
PHY-3002 : Step(31): len = 34349.1, overlap = 47.75
PHY-3002 : Step(32): len = 34418.8, overlap = 47.75
PHY-3002 : Step(33): len = 33610.3, overlap = 43.25
PHY-3002 : Step(34): len = 33352.1, overlap = 43
PHY-3002 : Step(35): len = 33257.7, overlap = 43
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.4328e-05
PHY-3002 : Step(36): len = 34364.7, overlap = 43
PHY-3002 : Step(37): len = 34809.3, overlap = 43
PHY-3002 : Step(38): len = 34984.8, overlap = 43
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.86559e-05
PHY-3002 : Step(39): len = 34982.5, overlap = 43
PHY-3002 : Step(40): len = 35105.3, overlap = 38.5
PHY-3002 : Step(41): len = 35768, overlap = 38.5
PHY-3002 : Step(42): len = 36046.6, overlap = 38.5
PHY-3002 : Step(43): len = 36078.3, overlap = 38.25
PHY-3002 : Step(44): len = 36093.4, overlap = 38.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021210s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 39710.9, overlap = 4.25
PHY-3002 : Step(46): len = 39717.6, overlap = 4.78125
PHY-3002 : Step(47): len = 38499.1, overlap = 6.0625
PHY-3002 : Step(48): len = 38736.7, overlap = 7.4375
PHY-3002 : Step(49): len = 38220.4, overlap = 7.6875
PHY-3002 : Step(50): len = 37512.6, overlap = 9.375
PHY-3002 : Step(51): len = 36816.1, overlap = 13.9062
PHY-3002 : Step(52): len = 36532.7, overlap = 14.5
PHY-3002 : Step(53): len = 36191, overlap = 14.375
PHY-3002 : Step(54): len = 35620.1, overlap = 14.0938
PHY-3002 : Step(55): len = 35636.3, overlap = 14.0938
PHY-3002 : Step(56): len = 35568.3, overlap = 12.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000181694
PHY-3002 : Step(57): len = 35387.8, overlap = 11.1562
PHY-3002 : Step(58): len = 35387.8, overlap = 11.1562
PHY-3002 : Step(59): len = 35179.9, overlap = 10.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000363387
PHY-3002 : Step(60): len = 35335.8, overlap = 10.9062
PHY-3002 : Step(61): len = 35335.8, overlap = 10.9062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.89004e-05
PHY-3002 : Step(62): len = 36229.7, overlap = 45.2188
PHY-3002 : Step(63): len = 36526.2, overlap = 45.9062
PHY-3002 : Step(64): len = 36987, overlap = 47
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.78008e-05
PHY-3002 : Step(65): len = 36071, overlap = 45.5312
PHY-3002 : Step(66): len = 36195.5, overlap = 45.3438
PHY-3002 : Step(67): len = 36792.9, overlap = 45.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.56015e-05
PHY-3002 : Step(68): len = 36720.3, overlap = 38.2188
PHY-3002 : Step(69): len = 36813.2, overlap = 35.9688
PHY-3002 : Step(70): len = 37107.7, overlap = 33.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151203
PHY-3002 : Step(71): len = 36957.2, overlap = 28.9688
PHY-3002 : Step(72): len = 36973.9, overlap = 28.5938
PHY-3002 : Step(73): len = 37137.6, overlap = 30.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302406
PHY-3002 : Step(74): len = 37002.5, overlap = 32.5312
PHY-3002 : Step(75): len = 37058.2, overlap = 33.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000604812
PHY-3002 : Step(76): len = 37179.1, overlap = 32.7812
PHY-3002 : Step(77): len = 37224.5, overlap = 32.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00120962
PHY-3002 : Step(78): len = 37289, overlap = 32.7188
PHY-3002 : Step(79): len = 37157.2, overlap = 29.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00241925
PHY-3002 : Step(80): len = 37200.6, overlap = 32.2812
PHY-3002 : Step(81): len = 37200.6, overlap = 32.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0048385
PHY-3002 : Step(82): len = 37265.4, overlap = 29.8125
PHY-3002 : Step(83): len = 37266, overlap = 29.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.009677
PHY-3002 : Step(84): len = 37315, overlap = 29.4375
PHY-3002 : Step(85): len = 37315, overlap = 29.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 64.72 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 44768, over cnt = 175(0%), over = 631, worst = 13
PHY-1001 : End global iterations;  0.117717s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

PHY-1001 : Congestion index: top1 = 33.88, top5 = 18.93, top10 = 11.96, top15 = 8.54.
PHY-1001 : End incremental global routing;  0.186069s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5812, tnet num: 1367, tinst num: 1087, tnode num: 7671, tedge num: 9762.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.181759s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.391316s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (67.9%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.407363s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 440 LUT to BLE ...
SYN-4008 : Packed 440 LUT and 188 SEQ to BLE.
SYN-4003 : Packing 277 remaining SEQ's ...
SYN-4005 : Packed 142 SEQ with LUT/SLICE
SYN-4006 : 131 single LUT's are left
SYN-4006 : 135 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 575/909 primitive instances ...
PHY-3001 : End packing;  0.045864s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 503 instances
RUN-1001 : 229 mslices, 229 lslices, 19 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1186 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 588 nets have 2 pins
RUN-1001 : 448 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 501 instances, 458 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 37694, Over = 40.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64693e-05
PHY-3002 : Step(86): len = 36755.1, overlap = 43
PHY-3002 : Step(87): len = 36735.8, overlap = 42.75
PHY-3002 : Step(88): len = 36668.3, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.29386e-05
PHY-3002 : Step(89): len = 36330.2, overlap = 45
PHY-3002 : Step(90): len = 36432.2, overlap = 45.5
PHY-3002 : Step(91): len = 36610, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.58772e-05
PHY-3002 : Step(92): len = 37113.7, overlap = 44.5
PHY-3002 : Step(93): len = 37265.6, overlap = 44.25
PHY-3002 : Step(94): len = 37547.9, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.188200s wall, 0.031250s user + 0.078125s system = 0.109375s CPU (58.1%)

PHY-3001 : Trial Legalized: Len = 50562.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00168771
PHY-3002 : Step(95): len = 47142.7, overlap = 5.25
PHY-3002 : Step(96): len = 45662.2, overlap = 8.5
PHY-3002 : Step(97): len = 41892.3, overlap = 18.75
PHY-3002 : Step(98): len = 41466.3, overlap = 20.5
PHY-3002 : Step(99): len = 40847.4, overlap = 23
PHY-3002 : Step(100): len = 40436.7, overlap = 24.75
PHY-3002 : Step(101): len = 40232.7, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00337542
PHY-3002 : Step(102): len = 40311.8, overlap = 24
PHY-3002 : Step(103): len = 40234.1, overlap = 23.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00675084
PHY-3002 : Step(104): len = 40120.3, overlap = 24.25
PHY-3002 : Step(105): len = 40026.6, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006370s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 46552.3, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 46772.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 70/1186.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56632, over cnt = 148(0%), over = 254, worst = 8
PHY-1002 : len = 58192, over cnt = 62(0%), over = 76, worst = 3
PHY-1002 : len = 58736, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 58848, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 58864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.215829s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (29.0%)

PHY-1001 : Congestion index: top1 = 28.99, top5 = 20.28, top10 = 14.66, top15 = 11.06.
PHY-1001 : End incremental global routing;  0.284806s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (38.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5051, tnet num: 1184, tinst num: 501, tnode num: 6424, tedge num: 8817.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210440s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (81.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.520412s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (60.0%)

OPT-1001 : Current memory(MB): used = 203, reserve = 168, peak = 203.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1021/1186.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008188s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.8%)

PHY-1001 : Congestion index: top1 = 28.99, top5 = 20.28, top10 = 14.66, top15 = 11.06.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002341s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (667.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.607314s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (64.3%)

RUN-1003 : finish command "place" in  6.391807s wall, 1.671875s user + 0.781250s system = 2.453125s CPU (38.4%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 204 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 503 instances
RUN-1001 : 229 mslices, 229 lslices, 19 pads, 21 brams, 0 dsps
RUN-1001 : There are total 1186 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 588 nets have 2 pins
RUN-1001 : 448 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5051, tnet num: 1184, tinst num: 501, tnode num: 6424, tedge num: 8817.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 229 mslices, 229 lslices, 19 pads, 21 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1184 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 652 clock pins, and constraint 1373 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55896, over cnt = 148(0%), over = 251, worst = 6
PHY-1002 : len = 57280, over cnt = 66(0%), over = 91, worst = 4
PHY-1002 : len = 57968, over cnt = 19(0%), over = 25, worst = 3
PHY-1002 : len = 58104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.219073s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.4%)

PHY-1001 : Congestion index: top1 = 28.75, top5 = 19.97, top10 = 14.47, top15 = 10.94.
PHY-1001 : End global routing;  0.282752s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 230, reserve = 195, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 497, reserve = 467, peak = 497.
PHY-1001 : End build detailed router design. 4.249199s wall, 3.484375s user + 0.062500s system = 3.546875s CPU (83.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.277611s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (90.5%)

PHY-1001 : Current memory(MB): used = 529, reserve = 500, peak = 529.
PHY-1001 : End phase 1; 1.291090s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (90.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 219160, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 529, reserve = 500, peak = 529.
PHY-1001 : End initial routed; 5.317501s wall, 4.171875s user + 0.031250s system = 4.203125s CPU (79.0%)

PHY-1001 : Current memory(MB): used = 529, reserve = 500, peak = 529.
PHY-1001 : End phase 2; 5.317576s wall, 4.171875s user + 0.031250s system = 4.203125s CPU (79.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 218992, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.044267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 219024, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.031406s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (49.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 219056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027184s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (57.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.204423s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.4%)

PHY-1001 : Current memory(MB): used = 542, reserve = 513, peak = 542.
PHY-1001 : End phase 3; 0.452491s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (72.5%)

PHY-1003 : Routed, final wirelength = 219056
PHY-1001 : Current memory(MB): used = 543, reserve = 513, peak = 543.
PHY-1001 : End export database. 0.014828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.4%)

PHY-1001 : End detail routing;  11.601260s wall, 9.406250s user + 0.140625s system = 9.546875s CPU (82.3%)

RUN-1003 : finish command "route" in  12.220933s wall, 9.859375s user + 0.140625s system = 10.000000s CPU (81.8%)

RUN-1004 : used memory is 476 MB, reserved memory is 447 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      742   out of  19600    3.79%
#reg                      486   out of  19600    2.48%
#le                       877
  #lut only               391   out of    877   44.58%
  #reg only               135   out of    877   15.39%
  #lut&reg                351   out of    877   40.02%
#dsp                        0   out of     29    0.00%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            216
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        102
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_946.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |877    |603     |139     |501     |21      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |122    |72      |36      |52      |4       |0       |
|    fifo_list                       |fifo           |118    |68      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |16     |16      |0       |0       |4       |0       |
|  rx                                |uart_rx        |60     |54      |6       |37      |0       |0       |
|  tx                                |uart_tx        |63     |42      |8       |37      |0       |0       |
|  type                              |type_choice    |145    |137     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |475    |286     |81      |275     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |475    |286     |81      |275     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |182    |86      |0       |169     |0       |0       |
|        reg_inst                    |register       |180    |84      |0       |167     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |293    |200     |81      |106     |0       |0       |
|        bus_inst                    |bus_top        |67     |39      |20      |24      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |37     |19      |10      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |135    |106     |29      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       569   
    #2          2       295   
    #3          3        95   
    #4          4        58   
    #5        5-10      101   
    #6        11-50      39   
    #7       51-100      2    
    #8       101-500     2    
  Average     3.03            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 89c217c2f60ebc735562703e5ae1d696de135410788873208dd38fbfb83031b4 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 501
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1186, pip num: 13084
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1600 valid insts, and 34398 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100111100111100100110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.480333s wall, 20.484375s user + 0.093750s system = 20.578125s CPU (591.3%)

RUN-1004 : used memory is 479 MB, reserved memory is 451 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_190552.log"
