Analysis & Synthesis report for AlgoritmosRedimensionamento
Fri Sep 26 18:19:32 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |UnidadeControle|prox_estado
 12. State Machine - |UnidadeControle|estado
 13. State Machine - |UnidadeControle|vga_driver:draw|v_state
 14. State Machine - |UnidadeControle|vga_driver:draw|h_state
 15. State Machine - |UnidadeControle|MediaDeBlocos:comb_30|prox_estado
 16. State Machine - |UnidadeControle|MediaDeBlocos:comb_30|estado
 17. State Machine - |UnidadeControle|Decimacao:dcm_inst|prox_estado
 18. State Machine - |UnidadeControle|Decimacao:dcm_inst|estado
 19. State Machine - |UnidadeControle|Replicacao:vmp_inst|prox_estado
 20. State Machine - |UnidadeControle|Replicacao:vmp_inst|estado
 21. State Machine - |UnidadeControle|VizinhoMaisProximo:comb_17|prox_estado
 22. State Machine - |UnidadeControle|VizinhoMaisProximo:comb_17|estado
 23. Registers Removed During Synthesis
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated
 28. Source assignments for MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated
 29. Parameter Settings for User Entity Instance: clock_100_0002:clock_100_inst|altera_pll:altera_pll_i
 30. Parameter Settings for User Entity Instance: MemoriaROM:rom_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: MemoriaImgRED:ram_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: VizinhoMaisProximo:comb_17
 33. Parameter Settings for User Entity Instance: Replicacao:vmp_inst
 34. Parameter Settings for User Entity Instance: Decimacao:dcm_inst
 35. Parameter Settings for User Entity Instance: MediaDeBlocos:comb_30
 36. Parameter Settings for User Entity Instance: vga_driver:draw
 37. Parameter Settings for Inferred Entity Instance: VizinhoMaisProximo:comb_17|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: VizinhoMaisProximo:comb_17|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Mod0
 43. Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Mod1
 44. Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div2
 46. Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div1
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "clock_100_0002:clock_100_inst|altera_pll:altera_pll_i"
 49. Port Connectivity Checks: "clock_100_0002:clock_100_inst"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Sep 26 18:19:31 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; AlgoritmosRedimensionamento                    ;
; Top-level Entity Name           ; UnidadeControle                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 434                                            ;
; Total pins                      ; 39                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,611,200                                      ;
; Total DSP Blocks                ; 10                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Option                                                                          ; Setting            ; Default Value               ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                             ;
; Top-level entity name                                                           ; UnidadeControle    ; AlgoritmosRedimensionamento ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                   ;
; Use smart compilation                                                           ; Off                ; Off                         ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                          ;
; Enable compact report table                                                     ; Off                ; Off                         ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                        ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                         ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                         ;
; Preserve fewer node names                                                       ; On                 ; On                          ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                      ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                   ;
; State Machine Processing                                                        ; Auto               ; Auto                        ;
; Safe State Machine                                                              ; Off                ; Off                         ;
; Extract Verilog State Machines                                                  ; On                 ; On                          ;
; Extract VHDL State Machines                                                     ; On                 ; On                          ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                         ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                        ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                         ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                          ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                          ;
; Parallel Synthesis                                                              ; On                 ; On                          ;
; DSP Block Balancing                                                             ; Auto               ; Auto                        ;
; NOT Gate Push-Back                                                              ; On                 ; On                          ;
; Power-Up Don't Care                                                             ; On                 ; On                          ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                         ;
; Remove Duplicate Registers                                                      ; On                 ; On                          ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                         ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                         ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                         ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                         ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                         ;
; Ignore SOFT Buffers                                                             ; On                 ; On                          ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                         ;
; Optimization Technique                                                          ; Balanced           ; Balanced                    ;
; Carry Chain Length                                                              ; 70                 ; 70                          ;
; Auto Carry Chains                                                               ; On                 ; On                          ;
; Auto Open-Drain Pins                                                            ; On                 ; On                          ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                         ;
; Auto ROM Replacement                                                            ; On                 ; On                          ;
; Auto RAM Replacement                                                            ; On                 ; On                          ;
; Auto DSP Block Replacement                                                      ; On                 ; On                          ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                        ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                        ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                          ;
; Strict RAM Replacement                                                          ; Off                ; Off                         ;
; Allow Synchronous Control Signals                                               ; On                 ; On                          ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                         ;
; Auto Resource Sharing                                                           ; Off                ; Off                         ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                         ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                         ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                          ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                         ;
; Timing-Driven Synthesis                                                         ; On                 ; On                          ;
; Report Parameter Settings                                                       ; On                 ; On                          ;
; Report Source Assignments                                                       ; On                 ; On                          ;
; Report Connectivity Checks                                                      ; On                 ; On                          ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                         ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                           ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation          ;
; HDL message level                                                               ; Level2             ; Level2                      ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                         ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                        ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                        ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                         ;
; Clock MUX Protection                                                            ; On                 ; On                          ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                         ;
; Block Design Naming                                                             ; Auto               ; Auto                        ;
; SDC constraint protection                                                       ; Off                ; Off                         ;
; Synthesis Effort                                                                ; Auto               ; Auto                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                          ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                         ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                      ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                        ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                          ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                          ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library   ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+-----------+
; vga_driver.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/vga_driver.v               ;           ;
; divisor_clock.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v            ;           ;
; flipflop_d.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/flipflop_d.v               ;           ;
; MemoriaROM.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v               ;           ;
; MemoriaImgRED.v                  ; yes             ; User Wizard-Generated File             ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v            ;           ;
; Decimacao.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v                ;           ;
; UnidadeControle.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v          ;           ;
; Replicacao.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v               ;           ;
; VizinhoMaisProximo.v             ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v       ;           ;
; MediaDeBlocos.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v            ;           ;
; clock_100/clock_100_0002.v       ; yes             ; User Verilog HDL File                  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v ; clock_100 ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/altera_pll.v              ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf            ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc     ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc               ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc            ;           ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/aglobal231.inc            ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc             ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/altrom.inc                ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/altram.inc                ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/altdpram.inc              ;           ;
; db/altsyncram_0ki1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf     ;           ;
; Imagem_convertida.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Imagem_convertida.mif      ;           ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_01a.tdf          ;           ;
; db/mux_nfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_nfb.tdf             ;           ;
; db/altsyncram_8on1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf     ;           ;
; db/decode_3na.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_3na.tdf          ;           ;
; db/decode_s2a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_s2a.tdf          ;           ;
; db/mux_jhb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_jhb.tdf             ;           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/lpm_divide.tdf            ;           ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/abs_divider.inc           ;           ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga/quartus/libraries/megafunctions/sign_div_unsign.inc       ;           ;
; db/lpm_divide_dbm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_dbm.tdf      ;           ;
; db/sign_div_unsign_jlh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_jlh.tdf ;           ;
; db/alt_u_div_cve.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_cve.tdf       ;           ;
; db/lpm_divide_5am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_5am.tdf      ;           ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_bkh.tdf ;           ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_sse.tdf       ;           ;
; db/lpm_divide_6am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_6am.tdf      ;           ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ckh.tdf ;           ;
; db/alt_u_div_rse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_rse.tdf       ;           ;
; db/lpm_divide_4am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_4am.tdf      ;           ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_akh.tdf ;           ;
; db/alt_u_div_qse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_qse.tdf       ;           ;
; db/lpm_divide_g3m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_g3m.tdf      ;           ;
; db/lpm_divide_7am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7am.tdf      ;           ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dkh.tdf ;           ;
; db/alt_u_div_use.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_use.tdf       ;           ;
; db/lpm_divide_7dm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7dm.tdf      ;           ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dnh.tdf ;           ;
; db/alt_u_div_03f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_03f.tdf       ;           ;
; db/lpm_divide_8am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_8am.tdf      ;           ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ekh.tdf ;           ;
; db/alt_u_div_tse.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_tse.tdf       ;           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+---------------------------------------------+---------------------------------------------------------------+
; Resource                                    ; Usage                                                         ;
+---------------------------------------------+---------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1082                                                          ;
;                                             ;                                                               ;
; Combinational ALUT usage for logic          ; 1906                                                          ;
;     -- 7 input functions                    ; 9                                                             ;
;     -- 6 input functions                    ; 232                                                           ;
;     -- 5 input functions                    ; 250                                                           ;
;     -- 4 input functions                    ; 391                                                           ;
;     -- <=3 input functions                  ; 1024                                                          ;
;                                             ;                                                               ;
; Dedicated logic registers                   ; 434                                                           ;
;                                             ;                                                               ;
; I/O pins                                    ; 39                                                            ;
; Total MLAB memory bits                      ; 0                                                             ;
; Total block memory bits                     ; 2611200                                                       ;
;                                             ;                                                               ;
; Total DSP Blocks                            ; 10                                                            ;
;                                             ;                                                               ;
; Total PLLs                                  ; 1                                                             ;
;     -- PLLs                                 ; 1                                                             ;
;                                             ;                                                               ;
; Maximum fan-out node                        ; divisor_clock:divisor_inst|flipflop_d:comb_3|saida_registrada ;
; Maximum fan-out                             ; 419                                                           ;
; Total fan-out                               ; 14400                                                         ;
; Average fan-out                             ; 5.22                                                          ;
+---------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |UnidadeControle                          ; 1906 (259)          ; 434 (52)                  ; 2611200           ; 10         ; 39   ; 0            ; |UnidadeControle                                                                                                                            ; UnidadeControle     ; work         ;
;    |Decimacao:dcm_inst|                   ; 284 (84)            ; 59 (59)                   ; 0                 ; 1          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst                                                                                                         ; Decimacao           ; work         ;
;       |lpm_divide:Div0|                   ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Div0                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_4am:auto_generated|  ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                           ; lpm_divide_4am      ; work         ;
;             |sign_div_unsign_akh:divider| ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                               ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_qse:divider|    ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider         ; alt_u_div_qse       ; work         ;
;       |lpm_divide:Mod0|                   ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod0                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_g3m:auto_generated|  ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod0|lpm_divide_g3m:auto_generated                                                           ; lpm_divide_g3m      ; work         ;
;             |sign_div_unsign_jlh:divider| ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod0|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider                               ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|    ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod0|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider         ; alt_u_div_cve       ; work         ;
;       |lpm_divide:Mod1|                   ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod1                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_g3m:auto_generated|  ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod1|lpm_divide_g3m:auto_generated                                                           ; lpm_divide_g3m      ; work         ;
;             |sign_div_unsign_jlh:divider| ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod1|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider                               ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|    ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|Decimacao:dcm_inst|lpm_divide:Mod1|lpm_divide_g3m:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider         ; alt_u_div_cve       ; work         ;
;    |MediaDeBlocos:comb_30|                ; 683 (137)           ; 114 (114)                 ; 0                 ; 4          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30                                                                                                      ; MediaDeBlocos       ; work         ;
;       |lpm_divide:Div0|                   ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div0                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_7am:auto_generated|  ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div0|lpm_divide_7am:auto_generated                                                        ; lpm_divide_7am      ; work         ;
;             |sign_div_unsign_dkh:divider| ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div0|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider                            ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_use:divider|    ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div0|lpm_divide_7am:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_use:divider      ; alt_u_div_use       ; work         ;
;       |lpm_divide:Div1|                   ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div1                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_8am:auto_generated|  ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div1|lpm_divide_8am:auto_generated                                                        ; lpm_divide_8am      ; work         ;
;             |sign_div_unsign_ekh:divider| ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div1|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                            ; sign_div_unsign_ekh ; work         ;
;                |alt_u_div_tse:divider|    ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div1|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_tse:divider      ; alt_u_div_tse       ; work         ;
;       |lpm_divide:Div2|                   ; 422 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div2                                                                                      ; lpm_divide          ; work         ;
;          |lpm_divide_7dm:auto_generated|  ; 422 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div2|lpm_divide_7dm:auto_generated                                                        ; lpm_divide_7dm      ; work         ;
;             |sign_div_unsign_dnh:divider| ; 422 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div2|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                            ; sign_div_unsign_dnh ; work         ;
;                |alt_u_div_03f:divider|    ; 422 (422)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MediaDeBlocos:comb_30|lpm_divide:Div2|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider      ; alt_u_div_03f       ; work         ;
;    |MemoriaImgRED:ram_inst|               ; 84 (0)              ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaImgRED:ram_inst                                                                                                     ; MemoriaImgRED       ; work         ;
;       |altsyncram:altsyncram_component|   ; 84 (0)              ; 12 (0)                    ; 2457600           ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaImgRED:ram_inst|altsyncram:altsyncram_component                                                                     ; altsyncram          ; work         ;
;          |altsyncram_8on1:auto_generated| ; 84 (0)              ; 12 (12)                   ; 2457600           ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated                                      ; altsyncram_8on1     ; work         ;
;             |decode_3na:decode3|          ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|decode_3na:decode3                   ; decode_3na          ; work         ;
;             |decode_s2a:rden_decode|      ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|decode_s2a:rden_decode               ; decode_s2a          ; work         ;
;    |MemoriaROM:rom_inst|                  ; 19 (0)              ; 4 (0)                     ; 153600            ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaROM:rom_inst                                                                                                        ; MemoriaROM          ; work         ;
;       |altsyncram:altsyncram_component|   ; 19 (0)              ; 4 (0)                     ; 153600            ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaROM:rom_inst|altsyncram:altsyncram_component                                                                        ; altsyncram          ; work         ;
;          |altsyncram_0ki1:auto_generated| ; 19 (0)              ; 4 (4)                     ; 153600            ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated                                         ; altsyncram_0ki1     ; work         ;
;             |decode_01a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|decode_01a:rden_decode                  ; decode_01a          ; work         ;
;             |mux_nfb:mux2|                ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|mux_nfb:mux2                            ; mux_nfb             ; work         ;
;    |Replicacao:vmp_inst|                  ; 84 (84)             ; 79 (79)                   ; 0                 ; 3          ; 0    ; 0            ; |UnidadeControle|Replicacao:vmp_inst                                                                                                        ; Replicacao          ; work         ;
;    |VizinhoMaisProximo:comb_17|           ; 207 (57)            ; 58 (58)                   ; 0                 ; 1          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17                                                                                                 ; VizinhoMaisProximo  ; work         ;
;       |lpm_divide:Div0|                   ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|  ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div0|lpm_divide_dbm:auto_generated                                                   ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider| ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|    ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div0|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider ; alt_u_div_cve       ; work         ;
;       |lpm_divide:Div1|                   ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dbm:auto_generated|  ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div1|lpm_divide_dbm:auto_generated                                                   ; lpm_divide_dbm      ; work         ;
;             |sign_div_unsign_jlh:divider| ; 75 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider                       ; sign_div_unsign_jlh ; work         ;
;                |alt_u_div_cve:divider|    ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|VizinhoMaisProximo:comb_17|lpm_divide:Div1|lpm_divide_dbm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_cve:divider ; alt_u_div_cve       ; work         ;
;    |clock_100_0002:clock_100_inst|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|clock_100_0002:clock_100_inst                                                                                              ; clock_100_0002      ; clock_100    ;
;       |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|clock_100_0002:clock_100_inst|altera_pll:altera_pll_i                                                                      ; altera_pll          ; work         ;
;    |divisor_clock:divisor_inst|           ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|divisor_clock:divisor_inst                                                                                                 ; divisor_clock       ; work         ;
;       |flipflop_d:comb_3|                 ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|divisor_clock:divisor_inst|flipflop_d:comb_3                                                                               ; flipflop_d          ; work         ;
;    |lpm_divide:Div0|                      ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div0                                                                                                            ; lpm_divide          ; work         ;
;       |lpm_divide_5am:auto_generated|     ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                              ; lpm_divide_5am      ; work         ;
;          |sign_div_unsign_bkh:divider|    ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                  ; sign_div_unsign_bkh ; work         ;
;             |alt_u_div_sse:divider|       ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                            ; alt_u_div_sse       ; work         ;
;    |lpm_divide:Div1|                      ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div1                                                                                                            ; lpm_divide          ; work         ;
;       |lpm_divide_6am:auto_generated|     ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div1|lpm_divide_6am:auto_generated                                                                              ; lpm_divide_6am      ; work         ;
;          |sign_div_unsign_ckh:divider|    ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider                                                  ; sign_div_unsign_ckh ; work         ;
;             |alt_u_div_rse:divider|       ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|lpm_divide:Div1|lpm_divide_6am:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_rse:divider                            ; alt_u_div_rse       ; work         ;
;    |vga_driver:draw|                      ; 177 (177)           ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |UnidadeControle|vga_driver:draw                                                                                                            ; vga_driver          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; Name                                                                                             ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                   ;
+--------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+---------+-----------------------+
; MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 307200       ; 8            ; --           ; --           ; 2457600 ; None                  ;
; MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|ALTSYNCRAM    ; M10K block ; ROM         ; 19200        ; 8            ; --           ; --           ; 153600  ; Imagem_convertida.mif ;
+--------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+---------+-----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Independent 18x18 plus 36       ; 8           ;
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 10          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 10          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |UnidadeControle|MemoriaImgRED:ram_inst ; MemoriaImgRED.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |UnidadeControle|MemoriaROM:rom_inst    ; MemoriaROM.v    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|prox_estado                                       ;
+---------------------+--------------------+-------------------+---------------------+
; Name                ; prox_estado.INICIO ; prox_estado.CHECK ; prox_estado.EXECUTE ;
+---------------------+--------------------+-------------------+---------------------+
; prox_estado.INICIO  ; 0                  ; 0                 ; 0                   ;
; prox_estado.EXECUTE ; 1                  ; 0                 ; 1                   ;
; prox_estado.CHECK   ; 1                  ; 1                 ; 0                   ;
+---------------------+--------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |UnidadeControle|estado                        ;
+----------------+---------------+--------------+----------------+
; Name           ; estado.INICIO ; estado.CHECK ; estado.EXECUTE ;
+----------------+---------------+--------------+----------------+
; estado.INICIO  ; 0             ; 0            ; 0              ;
; estado.EXECUTE ; 1             ; 0            ; 1              ;
; estado.CHECK   ; 1             ; 1            ; 0              ;
+----------------+---------------+--------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|vga_driver:draw|v_state                                                               ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|vga_driver:draw|h_state                                                               ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|MediaDeBlocos:comb_30|prox_estado                                   ;
+---------------------+-------------------+-------------------+---------------------+------------------+
; Name                ; prox_estado.FINAL ; prox_estado.WRITE ; prox_estado.PROCESS ; prox_estado.IDLE ;
+---------------------+-------------------+-------------------+---------------------+------------------+
; prox_estado.IDLE    ; 0                 ; 0                 ; 0                   ; 0                ;
; prox_estado.PROCESS ; 0                 ; 0                 ; 1                   ; 1                ;
; prox_estado.WRITE   ; 0                 ; 1                 ; 0                   ; 1                ;
; prox_estado.FINAL   ; 1                 ; 0                 ; 0                   ; 1                ;
+---------------------+-------------------+-------------------+---------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |UnidadeControle|MediaDeBlocos:comb_30|estado               ;
+----------------+--------------+--------------+----------------+-------------+
; Name           ; estado.FINAL ; estado.WRITE ; estado.PROCESS ; estado.IDLE ;
+----------------+--------------+--------------+----------------+-------------+
; estado.IDLE    ; 0            ; 0            ; 0              ; 0           ;
; estado.PROCESS ; 0            ; 0            ; 1              ; 1           ;
; estado.WRITE   ; 0            ; 1            ; 0              ; 1           ;
; estado.FINAL   ; 1            ; 0            ; 0              ; 1           ;
+----------------+--------------+--------------+----------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|Decimacao:dcm_inst|prox_estado                                ;
+---------------------------+--------------------+-------------------+---------------------------+
; Name                      ; prox_estado.INICIO ; prox_estado.FINAL ; prox_estado.PROCESSAMENTO ;
+---------------------------+--------------------+-------------------+---------------------------+
; prox_estado.INICIO        ; 0                  ; 0                 ; 0                         ;
; prox_estado.PROCESSAMENTO ; 1                  ; 0                 ; 1                         ;
; prox_estado.FINAL         ; 1                  ; 1                 ; 0                         ;
+---------------------------+--------------------+-------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |UnidadeControle|Decimacao:dcm_inst|estado                 ;
+----------------------+---------------+--------------+----------------------+
; Name                 ; estado.INICIO ; estado.FINAL ; estado.PROCESSAMENTO ;
+----------------------+---------------+--------------+----------------------+
; estado.INICIO        ; 0             ; 0            ; 0                    ;
; estado.PROCESSAMENTO ; 1             ; 0            ; 1                    ;
; estado.FINAL         ; 1             ; 1            ; 0                    ;
+----------------------+---------------+--------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|Replicacao:vmp_inst|prox_estado                 ;
+---------------------+------------------+-------------------+---------------------+
; Name                ; prox_estado.IDLE ; prox_estado.FINAL ; prox_estado.PROCESS ;
+---------------------+------------------+-------------------+---------------------+
; prox_estado.IDLE    ; 0                ; 0                 ; 0                   ;
; prox_estado.PROCESS ; 1                ; 0                 ; 1                   ;
; prox_estado.FINAL   ; 1                ; 1                 ; 0                   ;
+---------------------+------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |UnidadeControle|Replicacao:vmp_inst|estado  ;
+----------------+-------------+--------------+----------------+
; Name           ; estado.IDLE ; estado.FINAL ; estado.PROCESS ;
+----------------+-------------+--------------+----------------+
; estado.IDLE    ; 0           ; 0            ; 0              ;
; estado.PROCESS ; 1           ; 0            ; 1              ;
; estado.FINAL   ; 1           ; 1            ; 0              ;
+----------------+-------------+--------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |UnidadeControle|VizinhoMaisProximo:comb_17|prox_estado          ;
+---------------------+------------------+-------------------+---------------------+
; Name                ; prox_estado.IDLE ; prox_estado.FINAL ; prox_estado.PROCESS ;
+---------------------+------------------+-------------------+---------------------+
; prox_estado.IDLE    ; 0                ; 0                 ; 0                   ;
; prox_estado.PROCESS ; 1                ; 0                 ; 1                   ;
; prox_estado.FINAL   ; 1                ; 1                 ; 0                   ;
+---------------------+------------------+-------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |UnidadeControle|VizinhoMaisProximo:comb_17|estado ;
+----------------+-------------+--------------+----------------------+
; Name           ; estado.IDLE ; estado.FINAL ; estado.PROCESS       ;
+----------------+-------------+--------------+----------------------+
; estado.IDLE    ; 0           ; 0            ; 0                    ;
; estado.PROCESS ; 1           ; 0            ; 1                    ;
; estado.FINAL   ; 1           ; 1            ; 0                    ;
+----------------+-------------+--------------+----------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; MediaDeBlocos:comb_30|escala[4]        ; Stuck at GND due to stuck port data_in ;
; vga_driver:draw|v_state~5              ; Lost fanout                            ;
; vga_driver:draw|v_state~6              ; Lost fanout                            ;
; vga_driver:draw|v_state~7              ; Lost fanout                            ;
; vga_driver:draw|v_state~8              ; Lost fanout                            ;
; vga_driver:draw|v_state~9              ; Lost fanout                            ;
; vga_driver:draw|v_state~10             ; Lost fanout                            ;
; vga_driver:draw|v_state~11             ; Lost fanout                            ;
; vga_driver:draw|v_state~12             ; Lost fanout                            ;
; vga_driver:draw|h_state~5              ; Lost fanout                            ;
; vga_driver:draw|h_state~6              ; Lost fanout                            ;
; vga_driver:draw|h_state~7              ; Lost fanout                            ;
; vga_driver:draw|h_state~8              ; Lost fanout                            ;
; vga_driver:draw|h_state~9              ; Lost fanout                            ;
; vga_driver:draw|h_state~10             ; Lost fanout                            ;
; vga_driver:draw|h_state~11             ; Lost fanout                            ;
; vga_driver:draw|h_state~12             ; Lost fanout                            ;
; MediaDeBlocos:comb_30|prox_estado~4    ; Lost fanout                            ;
; MediaDeBlocos:comb_30|prox_estado~5    ; Lost fanout                            ;
; MediaDeBlocos:comb_30|estado~4         ; Lost fanout                            ;
; MediaDeBlocos:comb_30|estado~5         ; Lost fanout                            ;
; Total Number of Removed Registers = 21 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 434   ;
; Number of registers using Synchronous Clear  ; 282   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 359   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 334   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; start_d                                      ; 8       ;
; IMG_W[7]                                     ; 3       ;
; IMG_W[5]                                     ; 3       ;
; IMG_H[6]                                     ; 2       ;
; IMG_H[5]                                     ; 2       ;
; IMG_H[4]                                     ; 2       ;
; IMG_H[3]                                     ; 2       ;
; Replicacao:vmp_inst|block_size_reg[0]        ; 11      ;
; MediaDeBlocos:comb_30|escala[0]              ; 25      ;
; VizinhoMaisProximo:comb_17|block_size_reg[0] ; 34      ;
; Decimacao:dcm_inst|block_size_reg[0]         ; 29      ;
; Total number of inverted registers = 11      ;         ;
+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |UnidadeControle|IMG_W[8]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |UnidadeControle|IMG_W[0]                                                                                                                ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|ram_addr[0]                                                                                       ;
; 4:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |UnidadeControle|VizinhoMaisProximo:comb_17|ram_addr[12]                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|coluna_bloco[2]                                                                                   ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|Decimacao:dcm_inst|cont_x_orig[7]                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|VizinhoMaisProximo:comb_17|cont_x_saida[2]                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|linha_bloco[0]                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|Decimacao:dcm_inst|cont_y_orig[3]                                                                                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|Replicacao:vmp_inst|cont_y_orig[4]                                                                                      ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|VizinhoMaisProximo:comb_17|cont_y_saida[7]                                                                              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |UnidadeControle|Decimacao:dcm_inst|cont_y_dest[0]                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|media[4]                                                                                          ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|rom_addr_temp[6]                                                                                  ;
; 5:1                ; 27 bits   ; 81 LEs        ; 0 LEs                ; 81 LEs                 ; Yes        ; |UnidadeControle|Replicacao:vmp_inst|ram_addr[3]                                                                                         ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |UnidadeControle|Replicacao:vmp_inst|cont_x_orig[9]                                                                                      ;
; 6:1                ; 19 bits   ; 76 LEs        ; 0 LEs                ; 76 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|soma[15]                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|linha_local[4]                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |UnidadeControle|Decimacao:dcm_inst|cont_x_dest[1]                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |UnidadeControle|MediaDeBlocos:comb_30|coluna_local[2]                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |UnidadeControle|Replicacao:vmp_inst|block_x[1]                                                                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |UnidadeControle|Replicacao:vmp_inst|block_y[1]                                                                                          ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |UnidadeControle|vga_driver:draw|v_counter[9]                                                                                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |UnidadeControle|vga_driver:draw|h_counter[0]                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |UnidadeControle|IMG_W[7]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|mux_nfb:mux2|result_node[3]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |UnidadeControle|rom_addr_top[12]                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|rom_addr_top[0]                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|Add13                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|mux_jhb:mux2|l3_w1_n4_mux_dataout ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|ram_data_in[2]                                                                                                          ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |UnidadeControle|EnderecoRAM[14]                                                                                                         ;
; 36:1               ; 8 bits    ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |UnidadeControle|vga_driver:draw|red_reg                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_100_0002:clock_100_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoriaROM:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------+
; Parameter Name                     ; Value                 ; Type                                ;
+------------------------------------+-----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                             ;
; OPERATION_MODE                     ; ROM                   ; Untyped                             ;
; WIDTH_A                            ; 8                     ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 19200                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                             ;
; WIDTH_B                            ; 1                     ; Untyped                             ;
; WIDTHAD_B                          ; 1                     ; Untyped                             ;
; NUMWORDS_B                         ; 1                     ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; M10K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                             ;
; INIT_FILE                          ; Imagem_convertida.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_0ki1       ; Untyped                             ;
+------------------------------------+-----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoriaImgRED:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_8on1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VizinhoMaisProximo:comb_17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; LARGURA_ORIG   ; 160   ; Signed Integer                                 ;
; ALTURA_ORIG    ; 120   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replicacao:vmp_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; LARGURA_ORIG   ; 160   ; Signed Integer                          ;
; ALTURA_ORIG    ; 120   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decimacao:dcm_inst ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; LARGURA_ORIGINAL ; 160   ; Signed Integer                       ;
; ALTURA_ORIGINAL  ; 120   ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MediaDeBlocos:comb_30 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; LARGURA_ORIG   ; 160   ; Signed Integer                            ;
; ALTURA_ORIG    ; 120   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_driver:draw ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                ;
; H_BACK         ; 0000101111 ; Unsigned Binary                ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                ;
; V_BACK         ; 0000100000 ; Unsigned Binary                ;
; LOW            ; 0          ; Unsigned Binary                ;
; HIGH           ; 1          ; Unsigned Binary                ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VizinhoMaisProximo:comb_17|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VizinhoMaisProximo:comb_17|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_dbm ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_g3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Decimacao:dcm_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_g3m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7am ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MediaDeBlocos:comb_30|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; MemoriaROM:rom_inst|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 19200                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; MemoriaImgRED:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 307200                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_100_0002:clock_100_inst|altera_pll:altera_pll_i"                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_100_0002:clock_100_inst"                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; locked  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 434                         ;
;     CLR               ; 64                          ;
;     ENA               ; 29                          ;
;     ENA CLR           ; 40                          ;
;     ENA CLR SCLR      ; 255                         ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 17                          ;
;     plain             ; 19                          ;
; arriav_lcell_comb     ; 1907                        ;
;     arith             ; 855                         ;
;         0 data inputs ; 133                         ;
;         1 data inputs ; 214                         ;
;         2 data inputs ; 146                         ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 211                         ;
;         5 data inputs ; 92                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 970                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 249                         ;
;         3 data inputs ; 155                         ;
;         4 data inputs ; 158                         ;
;         5 data inputs ; 158                         ;
;         6 data inputs ; 232                         ;
;     shared            ; 73                          ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 22                          ;
; arriav_mac            ; 10                          ;
; boundary_port         ; 39                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 43.50                       ;
; Average LUT depth     ; 13.91                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Sep 26 18:18:58 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosRedimensionamento -c AlgoritmosRedimensionamento
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divisor_clock.v
    Info (12023): Found entity 1: divisor_clock File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop_d.v
    Info (12023): Found entity 1: flipflop_d File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/flipflop_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoriarom.v
    Info (12023): Found entity 1: MemoriaROM File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memoriaimgred.v
    Info (12023): Found entity 1: MemoriaImgRED File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decimacao.v
    Info (12023): Found entity 1: Decimacao File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file unidadecontrole.v
    Info (12023): Found entity 1: UnidadeControle File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file replicacao.v
    Info (12023): Found entity 1: Replicacao File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vizinhomaisproximo.v
    Info (12023): Found entity 1: VizinhoMaisProximo File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mediadeblocos.v
    Info (12023): Found entity 1: MediaDeBlocos File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_100.v
    Info (12023): Found entity 1: clock_100 File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_100/clock_100_0002.v
    Info (12023): Found entity 1: clock_100_0002 File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at divisor_clock.v(7): created implicit net for "D" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at divisor_clock.v(7): instance has no name File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at UnidadeControle.v(127): instance has no name File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 127
Critical Warning (10846): Verilog HDL Instantiation warning at UnidadeControle.v(193): instance has no name File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 193
Info (12127): Elaborating entity "UnidadeControle" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(236): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 236
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(237): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 237
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(243): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 243
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(244): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 244
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(248): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 248
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(249): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 249
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(252): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 252
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(253): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 253
Warning (10230): Verilog HDL assignment warning at UnidadeControle.v(285): truncated value with size 32 to match size of target (15) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 285
Info (12128): Elaborating entity "divisor_clock" for hierarchy "divisor_clock:divisor_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 29
Info (12128): Elaborating entity "flipflop_d" for hierarchy "divisor_clock:divisor_inst|flipflop_d:comb_3" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/divisor_clock.v Line: 7
Info (12128): Elaborating entity "clock_100_0002" for hierarchy "clock_100_0002:clock_100_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 36
Info (12128): Elaborating entity "altera_pll" for hierarchy "clock_100_0002:clock_100_inst|altera_pll:altera_pll_i" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "clock_100_0002:clock_100_inst|altera_pll:altera_pll_i" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v Line: 85
Info (12133): Instantiated megafunction "clock_100_0002:clock_100_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/clock_100/clock_100_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MemoriaROM" for hierarchy "MemoriaROM:rom_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoriaROM:rom_inst|altsyncram:altsyncram_component" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v Line: 82
Info (12130): Elaborated megafunction instantiation "MemoriaROM:rom_inst|altsyncram:altsyncram_component" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v Line: 82
Info (12133): Instantiated megafunction "MemoriaROM:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaROM.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Imagem_convertida.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ki1.tdf
    Info (12023): Found entity 1: altsyncram_0ki1 File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_0ki1" for hierarchy "MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated" File: c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|decode_01a:rden_decode" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf
    Info (12023): Found entity 1: mux_nfb File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_nfb.tdf Line: 23
Info (12128): Elaborating entity "mux_nfb" for hierarchy "MemoriaROM:rom_inst|altsyncram:altsyncram_component|altsyncram_0ki1:auto_generated|mux_nfb:mux2" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_0ki1.tdf Line: 42
Info (12128): Elaborating entity "MemoriaImgRED" for hierarchy "MemoriaImgRED:ram_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v Line: 86
Info (12130): Elaborated megafunction instantiation "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v Line: 86
Info (12133): Instantiated megafunction "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MemoriaImgRED.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8on1.tdf
    Info (12023): Found entity 1: altsyncram_8on1 File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_8on1" for hierarchy "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated" File: c:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3na.tdf
    Info (12023): Found entity 1: decode_3na File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_3na.tdf Line: 23
Info (12128): Elaborating entity "decode_3na" for hierarchy "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|decode_3na:decode3" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf
    Info (12023): Found entity 1: decode_s2a File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/decode_s2a.tdf Line: 23
Info (12128): Elaborating entity "decode_s2a" for hierarchy "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|decode_s2a:rden_decode" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf
    Info (12023): Found entity 1: mux_jhb File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/mux_jhb.tdf Line: 23
Info (12128): Elaborating entity "mux_jhb" for hierarchy "MemoriaImgRED:ram_inst|altsyncram:altsyncram_component|altsyncram_8on1:auto_generated|mux_jhb:mux2" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/altsyncram_8on1.tdf Line: 47
Info (12128): Elaborating entity "VizinhoMaisProximo" for hierarchy "VizinhoMaisProximo:comb_17" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 127
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(44): truncated value with size 32 to match size of target (3) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 44
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(53): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 53
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 54
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(100): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 100
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(103): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 103
Warning (10230): Verilog HDL assignment warning at VizinhoMaisProximo.v(126): truncated value with size 32 to match size of target (15) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 126
Info (12128): Elaborating entity "Replicacao" for hierarchy "Replicacao:vmp_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 149
Warning (10036): Verilog HDL or VHDL warning at Replicacao.v(33): object "pixel_hold" assigned a value but never read File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at Replicacao.v(57): object "ALTURA_SAIDA" assigned a value but never read File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 57
Info (10264): Verilog HDL Case Statement information at Replicacao.v(45): all case item expressions in this case statement are onehot File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 45
Warning (10230): Verilog HDL assignment warning at Replicacao.v(56): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 56
Warning (10230): Verilog HDL assignment warning at Replicacao.v(57): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 57
Warning (10230): Verilog HDL assignment warning at Replicacao.v(125): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 125
Warning (10230): Verilog HDL assignment warning at Replicacao.v(128): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 128
Warning (10230): Verilog HDL assignment warning at Replicacao.v(133): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 133
Warning (10230): Verilog HDL assignment warning at Replicacao.v(136): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 136
Warning (10230): Verilog HDL assignment warning at Replicacao.v(156): truncated value with size 32 to match size of target (15) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Replicacao.v Line: 156
Info (12128): Elaborating entity "Decimacao" for hierarchy "Decimacao:dcm_inst" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 171
Warning (10230): Verilog HDL assignment warning at Decimacao.v(72): truncated value with size 32 to match size of target (3) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 72
Warning (10230): Verilog HDL assignment warning at Decimacao.v(92): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 92
Warning (10230): Verilog HDL assignment warning at Decimacao.v(94): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 94
Warning (10230): Verilog HDL assignment warning at Decimacao.v(104): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 104
Warning (10230): Verilog HDL assignment warning at Decimacao.v(107): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 107
Warning (10230): Verilog HDL assignment warning at Decimacao.v(122): truncated value with size 32 to match size of target (15) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 122
Warning (10230): Verilog HDL assignment warning at Decimacao.v(125): truncated value with size 32 to match size of target (19) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 125
Info (12128): Elaborating entity "MediaDeBlocos" for hierarchy "MediaDeBlocos:comb_30" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 193
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(46): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 46
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(47): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 47
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(68): truncated value with size 19 to match size of target (15) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 68
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(117): truncated value with size 32 to match size of target (19) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 117
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(125): truncated value with size 19 to match size of target (8) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 125
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(136): truncated value with size 32 to match size of target (5) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 136
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(141): truncated value with size 32 to match size of target (5) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 141
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(167): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 167
Warning (10230): Verilog HDL assignment warning at MediaDeBlocos.v(173): truncated value with size 32 to match size of target (10) File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 173
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:draw" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 354
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VizinhoMaisProximo:comb_17|Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 124
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VizinhoMaisProximo:comb_17|Div1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 125
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Decimacao:dcm_inst|Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 125
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Decimacao:dcm_inst|Mod0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Decimacao:dcm_inst|Mod1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MediaDeBlocos:comb_30|Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MediaDeBlocos:comb_30|Div2" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 125
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MediaDeBlocos:comb_30|Div1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 47
Info (12130): Elaborated megafunction instantiation "VizinhoMaisProximo:comb_17|lpm_divide:Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 124
Info (12133): Instantiated megafunction "VizinhoMaisProximo:comb_17|lpm_divide:Div0" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/VizinhoMaisProximo.v Line: 124
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf
    Info (12023): Found entity 1: lpm_divide_dbm File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_dbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_jlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_cve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 248
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 248
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_5am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 249
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 249
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6am.tdf
    Info (12023): Found entity 1: lpm_divide_6am File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_6am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ckh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_rse.tdf
    Info (12023): Found entity 1: alt_u_div_rse File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_rse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Decimacao:dcm_inst|lpm_divide:Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 125
Info (12133): Instantiated megafunction "Decimacao:dcm_inst|lpm_divide:Div0" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 125
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_4am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_akh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_qse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Decimacao:dcm_inst|lpm_divide:Mod0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 85
Info (12133): Instantiated megafunction "Decimacao:dcm_inst|lpm_divide:Mod0" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/Decimacao.v Line: 85
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g3m.tdf
    Info (12023): Found entity 1: lpm_divide_g3m File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_g3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "MediaDeBlocos:comb_30|lpm_divide:Div0" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 46
Info (12133): Instantiated megafunction "MediaDeBlocos:comb_30|lpm_divide:Div0" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7am.tdf
    Info (12023): Found entity 1: lpm_divide_7am File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_use.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "MediaDeBlocos:comb_30|lpm_divide:Div2" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 125
Info (12133): Instantiated megafunction "MediaDeBlocos:comb_30|lpm_divide:Div2" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 125
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_7dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_03f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "MediaDeBlocos:comb_30|lpm_divide:Div1" File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 47
Info (12133): Instantiated megafunction "MediaDeBlocos:comb_30|lpm_divide:Div1" with the following parameter: File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/MediaDeBlocos.v Line: 47
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf
    Info (12023): Found entity 1: lpm_divide_8am File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/lpm_divide_8am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tse.tdf
    Info (12023): Found entity 1: alt_u_div_tse File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/db/alt_u_div_tse.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sync" is stuck at GND File: C:/Users/ADM/Downloads/Algoritmos-SD (PBL1)/UnidadeControle.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "clock_100" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clock_100 -sip clock_100.sip -library lib_clock_100 was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clock_100_0002:clock_100_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 2472 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 2094 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Fri Sep 26 18:19:32 2025
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:54


