{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1503687726701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 25 16:02:06 2017 " "Processing started: Fri Aug 25 16:02:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1503687726704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=../verilog/adder.v --source=../verilog/alu.v --source=../verilog/aluControl.v --source=../verilog/arbiter.v --source=../verilog/arbiter2.v --source=../verilog/arbiterTest.v --source=../verilog/baudRate.v --source=../verilog/compare.v --source=../verilog/dataMem.v --source=../verilog/EX_MEM.v --source=../verilog/forwardingUnit.v --source=../verilog/frequencyDivider.v --source=../verilog/hazardDetection.v --source=../verilog/ID_EX.v --source=../verilog/IF_ID.v --source=../verilog/instructionMem.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/mips32TOP2.v --source=../verilog/mux2.v --source=../verilog/mux3.v --source=../verilog/parameters.v --source=../verilog/pc.v --source=../verilog/RAM.v --source=../verilog/registerFile.v --source=../verilog/ROM.v --source=../verilog/ROMTest.v --source=../verilog/rx.v --source=../verilog/shiftLeft.v --source=../verilog/signEx16.v --source=../verilog/signEx8.v --source=../verilog/tx.v --source=../verilog/uart.v --source=../verilog/unitControl.v mips32 " "Command: quartus_map --read_settings_files=on --source=../verilog/adder.v --source=../verilog/alu.v --source=../verilog/aluControl.v --source=../verilog/arbiter.v --source=../verilog/arbiter2.v --source=../verilog/arbiterTest.v --source=../verilog/baudRate.v --source=../verilog/compare.v --source=../verilog/dataMem.v --source=../verilog/EX_MEM.v --source=../verilog/forwardingUnit.v --source=../verilog/frequencyDivider.v --source=../verilog/hazardDetection.v --source=../verilog/ID_EX.v --source=../verilog/IF_ID.v --source=../verilog/instructionMem.v --source=../verilog/MEM_WB.v --source=../verilog/mips32TOP.v --source=../verilog/mips32TOP2.v --source=../verilog/mux2.v --source=../verilog/mux3.v --source=../verilog/parameters.v --source=../verilog/pc.v --source=../verilog/RAM.v --source=../verilog/registerFile.v --source=../verilog/ROM.v --source=../verilog/ROMTest.v --source=../verilog/rx.v --source=../verilog/shiftLeft.v --source=../verilog/signEx16.v --source=../verilog/signEx8.v --source=../verilog/tx.v --source=../verilog/uart.v --source=../verilog/unitControl.v mips32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1503687726705 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1503687726942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../verilog/adder.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/alu.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluControl " "Found entity 1: aluControl" {  } { { "../verilog/aluControl.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/aluControl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter2 " "Found entity 1: arbiter2" {  } { { "../verilog/arbiter2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiterTest " "Found entity 1: arbiterTest" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRate " "Found entity 1: baudRate" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "../verilog/compare.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../verilog/EX_MEM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/EX_MEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "../verilog/forwardingUnit.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/forwardingUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequencyDivider " "Found entity 1: frequencyDivider" {  } { { "../verilog/frequencyDivider.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/frequencyDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetection " "Found entity 1: hazardDetection" {  } { { "../verilog/hazardDetection.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../verilog/ID_EX.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ID_EX.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MEM_WB.v(26) " "Verilog HDL information at MEM_WB.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../verilog/MEM_WB.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1503687727166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../verilog/MEM_WB.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/MEM_WB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP " "Found entity 1: mips32TOP" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips32TOP2 " "Found entity 1: mips32TOP2" {  } { { "../verilog/mips32TOP2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../verilog/mux2.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../verilog/mux3.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mux3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(19) " "Verilog HDL warning at pc.v(19): extended using \"x\" or \"z\"" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1503687727202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../verilog/RAM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/RAM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../verilog/registerFile.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../verilog/ROM.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROM.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMTest " "Found entity 1: ROMTest" {  } { { "../verilog/ROMTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/ROMTest.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../verilog/rx.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../verilog/shiftLeft.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/shiftLeft.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx16 " "Found entity 1: signEx16" {  } { { "../verilog/signEx16.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v" { { "Info" "ISGN_ENTITY_NAME" "1 signEx8 " "Found entity 1: signEx8" {  } { { "../verilog/signEx8.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/signEx8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../verilog/tx.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../verilog/uart.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 unitControl " "Found entity 1: unitControl" {  } { { "../verilog/unitControl.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/unitControl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk arbiterTest.v(23) " "Verilog HDL Implicit Net warning at arbiterTest.v(23): created implicit net for \"clk\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687727262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart0DataSel arbiterTest.v(80) " "Verilog HDL Implicit Net warning at arbiterTest.v(80): created implicit net for \"uart0DataSel\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687727262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart1DataSel arbiterTest.v(81) " "Verilog HDL Implicit Net warning at arbiterTest.v(81): created implicit net for \"uart1DataSel\"" {  } { { "../verilog/arbiterTest.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiterTest.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687727262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips32TOP " "Elaborating entity \"mips32TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1503687727353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rstIDIF mips32TOP.v(20) " "Verilog HDL or VHDL warning at mips32TOP.v(20): object \"rstIDIF\" assigned a value but never read" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1503687727355 "|mips32TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips32TOP.v(104) " "Verilog HDL assignment warning at mips32TOP.v(104): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687727358 "|mips32TOP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mips32TOP.v(338) " "Verilog HDL assignment warning at mips32TOP.v(338): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687727364 "|mips32TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequencyDivider frequencyDivider:divider " "Elaborating entity \"frequencyDivider\" for hierarchy \"frequencyDivider:divider\"" {  } { { "../verilog/mips32TOP.v" "divider" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "../verilog/mips32TOP.v" "pc" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727443 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc pc.v(23) " "Verilog HDL Always Construct warning at pc.v(23): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1503687727444 "|mips32TOP|pc:pc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prevPc pc.v(28) " "Verilog HDL Always Construct warning at pc.v(28): variable \"prevPc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1503687727444 "|mips32TOP|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prevPc pc.v(16) " "Verilog HDL Always Construct warning at pc.v(16): inferring latch(es) for variable \"prevPc\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503687727444 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[0\] pc.v(28) " "Inferred latch for \"prevPc\[0\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727445 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[1\] pc.v(28) " "Inferred latch for \"prevPc\[1\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727445 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[2\] pc.v(28) " "Inferred latch for \"prevPc\[2\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727445 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[3\] pc.v(28) " "Inferred latch for \"prevPc\[3\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727445 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[4\] pc.v(28) " "Inferred latch for \"prevPc\[4\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[5\] pc.v(28) " "Inferred latch for \"prevPc\[5\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[6\] pc.v(28) " "Inferred latch for \"prevPc\[6\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[7\] pc.v(28) " "Inferred latch for \"prevPc\[7\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[8\] pc.v(28) " "Inferred latch for \"prevPc\[8\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[9\] pc.v(28) " "Inferred latch for \"prevPc\[9\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[10\] pc.v(28) " "Inferred latch for \"prevPc\[10\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[11\] pc.v(28) " "Inferred latch for \"prevPc\[11\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[12\] pc.v(28) " "Inferred latch for \"prevPc\[12\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[13\] pc.v(28) " "Inferred latch for \"prevPc\[13\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727446 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[14\] pc.v(28) " "Inferred latch for \"prevPc\[14\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727447 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[15\] pc.v(28) " "Inferred latch for \"prevPc\[15\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727447 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[16\] pc.v(28) " "Inferred latch for \"prevPc\[16\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727447 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[17\] pc.v(28) " "Inferred latch for \"prevPc\[17\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727447 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[18\] pc.v(28) " "Inferred latch for \"prevPc\[18\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[19\] pc.v(28) " "Inferred latch for \"prevPc\[19\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[20\] pc.v(28) " "Inferred latch for \"prevPc\[20\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[21\] pc.v(28) " "Inferred latch for \"prevPc\[21\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[22\] pc.v(28) " "Inferred latch for \"prevPc\[22\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[23\] pc.v(28) " "Inferred latch for \"prevPc\[23\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727448 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[24\] pc.v(28) " "Inferred latch for \"prevPc\[24\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[25\] pc.v(28) " "Inferred latch for \"prevPc\[25\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[26\] pc.v(28) " "Inferred latch for \"prevPc\[26\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[27\] pc.v(28) " "Inferred latch for \"prevPc\[27\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[28\] pc.v(28) " "Inferred latch for \"prevPc\[28\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[29\] pc.v(28) " "Inferred latch for \"prevPc\[29\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[30\] pc.v(28) " "Inferred latch for \"prevPc\[30\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727449 "|mips32TOP|pc:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prevPc\[31\] pc.v(28) " "Inferred latch for \"prevPc\[31\]\" at pc.v(28)" {  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1503687727450 "|mips32TOP|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:instructionMem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:instructionMem\"" {  } { { "../verilog/mips32TOP.v" "instructionMem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "altsyncram_component" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionMem:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMem:instructionMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionMem:instructionMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/instruction.mif " "Parameter \"init_file\" = \"memoryInit/instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727659 ""}  } { { "../verilog/instructionMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/instructionMem.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503687727659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_job1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_job1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_job1 " "Found entity 1: altsyncram_job1" {  } { { "db/altsyncram_job1.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_job1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687727736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687727736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_job1 instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated " "Elaborating entity \"altsyncram_job1\" for hierarchy \"instructionMem:instructionMem\|altsyncram:altsyncram_component\|altsyncram_job1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727738 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1004 1024 0 1 1 " "1004 out of 1024 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20 1023 " "Addresses ranging from 20 to 1023 are not initialized" {  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503687727750 ""}  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/instruction.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503687727750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adderIF " "Elaborating entity \"adder\" for hierarchy \"adder:adderIF\"" {  } { { "../verilog/mips32TOP.v" "adderIF" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2IF1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2IF1\"" {  } { { "../verilog/mips32TOP.v" "mux2IF1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "../verilog/mips32TOP.v" "ifid" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetection hazardDetection:hazardDetection " "Elaborating entity \"hazardDetection\" for hierarchy \"hazardDetection:hazardDetection\"" {  } { { "../verilog/mips32TOP.v" "hazardDetection" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazardDetection.v(17) " "Verilog HDL assignment warning at hazardDetection.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/hazardDetection.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687727896 "|mips32TOP|hazardDetection:hazardDetection"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hazardDetection.v(20) " "Verilog HDL assignment warning at hazardDetection.v(20): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/hazardDetection.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/hazardDetection.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687727896 "|mips32TOP|hazardDetection:hazardDetection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unitControl unitControl:unitControl " "Elaborating entity \"unitControl\" for hierarchy \"unitControl:unitControl\"" {  } { { "../verilog/mips32TOP.v" "unitControl" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3ID3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3ID3\"" {  } { { "../verilog/mips32TOP.v" "mux3ID3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registerFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registerFile\"" {  } { { "../verilog/mips32TOP.v" "registerFile" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687727931 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerFile.v(25) " "Verilog HDL Always Construct warning at registerFile.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/registerFile.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/registerFile.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1503687727942 "|mips32TOP|registerFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare compare:compare " "Elaborating entity \"compare\" for hierarchy \"compare:compare\"" {  } { { "../verilog/mips32TOP.v" "compare" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 compare.v(12) " "Verilog HDL assignment warning at compare.v(12): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/compare.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/compare.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728087 "|mips32TOP|compare:compare"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx16 signEx16:signEx16 " "Elaborating entity \"signEx16\" for hierarchy \"signEx16:signEx16\"" {  } { { "../verilog/mips32TOP.v" "signEx16" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:idex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:idex\"" {  } { { "../verilog/mips32TOP.v" "idex" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3EX3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3EX3\"" {  } { { "../verilog/mips32TOP.v" "mux3EX3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../verilog/mips32TOP.v" "alu" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluControl aluControl:aluControl " "Elaborating entity \"aluControl\" for hierarchy \"aluControl:aluControl\"" {  } { { "../verilog/mips32TOP.v" "aluControl" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:forwardUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:forwardUnit\"" {  } { { "../verilog/mips32TOP.v" "forwardUnit" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmem\"" {  } { { "../verilog/mips32TOP.v" "exmem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "../verilog/mips32TOP.v" "arbiter" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(28) " "Verilog HDL assignment warning at arbiter.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728270 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(29) " "Verilog HDL assignment warning at arbiter.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728271 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(31) " "Verilog HDL assignment warning at arbiter.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728271 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(32) " "Verilog HDL assignment warning at arbiter.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728271 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(33) " "Verilog HDL assignment warning at arbiter.v(33): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728271 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(34) " "Verilog HDL assignment warning at arbiter.v(34): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728271 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(35) " "Verilog HDL assignment warning at arbiter.v(35): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(36) " "Verilog HDL assignment warning at arbiter.v(36): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 arbiter.v(37) " "Verilog HDL assignment warning at arbiter.v(37): truncated value with size 32 to match size of target (14)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(41) " "Verilog HDL assignment warning at arbiter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(42) " "Verilog HDL assignment warning at arbiter.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(44) " "Verilog HDL assignment warning at arbiter.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728272 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(45) " "Verilog HDL assignment warning at arbiter.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728273 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(47) " "Verilog HDL assignment warning at arbiter.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728273 "|mips32TOP|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(48) " "Verilog HDL assignment warning at arbiter.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../verilog/arbiter.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/arbiter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728273 "|mips32TOP|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart0\"" {  } { { "../verilog/mips32TOP.v" "uart0" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudRate uart:uart0\|baudRate:baudrate " "Elaborating entity \"baudRate\" for hierarchy \"uart:uart0\|baudRate:baudrate\"" {  } { { "../verilog/uart.v" "baudrate" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 baudRate.v(20) " "Verilog HDL assignment warning at baudRate.v(20): truncated value with size 5 to match size of target (4)" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728305 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 baudRate.v(27) " "Verilog HDL assignment warning at baudRate.v(27): truncated value with size 9 to match size of target (8)" {  } { { "../verilog/baudRate.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/baudRate.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1503687728305 "|mips32TOP|uart:uart0|baudRate:baudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:uart0\|tx:transmiter " "Elaborating entity \"tx\" for hierarchy \"uart:uart0\|tx:transmiter\"" {  } { { "../verilog/uart.v" "transmiter" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:uart0\|rx:receiver " "Elaborating entity \"rx\" for hierarchy \"uart:uart0\|rx:receiver\"" {  } { { "../verilog/uart.v" "receiver" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/uart.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2MEM1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2MEM1\"" {  } { { "../verilog/mips32TOP.v" "mux2MEM1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signEx8 signEx8:signExMEM1 " "Elaborating entity \"signEx8\" for hierarchy \"signEx8:signExMEM1\"" {  } { { "../verilog/mips32TOP.v" "signExMEM1" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3MEM2 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3MEM2\"" {  } { { "../verilog/mips32TOP.v" "mux3MEM2" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "../verilog/mips32TOP.v" "dataMem" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "altsyncram_component" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMem\|altsyncram:altsyncram_component\"" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoryInit/data.mif " "Parameter \"init_file\" = \"memoryInit/data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728503 ""}  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1503687728503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ql1 " "Found entity 1: altsyncram_3ql1" {  } { { "db/altsyncram_3ql1.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687728587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687728587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ql1 dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated " "Elaborating entity \"altsyncram_3ql1\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728589 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16383 16384 0 1 1 " "16383 out of 16384 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1 16383 " "Addresses ranging from 1 to 16383 are not initialized" {  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1503687728597 ""}  } { { "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1503687728597 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "12288 16384 /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif " "Memory depth (12288) in the design file differs from memory depth (16384) in the Memory Initialization File \"/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/memoryInit/data.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "../verilog/dataMem.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/dataMem.v" 82 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1503687728599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687728837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687728837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_3ql1.tdf" "decode3" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1503687728913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1503687728913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"dataMem:dataMem\|altsyncram:altsyncram_component\|altsyncram_3ql1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_3ql1.tdf" "mux2" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/db/altsyncram_3ql1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:memwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:memwb\"" {  } { { "../verilog/mips32TOP.v" "memwb" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1503687728988 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[16\] " "Latch pc:pc\|prevPc\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[16\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[16\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503687733914 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503687733914 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[17\] " "Latch pc:pc\|prevPc\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[17\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[17\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503687733915 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503687733915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[18\] " "Latch pc:pc\|prevPc\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[18\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[18\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503687733915 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503687733915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[19\] " "Latch pc:pc\|prevPc\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[19\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[19\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503687733915 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503687733915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc:pc\|prevPc\[20\] " "Latch pc:pc\|prevPc\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID:ifid\|inst\[20\] " "Ports D and ENA on the latch are fed by the same signal IF_ID:ifid\|inst\[20\]" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1503687733915 ""}  } { { "../verilog/pc.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/pc.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1503687733915 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[0\] IF_ID:ifid\|pc2\[0\]~_emulated IF_ID:ifid\|pc2\[0\]~1 " "Register \"IF_ID:ifid\|pc2\[0\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[0\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[0\]~1\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[1\] IF_ID:ifid\|pc2\[1\]~_emulated IF_ID:ifid\|pc2\[1\]~5 " "Register \"IF_ID:ifid\|pc2\[1\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[1\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[1\]~5\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[2\] IF_ID:ifid\|pc2\[2\]~_emulated IF_ID:ifid\|pc2\[2\]~9 " "Register \"IF_ID:ifid\|pc2\[2\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[2\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[2\]~9\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[3\] IF_ID:ifid\|pc2\[3\]~_emulated IF_ID:ifid\|pc2\[3\]~13 " "Register \"IF_ID:ifid\|pc2\[3\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[3\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[3\]~13\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[4\] IF_ID:ifid\|pc2\[4\]~_emulated IF_ID:ifid\|pc2\[4\]~17 " "Register \"IF_ID:ifid\|pc2\[4\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[4\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[4\]~17\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[5\] IF_ID:ifid\|pc2\[5\]~_emulated IF_ID:ifid\|pc2\[5\]~21 " "Register \"IF_ID:ifid\|pc2\[5\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[5\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[5\]~21\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[6\] IF_ID:ifid\|pc2\[6\]~_emulated IF_ID:ifid\|pc2\[6\]~25 " "Register \"IF_ID:ifid\|pc2\[6\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[6\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[6\]~25\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[7\] IF_ID:ifid\|pc2\[7\]~_emulated IF_ID:ifid\|pc2\[7\]~29 " "Register \"IF_ID:ifid\|pc2\[7\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[7\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[7\]~29\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[8\] IF_ID:ifid\|pc2\[8\]~_emulated IF_ID:ifid\|pc2\[8\]~33 " "Register \"IF_ID:ifid\|pc2\[8\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[8\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[8\]~33\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[9\] IF_ID:ifid\|pc2\[9\]~_emulated IF_ID:ifid\|pc2\[9\]~37 " "Register \"IF_ID:ifid\|pc2\[9\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[9\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[9\]~37\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[13\] IF_ID:ifid\|pc2\[13\]~_emulated IF_ID:ifid\|pc2\[13\]~41 " "Register \"IF_ID:ifid\|pc2\[13\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[13\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[13\]~41\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[12\] IF_ID:ifid\|pc2\[12\]~_emulated IF_ID:ifid\|pc2\[12\]~45 " "Register \"IF_ID:ifid\|pc2\[12\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[12\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[12\]~45\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[11\] IF_ID:ifid\|pc2\[11\]~_emulated IF_ID:ifid\|pc2\[11\]~49 " "Register \"IF_ID:ifid\|pc2\[11\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[11\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[11\]~49\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[10\] IF_ID:ifid\|pc2\[10\]~_emulated IF_ID:ifid\|pc2\[10\]~53 " "Register \"IF_ID:ifid\|pc2\[10\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[10\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[10\]~53\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[14\] IF_ID:ifid\|pc2\[14\]~_emulated IF_ID:ifid\|pc2\[14\]~57 " "Register \"IF_ID:ifid\|pc2\[14\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[14\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[14\]~57\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[15\] IF_ID:ifid\|pc2\[15\]~_emulated IF_ID:ifid\|pc2\[15\]~61 " "Register \"IF_ID:ifid\|pc2\[15\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[15\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[15\]~61\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[16\] IF_ID:ifid\|pc2\[16\]~_emulated IF_ID:ifid\|pc2\[16\]~65 " "Register \"IF_ID:ifid\|pc2\[16\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[16\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[16\]~65\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[17\] IF_ID:ifid\|pc2\[17\]~_emulated IF_ID:ifid\|pc2\[17\]~69 " "Register \"IF_ID:ifid\|pc2\[17\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[17\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[17\]~69\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[18\] IF_ID:ifid\|pc2\[18\]~_emulated IF_ID:ifid\|pc2\[18\]~73 " "Register \"IF_ID:ifid\|pc2\[18\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[18\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[18\]~73\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[19\] IF_ID:ifid\|pc2\[19\]~_emulated IF_ID:ifid\|pc2\[19\]~77 " "Register \"IF_ID:ifid\|pc2\[19\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[19\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[19\]~77\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[20\] IF_ID:ifid\|pc2\[20\]~_emulated IF_ID:ifid\|pc2\[20\]~81 " "Register \"IF_ID:ifid\|pc2\[20\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[20\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[20\]~81\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[21\] IF_ID:ifid\|pc2\[21\]~_emulated IF_ID:ifid\|pc2\[21\]~85 " "Register \"IF_ID:ifid\|pc2\[21\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[21\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[21\]~85\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[22\] IF_ID:ifid\|pc2\[22\]~_emulated IF_ID:ifid\|pc2\[22\]~89 " "Register \"IF_ID:ifid\|pc2\[22\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[22\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[22\]~89\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[23\] IF_ID:ifid\|pc2\[23\]~_emulated IF_ID:ifid\|pc2\[23\]~93 " "Register \"IF_ID:ifid\|pc2\[23\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[23\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[23\]~93\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[24\] IF_ID:ifid\|pc2\[24\]~_emulated IF_ID:ifid\|pc2\[24\]~97 " "Register \"IF_ID:ifid\|pc2\[24\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[24\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[24\]~97\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[25\] IF_ID:ifid\|pc2\[25\]~_emulated IF_ID:ifid\|pc2\[25\]~101 " "Register \"IF_ID:ifid\|pc2\[25\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[25\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[25\]~101\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[26\] IF_ID:ifid\|pc2\[26\]~_emulated IF_ID:ifid\|pc2\[26\]~105 " "Register \"IF_ID:ifid\|pc2\[26\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[26\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[26\]~105\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[27\] IF_ID:ifid\|pc2\[27\]~_emulated IF_ID:ifid\|pc2\[27\]~109 " "Register \"IF_ID:ifid\|pc2\[27\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[27\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[27\]~109\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[28\] IF_ID:ifid\|pc2\[28\]~_emulated IF_ID:ifid\|pc2\[28\]~113 " "Register \"IF_ID:ifid\|pc2\[28\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[28\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[28\]~113\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[29\] IF_ID:ifid\|pc2\[29\]~_emulated IF_ID:ifid\|pc2\[29\]~117 " "Register \"IF_ID:ifid\|pc2\[29\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[29\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[29\]~117\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[30\] IF_ID:ifid\|pc2\[30\]~_emulated IF_ID:ifid\|pc2\[30\]~121 " "Register \"IF_ID:ifid\|pc2\[30\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[30\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[30\]~121\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "IF_ID:ifid\|pc2\[31\] IF_ID:ifid\|pc2\[31\]~_emulated IF_ID:ifid\|pc2\[31\]~125 " "Register \"IF_ID:ifid\|pc2\[31\]\" is converted into an equivalent circuit using register \"IF_ID:ifid\|pc2\[31\]~_emulated\" and latch \"IF_ID:ifid\|pc2\[31\]~125\"" {  } { { "../verilog/IF_ID.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/IF_ID.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1503687733941 "|mips32TOP|IF_ID:ifid|pc2[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1503687733941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503687736311 "|mips32TOP|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503687736311 "|mips32TOP|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503687736311 "|mips32TOP|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503687736311 "|mips32TOP|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1503687736311 "|mips32TOP|LEDM_C[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1503687736311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1503687736805 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1503687742088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg " "Generated suppressed messages file /media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/fpga/mips32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1503687742291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1503687742825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687742825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[0\] " "No output dependent on input pin \"Switch\[0\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687743403 "|mips32TOP|Switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[1\] " "No output dependent on input pin \"Switch\[1\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687743403 "|mips32TOP|Switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[2\] " "No output dependent on input pin \"Switch\[2\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687743403 "|mips32TOP|Switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch\[3\] " "No output dependent on input pin \"Switch\[3\]\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687743403 "|mips32TOP|Switch[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_E11 " "No output dependent on input pin \"PIN_E11\"" {  } { { "../verilog/mips32TOP.v" "" { Text "/media/darts/002EC7DF2EC7CC3A/Users/jhone/Documents/GitHub/SD-2017.1/processador mips32/verilog/mips32TOP.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1503687743403 "|mips32TOP|PIN_E11"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1503687743403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4693 " "Implemented 4693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1503687743404 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1503687743404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4574 " "Implemented 4574 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1503687743404 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1503687743404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1503687743404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1503687743457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 25 16:02:23 2017 " "Processing ended: Fri Aug 25 16:02:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1503687743457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1503687743457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1503687743457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1503687743457 ""}
