Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Mar 26 18:45:04 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/mul_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
-----------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------+
|      Characteristics      |      Path #1     |
+---------------------------+------------------+
| Requirement               | 50.000           |
| Path Delay                | 0.973            |
| Logic Delay               | 0.000(0%)        |
| Net Delay                 | 0.973(100%)      |
| Clock Skew                | 0.000            |
| Slack                     | 49.027           |
| Clock Uncertainty         | 0.000            |
| Clock Relationship        | Safely Timed     |
| Clock Delay Group         | Same Group       |
| Logic Levels              | 0                |
| Routes                    | NA               |
| Logical Path              | /ap_ctrl_done    |
| Start Point Clock         | input port clock |
| End Point Clock           |                  |
| DSP Block                 | None             |
| BRAM                      | None             |
| URAM INPUT                | None             |
| URAM OUTPUT               | None             |
| IO Crossings              | 0                |
| Config Crossings          | 0                |
| SLR Crossings             | 0                |
| PBlocks                   | 0                |
| High Fanout               | 0                |
| Dont Touch                | 0                |
| Mark Debug                | 0                |
| Start Point Pin Primitive | ap_ctrl_start    |
| End Point Pin Primitive   | ap_ctrl_done     |
| Start Point Pin           | ap_ctrl_start    |
| End Point Pin             | ap_ctrl_done     |
+---------------------------+------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+
| End Point Clock | Requirement | 0 |
+-----------------+-------------+---+
| (none)          | 50.000ns    | 3 |
+-----------------+-------------+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 3 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


