# Development Notes â€“ RISC-V + FreeRTOS

**June 6, 2025**  
Set up GitHub repo and initialized README. Planning architecture for FreeRTOS port on PicoRV32. Reviewing UART/SPI Verilog driver structure before task scheduling.

Next up:
- Start with UART echo loop
- Write Makefile for soft core + Vivado block design
- FreeRTOS port setup
