$date
	Sun Oct 23 02:31:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#503980
b10101 !
1"
#503982
b10101 &
b10101 %
1$
#503983
0"
#503986
b1000000 &
b1000000 %
#503990
b100000 &
b100000 %
#503994
b10000 &
b10000 %
#503998
b1000 &
b1000 %
#504002
b100 &
b100 %
#504006
b10 &
b10 %
#504010
b1 &
b1 %
1#
#504014
b0 &
0#
b0 %
0$
#1556830
b1011 &
b1011 %
1$
b1011 !
1"
#1556831
0"
#1556834
b100010 &
b100010 %
#1556838
b10001 &
b10001 %
#1556842
b110100 &
b110100 %
#1556846
b11010 &
b11010 %
#1556850
b1101 &
b1101 %
#1556854
b101000 &
b101000 %
#1556858
b10100 &
b10100 %
#1556862
b1010 &
b1010 %
#1556866
b101 &
b101 %
#1556870
b10000 &
b10000 %
#1556874
b1000 &
b1000 %
#1556878
b100 &
b100 %
#1556882
b10 &
b10 %
#1556886
b1 &
1#
b1 %
#1556890
b0 &
b0 %
0#
0$
#2583134
b100 &
b100 %
1$
b100 !
1"
#2583135
0"
#2583138
b10 &
b10 %
#2583142
b1 &
1#
b1 %
#2583146
b0 &
b0 %
0#
0$
#4500012
