Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MUX2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_64bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_64bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CAS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/non_restoring_division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_restoring_division
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/booth_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_arithmetical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shift_right_arithmetical
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shift_right_logical
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/CLA_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/barrel_shift_right_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shift_right_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/hazzard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazzard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/alu_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/mul_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/div_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/ls_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ls_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module armv6
WARNING: [VRFC 10-756] identifier ALU_WB is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:35]
WARNING: [VRFC 10-756] identifier ALU_WB is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:36]
WARNING: [VRFC 10-756] identifier ALU_WB is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:37]
WARNING: [VRFC 10-756] identifier ALU_WB is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:38]
WARNING: [VRFC 10-756] identifier STALL is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:47]
WARNING: [VRFC 10-756] identifier STALL is used before its declaration [/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sources_1/new/armv6.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.srcs/sim_1/new/armv6_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module armv6_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/skrimpon/Documents/ce432/armv6/armv6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
