{"Source Block": ["hdl/library/common/up_gt_channel.v@766:800@HdlStmProcess", "    end\n  end\n\n  // rx sysref & sync\n\n  always @(posedge rx_clk) begin\n    if (rx_rst_m == 1'b1) begin\n      rx_sysref_sel_m1 <= 'd0;\n      rx_sysref_sel <= 'd0;\n      rx_up_sysref_m1 <= 'd0;\n      rx_up_sysref <= 'd0;\n      rx_ip_sysref <= 'd0;\n      rx_up_sync_m1 <= 'd0;\n      rx_up_sync <= 'd0;\n      rx_sync <= 'd0;\n    end else begin\n      rx_sysref_sel_m1 <= up_rx_sysref_sel;\n      rx_sysref_sel <= rx_sysref_sel_m1;\n      rx_up_sysref_m1 <= up_rx_sysref;\n      rx_up_sysref <= rx_up_sysref_m1;\n      if (rx_sysref_sel_m1 == 1'b1) begin\n        rx_ip_sysref <= rx_sysref;\n      end else begin\n        rx_ip_sysref <= rx_up_sysref;\n      end\n      rx_up_sync_m1 <= up_rx_sync;\n      rx_up_sync <= rx_up_sync_m1;\n      rx_sync <= rx_up_sync & rx_ip_sync;\n    end\n  end\n\n  // tx sysref & sync\n\n  always @(posedge tx_clk) begin\n    if (tx_rst_m == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[771, "  always @(posedge rx_clk) begin\n"]], "Add": [[771, "  always @(posedge rx_clk or posedge rx_rst_m) begin\n"]]}}