{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524854553199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524854553202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 13:42:33 2018 " "Processing started: Fri Apr 27 13:42:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524854553202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524854553202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524854553202 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524854553534 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "D:/ece_385/final_project/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1524854560383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "D:/ece_385/final_project/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 4 4 " "Found 4 design units, including 4 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560387 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560387 ""} { "Info" "ISGN_ENTITY_NAME" "3 wgt_mean " "Found entity 3: wgt_mean" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560387 ""} { "Info" "ISGN_ENTITY_NAME" "4 ray_lut " "Found entity 4: ray_lut" {  } { { "lut.sv" "" { Text "D:/ece_385/final_project/lut.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ang_lut " "Found entity 1: ang_lut" {  } { { "ang_lut.sv" "" { Text "D:/ece_385/final_project/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560390 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_mouse_controller.sv(15) " "Verilog HDL information at ps2_mouse_controller.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ece_385/final_project/ps2_mouse_controller.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524854560390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2m " "Found entity 1: ps2m" {  } { { "ps2_mouse_controller.sv" "" { Text "D:/ece_385/final_project/ps2_mouse_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/ece_385/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/ece_385/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_top_level.sv(60) " "Verilog HDL information at final_top_level.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524854560394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 6 6 " "Found 6 design units, including 6 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot_product_scale " "Found entity 4: dot_product_scale" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""} { "Info" "ISGN_ENTITY_NAME" "5 sqrt_real_32 " "Found entity 5: sqrt_real_32" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""} { "Info" "ISGN_ENTITY_NAME" "6 sqrt_real " "Found entity 6: sqrt_real" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 3 3 " "Found 3 design units, including 3 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560397 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_shrink " "Found entity 2: color_shrink" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560397 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_expand " "Found entity 3: color_expand" {  } { { "frame_buffer.sv" "" { Text "D:/ece_385/final_project/frame_buffer.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg_4 " "Found entity 1: sphere_reg_4" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "D:/ece_385/final_project/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "D:/ece_385/final_project/color_mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ece_385/final_project/output_files/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560402 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "output_files/testbench.sv" "" { Text "D:/ece_385/final_project/output_files/testbench.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 17 17 " "Found 17 design units, including 17 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_lut " "Found entity 1: rand_lut" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_0 " "Found entity 2: random_0" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "3 random_1 " "Found entity 3: random_1" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "4 random_2 " "Found entity 4: random_2" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "5 random_3 " "Found entity 5: random_3" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "6 random_4 " "Found entity 6: random_4" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "7 random_5 " "Found entity 7: random_5" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "8 random_6 " "Found entity 8: random_6" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_7 " "Found entity 9: random_7" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_8 " "Found entity 10: random_8" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_9 " "Found entity 11: random_9" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_10 " "Found entity 12: random_10" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "13 random_11 " "Found entity 13: random_11" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "14 random_12 " "Found entity 14: random_12" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "15 random_13 " "Found entity 15: random_13" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "16 random_14 " "Found entity 16: random_14" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""} { "Info" "ISGN_ENTITY_NAME" "17 random_15 " "Found entity 17: random_15" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "hit_detection.sv" "" { Text "D:/ece_385/final_project/hit_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854560406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854560406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524854560514 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_top_level.sv(78) " "Verilog HDL Case Statement information at final_top_level.sv(78): all case item expressions in this case statement are onehot" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524854560520 "|final_top_level"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "final_top_level.sv(85) " "Verilog HDL Case Statement information at final_top_level.sv(85): all case item expressions in this case statement are onehot" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1524854560520 "|final_top_level"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sphere_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sphere_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sphere_reg_4 sphere_reg_4:sph4 " "Elaborating entity \"sphere_reg_4\" for hierarchy \"sphere_reg_4:sph4\"" {  } { { "final_top_level.sv" "sph4" { Text "D:/ece_385/final_project/final_top_level.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560548 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sphere_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sphere_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "velacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"velacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "posvelacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"posvelacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sphere_col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sphere_col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1524854560563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_vector sphere_reg_4:sph4\|add_vector:va0 " "Elaborating entity \"add_vector\" for hierarchy \"sphere_reg_4:sph4\|add_vector:va0\"" {  } { { "sphere_reg.sv" "va0" { Text "D:/ece_385/final_project/sphere_reg.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_lut sphere_reg_4:sph4\|rand_lut:rl " "Elaborating entity \"rand_lut\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\"" {  } { { "sphere_reg.sv" "rl" { Text "D:/ece_385/final_project/sphere_reg.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560567 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(25) " "Verilog HDL or VHDL warning at the random.sv(25): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(26) " "Verilog HDL or VHDL warning at the random.sv(26): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(27) " "Verilog HDL or VHDL warning at the random.sv(27): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(28) " "Verilog HDL or VHDL warning at the random.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(29) " "Verilog HDL or VHDL warning at the random.sv(29): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 29 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(30) " "Verilog HDL or VHDL warning at the random.sv(30): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(31) " "Verilog HDL or VHDL warning at the random.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(32) " "Verilog HDL or VHDL warning at the random.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(33) " "Verilog HDL or VHDL warning at the random.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(34) " "Verilog HDL or VHDL warning at the random.sv(34): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 34 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(35) " "Verilog HDL or VHDL warning at the random.sv(35): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(36) " "Verilog HDL or VHDL warning at the random.sv(36): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(37) " "Verilog HDL or VHDL warning at the random.sv(37): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(38) " "Verilog HDL or VHDL warning at the random.sv(38): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(39) " "Verilog HDL or VHDL warning at the random.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "D:/ece_385/final_project/random.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1524854560569 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_0 sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0 " "Elaborating entity \"random_0\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0\"" {  } { { "random.sv" "r0" { Text "D:/ece_385/final_project/random.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_1 sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1 " "Elaborating entity \"random_1\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1\"" {  } { { "random.sv" "r1" { Text "D:/ece_385/final_project/random.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_2 sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2 " "Elaborating entity \"random_2\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2\"" {  } { { "random.sv" "r2" { Text "D:/ece_385/final_project/random.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_3 sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3 " "Elaborating entity \"random_3\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3\"" {  } { { "random.sv" "r3" { Text "D:/ece_385/final_project/random.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_4 sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4 " "Elaborating entity \"random_4\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4\"" {  } { { "random.sv" "r4" { Text "D:/ece_385/final_project/random.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_5 sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5 " "Elaborating entity \"random_5\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5\"" {  } { { "random.sv" "r5" { Text "D:/ece_385/final_project/random.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_6 sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6 " "Elaborating entity \"random_6\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6\"" {  } { { "random.sv" "r6" { Text "D:/ece_385/final_project/random.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_7 sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7 " "Elaborating entity \"random_7\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7\"" {  } { { "random.sv" "r7" { Text "D:/ece_385/final_project/random.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_8 sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8 " "Elaborating entity \"random_8\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8\"" {  } { { "random.sv" "r8" { Text "D:/ece_385/final_project/random.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_9 sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9 " "Elaborating entity \"random_9\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9\"" {  } { { "random.sv" "r9" { Text "D:/ece_385/final_project/random.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_10 sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10 " "Elaborating entity \"random_10\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10\"" {  } { { "random.sv" "r10" { Text "D:/ece_385/final_project/random.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_11 sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11 " "Elaborating entity \"random_11\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11\"" {  } { { "random.sv" "r11" { Text "D:/ece_385/final_project/random.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_12 sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12 " "Elaborating entity \"random_12\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12\"" {  } { { "random.sv" "r12" { Text "D:/ece_385/final_project/random.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_13 sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13 " "Elaborating entity \"random_13\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13\"" {  } { { "random.sv" "r13" { Text "D:/ece_385/final_project/random.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_14 sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14 " "Elaborating entity \"random_14\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14\"" {  } { { "random.sv" "r14" { Text "D:/ece_385/final_project/random.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_15 sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15 " "Elaborating entity \"random_15\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15\"" {  } { { "random.sv" "r15" { Text "D:/ece_385/final_project/random.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colmap\"" {  } { { "final_top_level.sv" "colmap" { Text "D:/ece_385/final_project/final_top_level.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:cd\"" {  } { { "final_top_level.sv" "cd" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_scale collision_detection:cd\|dot_product_scale:vdxc " "Elaborating entity \"dot_product_scale\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\"" {  } { { "collision_detection.sv" "vdxc" { Text "D:/ece_385/final_project/collision_detection.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_real collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x " "Elaborating entity \"mult_real\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\"" {  } { { "vector.sv" "x" { Text "D:/ece_385/final_project/vector.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real collision_detection:cd\|sqrt_real:rbsqrt " "Elaborating entity \"sqrt_real\" for hierarchy \"collision_detection:cd\|sqrt_real:rbsqrt\"" {  } { { "collision_detection.sv" "rbsqrt" { Text "D:/ece_385/final_project/collision_detection.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga\"" {  } { { "final_top_level.sv" "vga" { Text "D:/ece_385/final_project/final_top_level.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "final_top_level.sv" "fb" { Text "D:/ece_385/final_project/final_top_level.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_shrink frame_buffer:fb\|color_shrink:shrink " "Elaborating entity \"color_shrink\" for hierarchy \"frame_buffer:fb\|color_shrink:shrink\"" {  } { { "frame_buffer.sv" "shrink" { Text "D:/ece_385/final_project/frame_buffer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_expand frame_buffer:fb\|color_expand:expand " "Elaborating entity \"color_expand\" for hierarchy \"frame_buffer:fb\|color_expand:expand\"" {  } { { "frame_buffer.sv" "expand" { Text "D:/ece_385/final_project/frame_buffer.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_write increment_write:iw " "Elaborating entity \"increment_write\" for hierarchy \"increment_write:iw\"" {  } { { "final_top_level.sv" "iw" { Text "D:/ece_385/final_project/final_top_level.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_lut ang_lut:al " "Elaborating entity \"ang_lut\" for hierarchy \"ang_lut:al\"" {  } { { "final_top_level.sv" "al" { Text "D:/ece_385/final_project/final_top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_lut ray_lut:rl " "Elaborating entity \"ray_lut\" for hierarchy \"ray_lut:rl\"" {  } { { "final_top_level.sv" "rl" { Text "D:/ece_385/final_project/final_top_level.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ray_lut:rl\|sin_lut:s0 " "Elaborating entity \"sin_lut\" for hierarchy \"ray_lut:rl\|sin_lut:s0\"" {  } { { "lut.sv" "s0" { Text "D:/ece_385/final_project/lut.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_lut ray_lut:rl\|cos_lut:c0 " "Elaborating entity \"cos_lut\" for hierarchy \"ray_lut:rl\|cos_lut:c0\"" {  } { { "lut.sv" "c0" { Text "D:/ece_385/final_project/lut.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgt_mean ray_lut:rl\|wgt_mean:wm0 " "Elaborating entity \"wgt_mean\" for hierarchy \"ray_lut:rl\|wgt_mean:wm0\"" {  } { { "lut.sv" "wm0" { Text "D:/ece_385/final_project/lut.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final_top_level.sv" "vga_clk_instance" { Text "D:/ece_385/final_project/final_top_level.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854560956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854560959 ""}  } { { "vga_clk.v" "" { Text "D:/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854560959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll1 " "Found entity 1: vga_clk_altpll1" {  } { { "db/vga_clk_altpll1.v" "" { Text "D:/ece_385/final_project/db/vga_clk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854561009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854561009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated " "Elaborating entity \"vga_clk_altpll1\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854561009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:hd " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:hd\"" {  } { { "final_top_level.sv" "hd" { Text "D:/ece_385/final_project/final_top_level.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854561044 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "frame_buffer:fb\|buffer_rtl_0 " "Inferred dual-clock RAM node \"frame_buffer:fb\|buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1524854565749 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "frame_buffer:fb\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"frame_buffer:fb\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1524854577643 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1524854577643 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524854577643 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|mult_real:vsqrmod\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|mult_real:vsqrmod\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ang_lut:al\|mult_real:m\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ang_lut:al\|mult_real:m\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m1\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ray_lut:rl\|mult_real:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ray_lut:rl\|mult_real:m0\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|Mult0\"" {  } { { "vector.sv" "Mult0" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577648 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1524854577648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"frame_buffer:fb\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_buffer:fb\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"frame_buffer:fb\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854577697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u5e1 " "Found entity 1: altsyncram_u5e1" {  } { { "db/altsyncram_u5e1.tdf" "" { Text "D:/ece_385/final_project/db/altsyncram_u5e1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854577765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854577765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "D:/ece_385/final_project/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854577806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854577806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vob " "Found entity 1: mux_vob" {  } { { "db/mux_vob.tdf" "" { Text "D:/ece_385/final_project/db/mux_vob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854577881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854577881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854577952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854577953 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854577953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v7t " "Found entity 1: mult_v7t" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854577997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854577997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ang_lut:al\|mult_real:m\|lpm_mult:Mult0 " "Instantiated megafunction \"ang_lut:al\|mult_real:m\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 71 " "Parameter \"LPM_WIDTHP\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 71 " "Parameter \"LPM_WIDTHR\" = \"71\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578030 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854578030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cdt " "Found entity 1: mult_cdt" {  } { { "db/mult_cdt.tdf" "" { Text "D:/ece_385/final_project/db/mult_cdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854578064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854578064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0 " "Instantiated megafunction \"ray_lut:rl\|mult_real:m1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 35 " "Parameter \"LPM_WIDTHB\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 70 " "Parameter \"LPM_WIDTHP\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 70 " "Parameter \"LPM_WIDTHR\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578109 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854578109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "D:/ece_385/final_project/db/mult_76t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854578142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854578142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 38 " "Parameter \"LPM_WIDTHA\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 102 " "Parameter \"LPM_WIDTHP\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 102 " "Parameter \"LPM_WIDTHR\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578217 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854578217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o7t " "Found entity 1: mult_o7t" {  } { { "db/mult_o7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_o7t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854578254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854578254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578284 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854578284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\"" {  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0 " "Instantiated megafunction \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 99 " "Parameter \"LPM_WIDTHP\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 99 " "Parameter \"LPM_WIDTHR\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524854578333 ""}  } { { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1524854578333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k6t " "Found entity 1: mult_k6t" {  } { { "db/mult_k6t.tdf" "" { Text "D:/ece_385/final_project/db/mult_k6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524854578369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524854578369 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:y\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 78 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:y|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:x\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 77 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:x|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|dot_product_scale:cc\|mult_real:z\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 79 0 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 14 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|dot_product_scale:cc|mult_real:z|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_mult31\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 152 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 15 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32 " "Synthesized away node \"collision_detection:cd\|mult_real:vsqrmod\|lpm_mult:Mult0\|mult_v7t:auto_generated\|mac_out32\"" {  } { { "db/mult_v7t.tdf" "" { Text "D:/ece_385/final_project/db/mult_v7t.tdf" 248 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vector.sv" "" { Text "D:/ece_385/final_project/vector.sv" 46 -1 0 } } { "collision_detection.sv" "" { Text "D:/ece_385/final_project/collision_detection.sv" 15 0 0 } } { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 44 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854578833 "|final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1524854578833 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1524854578833 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1524854580633 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7376 " "Ignored 7376 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "7376 " "Ignored 7376 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1524854580758 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1524854580758 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1524854580930 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1524854580930 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[6\] sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[6\] sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[6\] sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[6\] sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[0\]\[7\] sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[0\]\[7\] sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[0\]\[7\] sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[0\]\[7\] sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[6\] sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[6\] sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[6\] sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[6\] sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[1\]\[7\] sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[1\]\[7\] sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[1\]\[7\] sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[1\]\[7\] sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[1\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[6\] sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[6\] sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[6\] sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[6\] sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[1\]\[2\]\[7\] sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[1][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[2\]\[2\]\[7\] sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[2][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[0\]\[2\]\[7\] sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[0][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|col\[3\]\[2\]\[7\] sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|col\[3\]\[2\]\[7\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|col[3][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[33\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\] sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]~_emulated sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[2\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][2][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[17\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[17\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[17\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\] sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]~_emulated sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[0\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][0][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[1\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[1][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[2\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[2\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[2][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[1\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[31\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[30\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[26\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[25\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[1\]\[2\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[3\]\[0\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[23\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[22\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\] sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]~_emulated sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[0\]\[1\]\[18\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[2\]\[0\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[0][1][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[33\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[2\]\[1\]\[6\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[32\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[29\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[31\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[28\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[30\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[27\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[29\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[26\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[28\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[25\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[27\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[1\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[24\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[21\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[23\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[20\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[22\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[19\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[21\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[18\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]~_emulated sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[20\]~_emulated\" and latch \"sphere_reg_4:sph4\|vel\[0\]\[2\]\[17\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\] sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]~_emulated sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1 " "Register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]\" is converted into an equivalent circuit using register \"sphere_reg_4:sph4\|vel\[3\]\[1\]\[19\]~_emulated\" and latch \"sphere_reg_4:sph4\|col\[0\]\[0\]\[7\]~1\"" {  } { { "sphere_reg.sv" "" { Text "D:/ece_385/final_project/sphere_reg.sv" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1524854580952 "|final_top_level|sphere_reg_4:sph4|vel[3][1][19]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1524854580952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1524854596569 "|final_top_level|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1524854596569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524854597255 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524854634528 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~96 " "Logic cell \"collision_detection:cd\|Add2~96\"" {  } { { "collision_detection.sv" "Add2~96" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~98 " "Logic cell \"collision_detection:cd\|Add2~98\"" {  } { { "collision_detection.sv" "Add2~98" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~100 " "Logic cell \"collision_detection:cd\|Add2~100\"" {  } { { "collision_detection.sv" "Add2~100" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~102 " "Logic cell \"collision_detection:cd\|Add2~102\"" {  } { { "collision_detection.sv" "Add2~102" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~104 " "Logic cell \"collision_detection:cd\|Add2~104\"" {  } { { "collision_detection.sv" "Add2~104" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~106 " "Logic cell \"collision_detection:cd\|Add2~106\"" {  } { { "collision_detection.sv" "Add2~106" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~108 " "Logic cell \"collision_detection:cd\|Add2~108\"" {  } { { "collision_detection.sv" "Add2~108" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~110 " "Logic cell \"collision_detection:cd\|Add2~110\"" {  } { { "collision_detection.sv" "Add2~110" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~112 " "Logic cell \"collision_detection:cd\|Add2~112\"" {  } { { "collision_detection.sv" "Add2~112" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~114 " "Logic cell \"collision_detection:cd\|Add2~114\"" {  } { { "collision_detection.sv" "Add2~114" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~116 " "Logic cell \"collision_detection:cd\|Add2~116\"" {  } { { "collision_detection.sv" "Add2~116" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~118 " "Logic cell \"collision_detection:cd\|Add2~118\"" {  } { { "collision_detection.sv" "Add2~118" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~120 " "Logic cell \"collision_detection:cd\|Add2~120\"" {  } { { "collision_detection.sv" "Add2~120" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~122 " "Logic cell \"collision_detection:cd\|Add2~122\"" {  } { { "collision_detection.sv" "Add2~122" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~124 " "Logic cell \"collision_detection:cd\|Add2~124\"" {  } { { "collision_detection.sv" "Add2~124" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""} { "Info" "ISCL_SCL_CELL_NAME" "collision_detection:cd\|Add2~126 " "Logic cell \"collision_detection:cd\|Add2~126\"" {  } { { "collision_detection.sv" "Add2~126" { Text "D:/ece_385/final_project/collision_detection.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854634596 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1524854634596 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ece_385/final_project/output_files/final_project_top.map.smsg " "Generated suppressed messages file D:/ece_385/final_project/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524854634957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524854635890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854635890 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854636638 "|final_top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854636638 "|final_top_level|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "final_top_level.sv" "" { Text "D:/ece_385/final_project/final_top_level.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524854636638 "|final_top_level|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1524854636638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16683 " "Implemented 16683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524854636639 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524854636639 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16208 " "Implemented 16208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524854636639 ""} { "Info" "ICUT_CUT_TM_RAMS" "228 " "Implemented 228 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1524854636639 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1524854636639 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "212 " "Implemented 212 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1524854636639 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524854636639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "884 " "Peak virtual memory: 884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524854636720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 27 13:43:56 2018 " "Processing ended: Fri Apr 27 13:43:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524854636720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524854636720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524854636720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524854636720 ""}
