vendor_name = ModelSim
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/rtl/mif_test.v
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/prj/ip_core/rom_4x32/rom_4x32.mif
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/prj/ip_core/rom_4x32/rom_4x32.qip
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/prj/ip_core/rom_4x32/rom_4x32.v
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/prj/db/mif_test.cbx.xml
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/DATAFiles/QuartusII/ZiJiTuoZhan/mif_test/prj/db/altsyncram_7sa1.tdf
design_name = mif_test
instance = comp, \Add0~4 , Add0~4, mif_test, 1
instance = comp, \Add0~6 , Add0~6, mif_test, 1
instance = comp, \Add0~36 , Add0~36, mif_test, 1
instance = comp, \Add0~38 , Add0~38, mif_test, 1
instance = comp, \Add0~42 , Add0~42, mif_test, 1
instance = comp, \cnt_500ms[21] , cnt_500ms[21], mif_test, 1
instance = comp, \cnt_500ms[19] , cnt_500ms[19], mif_test, 1
instance = comp, \cnt_500ms[18] , cnt_500ms[18], mif_test, 1
instance = comp, \Equal0~1 , Equal0~1, mif_test, 1
instance = comp, \cnt_500ms[3] , cnt_500ms[3], mif_test, 1
instance = comp, \cnt_500ms[2] , cnt_500ms[2], mif_test, 1
instance = comp, \Equal0~6 , Equal0~6, mif_test, 1
instance = comp, \cnt_500ms~2 , cnt_500ms~2, mif_test, 1
instance = comp, \cnt_500ms~4 , cnt_500ms~4, mif_test, 1
instance = comp, \cnt_500ms~5 , cnt_500ms~5, mif_test, 1
instance = comp, \data[0]~output , data[0]~output, mif_test, 1
instance = comp, \data[1]~output , data[1]~output, mif_test, 1
instance = comp, \data[2]~output , data[2]~output, mif_test, 1
instance = comp, \data[3]~output , data[3]~output, mif_test, 1
instance = comp, \sclk~input , sclk~input, mif_test, 1
instance = comp, \sclk~inputclkctrl , sclk~inputclkctrl, mif_test, 1
instance = comp, \Add0~0 , Add0~0, mif_test, 1
instance = comp, \Add0~2 , Add0~2, mif_test, 1
instance = comp, \nrst~input , nrst~input, mif_test, 1
instance = comp, \nrst~inputclkctrl , nrst~inputclkctrl, mif_test, 1
instance = comp, \cnt_500ms[1] , cnt_500ms[1], mif_test, 1
instance = comp, \Add0~8 , Add0~8, mif_test, 1
instance = comp, \cnt_500ms[4] , cnt_500ms[4], mif_test, 1
instance = comp, \Add0~10 , Add0~10, mif_test, 1
instance = comp, \cnt_500ms[5] , cnt_500ms[5], mif_test, 1
instance = comp, \Add0~12 , Add0~12, mif_test, 1
instance = comp, \cnt_500ms~11 , cnt_500ms~11, mif_test, 1
instance = comp, \cnt_500ms[6] , cnt_500ms[6], mif_test, 1
instance = comp, \Add0~14 , Add0~14, mif_test, 1
instance = comp, \cnt_500ms[7] , cnt_500ms[7], mif_test, 1
instance = comp, \Add0~16 , Add0~16, mif_test, 1
instance = comp, \Add0~18 , Add0~18, mif_test, 1
instance = comp, \cnt_500ms[9] , cnt_500ms[9], mif_test, 1
instance = comp, \Add0~20 , Add0~20, mif_test, 1
instance = comp, \Add0~22 , Add0~22, mif_test, 1
instance = comp, \Add0~24 , Add0~24, mif_test, 1
instance = comp, \cnt_500ms~9 , cnt_500ms~9, mif_test, 1
instance = comp, \cnt_500ms[12] , cnt_500ms[12], mif_test, 1
instance = comp, \Add0~26 , Add0~26, mif_test, 1
instance = comp, \cnt_500ms~8 , cnt_500ms~8, mif_test, 1
instance = comp, \cnt_500ms[13] , cnt_500ms[13], mif_test, 1
instance = comp, \Add0~28 , Add0~28, mif_test, 1
instance = comp, \cnt_500ms~7 , cnt_500ms~7, mif_test, 1
instance = comp, \cnt_500ms[14] , cnt_500ms[14], mif_test, 1
instance = comp, \Add0~30 , Add0~30, mif_test, 1
instance = comp, \cnt_500ms[15] , cnt_500ms[15], mif_test, 1
instance = comp, \Add0~32 , Add0~32, mif_test, 1
instance = comp, \Add0~34 , Add0~34, mif_test, 1
instance = comp, \cnt_500ms[17] , cnt_500ms[17], mif_test, 1
instance = comp, \Add0~40 , Add0~40, mif_test, 1
instance = comp, \cnt_500ms~3 , cnt_500ms~3, mif_test, 1
instance = comp, \cnt_500ms[20] , cnt_500ms[20], mif_test, 1
instance = comp, \Add0~44 , Add0~44, mif_test, 1
instance = comp, \cnt_500ms~1 , cnt_500ms~1, mif_test, 1
instance = comp, \cnt_500ms[22] , cnt_500ms[22], mif_test, 1
instance = comp, \Add0~46 , Add0~46, mif_test, 1
instance = comp, \cnt_500ms[23] , cnt_500ms[23], mif_test, 1
instance = comp, \Add0~48 , Add0~48, mif_test, 1
instance = comp, \cnt_500ms~0 , cnt_500ms~0, mif_test, 1
instance = comp, \cnt_500ms[24] , cnt_500ms[24], mif_test, 1
instance = comp, \Add0~50 , Add0~50, mif_test, 1
instance = comp, \cnt_500ms[25] , cnt_500ms[25], mif_test, 1
instance = comp, \Equal0~0 , Equal0~0, mif_test, 1
instance = comp, \cnt_500ms~6 , cnt_500ms~6, mif_test, 1
instance = comp, \cnt_500ms[16] , cnt_500ms[16], mif_test, 1
instance = comp, \Equal0~2 , Equal0~2, mif_test, 1
instance = comp, \cnt_500ms~10 , cnt_500ms~10, mif_test, 1
instance = comp, \cnt_500ms[11] , cnt_500ms[11], mif_test, 1
instance = comp, \cnt_500ms[10] , cnt_500ms[10], mif_test, 1
instance = comp, \Equal0~3 , Equal0~3, mif_test, 1
instance = comp, \Equal0~4 , Equal0~4, mif_test, 1
instance = comp, \cnt_500ms[0] , cnt_500ms[0], mif_test, 1
instance = comp, \Equal0~7 , Equal0~7, mif_test, 1
instance = comp, \cnt_500ms[8] , cnt_500ms[8], mif_test, 1
instance = comp, \Equal0~5 , Equal0~5, mif_test, 1
instance = comp, \Equal0~8 , Equal0~8, mif_test, 1
instance = comp, \addr[0]~4 , addr[0]~4, mif_test, 1
instance = comp, \addr[0] , addr[0], mif_test, 1
instance = comp, \addr[1]~5 , addr[1]~5, mif_test, 1
instance = comp, \addr[1] , addr[1], mif_test, 1
instance = comp, \addr[2]~7 , addr[2]~7, mif_test, 1
instance = comp, \addr[2] , addr[2], mif_test, 1
instance = comp, \addr[3]~9 , addr[3]~9, mif_test, 1
instance = comp, \addr[3] , addr[3], mif_test, 1
instance = comp, \addr[4]~11 , addr[4]~11, mif_test, 1
instance = comp, \addr[4] , addr[4], mif_test, 1
instance = comp, \rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0 , rom_4x32_inst|altsyncram_component|auto_generated|ram_block1a0, mif_test, 1
