

================================================================
== Vivado HLS Report for 'write_image'
================================================================
* Date:           Thu Dec 14 23:01:26 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  58440|  58440|  58440|  58440|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memcpy_c   |  58439|  58439|       487|          -|          -|   120|    no    |
        | + memcpy_c  |    479|    479|         3|          -|          -|   160|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 4 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %c_offset)"   --->   Operation 12 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_offset_cast = zext i31 %c_offset_read to i32"   --->   Operation 13 'zext' 'c_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %c, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 19200, [7 x i8]* @p_str6, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%phi_ln35 = phi i7 [ 0, %0 ], [ %add_ln35, %meminst1 ]" [DWT/DWT_Accel.c:35]   --->   Operation 16 'phi' 'phi_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln35, i7 0)" [DWT/DWT_Accel.c:35]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i14 %tmp_1 to i15" [DWT/DWT_Accel.c:35]   --->   Operation 18 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %phi_ln35, i5 0)" [DWT/DWT_Accel.c:35]   --->   Operation 19 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i12 %tmp_2 to i15" [DWT/DWT_Accel.c:35]   --->   Operation 20 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.81ns)   --->   "%add_ln35_2 = add i15 %zext_ln35, %zext_ln35_1" [DWT/DWT_Accel.c:35]   --->   Operation 21 'add' 'add_ln35_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %phi_ln35 to i3" [DWT/DWT_Accel.c:35]   --->   Operation 22 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %phi_ln35, i32 3, i32 6)" [DWT/DWT_Accel.c:35]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i15 %add_ln35_2 to i32" [DWT/DWT_Accel.c:35]   --->   Operation 24 'zext' 'zext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.52ns)   --->   "%add_ln35_5 = add i32 %zext_ln35_5, %c_offset_cast" [DWT/DWT_Accel.c:35]   --->   Operation 25 'add' 'add_ln35_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i32 %add_ln35_5 to i64" [DWT/DWT_Accel.c:35]   --->   Operation 26 'zext' 'zext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16* %c, i64 %zext_ln35_6" [DWT/DWT_Accel.c:35]   --->   Operation 27 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 1, %phi_ln35" [DWT/DWT_Accel.c:35]   --->   Operation 28 'add' 'add_ln35' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i3 %trunc_ln35 to i32" [DWT/DWT_Accel.c:35]   --->   Operation 30 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln, i7 0)" [DWT/DWT_Accel.c:35]   --->   Operation 31 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %tmp_3 to i12" [DWT/DWT_Accel.c:35]   --->   Operation 32 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)" [DWT/DWT_Accel.c:35]   --->   Operation 33 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i9 %tmp_4 to i12" [DWT/DWT_Accel.c:35]   --->   Operation 34 'zext' 'zext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.63ns)   --->   "%add_ln35_3 = add i12 %zext_ln35_3, %zext_ln35_4" [DWT/DWT_Accel.c:35]   --->   Operation 35 'add' 'add_ln35_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (8.75ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %c_addr, i32 160)" [DWT/DWT_Accel.c:35]   --->   Operation 36 'writereq' 'p_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %meminst2"   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%phi_ln35_1 = phi i8 [ 0, %meminst ], [ %add_ln35_1, %meminst2 ]" [DWT/DWT_Accel.c:35]   --->   Operation 38 'phi' 'phi_ln35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i8 %phi_ln35_1, 1" [DWT/DWT_Accel.c:35]   --->   Operation 39 'add' 'add_ln35_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i8 %phi_ln35_1 to i12" [DWT/DWT_Accel.c:35]   --->   Operation 40 'zext' 'zext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln35_4 = add i12 %add_ln35_3, %zext_ln35_7" [DWT/DWT_Accel.c:35]   --->   Operation 41 'add' 'add_ln35_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i12 %add_ln35_4 to i64" [DWT/DWT_Accel.c:35]   --->   Operation 42 'zext' 'zext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%C_buffer_0_addr = getelementptr [2400 x i16]* %C_buffer_0, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 43 'getelementptr' 'C_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%C_buffer_1_addr = getelementptr [2400 x i16]* %C_buffer_1, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 44 'getelementptr' 'C_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%C_buffer_2_addr = getelementptr [2400 x i16]* %C_buffer_2, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 45 'getelementptr' 'C_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%C_buffer_3_addr = getelementptr [2400 x i16]* %C_buffer_3, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 46 'getelementptr' 'C_buffer_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%C_buffer_4_addr = getelementptr [2400 x i16]* %C_buffer_4, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 47 'getelementptr' 'C_buffer_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%C_buffer_5_addr = getelementptr [2400 x i16]* %C_buffer_5, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 48 'getelementptr' 'C_buffer_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%C_buffer_6_addr = getelementptr [2400 x i16]* %C_buffer_6, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 49 'getelementptr' 'C_buffer_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%C_buffer_7_addr = getelementptr [2400 x i16]* %C_buffer_7, i64 0, i64 %zext_ln35_8" [DWT/DWT_Accel.c:35]   --->   Operation 50 'getelementptr' 'C_buffer_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (3.25ns)   --->   "%C_buffer_0_load = load i16* %C_buffer_0_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 51 'load' 'C_buffer_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%C_buffer_1_load = load i16* %C_buffer_1_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 52 'load' 'C_buffer_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%C_buffer_2_load = load i16* %C_buffer_2_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 53 'load' 'C_buffer_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%C_buffer_3_load = load i16* %C_buffer_3_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 54 'load' 'C_buffer_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%C_buffer_4_load = load i16* %C_buffer_4_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 55 'load' 'C_buffer_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%C_buffer_5_load = load i16* %C_buffer_5_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 56 'load' 'C_buffer_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%C_buffer_6_load = load i16* %C_buffer_6_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 57 'load' 'C_buffer_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%C_buffer_7_load = load i16* %C_buffer_7_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 58 'load' 'C_buffer_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 59 [1/1] (1.55ns)   --->   "%icmp_ln35 = icmp eq i8 %phi_ln35_1, -97" [DWT/DWT_Accel.c:35]   --->   Operation 59 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 60 [1/2] (3.25ns)   --->   "%C_buffer_0_load = load i16* %C_buffer_0_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 60 'load' 'C_buffer_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%C_buffer_1_load = load i16* %C_buffer_1_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 61 'load' 'C_buffer_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%C_buffer_2_load = load i16* %C_buffer_2_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 62 'load' 'C_buffer_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 63 [1/2] (3.25ns)   --->   "%C_buffer_3_load = load i16* %C_buffer_3_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 63 'load' 'C_buffer_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 64 [1/2] (3.25ns)   --->   "%C_buffer_4_load = load i16* %C_buffer_4_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 64 'load' 'C_buffer_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%C_buffer_5_load = load i16* %C_buffer_5_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 65 'load' 'C_buffer_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%C_buffer_6_load = load i16* %C_buffer_6_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 66 'load' 'C_buffer_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%C_buffer_7_load = load i16* %C_buffer_7_addr, align 2" [DWT/DWT_Accel.c:35]   --->   Operation 67 'load' 'C_buffer_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 68 [1/1] (2.47ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %C_buffer_0_load, i16 %C_buffer_1_load, i16 %C_buffer_2_load, i16 %C_buffer_3_load, i16 %C_buffer_4_load, i16 %C_buffer_5_load, i16 %C_buffer_6_load, i16 %C_buffer_7_load, i32 %zext_ln35_2)" [DWT/DWT_Accel.c:35]   --->   Operation 68 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 69 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %c_addr, i16 %tmp, i2 -1)" [DWT/DWT_Accel.c:35]   --->   Operation 69 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memcpy_c_str) nounwind"   --->   Operation 70 'specloopname' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 71 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %meminst1, label %meminst2" [DWT/DWT_Accel.c:35]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.48ns)   --->   "%icmp_ln35_1 = icmp eq i7 %phi_ln35, -9" [DWT/DWT_Accel.c:35]   --->   Operation 73 'icmp' 'icmp_ln35_1' <Predicate = (icmp_ln35)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 74 [5/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %c_addr)" [DWT/DWT_Accel.c:35]   --->   Operation 74 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 75 [4/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %c_addr)" [DWT/DWT_Accel.c:35]   --->   Operation 75 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 76 [3/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %c_addr)" [DWT/DWT_Accel.c:35]   --->   Operation 76 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 77 [2/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %c_addr)" [DWT/DWT_Accel.c:35]   --->   Operation 77 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 78 [1/5] (8.75ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %c_addr)" [DWT/DWT_Accel.c:35]   --->   Operation 78 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memcpy_c_str) nounwind"   --->   Operation 79 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35_1, label %1, label %meminst" [DWT/DWT_Accel.c:35]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:36]   --->   Operation 81 'ret' <Predicate = (icmp_ln35_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset_read     (read             ) [ 000000000000]
c_offset_cast     (zext             ) [ 001111111111]
specinterface_ln0 (specinterface    ) [ 000000000000]
br_ln0            (br               ) [ 011111111111]
phi_ln35          (phi              ) [ 001111100000]
tmp_1             (bitconcatenate   ) [ 000000000000]
zext_ln35         (zext             ) [ 000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000]
zext_ln35_1       (zext             ) [ 000000000000]
add_ln35_2        (add              ) [ 000000000000]
trunc_ln35        (trunc            ) [ 000100000000]
lshr_ln           (partselect       ) [ 000100000000]
zext_ln35_5       (zext             ) [ 000000000000]
add_ln35_5        (add              ) [ 000000000000]
zext_ln35_6       (zext             ) [ 000000000000]
c_addr            (getelementptr    ) [ 000111111111]
add_ln35          (add              ) [ 011011111111]
empty             (speclooptripcount) [ 000000000000]
zext_ln35_2       (zext             ) [ 000011100000]
tmp_3             (bitconcatenate   ) [ 000000000000]
zext_ln35_3       (zext             ) [ 000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000]
zext_ln35_4       (zext             ) [ 000000000000]
add_ln35_3        (add              ) [ 000011100000]
p_wr_req          (writereq         ) [ 000000000000]
br_ln0            (br               ) [ 001111111111]
phi_ln35_1        (phi              ) [ 000010000000]
add_ln35_1        (add              ) [ 001111111111]
zext_ln35_7       (zext             ) [ 000000000000]
add_ln35_4        (add              ) [ 000000000000]
zext_ln35_8       (zext             ) [ 000000000000]
C_buffer_0_addr   (getelementptr    ) [ 000001000000]
C_buffer_1_addr   (getelementptr    ) [ 000001000000]
C_buffer_2_addr   (getelementptr    ) [ 000001000000]
C_buffer_3_addr   (getelementptr    ) [ 000001000000]
C_buffer_4_addr   (getelementptr    ) [ 000001000000]
C_buffer_5_addr   (getelementptr    ) [ 000001000000]
C_buffer_6_addr   (getelementptr    ) [ 000001000000]
C_buffer_7_addr   (getelementptr    ) [ 000001000000]
icmp_ln35         (icmp             ) [ 000001100000]
C_buffer_0_load   (load             ) [ 000000000000]
C_buffer_1_load   (load             ) [ 000000000000]
C_buffer_2_load   (load             ) [ 000000000000]
C_buffer_3_load   (load             ) [ 000000000000]
C_buffer_4_load   (load             ) [ 000000000000]
C_buffer_5_load   (load             ) [ 000000000000]
C_buffer_6_load   (load             ) [ 000000000000]
C_buffer_7_load   (load             ) [ 000000000000]
tmp               (mux              ) [ 000000100000]
write_ln35        (write            ) [ 000000000000]
empty_15          (specloopname     ) [ 000000000000]
empty_16          (speclooptripcount) [ 000000000000]
br_ln35           (br               ) [ 001111111111]
icmp_ln35_1       (icmp             ) [ 000000011111]
p_wr_resp         (writeresp        ) [ 000000000000]
empty_17          (specloopname     ) [ 000000000000]
br_ln35           (br               ) [ 011111111111]
ret_ln36          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_buffer_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_buffer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_buffer_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_buffer_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_buffer_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_buffer_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_buffer_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_buffer_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_buffer_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_c_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="c_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="31" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_writeresp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="1"/>
<pin id="99" dir="0" index="2" bw="9" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/3 p_wr_resp/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln35_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="4"/>
<pin id="106" dir="0" index="2" bw="16" slack="1"/>
<pin id="107" dir="0" index="3" bw="1" slack="0"/>
<pin id="108" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="C_buffer_0_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="12" slack="0"/>
<pin id="116" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_0_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="C_buffer_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_1_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="C_buffer_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_2_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="C_buffer_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_3_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="C_buffer_4_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_4_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="C_buffer_5_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_5_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="C_buffer_6_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="12" slack="0"/>
<pin id="158" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_6_addr/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="C_buffer_7_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_buffer_7_addr/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_0_load/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_1_load/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_2_load/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_3_load/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_4_load/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="12" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_5_load/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_6_load/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_buffer_7_load/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="phi_ln35_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="1"/>
<pin id="218" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln35 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="phi_ln35_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="7" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln35/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="phi_ln35_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln35_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_ln35_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln35_1/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_offset_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="31" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_offset_cast/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="14" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln35_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="7" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln35_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln35_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="0"/>
<pin id="270" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln35_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="0"/>
<pin id="275" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="lshr_ln_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="0" index="2" bw="3" slack="0"/>
<pin id="281" dir="0" index="3" bw="4" slack="0"/>
<pin id="282" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln35_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="15" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln35_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="31" slack="1"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln35_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="c_addr_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln35_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="1"/>
<pin id="309" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln35_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="1"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln35_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln35_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln35_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln35_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln35_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln35_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="1"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln35_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_8/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln35_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="0" index="3" bw="16" slack="0"/>
<pin id="381" dir="0" index="4" bw="16" slack="0"/>
<pin id="382" dir="0" index="5" bw="16" slack="0"/>
<pin id="383" dir="0" index="6" bw="16" slack="0"/>
<pin id="384" dir="0" index="7" bw="16" slack="0"/>
<pin id="385" dir="0" index="8" bw="16" slack="0"/>
<pin id="386" dir="0" index="9" bw="3" slack="2"/>
<pin id="387" dir="1" index="10" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln35_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="4"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_1/6 "/>
</bind>
</comp>

<comp id="403" class="1005" name="c_offset_cast_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_offset_cast "/>
</bind>
</comp>

<comp id="408" class="1005" name="trunc_ln35_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="1"/>
<pin id="410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="413" class="1005" name="lshr_ln_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="419" class="1005" name="c_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="add_ln35_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="1"/>
<pin id="427" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="430" class="1005" name="zext_ln35_2_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="add_ln35_3_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln35_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="C_buffer_0_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="1"/>
<pin id="447" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_0_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="C_buffer_1_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="1"/>
<pin id="452" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_1_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="C_buffer_2_addr_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="12" slack="1"/>
<pin id="457" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_2_addr "/>
</bind>
</comp>

<comp id="460" class="1005" name="C_buffer_3_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="1"/>
<pin id="462" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_3_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="C_buffer_4_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_4_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="C_buffer_5_addr_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_5_addr "/>
</bind>
</comp>

<comp id="475" class="1005" name="C_buffer_6_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="1"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_6_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="C_buffer_7_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_buffer_7_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln35_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="2"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="494" class="1005" name="icmp_ln35_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="5"/>
<pin id="496" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="76" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="78" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="111"><net_src comp="88" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="70" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="70" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="112" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="119" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="126" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="133" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="140" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="147" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="154" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="161" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="90" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="220" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="220" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="251" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="220" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="220" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="290"><net_src comp="267" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="216" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="322" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="232" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="68" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="232" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="369"><net_src comp="358" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="374"><net_src comp="232" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="72" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="388"><net_src comp="74" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="168" pin="3"/><net_sink comp="376" pin=1"/></net>

<net id="390"><net_src comp="174" pin="3"/><net_sink comp="376" pin=2"/></net>

<net id="391"><net_src comp="180" pin="3"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="186" pin="3"/><net_sink comp="376" pin=4"/></net>

<net id="393"><net_src comp="192" pin="3"/><net_sink comp="376" pin=5"/></net>

<net id="394"><net_src comp="198" pin="3"/><net_sink comp="376" pin=6"/></net>

<net id="395"><net_src comp="204" pin="3"/><net_sink comp="376" pin=7"/></net>

<net id="396"><net_src comp="210" pin="3"/><net_sink comp="376" pin=8"/></net>

<net id="401"><net_src comp="216" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="239" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="411"><net_src comp="273" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="416"><net_src comp="277" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="422"><net_src comp="300" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="428"><net_src comp="306" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="433"><net_src comp="312" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="376" pin=9"/></net>

<net id="438"><net_src comp="337" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="443"><net_src comp="343" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="448"><net_src comp="112" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="453"><net_src comp="119" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="458"><net_src comp="126" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="463"><net_src comp="133" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="468"><net_src comp="140" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="473"><net_src comp="147" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="478"><net_src comp="154" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="483"><net_src comp="161" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="488"><net_src comp="370" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="376" pin="10"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="497"><net_src comp="397" pin="2"/><net_sink comp="494" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 6 7 8 9 10 11 }
 - Input state : 
	Port: write_image : C_buffer_0 | {4 5 }
	Port: write_image : C_buffer_1 | {4 5 }
	Port: write_image : C_buffer_2 | {4 5 }
	Port: write_image : C_buffer_3 | {4 5 }
	Port: write_image : C_buffer_4 | {4 5 }
	Port: write_image : C_buffer_5 | {4 5 }
	Port: write_image : C_buffer_6 | {4 5 }
	Port: write_image : C_buffer_7 | {4 5 }
	Port: write_image : c_offset | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		zext_ln35 : 2
		tmp_2 : 1
		zext_ln35_1 : 2
		add_ln35_2 : 3
		trunc_ln35 : 1
		lshr_ln : 1
		zext_ln35_5 : 4
		add_ln35_5 : 5
		zext_ln35_6 : 6
		c_addr : 7
	State 3
		zext_ln35_3 : 1
		zext_ln35_4 : 1
		add_ln35_3 : 2
	State 4
		add_ln35_1 : 1
		zext_ln35_7 : 1
		add_ln35_4 : 2
		zext_ln35_8 : 3
		C_buffer_0_addr : 4
		C_buffer_1_addr : 4
		C_buffer_2_addr : 4
		C_buffer_3_addr : 4
		C_buffer_4_addr : 4
		C_buffer_5_addr : 4
		C_buffer_6_addr : 4
		C_buffer_7_addr : 4
		C_buffer_0_load : 5
		C_buffer_1_load : 5
		C_buffer_2_load : 5
		C_buffer_3_load : 5
		C_buffer_4_load : 5
		C_buffer_5_load : 5
		C_buffer_6_load : 5
		C_buffer_7_load : 5
		icmp_ln35 : 1
	State 5
		tmp : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln35_2_fu_267    |    0    |    19   |
|          |     add_ln35_5_fu_291    |    0    |    38   |
|    add   |      add_ln35_fu_306     |    0    |    15   |
|          |     add_ln35_3_fu_337    |    0    |    13   |
|          |     add_ln35_1_fu_343    |    0    |    15   |
|          |     add_ln35_4_fu_353    |    0    |    12   |
|----------|--------------------------|---------|---------|
|    mux   |        tmp_fu_376        |    0    |    45   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln35_fu_370     |    0    |    11   |
|          |    icmp_ln35_1_fu_397    |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   | c_offset_read_read_fu_90 |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_96   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln35_write_fu_103 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   c_offset_cast_fu_239   |    0    |    0    |
|          |     zext_ln35_fu_251     |    0    |    0    |
|          |    zext_ln35_1_fu_263    |    0    |    0    |
|          |    zext_ln35_5_fu_287    |    0    |    0    |
|   zext   |    zext_ln35_6_fu_296    |    0    |    0    |
|          |    zext_ln35_2_fu_312    |    0    |    0    |
|          |    zext_ln35_3_fu_322    |    0    |    0    |
|          |    zext_ln35_4_fu_333    |    0    |    0    |
|          |    zext_ln35_7_fu_349    |    0    |    0    |
|          |    zext_ln35_8_fu_358    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_243       |    0    |    0    |
|bitconcatenate|       tmp_2_fu_255       |    0    |    0    |
|          |       tmp_3_fu_315       |    0    |    0    |
|          |       tmp_4_fu_326       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln35_fu_273    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      lshr_ln_fu_277      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   179   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|C_buffer_0_addr_reg_445|   12   |
|C_buffer_1_addr_reg_450|   12   |
|C_buffer_2_addr_reg_455|   12   |
|C_buffer_3_addr_reg_460|   12   |
|C_buffer_4_addr_reg_465|   12   |
|C_buffer_5_addr_reg_470|   12   |
|C_buffer_6_addr_reg_475|   12   |
|C_buffer_7_addr_reg_480|   12   |
|   add_ln35_1_reg_440  |    8   |
|   add_ln35_3_reg_435  |   12   |
|    add_ln35_reg_425   |    7   |
|     c_addr_reg_419    |   16   |
| c_offset_cast_reg_403 |   32   |
|  icmp_ln35_1_reg_494  |    1   |
|   icmp_ln35_reg_485   |    1   |
|    lshr_ln_reg_413    |    4   |
|   phi_ln35_1_reg_228  |    8   |
|    phi_ln35_reg_216   |    7   |
|      tmp_reg_489      |   16   |
|   trunc_ln35_reg_408  |    3   |
|  zext_ln35_2_reg_430  |   32   |
+-----------------------+--------+
|         Total         |   243  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_96 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_168  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_174  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_180  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_186  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_192  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_198  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_204  |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_210  |  p0  |   2  |  12  |   24   ||    9    |
|   phi_ln35_reg_216  |  p0  |   2  |   7  |   14   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   208  ||  17.69  ||    81   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   179  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   81   |
|  Register |    -   |   243  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   243  |   260  |
+-----------+--------+--------+--------+
