{"Source Block": ["oh/elink/dv/dut_axi_elink.v@103:113@HdlIdDef", "   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n"], "Clone Blocks": [["oh/elink/dv/dut_axi_elink.v@107:117", "   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@99:109", "   wire [3:0]\t\telink0_m_axi_awqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@105:115", "   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@81:91", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@109:119", "   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@100:110", "   wire [2:0]\t\telink0_m_axi_awsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@106:116", "   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@108:118", "   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@98:108", "   wire [2:0]\t\telink0_m_axi_awprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_awqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@102:112", "   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@97:107", "   wire\t\t\telink0_m_axi_awlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_awqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@110:120", "   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@104:114", "   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxrr_access;\t// From emaxi of emaxi.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@96:106", "   wire [7:0]\t\telink0_m_axi_awlen;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awlock;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awprot;\t// From elink0 of axi_elink.v\n   wire [3:0]\t\telink0_m_axi_awqos;\t// From elink0 of axi_elink.v\n   wire [2:0]\t\telink0_m_axi_awsize;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@101:111", "   wire\t\t\telink0_m_axi_awvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_bready;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_rready;\t// From elink0 of axi_elink.v\n   wire [63:0]\t\telink0_m_axi_wdata;\t// From elink0 of axi_elink.v\n   wire [M_IDW-1:0]\telink0_m_axi_wid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wlast;\t// From elink0 of axi_elink.v\n   wire [7:0]\t\telink0_m_axi_wstrb;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of axi_elink.v\n"], ["oh/elink/dv/dut_elink.v@82:92", "   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@83:93", "   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n"]], "Diff Content": {"Delete": [[108, "   wire\t\t\telink0_m_axi_wvalid;\t// From elink0 of axi_elink.v\n"]], "Add": []}}