$date
	Sun Oct 23 01:44:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#761584
b11001 !
1"
#761586
b11001 &
b11001 %
1$
#761587
0"
#761590
b1001100 &
b1001100 %
#761594
b100110 &
b100110 %
#761598
b10011 &
b10011 %
#761602
b111010 &
b111010 %
#761606
b11101 &
b11101 %
#761610
b1011000 &
b1011000 %
#761614
b101100 &
b101100 %
#761618
b10110 &
b10110 %
#761622
b1011 &
b1011 %
#761626
b100010 &
b100010 %
#761630
b10001 &
b10001 %
#761634
b110100 &
b110100 %
#761638
b11010 &
b11010 %
#761642
b1101 &
b1101 %
#761646
b101000 &
b101000 %
#761650
b10100 &
b10100 %
#761654
b1010 &
b1010 %
#761658
b101 &
b101 %
#761662
b10000 &
b10000 %
#761666
b1000 &
b1000 %
#761670
b100 &
b100 %
#761674
b10 &
b10 %
#761678
b1 &
1#
b1 %
#761682
b0 &
b0 %
0#
0$
#1721078
b1010 &
b1010 %
1$
b1010 !
1"
#1721079
0"
#1721082
b101 &
b101 %
#1721086
b10000 &
b10000 %
#1721090
b1000 &
b1000 %
#1721094
b100 &
b100 %
#1721098
b10 &
b10 %
#1721102
b1 &
1#
b1 %
#1721106
b0 &
b0 %
0#
0$
#2755677
b10000 !
1"
#2755678
b10000 &
b10000 %
1$
#2755679
0"
#2755682
b1000 &
b1000 %
#2755686
b100 &
b100 %
#2755690
b10 &
b10 %
#2755694
b1 &
1#
b1 %
#2755698
b0 &
b0 %
0#
0$
#4500012
