From d3aab3d205303aba1c433edac52e010796e7680a Mon Sep 17 00:00:00 2001
From: Imre Deak <imre.deak@intel.com>
Date: Mon, 22 Jul 2024 19:55:03 +0300
Subject: drm/i915/dp_mst: Enable LT fallback between UHBR/non-UHBR link rates
Git-commit: 5c7b393452b55ee0cdbced0d3bc798f6875b5c24
Patch-mainline: v6.12-rc1
References: jsc#PED-9898 jsc#PED-10191 jsc#PED-10197 jsc#PED-10226 jsc#PED-10237 jsc#PED-10340 jsc#PED-10852 jsc#PED-11022

Enable switching between UHBR and non-UHBR link rates on MST links when
reducing the link parameters after an LT failure.

Reviewed-by: Suraj Kandpal <suraj.kandpal@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20240722165503.2084999-15-imre.deak@intel.com
Acked-by: Patrik Jakobsson <pjakobsson@suse.de>
---
 drivers/gpu/drm/i915/display/intel_dp_link_training.c | 5 -----
 1 file changed, 5 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dp_link_training.c b/drivers/gpu/drm/i915/display/intel_dp_link_training.c
index 86d58a4c8453..9c8738295106 100644
--- a/drivers/gpu/drm/i915/display/intel_dp_link_training.c
+++ b/drivers/gpu/drm/i915/display/intel_dp_link_training.c
@@ -1188,11 +1188,6 @@ static bool reduce_link_params_in_bw_order(struct intel_dp *intel_dp,
 		     intel_dp->link.force_lane_count != lane_count))
 			continue;
 
-		/* TODO: Make switching from UHBR to non-UHBR rates work. */
-		if (drm_dp_is_uhbr_rate(crtc_state->port_clock) !=
-		    drm_dp_is_uhbr_rate(link_rate))
-			continue;
-
 		break;
 	}
 
-- 
2.46.1

