#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Feb 23 13:55:24 2025
# Process ID: 18764
# Current directory: D:/vivadoproject/project532/integration/integrate_camera_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22932 D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.xpr
# Log file: D:/vivadoproject/project532/integration/integrate_camera_vga/vivado.log
# Journal file: D:/vivadoproject/project532/integration/integrate_camera_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design
delete_bd_objs [get_bd_addr_segs -excluded axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg]
assign_bd_address [get_bd_addr_segs {axi_vip_0/S_AXI/Reg }]
include_bd_addr_seg [get_bd_addr_segs -excluded axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg]
set_property range 1M [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg}]
set_property range 512K [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_axi_vip_0_Reg}]
set_property range 512K [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_vdma_0_Reg}]
validate_bd_design
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]
set_property location {4 1187 308} [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {4 1010 278} [get_bd_cells axi_interconnect_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_vip_0/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
undo
undo
undo
undo
undo
undo
redo
redo
redo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {4 920 357} [get_bd_cells mig_7series_0]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
set_property location {3 1100 285} [get_bd_cells mig_7series_0]
connect_bd_intf_net [get_bd_intf_pins mig_7series_0/S_AXI] [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S]
set_property location {3.5 830 90} [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {5 1209 243} [get_bd_cells mig_7series_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
endgroup
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_nets sys_clk_i_1] [get_bd_ports sys_clk_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins mig_7series_0/sys_clk_i]
endgroup
connect_bd_intf_net [get_bd_intf_pins mig_7series_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {3 486 -94} [get_bd_cells axi_vip_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/M_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/M00_ACLK]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S01_ACLK]
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_vdma_0/M_AXI_S2MM} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
set_property range 512K [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property offset 0x44A00000 [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
set_property range 2M [get_bd_addr_segs {axi_vip_1/Master_AXI/SEG_axi_vdma_0_Reg}]
set_property range 2M [get_bd_addr_segs {axi_vdma_0/Data_MM2S/SEG_mig_7series_0_memaddr}]
save_bd_design
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
regenerate_bd_layout
validate_bd_design
set_property range 2M [get_bd_addr_segs {axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr}]
set_property offset 0x44A00000 [get_bd_addr_segs {axi_vdma_0/Data_S2MM/SEG_mig_7series_0_memaddr}]
validate_bd_design
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz]
endgroup
connect_bd_net [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins clk_wiz/clk_out2]
validate_bd_design
startgroup
make_bd_pins_external  [get_bd_pins mig_7series_0/ui_clk]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {10} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {130.958} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz]
endgroup
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk] [get_bd_ports ui_clk_0]
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR2] [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_nets mig_7series_0_mmcm_locked] [get_bd_nets rst_mig_7series_0_81M_peripheral_aresetn] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
set_property location {6 1669 88} [get_bd_cells mig_7series_0]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_intf_ports ddr2_sdram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "design_1" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz/clk_out1 (100 MHz)} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {/clk_wiz/clk_out1 (100 MHz)} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_clk_out2] [get_bd_cells rst_mig_7series_0_81M]
regenerate_bd_layout
delete_bd_objs [get_bd_nets mig_7series_0_ui_clk]
startgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets mig_7series_0_DDR2]
delete_bd_objs [get_bd_nets mig_7series_0_mmcm_locked] [get_bd_nets mig_7series_0_ui_clk_sync_rst] [get_bd_nets reset_1] [get_bd_nets rst_mig_7series_0_81M_1_peripheral_aresetn] [get_bd_nets sys_clk_i_1]
delete_bd_objs [get_bd_intf_ports ddr2_sdram]
delete_bd_objs [get_bd_cells mig_7series_0] [get_bd_cells rst_mig_7series_0_81M_1]
endgroup
delete_bd_objs [get_bd_ports sys_clk_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {4 1027 259} [get_bd_cells axi_bram_ctrl_0]
set_property location {6 1763 491} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {114.829}] [get_bd_cells clk_wiz]
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0_bram]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
delete_bd_objs [get_bd_ports reset_0]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz/resetn]
set_property location {4 881 -145} [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_nets clk_wiz_clk_out1]
delete_bd_objs [get_bd_nets rst_clk_wiz_100M_peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:mig_7series -config {Board_Interface "ddr2_sdram" }  [get_bd_cells mig_7series_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins fifo_generator_0/s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz/clk_out1 (100 MHz)" }  [get_bd_pins axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/mig_7series_0/ui_clk (81 MHz)} Clk_xbar {Auto} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/mig_7series_0/S_AXI} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins mig_7series_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset ) } Manual_Source {Auto}}  [get_bd_pins mig_7series_0/sys_rst]
endgroup
connect_bd_net [get_bd_pins mig_7series_0/sys_clk_i] [get_bd_pins clk_wiz/clk_out2]
validate_bd_design
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins clk_wiz/clk_out1]
validate_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mig_7series_0/DDR2]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
set_property is_enabled true [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
update_compile_order -fileset sim_1
launch_simulation
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.READ_WRITE_MODE.VALUE_SRC PROPAGATED] [get_bd_cells axi_vip_0]
set_property -dict [list CONFIG.INTERFACE_MODE {MASTER}] [get_bd_cells axi_vip_0]
endgroup
save_bd_design
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
close_sim
save_bd_design
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
restart
run 200 us
restart
run 200 us
restart
run 200 us
restart
run 200 us
move_files [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v]
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v]
update_compile_order -fileset sim_1
close_sim
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/test_top.v
update_compile_order -fileset sim_1
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sim_1
make_wrapper -files [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property is_enabled false [get_files  D:/vivadoproject/TUT/TUT7/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv]
set_property is_enabled true [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
set_property file_type SystemVerilog [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
restart
run 200 us
restart
run 200 us
close_sim
launch_simulation
export_ip_user_files -of_objects  [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
file delete -force D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/sub_axi_vip.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv w ]
add_files -fileset sim_1 D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/simulation_tb.sv
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sim_1/new/stream2vga_tb.v]
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
restart
run 200 us
close_sim
launch_simulation
source testbench.tcl
restart
run 200 us
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
source testbench.tcl
close_sim
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC USER] [get_bd_cells axi_vdma_0]
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_m_axi_s2mm_data_width {32}] [get_bd_cells axi_vdma_0]
endgroup
save_bd_design
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
restart
run 200 us
restart
run 200 us
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4}] [get_bd_cells fifo_generator_0]
endgroup
close_sim
save_bd_design
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Write_Acknowledge_Flag {true} CONFIG.axis_type {FIFO} CONFIG.Input_Depth_axis {16} CONFIG.Full_Threshold_Assert_Value_axis {15} CONFIG.Empty_Threshold_Assert_Value_axis {14} CONFIG.Overflow_Flag_AXI {false} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
endgroup
save_bd_design
generate_target Simulation [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/sim_scripts -ip_user_files_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files -ipstatic_source_dir D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/modelsim} {questa=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/questa} {riviera=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/riviera} {activehdl=D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source testbench.tcl
restart
run 200 us
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {Untitled 8}
add_wave {{/testbench/DUT/design_1_i/axi_vdma_0/s_axi_lite_wdata}} 
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
