{
  "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 14.0.0 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$23194": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\\CCU2C": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "CCU2C",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "1001011010101010",
        "INIT1": "1001011010101010",
        "INJECT1_0": "NO",
        "INJECT1_1": "NO"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "\\$__ABC9_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.1-30.10"
      },
      "ports": {
        "M0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$22424": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010111",
            "T_FALL_MIN": "00000000000000000000000010010111",
            "T_FALL_TYP": "00000000000000000000000010010111",
            "T_RISE_MAX": "00000000000000000000000010010111",
            "T_RISE_MIN": "00000000000000000000000010010111",
            "T_RISE_TYP": "00000000000000000000000010010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:24.9-24.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$22425": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011101111",
            "T_FALL_MIN": "00000000000000000000000011101111",
            "T_FALL_TYP": "00000000000000000000000011101111",
            "T_RISE_MAX": "00000000000000000000000011101111",
            "T_RISE_MIN": "00000000000000000000000011101111",
            "T_RISE_TYP": "00000000000000000000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:25.9-25.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$22426": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101110101",
            "T_FALL_MIN": "00000000000000000000000101110101",
            "T_FALL_TYP": "00000000000000000000000101110101",
            "T_RISE_MAX": "00000000000000000000000101110101",
            "T_RISE_MIN": "00000000000000000000000101110101",
            "T_RISE_TYP": "00000000000000000000000101110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:26.9-26.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$22427": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:27.9-27.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$22428": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111011101",
            "T_FALL_MIN": "00000000000000000000000111011101",
            "T_FALL_TYP": "00000000000000000000000111011101",
            "T_RISE_MAX": "00000000000000000000000111011101",
            "T_RISE_MIN": "00000000000000000000000111011101",
            "T_RISE_TYP": "00000000000000000000000111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:28.9-28.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 7 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.42-22.43"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.39-22.40"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.36-22.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.33-22.34"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.29-22.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:22.52-22.53"
          }
        }
      }
    },
    "\\$__ABC9_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.1-45.10"
      },
      "ports": {
        "M1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$22429": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:38.9-38.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$22430": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100100",
            "T_FALL_MIN": "00000000000000000000000100100100",
            "T_FALL_TYP": "00000000000000000000000100100100",
            "T_RISE_MAX": "00000000000000000000000100100100",
            "T_RISE_MIN": "00000000000000000000000100100100",
            "T_RISE_TYP": "00000000000000000000000100100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:39.9-39.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$22431": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111100",
            "T_FALL_MIN": "00000000000000000000000101111100",
            "T_FALL_TYP": "00000000000000000000000101111100",
            "T_RISE_MAX": "00000000000000000000000101111100",
            "T_RISE_MIN": "00000000000000000000000101111100",
            "T_RISE_TYP": "00000000000000000000000101111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:40.9-40.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$22432": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000000010",
            "T_FALL_MIN": "00000000000000000000001000000010",
            "T_FALL_TYP": "00000000000000000000001000000010",
            "T_RISE_MAX": "00000000000000000000001000000010",
            "T_RISE_MIN": "00000000000000000000001000000010",
            "T_RISE_TYP": "00000000000000000000001000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:41.9-41.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$22433": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:42.9-42.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$22434": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001101010",
            "T_FALL_MIN": "00000000000000000000001001101010",
            "T_FALL_TYP": "00000000000000000000001001101010",
            "T_RISE_MAX": "00000000000000000000001001101010",
            "T_RISE_MIN": "00000000000000000000001001101010",
            "T_RISE_TYP": "00000000000000000000001001101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:43.9-43.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 8 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.46-36.47"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.43-36.44"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.40-36.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.37-36.38"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.33-36.35"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.29-36.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:36.56-36.57"
          }
        }
      }
    },
    "\\$__ABC9_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.1-61.10"
      },
      "ports": {
        "M2": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$22435": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010010100",
            "T_FALL_MIN": "00000000000000000000000010010100",
            "T_FALL_TYP": "00000000000000000000000010010100",
            "T_RISE_MAX": "00000000000000000000000010010100",
            "T_RISE_MIN": "00000000000000000000000010010100",
            "T_RISE_TYP": "00000000000000000000000010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:53.9-53.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$22436": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100001",
            "T_FALL_MIN": "00000000000000000000000100100001",
            "T_FALL_TYP": "00000000000000000000000100100001",
            "T_RISE_MAX": "00000000000000000000000100100001",
            "T_RISE_MIN": "00000000000000000000000100100001",
            "T_RISE_TYP": "00000000000000000000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:54.9-54.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$22437": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110110001",
            "T_FALL_MIN": "00000000000000000000000110110001",
            "T_FALL_TYP": "00000000000000000000000110110001",
            "T_RISE_MAX": "00000000000000000000000110110001",
            "T_RISE_MIN": "00000000000000000000000110110001",
            "T_RISE_TYP": "00000000000000000000000110110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:55.9-55.25"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$22438": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000001001",
            "T_FALL_MIN": "00000000000000000000001000001001",
            "T_FALL_TYP": "00000000000000000000001000001001",
            "T_RISE_MAX": "00000000000000000000001000001001",
            "T_RISE_MIN": "00000000000000000000001000001001",
            "T_RISE_TYP": "00000000000000000000001000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:56.9-56.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$22439": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010001111",
            "T_FALL_MIN": "00000000000000000000001010001111",
            "T_FALL_TYP": "00000000000000000000001010001111",
            "T_RISE_MAX": "00000000000000000000001010001111",
            "T_RISE_MIN": "00000000000000000000001010001111",
            "T_RISE_TYP": "00000000000000000000001010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:57.9-57.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$22440": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:58.9-58.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$22441": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011110111",
            "T_FALL_MIN": "00000000000000000000001011110111",
            "T_FALL_TYP": "00000000000000000000001011110111",
            "T_RISE_MAX": "00000000000000000000001011110111",
            "T_RISE_MIN": "00000000000000000000001011110111",
            "T_RISE_TYP": "00000000000000000000001011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:59.9-59.24"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 9 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.50-51.51"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.47-51.48"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.44-51.45"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.41-51.42"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.37-51.39"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.33-51.35"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.29-51.31"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:51.60-51.61"
          }
        }
      }
    },
    "ALU54B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:51.1-117.10"
      },
      "parameter_default_values": {
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "FORCE_ZERO_BARREL_SHIFT": "DISABLED",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "LEGACY": "DISABLED",
        "MASK01": "0x00000000000000 ",
        "MASKPAT": "0x00000000000000 ",
        "MASKPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MCPAT": "0x00000000000000 ",
        "MCPAT_SOURCE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000010100110101010001000001010101000100100101000011",
        "MULT9_MODE": "DISABLED",
        "REG_FLAG_CE": "CE0",
        "REG_FLAG_CLK": "NONE",
        "REG_FLAG_RST": "RST0",
        "REG_INPUTC0_CE": "CE0",
        "REG_INPUTC0_CLK": "NONE",
        "REG_INPUTC0_RST": "RST0",
        "REG_INPUTC1_CE": "CE0",
        "REG_INPUTC1_CLK": "NONE",
        "REG_INPUTC1_RST": "RST0",
        "REG_INPUTCFB_CE": "CE0",
        "REG_INPUTCFB_CLK": "NONE",
        "REG_INPUTCFB_RST": "RST0",
        "REG_OPCODEIN_0_CE": "CE0",
        "REG_OPCODEIN_0_CLK": "NONE",
        "REG_OPCODEIN_0_RST": "RST0",
        "REG_OPCODEIN_1_CE": "CE0",
        "REG_OPCODEIN_1_CLK": "NONE",
        "REG_OPCODEIN_1_RST": "RST0",
        "REG_OPCODEOP0_0_CE": "CE0",
        "REG_OPCODEOP0_0_CLK": "NONE",
        "REG_OPCODEOP0_0_RST": "RST0",
        "REG_OPCODEOP0_1_CE": "CE0",
        "REG_OPCODEOP0_1_CLK": "NONE",
        "REG_OPCODEOP0_1_RST": "RST0",
        "REG_OPCODEOP1_0_CLK": "NONE",
        "REG_OPCODEOP1_1_CLK": "NONE",
        "REG_OUTPUT0_CE": "CE0",
        "REG_OUTPUT0_CLK": "NONE",
        "REG_OUTPUT0_RST": "RST0",
        "REG_OUTPUT1_CE": "CE0",
        "REG_OUTPUT1_CLK": "NONE",
        "REG_OUTPUT1_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "RNDPAT": "0x00000000000000 "
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SIGNEDIA": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SIGNEDIB": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SIGNEDCIN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "A18": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "A19": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "A20": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "A21": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "A22": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "A23": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "A24": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "A25": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "A26": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "A27": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "A28": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "A29": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "A30": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "A31": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "A32": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "A33": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "A34": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "A35": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "B18": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "B19": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "B20": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "B21": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "B22": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "B23": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "B24": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "B25": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "B26": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "B27": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "B28": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "B29": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "B30": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "B31": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "B32": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "B33": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "B34": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "B35": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "C18": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "C19": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "C20": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "C21": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "C22": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "C23": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "C24": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "C25": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "C26": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "C27": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "C28": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "C29": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "C30": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "C31": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "C32": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "C33": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "C34": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "C35": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "C36": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "C37": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "C38": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "C39": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "C40": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "C41": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "C42": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "C43": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "C44": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "C45": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "C46": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "C47": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "C48": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "C49": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "C50": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "C51": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "C52": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "C53": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "CFB0": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "CFB1": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "CFB2": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "CFB3": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "CFB4": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "CFB5": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "CFB6": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "CFB7": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "CFB8": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "CFB9": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "CFB10": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "CFB11": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "CFB12": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "CFB13": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "CFB14": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "CFB15": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "CFB16": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "CFB17": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "CFB18": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "CFB19": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CFB20": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "CFB21": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "CFB22": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "CFB23": {
          "direction": "input",
          "bits": [ 166 ]
        },
        "CFB24": {
          "direction": "input",
          "bits": [ 167 ]
        },
        "CFB25": {
          "direction": "input",
          "bits": [ 168 ]
        },
        "CFB26": {
          "direction": "input",
          "bits": [ 169 ]
        },
        "CFB27": {
          "direction": "input",
          "bits": [ 170 ]
        },
        "CFB28": {
          "direction": "input",
          "bits": [ 171 ]
        },
        "CFB29": {
          "direction": "input",
          "bits": [ 172 ]
        },
        "CFB30": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "CFB31": {
          "direction": "input",
          "bits": [ 174 ]
        },
        "CFB32": {
          "direction": "input",
          "bits": [ 175 ]
        },
        "CFB33": {
          "direction": "input",
          "bits": [ 176 ]
        },
        "CFB34": {
          "direction": "input",
          "bits": [ 177 ]
        },
        "CFB35": {
          "direction": "input",
          "bits": [ 178 ]
        },
        "CFB36": {
          "direction": "input",
          "bits": [ 179 ]
        },
        "CFB37": {
          "direction": "input",
          "bits": [ 180 ]
        },
        "CFB38": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "CFB39": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "CFB40": {
          "direction": "input",
          "bits": [ 183 ]
        },
        "CFB41": {
          "direction": "input",
          "bits": [ 184 ]
        },
        "CFB42": {
          "direction": "input",
          "bits": [ 185 ]
        },
        "CFB43": {
          "direction": "input",
          "bits": [ 186 ]
        },
        "CFB44": {
          "direction": "input",
          "bits": [ 187 ]
        },
        "CFB45": {
          "direction": "input",
          "bits": [ 188 ]
        },
        "CFB46": {
          "direction": "input",
          "bits": [ 189 ]
        },
        "CFB47": {
          "direction": "input",
          "bits": [ 190 ]
        },
        "CFB48": {
          "direction": "input",
          "bits": [ 191 ]
        },
        "CFB49": {
          "direction": "input",
          "bits": [ 192 ]
        },
        "CFB50": {
          "direction": "input",
          "bits": [ 193 ]
        },
        "CFB51": {
          "direction": "input",
          "bits": [ 194 ]
        },
        "CFB52": {
          "direction": "input",
          "bits": [ 195 ]
        },
        "CFB53": {
          "direction": "input",
          "bits": [ 196 ]
        },
        "MA0": {
          "direction": "input",
          "bits": [ 197 ]
        },
        "MA1": {
          "direction": "input",
          "bits": [ 198 ]
        },
        "MA2": {
          "direction": "input",
          "bits": [ 199 ]
        },
        "MA3": {
          "direction": "input",
          "bits": [ 200 ]
        },
        "MA4": {
          "direction": "input",
          "bits": [ 201 ]
        },
        "MA5": {
          "direction": "input",
          "bits": [ 202 ]
        },
        "MA6": {
          "direction": "input",
          "bits": [ 203 ]
        },
        "MA7": {
          "direction": "input",
          "bits": [ 204 ]
        },
        "MA8": {
          "direction": "input",
          "bits": [ 205 ]
        },
        "MA9": {
          "direction": "input",
          "bits": [ 206 ]
        },
        "MA10": {
          "direction": "input",
          "bits": [ 207 ]
        },
        "MA11": {
          "direction": "input",
          "bits": [ 208 ]
        },
        "MA12": {
          "direction": "input",
          "bits": [ 209 ]
        },
        "MA13": {
          "direction": "input",
          "bits": [ 210 ]
        },
        "MA14": {
          "direction": "input",
          "bits": [ 211 ]
        },
        "MA15": {
          "direction": "input",
          "bits": [ 212 ]
        },
        "MA16": {
          "direction": "input",
          "bits": [ 213 ]
        },
        "MA17": {
          "direction": "input",
          "bits": [ 214 ]
        },
        "MA18": {
          "direction": "input",
          "bits": [ 215 ]
        },
        "MA19": {
          "direction": "input",
          "bits": [ 216 ]
        },
        "MA20": {
          "direction": "input",
          "bits": [ 217 ]
        },
        "MA21": {
          "direction": "input",
          "bits": [ 218 ]
        },
        "MA22": {
          "direction": "input",
          "bits": [ 219 ]
        },
        "MA23": {
          "direction": "input",
          "bits": [ 220 ]
        },
        "MA24": {
          "direction": "input",
          "bits": [ 221 ]
        },
        "MA25": {
          "direction": "input",
          "bits": [ 222 ]
        },
        "MA26": {
          "direction": "input",
          "bits": [ 223 ]
        },
        "MA27": {
          "direction": "input",
          "bits": [ 224 ]
        },
        "MA28": {
          "direction": "input",
          "bits": [ 225 ]
        },
        "MA29": {
          "direction": "input",
          "bits": [ 226 ]
        },
        "MA30": {
          "direction": "input",
          "bits": [ 227 ]
        },
        "MA31": {
          "direction": "input",
          "bits": [ 228 ]
        },
        "MA32": {
          "direction": "input",
          "bits": [ 229 ]
        },
        "MA33": {
          "direction": "input",
          "bits": [ 230 ]
        },
        "MA34": {
          "direction": "input",
          "bits": [ 231 ]
        },
        "MA35": {
          "direction": "input",
          "bits": [ 232 ]
        },
        "MB0": {
          "direction": "input",
          "bits": [ 233 ]
        },
        "MB1": {
          "direction": "input",
          "bits": [ 234 ]
        },
        "MB2": {
          "direction": "input",
          "bits": [ 235 ]
        },
        "MB3": {
          "direction": "input",
          "bits": [ 236 ]
        },
        "MB4": {
          "direction": "input",
          "bits": [ 237 ]
        },
        "MB5": {
          "direction": "input",
          "bits": [ 238 ]
        },
        "MB6": {
          "direction": "input",
          "bits": [ 239 ]
        },
        "MB7": {
          "direction": "input",
          "bits": [ 240 ]
        },
        "MB8": {
          "direction": "input",
          "bits": [ 241 ]
        },
        "MB9": {
          "direction": "input",
          "bits": [ 242 ]
        },
        "MB10": {
          "direction": "input",
          "bits": [ 243 ]
        },
        "MB11": {
          "direction": "input",
          "bits": [ 244 ]
        },
        "MB12": {
          "direction": "input",
          "bits": [ 245 ]
        },
        "MB13": {
          "direction": "input",
          "bits": [ 246 ]
        },
        "MB14": {
          "direction": "input",
          "bits": [ 247 ]
        },
        "MB15": {
          "direction": "input",
          "bits": [ 248 ]
        },
        "MB16": {
          "direction": "input",
          "bits": [ 249 ]
        },
        "MB17": {
          "direction": "input",
          "bits": [ 250 ]
        },
        "MB18": {
          "direction": "input",
          "bits": [ 251 ]
        },
        "MB19": {
          "direction": "input",
          "bits": [ 252 ]
        },
        "MB20": {
          "direction": "input",
          "bits": [ 253 ]
        },
        "MB21": {
          "direction": "input",
          "bits": [ 254 ]
        },
        "MB22": {
          "direction": "input",
          "bits": [ 255 ]
        },
        "MB23": {
          "direction": "input",
          "bits": [ 256 ]
        },
        "MB24": {
          "direction": "input",
          "bits": [ 257 ]
        },
        "MB25": {
          "direction": "input",
          "bits": [ 258 ]
        },
        "MB26": {
          "direction": "input",
          "bits": [ 259 ]
        },
        "MB27": {
          "direction": "input",
          "bits": [ 260 ]
        },
        "MB28": {
          "direction": "input",
          "bits": [ 261 ]
        },
        "MB29": {
          "direction": "input",
          "bits": [ 262 ]
        },
        "MB30": {
          "direction": "input",
          "bits": [ 263 ]
        },
        "MB31": {
          "direction": "input",
          "bits": [ 264 ]
        },
        "MB32": {
          "direction": "input",
          "bits": [ 265 ]
        },
        "MB33": {
          "direction": "input",
          "bits": [ 266 ]
        },
        "MB34": {
          "direction": "input",
          "bits": [ 267 ]
        },
        "MB35": {
          "direction": "input",
          "bits": [ 268 ]
        },
        "CIN0": {
          "direction": "input",
          "bits": [ 269 ]
        },
        "CIN1": {
          "direction": "input",
          "bits": [ 270 ]
        },
        "CIN2": {
          "direction": "input",
          "bits": [ 271 ]
        },
        "CIN3": {
          "direction": "input",
          "bits": [ 272 ]
        },
        "CIN4": {
          "direction": "input",
          "bits": [ 273 ]
        },
        "CIN5": {
          "direction": "input",
          "bits": [ 274 ]
        },
        "CIN6": {
          "direction": "input",
          "bits": [ 275 ]
        },
        "CIN7": {
          "direction": "input",
          "bits": [ 276 ]
        },
        "CIN8": {
          "direction": "input",
          "bits": [ 277 ]
        },
        "CIN9": {
          "direction": "input",
          "bits": [ 278 ]
        },
        "CIN10": {
          "direction": "input",
          "bits": [ 279 ]
        },
        "CIN11": {
          "direction": "input",
          "bits": [ 280 ]
        },
        "CIN12": {
          "direction": "input",
          "bits": [ 281 ]
        },
        "CIN13": {
          "direction": "input",
          "bits": [ 282 ]
        },
        "CIN14": {
          "direction": "input",
          "bits": [ 283 ]
        },
        "CIN15": {
          "direction": "input",
          "bits": [ 284 ]
        },
        "CIN16": {
          "direction": "input",
          "bits": [ 285 ]
        },
        "CIN17": {
          "direction": "input",
          "bits": [ 286 ]
        },
        "CIN18": {
          "direction": "input",
          "bits": [ 287 ]
        },
        "CIN19": {
          "direction": "input",
          "bits": [ 288 ]
        },
        "CIN20": {
          "direction": "input",
          "bits": [ 289 ]
        },
        "CIN21": {
          "direction": "input",
          "bits": [ 290 ]
        },
        "CIN22": {
          "direction": "input",
          "bits": [ 291 ]
        },
        "CIN23": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "CIN24": {
          "direction": "input",
          "bits": [ 293 ]
        },
        "CIN25": {
          "direction": "input",
          "bits": [ 294 ]
        },
        "CIN26": {
          "direction": "input",
          "bits": [ 295 ]
        },
        "CIN27": {
          "direction": "input",
          "bits": [ 296 ]
        },
        "CIN28": {
          "direction": "input",
          "bits": [ 297 ]
        },
        "CIN29": {
          "direction": "input",
          "bits": [ 298 ]
        },
        "CIN30": {
          "direction": "input",
          "bits": [ 299 ]
        },
        "CIN31": {
          "direction": "input",
          "bits": [ 300 ]
        },
        "CIN32": {
          "direction": "input",
          "bits": [ 301 ]
        },
        "CIN33": {
          "direction": "input",
          "bits": [ 302 ]
        },
        "CIN34": {
          "direction": "input",
          "bits": [ 303 ]
        },
        "CIN35": {
          "direction": "input",
          "bits": [ 304 ]
        },
        "CIN36": {
          "direction": "input",
          "bits": [ 305 ]
        },
        "CIN37": {
          "direction": "input",
          "bits": [ 306 ]
        },
        "CIN38": {
          "direction": "input",
          "bits": [ 307 ]
        },
        "CIN39": {
          "direction": "input",
          "bits": [ 308 ]
        },
        "CIN40": {
          "direction": "input",
          "bits": [ 309 ]
        },
        "CIN41": {
          "direction": "input",
          "bits": [ 310 ]
        },
        "CIN42": {
          "direction": "input",
          "bits": [ 311 ]
        },
        "CIN43": {
          "direction": "input",
          "bits": [ 312 ]
        },
        "CIN44": {
          "direction": "input",
          "bits": [ 313 ]
        },
        "CIN45": {
          "direction": "input",
          "bits": [ 314 ]
        },
        "CIN46": {
          "direction": "input",
          "bits": [ 315 ]
        },
        "CIN47": {
          "direction": "input",
          "bits": [ 316 ]
        },
        "CIN48": {
          "direction": "input",
          "bits": [ 317 ]
        },
        "CIN49": {
          "direction": "input",
          "bits": [ 318 ]
        },
        "CIN50": {
          "direction": "input",
          "bits": [ 319 ]
        },
        "CIN51": {
          "direction": "input",
          "bits": [ 320 ]
        },
        "CIN52": {
          "direction": "input",
          "bits": [ 321 ]
        },
        "CIN53": {
          "direction": "input",
          "bits": [ 322 ]
        },
        "OP0": {
          "direction": "input",
          "bits": [ 323 ]
        },
        "OP1": {
          "direction": "input",
          "bits": [ 324 ]
        },
        "OP2": {
          "direction": "input",
          "bits": [ 325 ]
        },
        "OP3": {
          "direction": "input",
          "bits": [ 326 ]
        },
        "OP4": {
          "direction": "input",
          "bits": [ 327 ]
        },
        "OP5": {
          "direction": "input",
          "bits": [ 328 ]
        },
        "OP6": {
          "direction": "input",
          "bits": [ 329 ]
        },
        "OP7": {
          "direction": "input",
          "bits": [ 330 ]
        },
        "OP8": {
          "direction": "input",
          "bits": [ 331 ]
        },
        "OP9": {
          "direction": "input",
          "bits": [ 332 ]
        },
        "OP10": {
          "direction": "input",
          "bits": [ 333 ]
        },
        "R0": {
          "direction": "output",
          "bits": [ 334 ]
        },
        "R1": {
          "direction": "output",
          "bits": [ 335 ]
        },
        "R2": {
          "direction": "output",
          "bits": [ 336 ]
        },
        "R3": {
          "direction": "output",
          "bits": [ 337 ]
        },
        "R4": {
          "direction": "output",
          "bits": [ 338 ]
        },
        "R5": {
          "direction": "output",
          "bits": [ 339 ]
        },
        "R6": {
          "direction": "output",
          "bits": [ 340 ]
        },
        "R7": {
          "direction": "output",
          "bits": [ 341 ]
        },
        "R8": {
          "direction": "output",
          "bits": [ 342 ]
        },
        "R9": {
          "direction": "output",
          "bits": [ 343 ]
        },
        "R10": {
          "direction": "output",
          "bits": [ 344 ]
        },
        "R11": {
          "direction": "output",
          "bits": [ 345 ]
        },
        "R12": {
          "direction": "output",
          "bits": [ 346 ]
        },
        "R13": {
          "direction": "output",
          "bits": [ 347 ]
        },
        "R14": {
          "direction": "output",
          "bits": [ 348 ]
        },
        "R15": {
          "direction": "output",
          "bits": [ 349 ]
        },
        "R16": {
          "direction": "output",
          "bits": [ 350 ]
        },
        "R17": {
          "direction": "output",
          "bits": [ 351 ]
        },
        "R18": {
          "direction": "output",
          "bits": [ 352 ]
        },
        "R19": {
          "direction": "output",
          "bits": [ 353 ]
        },
        "R20": {
          "direction": "output",
          "bits": [ 354 ]
        },
        "R21": {
          "direction": "output",
          "bits": [ 355 ]
        },
        "R22": {
          "direction": "output",
          "bits": [ 356 ]
        },
        "R23": {
          "direction": "output",
          "bits": [ 357 ]
        },
        "R24": {
          "direction": "output",
          "bits": [ 358 ]
        },
        "R25": {
          "direction": "output",
          "bits": [ 359 ]
        },
        "R26": {
          "direction": "output",
          "bits": [ 360 ]
        },
        "R27": {
          "direction": "output",
          "bits": [ 361 ]
        },
        "R28": {
          "direction": "output",
          "bits": [ 362 ]
        },
        "R29": {
          "direction": "output",
          "bits": [ 363 ]
        },
        "R30": {
          "direction": "output",
          "bits": [ 364 ]
        },
        "R31": {
          "direction": "output",
          "bits": [ 365 ]
        },
        "R32": {
          "direction": "output",
          "bits": [ 366 ]
        },
        "R33": {
          "direction": "output",
          "bits": [ 367 ]
        },
        "R34": {
          "direction": "output",
          "bits": [ 368 ]
        },
        "R35": {
          "direction": "output",
          "bits": [ 369 ]
        },
        "R36": {
          "direction": "output",
          "bits": [ 370 ]
        },
        "R37": {
          "direction": "output",
          "bits": [ 371 ]
        },
        "R38": {
          "direction": "output",
          "bits": [ 372 ]
        },
        "R39": {
          "direction": "output",
          "bits": [ 373 ]
        },
        "R40": {
          "direction": "output",
          "bits": [ 374 ]
        },
        "R41": {
          "direction": "output",
          "bits": [ 375 ]
        },
        "R42": {
          "direction": "output",
          "bits": [ 376 ]
        },
        "R43": {
          "direction": "output",
          "bits": [ 377 ]
        },
        "R44": {
          "direction": "output",
          "bits": [ 378 ]
        },
        "R45": {
          "direction": "output",
          "bits": [ 379 ]
        },
        "R46": {
          "direction": "output",
          "bits": [ 380 ]
        },
        "R47": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "R48": {
          "direction": "output",
          "bits": [ 382 ]
        },
        "R49": {
          "direction": "output",
          "bits": [ 383 ]
        },
        "R50": {
          "direction": "output",
          "bits": [ 384 ]
        },
        "R51": {
          "direction": "output",
          "bits": [ 385 ]
        },
        "R52": {
          "direction": "output",
          "bits": [ 386 ]
        },
        "R53": {
          "direction": "output",
          "bits": [ 387 ]
        },
        "CO0": {
          "direction": "output",
          "bits": [ 388 ]
        },
        "CO1": {
          "direction": "output",
          "bits": [ 389 ]
        },
        "CO2": {
          "direction": "output",
          "bits": [ 390 ]
        },
        "CO3": {
          "direction": "output",
          "bits": [ 391 ]
        },
        "CO4": {
          "direction": "output",
          "bits": [ 392 ]
        },
        "CO5": {
          "direction": "output",
          "bits": [ 393 ]
        },
        "CO6": {
          "direction": "output",
          "bits": [ 394 ]
        },
        "CO7": {
          "direction": "output",
          "bits": [ 395 ]
        },
        "CO8": {
          "direction": "output",
          "bits": [ 396 ]
        },
        "CO9": {
          "direction": "output",
          "bits": [ 397 ]
        },
        "CO10": {
          "direction": "output",
          "bits": [ 398 ]
        },
        "CO11": {
          "direction": "output",
          "bits": [ 399 ]
        },
        "CO12": {
          "direction": "output",
          "bits": [ 400 ]
        },
        "CO13": {
          "direction": "output",
          "bits": [ 401 ]
        },
        "CO14": {
          "direction": "output",
          "bits": [ 402 ]
        },
        "CO15": {
          "direction": "output",
          "bits": [ 403 ]
        },
        "CO16": {
          "direction": "output",
          "bits": [ 404 ]
        },
        "CO17": {
          "direction": "output",
          "bits": [ 405 ]
        },
        "CO18": {
          "direction": "output",
          "bits": [ 406 ]
        },
        "CO19": {
          "direction": "output",
          "bits": [ 407 ]
        },
        "CO20": {
          "direction": "output",
          "bits": [ 408 ]
        },
        "CO21": {
          "direction": "output",
          "bits": [ 409 ]
        },
        "CO22": {
          "direction": "output",
          "bits": [ 410 ]
        },
        "CO23": {
          "direction": "output",
          "bits": [ 411 ]
        },
        "CO24": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "CO25": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "CO26": {
          "direction": "output",
          "bits": [ 414 ]
        },
        "CO27": {
          "direction": "output",
          "bits": [ 415 ]
        },
        "CO28": {
          "direction": "output",
          "bits": [ 416 ]
        },
        "CO29": {
          "direction": "output",
          "bits": [ 417 ]
        },
        "CO30": {
          "direction": "output",
          "bits": [ 418 ]
        },
        "CO31": {
          "direction": "output",
          "bits": [ 419 ]
        },
        "CO32": {
          "direction": "output",
          "bits": [ 420 ]
        },
        "CO33": {
          "direction": "output",
          "bits": [ 421 ]
        },
        "CO34": {
          "direction": "output",
          "bits": [ 422 ]
        },
        "CO35": {
          "direction": "output",
          "bits": [ 423 ]
        },
        "CO36": {
          "direction": "output",
          "bits": [ 424 ]
        },
        "CO37": {
          "direction": "output",
          "bits": [ 425 ]
        },
        "CO38": {
          "direction": "output",
          "bits": [ 426 ]
        },
        "CO39": {
          "direction": "output",
          "bits": [ 427 ]
        },
        "CO40": {
          "direction": "output",
          "bits": [ 428 ]
        },
        "CO41": {
          "direction": "output",
          "bits": [ 429 ]
        },
        "CO42": {
          "direction": "output",
          "bits": [ 430 ]
        },
        "CO43": {
          "direction": "output",
          "bits": [ 431 ]
        },
        "CO44": {
          "direction": "output",
          "bits": [ 432 ]
        },
        "CO45": {
          "direction": "output",
          "bits": [ 433 ]
        },
        "CO46": {
          "direction": "output",
          "bits": [ 434 ]
        },
        "CO47": {
          "direction": "output",
          "bits": [ 435 ]
        },
        "CO48": {
          "direction": "output",
          "bits": [ 436 ]
        },
        "CO49": {
          "direction": "output",
          "bits": [ 437 ]
        },
        "CO50": {
          "direction": "output",
          "bits": [ 438 ]
        },
        "CO51": {
          "direction": "output",
          "bits": [ 439 ]
        },
        "CO52": {
          "direction": "output",
          "bits": [ 440 ]
        },
        "CO53": {
          "direction": "output",
          "bits": [ 441 ]
        },
        "EQZ": {
          "direction": "output",
          "bits": [ 442 ]
        },
        "EQZM": {
          "direction": "output",
          "bits": [ 443 ]
        },
        "EQOM": {
          "direction": "output",
          "bits": [ 444 ]
        },
        "EQPAT": {
          "direction": "output",
          "bits": [ 445 ]
        },
        "EQPATB": {
          "direction": "output",
          "bits": [ 446 ]
        },
        "OVER": {
          "direction": "output",
          "bits": [ 447 ]
        },
        "UNDER": {
          "direction": "output",
          "bits": [ 448 ]
        },
        "OVERUNDER": {
          "direction": "output",
          "bits": [ 449 ]
        },
        "SIGNEDR": {
          "direction": "output",
          "bits": [ 450 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.8-56.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.12-56.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.48-56.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.53-56.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.58-56.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.63-56.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.68-56.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.73-56.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.78-56.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.83-56.86"
          }
        },
        "A18": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.88-56.91"
          }
        },
        "A19": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.93-56.96"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.16-56.18"
          }
        },
        "A20": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.98-56.101"
          }
        },
        "A21": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.103-56.106"
          }
        },
        "A22": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.108-56.111"
          }
        },
        "A23": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.113-56.116"
          }
        },
        "A24": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.118-56.121"
          }
        },
        "A25": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.123-56.126"
          }
        },
        "A26": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.128-56.131"
          }
        },
        "A27": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.133-56.136"
          }
        },
        "A28": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.138-56.141"
          }
        },
        "A29": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.143-56.146"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.20-56.22"
          }
        },
        "A30": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.148-56.151"
          }
        },
        "A31": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.153-56.156"
          }
        },
        "A32": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.158-56.161"
          }
        },
        "A33": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.163-56.166"
          }
        },
        "A34": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.168-56.171"
          }
        },
        "A35": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.173-56.176"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.24-56.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.28-56.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.32-56.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.36-56.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.40-56.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:56.44-56.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.8-57.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.12-57.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.48-57.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.53-57.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.58-57.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.63-57.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.68-57.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.73-57.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.78-57.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.83-57.86"
          }
        },
        "B18": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.88-57.91"
          }
        },
        "B19": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.93-57.96"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.16-57.18"
          }
        },
        "B20": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.98-57.101"
          }
        },
        "B21": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.103-57.106"
          }
        },
        "B22": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.108-57.111"
          }
        },
        "B23": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.113-57.116"
          }
        },
        "B24": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.118-57.121"
          }
        },
        "B25": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.123-57.126"
          }
        },
        "B26": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.128-57.131"
          }
        },
        "B27": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.133-57.136"
          }
        },
        "B28": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.138-57.141"
          }
        },
        "B29": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.143-57.146"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.20-57.22"
          }
        },
        "B30": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.148-57.151"
          }
        },
        "B31": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.153-57.156"
          }
        },
        "B32": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.158-57.161"
          }
        },
        "B33": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.163-57.166"
          }
        },
        "B34": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.168-57.171"
          }
        },
        "B35": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.173-57.176"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.24-57.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.28-57.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.32-57.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.36-57.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.40-57.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:57.44-57.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.8-58.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.12-58.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.48-58.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.53-58.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.58-58.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.63-58.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.68-58.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.73-58.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.78-58.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.83-58.86"
          }
        },
        "C18": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.88-58.91"
          }
        },
        "C19": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.93-58.96"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.16-58.18"
          }
        },
        "C20": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.98-58.101"
          }
        },
        "C21": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.103-58.106"
          }
        },
        "C22": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.108-58.111"
          }
        },
        "C23": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.113-58.116"
          }
        },
        "C24": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.118-58.121"
          }
        },
        "C25": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.123-58.126"
          }
        },
        "C26": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.128-58.131"
          }
        },
        "C27": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.133-58.136"
          }
        },
        "C28": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.138-58.141"
          }
        },
        "C29": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.143-58.146"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.20-58.22"
          }
        },
        "C30": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.148-58.151"
          }
        },
        "C31": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.153-58.156"
          }
        },
        "C32": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.158-58.161"
          }
        },
        "C33": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.163-58.166"
          }
        },
        "C34": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.168-58.171"
          }
        },
        "C35": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.173-58.176"
          }
        },
        "C36": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.178-58.181"
          }
        },
        "C37": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.183-58.186"
          }
        },
        "C38": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.188-58.191"
          }
        },
        "C39": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.193-58.196"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.24-58.26"
          }
        },
        "C40": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.198-58.201"
          }
        },
        "C41": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.203-58.206"
          }
        },
        "C42": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.208-58.211"
          }
        },
        "C43": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.213-58.216"
          }
        },
        "C44": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.218-58.221"
          }
        },
        "C45": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.223-58.226"
          }
        },
        "C46": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.228-58.231"
          }
        },
        "C47": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.233-58.236"
          }
        },
        "C48": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.238-58.241"
          }
        },
        "C49": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.243-58.246"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.28-58.30"
          }
        },
        "C50": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.248-58.251"
          }
        },
        "C51": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.253-58.256"
          }
        },
        "C52": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.258-58.261"
          }
        },
        "C53": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.263-58.266"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.32-58.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.36-58.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.40-58.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:58.44-58.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53.8-53.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53.13-53.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53.18-53.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:53.23-53.26"
          }
        },
        "CFB0": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.8-59.12"
          }
        },
        "CFB1": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.14-59.18"
          }
        },
        "CFB10": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.68-59.73"
          }
        },
        "CFB11": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.75-59.80"
          }
        },
        "CFB12": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.82-59.87"
          }
        },
        "CFB13": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.89-59.94"
          }
        },
        "CFB14": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.96-59.101"
          }
        },
        "CFB15": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.103-59.108"
          }
        },
        "CFB16": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.110-59.115"
          }
        },
        "CFB17": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.117-59.122"
          }
        },
        "CFB18": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.124-59.129"
          }
        },
        "CFB19": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.131-59.136"
          }
        },
        "CFB2": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.20-59.24"
          }
        },
        "CFB20": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.138-59.143"
          }
        },
        "CFB21": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.145-59.150"
          }
        },
        "CFB22": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.152-59.157"
          }
        },
        "CFB23": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.159-59.164"
          }
        },
        "CFB24": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.166-59.171"
          }
        },
        "CFB25": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.173-59.178"
          }
        },
        "CFB26": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.180-59.185"
          }
        },
        "CFB27": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.187-59.192"
          }
        },
        "CFB28": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.194-59.199"
          }
        },
        "CFB29": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.201-59.206"
          }
        },
        "CFB3": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.26-59.30"
          }
        },
        "CFB30": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.208-59.213"
          }
        },
        "CFB31": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.215-59.220"
          }
        },
        "CFB32": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.222-59.227"
          }
        },
        "CFB33": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.229-59.234"
          }
        },
        "CFB34": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.236-59.241"
          }
        },
        "CFB35": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.243-59.248"
          }
        },
        "CFB36": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.250-59.255"
          }
        },
        "CFB37": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.257-59.262"
          }
        },
        "CFB38": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.264-59.269"
          }
        },
        "CFB39": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.271-59.276"
          }
        },
        "CFB4": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.32-59.36"
          }
        },
        "CFB40": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.278-59.283"
          }
        },
        "CFB41": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.285-59.290"
          }
        },
        "CFB42": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.292-59.297"
          }
        },
        "CFB43": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.299-59.304"
          }
        },
        "CFB44": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.306-59.311"
          }
        },
        "CFB45": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.313-59.318"
          }
        },
        "CFB46": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.320-59.325"
          }
        },
        "CFB47": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.327-59.332"
          }
        },
        "CFB48": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.334-59.339"
          }
        },
        "CFB49": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.341-59.346"
          }
        },
        "CFB5": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.38-59.42"
          }
        },
        "CFB50": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.348-59.353"
          }
        },
        "CFB51": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.355-59.360"
          }
        },
        "CFB52": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.362-59.367"
          }
        },
        "CFB53": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.369-59.374"
          }
        },
        "CFB6": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.44-59.48"
          }
        },
        "CFB7": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.50-59.54"
          }
        },
        "CFB8": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.56-59.60"
          }
        },
        "CFB9": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:59.62-59.66"
          }
        },
        "CIN0": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.8-62.12"
          }
        },
        "CIN1": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.14-62.18"
          }
        },
        "CIN10": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.68-62.73"
          }
        },
        "CIN11": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.75-62.80"
          }
        },
        "CIN12": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.82-62.87"
          }
        },
        "CIN13": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.89-62.94"
          }
        },
        "CIN14": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.96-62.101"
          }
        },
        "CIN15": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.103-62.108"
          }
        },
        "CIN16": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.110-62.115"
          }
        },
        "CIN17": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.117-62.122"
          }
        },
        "CIN18": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.124-62.129"
          }
        },
        "CIN19": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.131-62.136"
          }
        },
        "CIN2": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.20-62.24"
          }
        },
        "CIN20": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.138-62.143"
          }
        },
        "CIN21": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.145-62.150"
          }
        },
        "CIN22": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.152-62.157"
          }
        },
        "CIN23": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.159-62.164"
          }
        },
        "CIN24": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.166-62.171"
          }
        },
        "CIN25": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.173-62.178"
          }
        },
        "CIN26": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.180-62.185"
          }
        },
        "CIN27": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.187-62.192"
          }
        },
        "CIN28": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.194-62.199"
          }
        },
        "CIN29": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.201-62.206"
          }
        },
        "CIN3": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.26-62.30"
          }
        },
        "CIN30": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.208-62.213"
          }
        },
        "CIN31": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.215-62.220"
          }
        },
        "CIN32": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.222-62.227"
          }
        },
        "CIN33": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.229-62.234"
          }
        },
        "CIN34": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.236-62.241"
          }
        },
        "CIN35": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.243-62.248"
          }
        },
        "CIN36": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.250-62.255"
          }
        },
        "CIN37": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.257-62.262"
          }
        },
        "CIN38": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.264-62.269"
          }
        },
        "CIN39": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.271-62.276"
          }
        },
        "CIN4": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.32-62.36"
          }
        },
        "CIN40": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.278-62.283"
          }
        },
        "CIN41": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.285-62.290"
          }
        },
        "CIN42": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.292-62.297"
          }
        },
        "CIN43": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.299-62.304"
          }
        },
        "CIN44": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.306-62.311"
          }
        },
        "CIN45": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.313-62.318"
          }
        },
        "CIN46": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.320-62.325"
          }
        },
        "CIN47": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.327-62.332"
          }
        },
        "CIN48": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.334-62.339"
          }
        },
        "CIN49": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.341-62.346"
          }
        },
        "CIN5": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.38-62.42"
          }
        },
        "CIN50": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.348-62.353"
          }
        },
        "CIN51": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.355-62.360"
          }
        },
        "CIN52": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.362-62.367"
          }
        },
        "CIN53": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.369-62.374"
          }
        },
        "CIN6": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.44-62.48"
          }
        },
        "CIN7": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.50-62.54"
          }
        },
        "CIN8": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.56-62.60"
          }
        },
        "CIN9": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:62.62-62.66"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52.8-52.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52.14-52.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52.20-52.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:52.26-52.30"
          }
        },
        "CO0": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.9-65.12"
          }
        },
        "CO1": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.14-65.17"
          }
        },
        "CO10": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.59-65.63"
          }
        },
        "CO11": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.65-65.69"
          }
        },
        "CO12": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.71-65.75"
          }
        },
        "CO13": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.77-65.81"
          }
        },
        "CO14": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.83-65.87"
          }
        },
        "CO15": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.89-65.93"
          }
        },
        "CO16": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.95-65.99"
          }
        },
        "CO17": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.101-65.105"
          }
        },
        "CO18": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.107-65.111"
          }
        },
        "CO19": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.113-65.117"
          }
        },
        "CO2": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.19-65.22"
          }
        },
        "CO20": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.119-65.123"
          }
        },
        "CO21": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.125-65.129"
          }
        },
        "CO22": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.131-65.135"
          }
        },
        "CO23": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.137-65.141"
          }
        },
        "CO24": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.143-65.147"
          }
        },
        "CO25": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.149-65.153"
          }
        },
        "CO26": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.155-65.159"
          }
        },
        "CO27": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.161-65.165"
          }
        },
        "CO28": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.167-65.171"
          }
        },
        "CO29": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.173-65.177"
          }
        },
        "CO3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.24-65.27"
          }
        },
        "CO30": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.179-65.183"
          }
        },
        "CO31": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.185-65.189"
          }
        },
        "CO32": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.191-65.195"
          }
        },
        "CO33": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.197-65.201"
          }
        },
        "CO34": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.203-65.207"
          }
        },
        "CO35": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.209-65.213"
          }
        },
        "CO36": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.215-65.219"
          }
        },
        "CO37": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.221-65.225"
          }
        },
        "CO38": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.227-65.231"
          }
        },
        "CO39": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.233-65.237"
          }
        },
        "CO4": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.29-65.32"
          }
        },
        "CO40": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.239-65.243"
          }
        },
        "CO41": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.245-65.249"
          }
        },
        "CO42": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.251-65.255"
          }
        },
        "CO43": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.257-65.261"
          }
        },
        "CO44": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.263-65.267"
          }
        },
        "CO45": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.269-65.273"
          }
        },
        "CO46": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.275-65.279"
          }
        },
        "CO47": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.281-65.285"
          }
        },
        "CO48": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.287-65.291"
          }
        },
        "CO49": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.293-65.297"
          }
        },
        "CO5": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.34-65.37"
          }
        },
        "CO50": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.299-65.303"
          }
        },
        "CO51": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.305-65.309"
          }
        },
        "CO52": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.311-65.315"
          }
        },
        "CO53": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.317-65.321"
          }
        },
        "CO6": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.39-65.42"
          }
        },
        "CO7": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.44-65.47"
          }
        },
        "CO8": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.49-65.52"
          }
        },
        "CO9": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:65.54-65.57"
          }
        },
        "EQOM": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:66.20-66.24"
          }
        },
        "EQPAT": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:66.26-66.31"
          }
        },
        "EQPATB": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:66.33-66.39"
          }
        },
        "EQZ": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:66.9-66.12"
          }
        },
        "EQZM": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:66.14-66.18"
          }
        },
        "MA0": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.8-60.11"
          }
        },
        "MA1": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.13-60.16"
          }
        },
        "MA10": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.58-60.62"
          }
        },
        "MA11": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.64-60.68"
          }
        },
        "MA12": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.70-60.74"
          }
        },
        "MA13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.76-60.80"
          }
        },
        "MA14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.82-60.86"
          }
        },
        "MA15": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.88-60.92"
          }
        },
        "MA16": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.94-60.98"
          }
        },
        "MA17": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.100-60.104"
          }
        },
        "MA18": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.106-60.110"
          }
        },
        "MA19": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.112-60.116"
          }
        },
        "MA2": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.18-60.21"
          }
        },
        "MA20": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.118-60.122"
          }
        },
        "MA21": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.124-60.128"
          }
        },
        "MA22": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.130-60.134"
          }
        },
        "MA23": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.136-60.140"
          }
        },
        "MA24": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.142-60.146"
          }
        },
        "MA25": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.148-60.152"
          }
        },
        "MA26": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.154-60.158"
          }
        },
        "MA27": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.160-60.164"
          }
        },
        "MA28": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.166-60.170"
          }
        },
        "MA29": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.172-60.176"
          }
        },
        "MA3": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.23-60.26"
          }
        },
        "MA30": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.178-60.182"
          }
        },
        "MA31": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.184-60.188"
          }
        },
        "MA32": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.190-60.194"
          }
        },
        "MA33": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.196-60.200"
          }
        },
        "MA34": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.202-60.206"
          }
        },
        "MA35": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.208-60.212"
          }
        },
        "MA4": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.28-60.31"
          }
        },
        "MA5": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.33-60.36"
          }
        },
        "MA6": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.38-60.41"
          }
        },
        "MA7": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.43-60.46"
          }
        },
        "MA8": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.48-60.51"
          }
        },
        "MA9": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:60.53-60.56"
          }
        },
        "MB0": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.8-61.11"
          }
        },
        "MB1": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.13-61.16"
          }
        },
        "MB10": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.58-61.62"
          }
        },
        "MB11": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.64-61.68"
          }
        },
        "MB12": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.70-61.74"
          }
        },
        "MB13": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.76-61.80"
          }
        },
        "MB14": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.82-61.86"
          }
        },
        "MB15": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.88-61.92"
          }
        },
        "MB16": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.94-61.98"
          }
        },
        "MB17": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.100-61.104"
          }
        },
        "MB18": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.106-61.110"
          }
        },
        "MB19": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.112-61.116"
          }
        },
        "MB2": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.18-61.21"
          }
        },
        "MB20": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.118-61.122"
          }
        },
        "MB21": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.124-61.128"
          }
        },
        "MB22": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.130-61.134"
          }
        },
        "MB23": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.136-61.140"
          }
        },
        "MB24": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.142-61.146"
          }
        },
        "MB25": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.148-61.152"
          }
        },
        "MB26": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.154-61.158"
          }
        },
        "MB27": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.160-61.164"
          }
        },
        "MB28": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.166-61.170"
          }
        },
        "MB29": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.172-61.176"
          }
        },
        "MB3": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.23-61.26"
          }
        },
        "MB30": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.178-61.182"
          }
        },
        "MB31": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.184-61.188"
          }
        },
        "MB32": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.190-61.194"
          }
        },
        "MB33": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.196-61.200"
          }
        },
        "MB34": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.202-61.206"
          }
        },
        "MB35": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.208-61.212"
          }
        },
        "MB4": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.28-61.31"
          }
        },
        "MB5": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.33-61.36"
          }
        },
        "MB6": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.38-61.41"
          }
        },
        "MB7": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.43-61.46"
          }
        },
        "MB8": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.48-61.51"
          }
        },
        "MB9": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:61.53-61.56"
          }
        },
        "OP0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.8-63.11"
          }
        },
        "OP1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.13-63.16"
          }
        },
        "OP10": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.58-63.62"
          }
        },
        "OP2": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.18-63.21"
          }
        },
        "OP3": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.23-63.26"
          }
        },
        "OP4": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.28-63.31"
          }
        },
        "OP5": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.33-63.36"
          }
        },
        "OP6": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.38-63.41"
          }
        },
        "OP7": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.43-63.46"
          }
        },
        "OP8": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.48-63.51"
          }
        },
        "OP9": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:63.53-63.56"
          }
        },
        "OVER": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:67.9-67.13"
          }
        },
        "OVERUNDER": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:67.22-67.31"
          }
        },
        "R0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.9-64.11"
          }
        },
        "R1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.13-64.15"
          }
        },
        "R10": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.49-64.52"
          }
        },
        "R11": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.54-64.57"
          }
        },
        "R12": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.59-64.62"
          }
        },
        "R13": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.64-64.67"
          }
        },
        "R14": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.69-64.72"
          }
        },
        "R15": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.74-64.77"
          }
        },
        "R16": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.79-64.82"
          }
        },
        "R17": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.84-64.87"
          }
        },
        "R18": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.89-64.92"
          }
        },
        "R19": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.94-64.97"
          }
        },
        "R2": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.17-64.19"
          }
        },
        "R20": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.99-64.102"
          }
        },
        "R21": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.104-64.107"
          }
        },
        "R22": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.109-64.112"
          }
        },
        "R23": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.114-64.117"
          }
        },
        "R24": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.119-64.122"
          }
        },
        "R25": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.124-64.127"
          }
        },
        "R26": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.129-64.132"
          }
        },
        "R27": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.134-64.137"
          }
        },
        "R28": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.139-64.142"
          }
        },
        "R29": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.144-64.147"
          }
        },
        "R3": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.21-64.23"
          }
        },
        "R30": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.149-64.152"
          }
        },
        "R31": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.154-64.157"
          }
        },
        "R32": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.159-64.162"
          }
        },
        "R33": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.164-64.167"
          }
        },
        "R34": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.169-64.172"
          }
        },
        "R35": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.174-64.177"
          }
        },
        "R36": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.179-64.182"
          }
        },
        "R37": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.184-64.187"
          }
        },
        "R38": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.189-64.192"
          }
        },
        "R39": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.194-64.197"
          }
        },
        "R4": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.25-64.27"
          }
        },
        "R40": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.199-64.202"
          }
        },
        "R41": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.204-64.207"
          }
        },
        "R42": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.209-64.212"
          }
        },
        "R43": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.214-64.217"
          }
        },
        "R44": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.219-64.222"
          }
        },
        "R45": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.224-64.227"
          }
        },
        "R46": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.229-64.232"
          }
        },
        "R47": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.234-64.237"
          }
        },
        "R48": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.239-64.242"
          }
        },
        "R49": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.244-64.247"
          }
        },
        "R5": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.29-64.31"
          }
        },
        "R50": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.249-64.252"
          }
        },
        "R51": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.254-64.257"
          }
        },
        "R52": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.259-64.262"
          }
        },
        "R53": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.264-64.267"
          }
        },
        "R6": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.33-64.35"
          }
        },
        "R7": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.37-64.39"
          }
        },
        "R8": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.41-64.43"
          }
        },
        "R9": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:64.45-64.47"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54.8-54.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54.14-54.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54.20-54.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:54.26-54.30"
          }
        },
        "SIGNEDCIN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55.28-55.37"
          }
        },
        "SIGNEDIA": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55.8-55.16"
          }
        },
        "SIGNEDIB": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:55.18-55.26"
          }
        },
        "SIGNEDR": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:68.9-68.16"
          }
        },
        "UNDER": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:67.15-67.20"
          }
        }
      }
    },
    "BB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10.1-10.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10.68-10.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10.20-10.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10.34-10.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:10.23-10.24"
          }
        }
      }
    },
    "BBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12.1-12.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12.68-12.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12.20-12.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12.34-12.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:12.23-12.24"
          }
        }
      }
    },
    "BBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11.1-11.179"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "inout",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11.68-11.69"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11.20-11.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11.34-11.35"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:11.23-11.24"
          }
        }
      }
    },
    "CCU2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "abc9_box_id": "00000000000000000000000000000101",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:76.1-134.10"
      },
      "parameter_default_values": {
        "INIT0": "0000000000000000",
        "INIT1": "0000000000000000",
        "INJECT1_0": "YES",
        "INJECT1_1": "YES"
      },
      "ports": {
        "CIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "S0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "S1": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.9-79.11"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.25-79.27"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.13-79.15"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.29-79.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.17-79.19"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.33-79.35"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:78.9-78.12"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.21-79.23"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:79.37-79.39"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:80.9-80.11"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:80.13-80.15"
          }
        }
      }
    },
    "CLKDIVF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:360.1-366.10"
      },
      "parameter_default_values": {
        "DIV": "2.0",
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361.19-361.26"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:362.9-362.14"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361.8-361.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:361.14-361.17"
          }
        }
      }
    },
    "DCCA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:383.1-387.10"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384.14-384.16"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:384.8-384.12"
          }
        },
        "CLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:385.9-385.13"
          }
        }
      }
    },
    "DCSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:390.1-397.10"
      },
      "parameter_default_values": {
        "DCSMODE": "POS"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "MODESEL": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DCSOUT": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:391.14-391.18"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:391.8-391.12"
          }
        },
        "DCSOUT": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:394.9-394.15"
          }
        },
        "MODESEL": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:393.8-393.15"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:392.14-392.18"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:392.8-392.12"
          }
        }
      }
    },
    "DCUA": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:400.1-715.10"
      },
      "parameter_default_values": {
        "CH0_AUTO_CALIB_EN": "0b0",
        "CH0_AUTO_FACQ_EN": "0b0",
        "CH0_BAND_THRESHOLD": "0b000000",
        "CH0_CALIB_CK_MODE": "0b0",
        "CH0_CC_MATCH_1": "0b0000000000",
        "CH0_CC_MATCH_2": "0b0000000000",
        "CH0_CC_MATCH_3": "0b0000000000",
        "CH0_CC_MATCH_4": "0b0000000000",
        "CH0_CDR_CNT4SEL": "0b00",
        "CH0_CDR_CNT8SEL": "0b00",
        "CH0_CDR_MAX_RATE": "2.5",
        "CH0_CTC_BYPASS": "0b0",
        "CH0_DCOATDCFG": "0b00",
        "CH0_DCOATDDLY": "0b00",
        "CH0_DCOBYPSATD": "0b0",
        "CH0_DCOCALDIV": "0b000",
        "CH0_DCOCTLGI": "0b000",
        "CH0_DCODISBDAVOID": "0b0",
        "CH0_DCOFLTDAC": "0b00",
        "CH0_DCOFTNRG": "0b000",
        "CH0_DCOIOSTUNE": "0b000",
        "CH0_DCOITUNE": "0b00",
        "CH0_DCOITUNE4LSB": "0b000",
        "CH0_DCOIUPDNX2": "0b0",
        "CH0_DCONUOFLSB": "0b000",
        "CH0_DCOSCALEI": "0b00",
        "CH0_DCOSTARTVAL": "0b000",
        "CH0_DCOSTEP": "0b00",
        "CH0_DEC_BYPASS": "0b0",
        "CH0_ENABLE_CG_ALIGN": "0b0",
        "CH0_ENC_BYPASS": "0b0",
        "CH0_FF_RX_F_CLK_DIS": "0b0",
        "CH0_FF_RX_H_CLK_EN": "0b0",
        "CH0_FF_TX_F_CLK_DIS": "0b0",
        "CH0_FF_TX_H_CLK_EN": "0b0",
        "CH0_GE_AN_ENABLE": "0b0",
        "CH0_INVERT_RX": "0b0",
        "CH0_INVERT_TX": "0b0",
        "CH0_LDR_CORE2TX_SEL": "0b0",
        "CH0_LDR_RX2CORE_SEL": "0b0",
        "CH0_LEQ_OFFSET_SEL": "0b0",
        "CH0_LEQ_OFFSET_TRIM": "0b000",
        "CH0_LSM_DISABLE": "0b0",
        "CH0_MATCH_2_ENABLE": "0b0",
        "CH0_MATCH_4_ENABLE": "0b0",
        "CH0_MIN_IPG_CNT": "0b00",
        "CH0_PCIE_EI_EN": "0b0",
        "CH0_PCIE_MODE": "0b0",
        "CH0_PCS_DET_TIME_SEL": "0b00",
        "CH0_PDEN_SEL": "0b0",
        "CH0_PRBS_ENABLE": "0b0",
        "CH0_PRBS_LOCK": "0b0",
        "CH0_PRBS_SELECTION": "0b0",
        "CH0_PROTOCOL": "8B10B",
        "CH0_RATE_MODE_RX": "0b0",
        "CH0_RATE_MODE_TX": "0b0",
        "CH0_RCV_DCC_EN": "0b0",
        "CH0_REG_BAND_OFFSET": "0b0000",
        "CH0_REG_BAND_SEL": "0b000000",
        "CH0_REG_IDAC_EN": "0b0",
        "CH0_REG_IDAC_SEL": "0b0000000000",
        "CH0_REQ_EN": "0b0",
        "CH0_REQ_LVL_SET": "0b00",
        "CH0_RIO_MODE": "0b0",
        "CH0_RLOS_SEL": "0b0",
        "CH0_RPWDNB": "0b0",
        "CH0_RTERM_RX": "0b00000",
        "CH0_RTERM_TX": "0b00000",
        "CH0_RXIN_CM": "0b00",
        "CH0_RXTERM_CM": "0b00",
        "CH0_RX_DCO_CK_DIV": "0b000",
        "CH0_RX_DIV11_SEL": "0b0",
        "CH0_RX_GEAR_BYPASS": "0b0",
        "CH0_RX_GEAR_MODE": "0b0",
        "CH0_RX_LOS_CEQ": "0b00",
        "CH0_RX_LOS_EN": "0b0",
        "CH0_RX_LOS_HYST_EN": "0b0",
        "CH0_RX_LOS_LVL": "0b000",
        "CH0_RX_RATE_SEL": "0b0000",
        "CH0_RX_SB_BYPASS": "0b0",
        "CH0_SB_BYPASS": "0b0",
        "CH0_SEL_SD_RX_CLK": "0b0",
        "CH0_TDRV_DAT_SEL": "0b00",
        "CH0_TDRV_POST_EN": "0b0",
        "CH0_TDRV_PRE_EN": "0b0",
        "CH0_TDRV_SLICE0_CUR": "0b000",
        "CH0_TDRV_SLICE0_SEL": "0b00",
        "CH0_TDRV_SLICE1_CUR": "0b000",
        "CH0_TDRV_SLICE1_SEL": "0b00",
        "CH0_TDRV_SLICE2_CUR": "0b00",
        "CH0_TDRV_SLICE2_SEL": "0b00",
        "CH0_TDRV_SLICE3_CUR": "0b00",
        "CH0_TDRV_SLICE3_SEL": "0b00",
        "CH0_TDRV_SLICE4_CUR": "0b00",
        "CH0_TDRV_SLICE4_SEL": "0b00",
        "CH0_TDRV_SLICE5_CUR": "0b00",
        "CH0_TDRV_SLICE5_SEL": "0b00",
        "CH0_TPWDNB": "0b0",
        "CH0_TXAMPLITUDE": "0d1300",
        "CH0_TXDEPOST": "DISABLED",
        "CH0_TXDEPRE": "DISABLED",
        "CH0_TX_CM_SEL": "0b00",
        "CH0_TX_DIV11_SEL": "0b0",
        "CH0_TX_GEAR_BYPASS": "0b0",
        "CH0_TX_GEAR_MODE": "0b0",
        "CH0_TX_POST_SIGN": "0b0",
        "CH0_TX_PRE_SIGN": "0b0",
        "CH0_UC_MODE": "0b0",
        "CH0_UDF_COMMA_A": "0b0000000000",
        "CH0_UDF_COMMA_B": "0b0000000000",
        "CH0_UDF_COMMA_MASK": "0b0000000000",
        "CH0_WA_BYPASS": "0b0",
        "CH0_WA_MODE": "0b0",
        "CH1_AUTO_CALIB_EN": "0b0",
        "CH1_AUTO_FACQ_EN": "0b0",
        "CH1_BAND_THRESHOLD": "0b000000",
        "CH1_CALIB_CK_MODE": "0b0",
        "CH1_CC_MATCH_1": "0b0000000000",
        "CH1_CC_MATCH_2": "0b0000000000",
        "CH1_CC_MATCH_3": "0b0000000000",
        "CH1_CC_MATCH_4": "0b0000000000",
        "CH1_CDR_CNT4SEL": "0b00",
        "CH1_CDR_CNT8SEL": "0b00",
        "CH1_CDR_MAX_RATE": "2.5",
        "CH1_CTC_BYPASS": "0b0",
        "CH1_DCOATDCFG": "0b00",
        "CH1_DCOATDDLY": "0b00",
        "CH1_DCOBYPSATD": "0b0",
        "CH1_DCOCALDIV": "0b000",
        "CH1_DCOCTLGI": "0b000",
        "CH1_DCODISBDAVOID": "0b0",
        "CH1_DCOFLTDAC": "0b00",
        "CH1_DCOFTNRG": "0b000",
        "CH1_DCOIOSTUNE": "0b000",
        "CH1_DCOITUNE": "0b00",
        "CH1_DCOITUNE4LSB": "0b000",
        "CH1_DCOIUPDNX2": "0b0",
        "CH1_DCONUOFLSB": "0b000",
        "CH1_DCOSCALEI": "0b00",
        "CH1_DCOSTARTVAL": "0b000",
        "CH1_DCOSTEP": "0b00",
        "CH1_DEC_BYPASS": "0b0",
        "CH1_ENABLE_CG_ALIGN": "0b0",
        "CH1_ENC_BYPASS": "0b0",
        "CH1_FF_RX_F_CLK_DIS": "0b0",
        "CH1_FF_RX_H_CLK_EN": "0b0",
        "CH1_FF_TX_F_CLK_DIS": "0b0",
        "CH1_FF_TX_H_CLK_EN": "0b0",
        "CH1_GE_AN_ENABLE": "0b0",
        "CH1_INVERT_RX": "0b0",
        "CH1_INVERT_TX": "0b0",
        "CH1_LDR_CORE2TX_SEL": "0b0",
        "CH1_LDR_RX2CORE_SEL": "0b0",
        "CH1_LEQ_OFFSET_SEL": "0b0",
        "CH1_LEQ_OFFSET_TRIM": "0b000",
        "CH1_LSM_DISABLE": "0b0",
        "CH1_MATCH_2_ENABLE": "0b0",
        "CH1_MATCH_4_ENABLE": "0b0",
        "CH1_MIN_IPG_CNT": "0b00",
        "CH1_PCIE_EI_EN": "0b0",
        "CH1_PCIE_MODE": "0b0",
        "CH1_PCS_DET_TIME_SEL": "0b00",
        "CH1_PDEN_SEL": "0b0",
        "CH1_PRBS_ENABLE": "0b0",
        "CH1_PRBS_LOCK": "0b0",
        "CH1_PRBS_SELECTION": "0b0",
        "CH1_PROTOCOL": "8B10B",
        "CH1_RATE_MODE_RX": "0b0",
        "CH1_RATE_MODE_TX": "0b0",
        "CH1_RCV_DCC_EN": "0b0",
        "CH1_REG_BAND_OFFSET": "0b0000",
        "CH1_REG_BAND_SEL": "0b000000",
        "CH1_REG_IDAC_EN": "0b0",
        "CH1_REG_IDAC_SEL": "0b0000000000",
        "CH1_REQ_EN": "0b0",
        "CH1_REQ_LVL_SET": "0b00",
        "CH1_RIO_MODE": "0b0",
        "CH1_RLOS_SEL": "0b0",
        "CH1_RPWDNB": "0b0",
        "CH1_RTERM_RX": "0b00000",
        "CH1_RTERM_TX": "0b00000",
        "CH1_RXIN_CM": "0b00",
        "CH1_RXTERM_CM": "0b00",
        "CH1_RX_DCO_CK_DIV": "0b000",
        "CH1_RX_DIV11_SEL": "0b0",
        "CH1_RX_GEAR_BYPASS": "0b0",
        "CH1_RX_GEAR_MODE": "0b0",
        "CH1_RX_LOS_CEQ": "0b00",
        "CH1_RX_LOS_EN": "0b0",
        "CH1_RX_LOS_HYST_EN": "0b0",
        "CH1_RX_LOS_LVL": "0b000",
        "CH1_RX_RATE_SEL": "0b0000",
        "CH1_RX_SB_BYPASS": "0b0",
        "CH1_SB_BYPASS": "0b0",
        "CH1_SEL_SD_RX_CLK": "0b0",
        "CH1_TDRV_DAT_SEL": "0b00",
        "CH1_TDRV_POST_EN": "0b0",
        "CH1_TDRV_PRE_EN": "0b0",
        "CH1_TDRV_SLICE0_CUR": "0b000",
        "CH1_TDRV_SLICE0_SEL": "0b00",
        "CH1_TDRV_SLICE1_CUR": "0b000",
        "CH1_TDRV_SLICE1_SEL": "0b00",
        "CH1_TDRV_SLICE2_CUR": "0b00",
        "CH1_TDRV_SLICE2_SEL": "0b00",
        "CH1_TDRV_SLICE3_CUR": "0b00",
        "CH1_TDRV_SLICE3_SEL": "0b00",
        "CH1_TDRV_SLICE4_CUR": "0b00",
        "CH1_TDRV_SLICE4_SEL": "0b00",
        "CH1_TDRV_SLICE5_CUR": "0b00",
        "CH1_TDRV_SLICE5_SEL": "0b00",
        "CH1_TPWDNB": "0b0",
        "CH1_TXAMPLITUDE": "0d1300",
        "CH1_TXDEPOST": "DISABLED",
        "CH1_TXDEPRE": "DISABLED",
        "CH1_TX_CM_SEL": "0b00",
        "CH1_TX_DIV11_SEL": "0b0",
        "CH1_TX_GEAR_BYPASS": "0b0",
        "CH1_TX_GEAR_MODE": "0b0",
        "CH1_TX_POST_SIGN": "0b0",
        "CH1_TX_PRE_SIGN": "0b0",
        "CH1_UC_MODE": "0b0",
        "CH1_UDF_COMMA_A": "0b0000000000",
        "CH1_UDF_COMMA_B": "0b0000000000",
        "CH1_UDF_COMMA_MASK": "0b0000000000",
        "CH1_WA_BYPASS": "0b0",
        "CH1_WA_MODE": "0b0",
        "D_BITCLK_FROM_ND_EN": "0b0",
        "D_BITCLK_LOCAL_EN": "0b0",
        "D_BITCLK_ND_EN": "0b0",
        "D_BUS8BIT_SEL": "0b0",
        "D_CDR_LOL_SET": "0b00",
        "D_CMUSETBIASI": "0b00",
        "D_CMUSETI4CPP": "0b0000",
        "D_CMUSETI4CPZ": "0b0000",
        "D_CMUSETI4VCO": "0b00",
        "D_CMUSETICP4P": "0b00",
        "D_CMUSETICP4Z": "0b000",
        "D_CMUSETINITVCT": "0b00",
        "D_CMUSETISCL4VCO": "0b000",
        "D_CMUSETP1GM": "0b000",
        "D_CMUSETP2AGM": "0b000",
        "D_CMUSETZGM": "0b000",
        "D_DCO_CALIB_TIME_SEL": "0b00",
        "D_HIGH_MARK": "0b0000",
        "D_IB_PWDNB": "0b0",
        "D_ISETLOS": "0b00000000",
        "D_LOW_MARK": "0b0000",
        "D_MACROPDB": "0b0",
        "D_PD_ISET": "0b00",
        "D_PLL_LOL_SET": "0b00",
        "D_REFCK_MODE": "0b000",
        "D_REQ_ISET": "0b000",
        "D_RG_EN": "0b0",
        "D_RG_SET": "0b00",
        "D_RX_MAX_RATE": "2.5",
        "D_SETICONST_AUX": "0b00",
        "D_SETICONST_CH": "0b00",
        "D_SETIRPOLY_AUX": "0b00",
        "D_SETIRPOLY_CH": "0b00",
        "D_SETPLLRC": "0b000000",
        "D_SYNC_LOCAL_EN": "0b0",
        "D_SYNC_ND_EN": "0b0",
        "D_TXPLL_PWDNB": "0b0",
        "D_TX_MAX_RATE": "2.5",
        "D_TX_VCO_CK_DIV": "0b000",
        "D_XGE_MODE": "0b0"
      },
      "ports": {
        "CH0_HDINP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CH1_HDINP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CH0_HDINN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CH1_HDINN": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_SYNC_ND": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_TXPLL_LOL_FROM_ND": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "CH0_RX_REFCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CH1_RX_REFCLK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CH0_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CH1_FF_RXI_CLK": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CH0_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CH1_FF_TXI_CLK": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CH0_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "CH1_FF_EBRD_CLK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "CH0_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CH1_FF_TX_D_0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "CH0_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "CH1_FF_TX_D_1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "CH0_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "CH1_FF_TX_D_2": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "CH0_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "CH1_FF_TX_D_3": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "CH0_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "CH1_FF_TX_D_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "CH0_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "CH1_FF_TX_D_5": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "CH0_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "CH1_FF_TX_D_6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "CH0_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "CH1_FF_TX_D_7": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CH0_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "CH1_FF_TX_D_8": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CH0_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CH1_FF_TX_D_9": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CH0_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CH1_FF_TX_D_10": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CH0_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CH1_FF_TX_D_11": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "CH0_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "CH1_FF_TX_D_12": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "CH0_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "CH1_FF_TX_D_13": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "CH0_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "CH1_FF_TX_D_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "CH0_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "CH1_FF_TX_D_15": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "CH0_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CH1_FF_TX_D_16": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CH0_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CH1_FF_TX_D_17": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CH0_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CH1_FF_TX_D_18": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "CH0_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "CH1_FF_TX_D_19": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "CH0_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "CH1_FF_TX_D_20": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CH0_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CH1_FF_TX_D_21": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CH0_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CH1_FF_TX_D_22": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CH0_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CH1_FF_TX_D_23": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CH0_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CH1_FFC_EI_EN": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "CH0_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "CH1_FFC_PCIE_DET_EN": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CH0_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "CH1_FFC_PCIE_CT": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CH0_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CH1_FFC_SB_INV_RX": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "CH0_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "CH1_FFC_FB_LOOPBACK": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CH0_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "CH1_FFC_PFIFO_CLR": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CH0_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CH1_FFC_RATE_MODE_RX": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "CH0_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "CH1_FFC_RATE_MODE_TX": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CH0_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CH1_FFC_LANE_TX_RST": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CH0_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CH1_FFC_LANE_RX_RST": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CH0_FFC_RRST": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "CH1_FFC_RRST": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "CH0_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "CH1_FFC_TXPWDNB": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "CH0_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CH1_FFC_RXPWDNB": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CH0_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CH1_LDR_CORE2TX": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "D_SCIWDATA0": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "D_SCIWDATA1": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "D_SCIWDATA2": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "D_SCIWDATA3": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "D_SCIWDATA4": {
          "direction": "input",
          "bits": [ 114 ]
        },
        "D_SCIWDATA5": {
          "direction": "input",
          "bits": [ 115 ]
        },
        "D_SCIWDATA6": {
          "direction": "input",
          "bits": [ 116 ]
        },
        "D_SCIWDATA7": {
          "direction": "input",
          "bits": [ 117 ]
        },
        "D_SCIADDR0": {
          "direction": "input",
          "bits": [ 118 ]
        },
        "D_SCIADDR1": {
          "direction": "input",
          "bits": [ 119 ]
        },
        "D_SCIADDR2": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "D_SCIADDR3": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "D_SCIADDR4": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "D_SCIADDR5": {
          "direction": "input",
          "bits": [ 123 ]
        },
        "D_SCIENAUX": {
          "direction": "input",
          "bits": [ 124 ]
        },
        "D_SCISELAUX": {
          "direction": "input",
          "bits": [ 125 ]
        },
        "CH0_SCIEN": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "CH1_SCIEN": {
          "direction": "input",
          "bits": [ 127 ]
        },
        "CH0_SCISEL": {
          "direction": "input",
          "bits": [ 128 ]
        },
        "CH1_SCISEL": {
          "direction": "input",
          "bits": [ 129 ]
        },
        "D_SCIRD": {
          "direction": "input",
          "bits": [ 130 ]
        },
        "D_SCIWSTN": {
          "direction": "input",
          "bits": [ 131 ]
        },
        "D_CYAWSTN": {
          "direction": "input",
          "bits": [ 132 ]
        },
        "D_FFC_SYNC_TOGGLE": {
          "direction": "input",
          "bits": [ 133 ]
        },
        "D_FFC_DUAL_RST": {
          "direction": "input",
          "bits": [ 134 ]
        },
        "D_FFC_MACRO_RST": {
          "direction": "input",
          "bits": [ 135 ]
        },
        "D_FFC_MACROPDB": {
          "direction": "input",
          "bits": [ 136 ]
        },
        "D_FFC_TRST": {
          "direction": "input",
          "bits": [ 137 ]
        },
        "CH0_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 138 ]
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "direction": "input",
          "bits": [ 139 ]
        },
        "D_SCAN_ENABLE": {
          "direction": "input",
          "bits": [ 140 ]
        },
        "D_SCAN_IN_0": {
          "direction": "input",
          "bits": [ 141 ]
        },
        "D_SCAN_IN_1": {
          "direction": "input",
          "bits": [ 142 ]
        },
        "D_SCAN_IN_2": {
          "direction": "input",
          "bits": [ 143 ]
        },
        "D_SCAN_IN_3": {
          "direction": "input",
          "bits": [ 144 ]
        },
        "D_SCAN_IN_4": {
          "direction": "input",
          "bits": [ 145 ]
        },
        "D_SCAN_IN_5": {
          "direction": "input",
          "bits": [ 146 ]
        },
        "D_SCAN_IN_6": {
          "direction": "input",
          "bits": [ 147 ]
        },
        "D_SCAN_IN_7": {
          "direction": "input",
          "bits": [ 148 ]
        },
        "D_SCAN_MODE": {
          "direction": "input",
          "bits": [ 149 ]
        },
        "D_SCAN_RESET": {
          "direction": "input",
          "bits": [ 150 ]
        },
        "D_CIN0": {
          "direction": "input",
          "bits": [ 151 ]
        },
        "D_CIN1": {
          "direction": "input",
          "bits": [ 152 ]
        },
        "D_CIN2": {
          "direction": "input",
          "bits": [ 153 ]
        },
        "D_CIN3": {
          "direction": "input",
          "bits": [ 154 ]
        },
        "D_CIN4": {
          "direction": "input",
          "bits": [ 155 ]
        },
        "D_CIN5": {
          "direction": "input",
          "bits": [ 156 ]
        },
        "D_CIN6": {
          "direction": "input",
          "bits": [ 157 ]
        },
        "D_CIN7": {
          "direction": "input",
          "bits": [ 158 ]
        },
        "D_CIN8": {
          "direction": "input",
          "bits": [ 159 ]
        },
        "D_CIN9": {
          "direction": "input",
          "bits": [ 160 ]
        },
        "D_CIN10": {
          "direction": "input",
          "bits": [ 161 ]
        },
        "D_CIN11": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "CH0_HDOUTP": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "CH1_HDOUTP": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "CH0_HDOUTN": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "CH1_HDOUTN": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "D_TXBIT_CLKP_TO_ND": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "D_TXBIT_CLKN_TO_ND": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "D_SYNC_PULSE2ND": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "D_TXPLL_LOL_TO_ND": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "CH0_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "CH1_FF_RX_F_CLK": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "CH0_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "CH1_FF_RX_H_CLK": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "CH0_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "CH1_FF_TX_F_CLK": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "CH0_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "CH1_FF_TX_H_CLK": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "CH0_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "CH1_FF_RX_PCLK": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "CH0_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "CH1_FF_TX_PCLK": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "CH0_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "CH1_FF_RX_D_0": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "CH0_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "CH1_FF_RX_D_1": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "CH0_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "CH1_FF_RX_D_2": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "CH0_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "CH1_FF_RX_D_3": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "CH0_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "CH1_FF_RX_D_4": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "CH0_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "CH1_FF_RX_D_5": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "CH0_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "CH1_FF_RX_D_6": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "CH0_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "CH1_FF_RX_D_7": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "CH0_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "CH1_FF_RX_D_8": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "CH0_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "CH1_FF_RX_D_9": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "CH0_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "CH1_FF_RX_D_10": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "CH0_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "CH1_FF_RX_D_11": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "CH0_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "CH1_FF_RX_D_12": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "CH0_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "CH1_FF_RX_D_13": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "CH0_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "CH1_FF_RX_D_14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "CH0_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "CH1_FF_RX_D_15": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "CH0_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "CH1_FF_RX_D_16": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "CH0_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "CH1_FF_RX_D_17": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "CH0_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "CH1_FF_RX_D_18": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "CH0_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "CH1_FF_RX_D_19": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "CH0_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "CH1_FF_RX_D_20": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "CH0_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "CH1_FF_RX_D_21": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "CH0_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "CH1_FF_RX_D_22": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "CH0_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "CH1_FF_RX_D_23": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "CH0_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "CH1_FFS_PCIE_DONE": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "CH0_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "CH1_FFS_PCIE_CON": {
          "direction": "output",
          "bits": [ 234 ]
        },
        "CH0_FFS_RLOS": {
          "direction": "output",
          "bits": [ 235 ]
        },
        "CH1_FFS_RLOS": {
          "direction": "output",
          "bits": [ 236 ]
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 237 ]
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "direction": "output",
          "bits": [ 238 ]
        },
        "CH0_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 239 ]
        },
        "CH1_FFS_CC_UNDERRUN": {
          "direction": "output",
          "bits": [ 240 ]
        },
        "CH0_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 241 ]
        },
        "CH1_FFS_CC_OVERRUN": {
          "direction": "output",
          "bits": [ 242 ]
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 243 ]
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 244 ]
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 245 ]
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "direction": "output",
          "bits": [ 246 ]
        },
        "CH0_FFS_RLOL": {
          "direction": "output",
          "bits": [ 247 ]
        },
        "CH1_FFS_RLOL": {
          "direction": "output",
          "bits": [ 248 ]
        },
        "CH0_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 249 ]
        },
        "CH1_FFS_SKP_ADDED": {
          "direction": "output",
          "bits": [ 250 ]
        },
        "CH0_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 251 ]
        },
        "CH1_FFS_SKP_DELETED": {
          "direction": "output",
          "bits": [ 252 ]
        },
        "CH0_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 253 ]
        },
        "CH1_LDR_RX2CORE": {
          "direction": "output",
          "bits": [ 254 ]
        },
        "D_SCIRDATA0": {
          "direction": "output",
          "bits": [ 255 ]
        },
        "D_SCIRDATA1": {
          "direction": "output",
          "bits": [ 256 ]
        },
        "D_SCIRDATA2": {
          "direction": "output",
          "bits": [ 257 ]
        },
        "D_SCIRDATA3": {
          "direction": "output",
          "bits": [ 258 ]
        },
        "D_SCIRDATA4": {
          "direction": "output",
          "bits": [ 259 ]
        },
        "D_SCIRDATA5": {
          "direction": "output",
          "bits": [ 260 ]
        },
        "D_SCIRDATA6": {
          "direction": "output",
          "bits": [ 261 ]
        },
        "D_SCIRDATA7": {
          "direction": "output",
          "bits": [ 262 ]
        },
        "D_SCIINT": {
          "direction": "output",
          "bits": [ 263 ]
        },
        "D_SCAN_OUT_0": {
          "direction": "output",
          "bits": [ 264 ]
        },
        "D_SCAN_OUT_1": {
          "direction": "output",
          "bits": [ 265 ]
        },
        "D_SCAN_OUT_2": {
          "direction": "output",
          "bits": [ 266 ]
        },
        "D_SCAN_OUT_3": {
          "direction": "output",
          "bits": [ 267 ]
        },
        "D_SCAN_OUT_4": {
          "direction": "output",
          "bits": [ 268 ]
        },
        "D_SCAN_OUT_5": {
          "direction": "output",
          "bits": [ 269 ]
        },
        "D_SCAN_OUT_6": {
          "direction": "output",
          "bits": [ 270 ]
        },
        "D_SCAN_OUT_7": {
          "direction": "output",
          "bits": [ 271 ]
        },
        "D_COUT0": {
          "direction": "output",
          "bits": [ 272 ]
        },
        "D_COUT1": {
          "direction": "output",
          "bits": [ 273 ]
        },
        "D_COUT2": {
          "direction": "output",
          "bits": [ 274 ]
        },
        "D_COUT3": {
          "direction": "output",
          "bits": [ 275 ]
        },
        "D_COUT4": {
          "direction": "output",
          "bits": [ 276 ]
        },
        "D_COUT5": {
          "direction": "output",
          "bits": [ 277 ]
        },
        "D_COUT6": {
          "direction": "output",
          "bits": [ 278 ]
        },
        "D_COUT7": {
          "direction": "output",
          "bits": [ 279 ]
        },
        "D_COUT8": {
          "direction": "output",
          "bits": [ 280 ]
        },
        "D_COUT9": {
          "direction": "output",
          "bits": [ 281 ]
        },
        "D_COUT10": {
          "direction": "output",
          "bits": [ 282 ]
        },
        "D_COUT11": {
          "direction": "output",
          "bits": [ 283 ]
        },
        "D_COUT12": {
          "direction": "output",
          "bits": [ 284 ]
        },
        "D_COUT13": {
          "direction": "output",
          "bits": [ 285 ]
        },
        "D_COUT14": {
          "direction": "output",
          "bits": [ 286 ]
        },
        "D_COUT15": {
          "direction": "output",
          "bits": [ 287 ]
        },
        "D_COUT16": {
          "direction": "output",
          "bits": [ 288 ]
        },
        "D_COUT17": {
          "direction": "output",
          "bits": [ 289 ]
        },
        "D_COUT18": {
          "direction": "output",
          "bits": [ 290 ]
        },
        "D_COUT19": {
          "direction": "output",
          "bits": [ 291 ]
        },
        "D_REFCLKI": {
          "direction": "input",
          "bits": [ 292 ]
        },
        "D_FFS_PLOL": {
          "direction": "output",
          "bits": [ 293 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CH0_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.69-425.91"
          }
        },
        "CH0_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.134-419.155"
          }
        },
        "CH0_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.8-420.29"
          }
        },
        "CH0_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.8-417.21"
          }
        },
        "CH0_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.8-418.30"
          }
        },
        "CH0_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.102-418.121"
          }
        },
        "CH0_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.144-420.163"
          }
        },
        "CH0_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.102-420.121"
          }
        },
        "CH0_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.54-420.76"
          }
        },
        "CH0_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.80-417.95"
          }
        },
        "CH0_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.38-417.57"
          }
        },
        "CH0_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.8-419.25"
          }
        },
        "CH0_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.46-419.66"
          }
        },
        "CH0_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.90-419.110"
          }
        },
        "CH0_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.8-421.20"
          }
        },
        "CH0_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.70-421.85"
          }
        },
        "CH0_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.180-419.200"
          }
        },
        "CH0_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.114-417.131"
          }
        },
        "CH0_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.144-418.163"
          }
        },
        "CH0_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.56-418.77"
          }
        },
        "CH0_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.36-421.51"
          }
        },
        "CH0_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.224-419.244"
          }
        },
        "CH0_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.127-437.145"
          }
        },
        "CH0_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.85-437.104"
          }
        },
        "CH0_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.37-437.59"
          }
        },
        "CH0_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.111-436.127"
          }
        },
        "CH0_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.73-436.90"
          }
        },
        "CH0_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.105-438.117"
          }
        },
        "CH0_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.9-437.21"
          }
        },
        "CH0_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.9-438.31"
          }
        },
        "CH0_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.133-438.150"
          }
        },
        "CH0_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.9-439.28"
          }
        },
        "CH0_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.57-438.79"
          }
        },
        "CH0_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.102-410.117"
          }
        },
        "CH0_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.38-410.52"
          }
        },
        "CH0_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.73-430.86"
          }
        },
        "CH0_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.103-430.116"
          }
        },
        "CH0_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.9-433.23"
          }
        },
        "CH0_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.41-433.55"
          }
        },
        "CH0_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.73-433.87"
          }
        },
        "CH0_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.105-433.119"
          }
        },
        "CH0_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.9-434.23"
          }
        },
        "CH0_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.41-434.55"
          }
        },
        "CH0_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.73-434.87"
          }
        },
        "CH0_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.105-434.119"
          }
        },
        "CH0_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.9-435.23"
          }
        },
        "CH0_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.41-435.55"
          }
        },
        "CH0_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.9-431.22"
          }
        },
        "CH0_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.73-435.87"
          }
        },
        "CH0_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.105-435.119"
          }
        },
        "CH0_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.9-436.23"
          }
        },
        "CH0_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.41-436.55"
          }
        },
        "CH0_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.39-431.52"
          }
        },
        "CH0_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.69-431.82"
          }
        },
        "CH0_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.99-431.112"
          }
        },
        "CH0_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.9-432.22"
          }
        },
        "CH0_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.39-432.52"
          }
        },
        "CH0_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.69-432.82"
          }
        },
        "CH0_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.99-432.112"
          }
        },
        "CH0_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.9-429.24"
          }
        },
        "CH0_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.43-429.58"
          }
        },
        "CH0_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.9-430.23"
          }
        },
        "CH0_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.70-410.84"
          }
        },
        "CH0_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.8-411.21"
          }
        },
        "CH0_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.38-411.51"
          }
        },
        "CH0_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.68-413.82"
          }
        },
        "CH0_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.100-413.114"
          }
        },
        "CH0_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.8-414.22"
          }
        },
        "CH0_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.40-414.54"
          }
        },
        "CH0_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.72-414.86"
          }
        },
        "CH0_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.104-414.118"
          }
        },
        "CH0_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.8-415.22"
          }
        },
        "CH0_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.40-415.54"
          }
        },
        "CH0_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.72-415.86"
          }
        },
        "CH0_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.104-415.118"
          }
        },
        "CH0_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.68-411.81"
          }
        },
        "CH0_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.8-416.22"
          }
        },
        "CH0_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.40-416.54"
          }
        },
        "CH0_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.72-416.86"
          }
        },
        "CH0_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.104-416.118"
          }
        },
        "CH0_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.98-411.111"
          }
        },
        "CH0_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.8-412.21"
          }
        },
        "CH0_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.38-412.51"
          }
        },
        "CH0_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.68-412.81"
          }
        },
        "CH0_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.98-412.111"
          }
        },
        "CH0_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.8-413.21"
          }
        },
        "CH0_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.38-413.51"
          }
        },
        "CH0_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.77-429.92"
          }
        },
        "CH0_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.111-429.126"
          }
        },
        "CH0_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.41-430.55"
          }
        },
        "CH0_HDINN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:406.8-406.17"
          }
        },
        "CH0_HDINP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:402.8-402.17"
          }
        },
        "CH0_HDOUTN": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.33-428.43"
          }
        },
        "CH0_HDOUTP": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.9-428.19"
          }
        },
        "CH0_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.104-421.119"
          }
        },
        "CH0_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.51-439.66"
          }
        },
        "CH0_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.8-410.21"
          }
        },
        "CH0_SCIEN": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.8-424.17"
          }
        },
        "CH0_SCISEL": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.30-424.40"
          }
        },
        "CH1_FFC_CDR_EN_BITSLIP": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.93-425.115"
          }
        },
        "CH1_FFC_DIV11_MODE_RX": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.157-419.178"
          }
        },
        "CH1_FFC_DIV11_MODE_TX": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.31-420.52"
          }
        },
        "CH1_FFC_EI_EN": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.23-417.36"
          }
        },
        "CH1_FFC_ENABLE_CGALIGN": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.32-418.54"
          }
        },
        "CH1_FFC_FB_LOOPBACK": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.123-418.142"
          }
        },
        "CH1_FFC_LANE_RX_RST": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.165-420.184"
          }
        },
        "CH1_FFC_LANE_TX_RST": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.123-420.142"
          }
        },
        "CH1_FFC_LDR_CORE2TX_EN": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:420.78-420.100"
          }
        },
        "CH1_FFC_PCIE_CT": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.97-417.112"
          }
        },
        "CH1_FFC_PCIE_DET_EN": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.59-417.78"
          }
        },
        "CH1_FFC_PFIFO_CLR": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.27-419.44"
          }
        },
        "CH1_FFC_RATE_MODE_RX": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.68-419.88"
          }
        },
        "CH1_FFC_RATE_MODE_TX": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.112-419.132"
          }
        },
        "CH1_FFC_RRST": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.22-421.34"
          }
        },
        "CH1_FFC_RXPWDNB": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.87-421.102"
          }
        },
        "CH1_FFC_RX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.202-419.222"
          }
        },
        "CH1_FFC_SB_INV_RX": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:417.133-417.150"
          }
        },
        "CH1_FFC_SB_PFIFO_LP": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.165-418.184"
          }
        },
        "CH1_FFC_SIGNAL_DETECT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:418.79-418.100"
          }
        },
        "CH1_FFC_TXPWDNB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.53-421.68"
          }
        },
        "CH1_FFC_TX_GEAR_MODE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:419.246-419.266"
          }
        },
        "CH1_FFS_CC_OVERRUN": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.147-437.165"
          }
        },
        "CH1_FFS_CC_UNDERRUN": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.106-437.125"
          }
        },
        "CH1_FFS_LS_SYNC_STATUS": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.61-437.83"
          }
        },
        "CH1_FFS_PCIE_CON": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.129-436.145"
          }
        },
        "CH1_FFS_PCIE_DONE": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.92-436.109"
          }
        },
        "CH1_FFS_RLOL": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.119-438.131"
          }
        },
        "CH1_FFS_RLOS": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:437.23-437.35"
          }
        },
        "CH1_FFS_RXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.33-438.55"
          }
        },
        "CH1_FFS_SKP_ADDED": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.152-438.169"
          }
        },
        "CH1_FFS_SKP_DELETED": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.30-439.49"
          }
        },
        "CH1_FFS_TXFBFIFO_ERROR": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:438.81-438.103"
          }
        },
        "CH1_FF_EBRD_CLK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.119-410.134"
          }
        },
        "CH1_FF_RXI_CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.54-410.68"
          }
        },
        "CH1_FF_RX_D_0": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.88-430.101"
          }
        },
        "CH1_FF_RX_D_1": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.118-430.131"
          }
        },
        "CH1_FF_RX_D_10": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.25-433.39"
          }
        },
        "CH1_FF_RX_D_11": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.57-433.71"
          }
        },
        "CH1_FF_RX_D_12": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.89-433.103"
          }
        },
        "CH1_FF_RX_D_13": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:433.121-433.135"
          }
        },
        "CH1_FF_RX_D_14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.25-434.39"
          }
        },
        "CH1_FF_RX_D_15": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.57-434.71"
          }
        },
        "CH1_FF_RX_D_16": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.89-434.103"
          }
        },
        "CH1_FF_RX_D_17": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:434.121-434.135"
          }
        },
        "CH1_FF_RX_D_18": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.25-435.39"
          }
        },
        "CH1_FF_RX_D_19": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.57-435.71"
          }
        },
        "CH1_FF_RX_D_2": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.24-431.37"
          }
        },
        "CH1_FF_RX_D_20": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.89-435.103"
          }
        },
        "CH1_FF_RX_D_21": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:435.121-435.135"
          }
        },
        "CH1_FF_RX_D_22": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.25-436.39"
          }
        },
        "CH1_FF_RX_D_23": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:436.57-436.71"
          }
        },
        "CH1_FF_RX_D_3": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.54-431.67"
          }
        },
        "CH1_FF_RX_D_4": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.84-431.97"
          }
        },
        "CH1_FF_RX_D_5": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:431.114-431.127"
          }
        },
        "CH1_FF_RX_D_6": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.24-432.37"
          }
        },
        "CH1_FF_RX_D_7": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.54-432.67"
          }
        },
        "CH1_FF_RX_D_8": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.84-432.97"
          }
        },
        "CH1_FF_RX_D_9": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:432.114-432.127"
          }
        },
        "CH1_FF_RX_F_CLK": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.26-429.41"
          }
        },
        "CH1_FF_RX_H_CLK": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.60-429.75"
          }
        },
        "CH1_FF_RX_PCLK": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.25-430.39"
          }
        },
        "CH1_FF_TXI_CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.86-410.100"
          }
        },
        "CH1_FF_TX_D_0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.23-411.36"
          }
        },
        "CH1_FF_TX_D_1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.53-411.66"
          }
        },
        "CH1_FF_TX_D_10": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.84-413.98"
          }
        },
        "CH1_FF_TX_D_11": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.116-413.130"
          }
        },
        "CH1_FF_TX_D_12": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.24-414.38"
          }
        },
        "CH1_FF_TX_D_13": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.56-414.70"
          }
        },
        "CH1_FF_TX_D_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.88-414.102"
          }
        },
        "CH1_FF_TX_D_15": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:414.120-414.134"
          }
        },
        "CH1_FF_TX_D_16": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.24-415.38"
          }
        },
        "CH1_FF_TX_D_17": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.56-415.70"
          }
        },
        "CH1_FF_TX_D_18": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.88-415.102"
          }
        },
        "CH1_FF_TX_D_19": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:415.120-415.134"
          }
        },
        "CH1_FF_TX_D_2": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.83-411.96"
          }
        },
        "CH1_FF_TX_D_20": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.24-416.38"
          }
        },
        "CH1_FF_TX_D_21": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.56-416.70"
          }
        },
        "CH1_FF_TX_D_22": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.88-416.102"
          }
        },
        "CH1_FF_TX_D_23": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:416.120-416.134"
          }
        },
        "CH1_FF_TX_D_3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:411.113-411.126"
          }
        },
        "CH1_FF_TX_D_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.23-412.36"
          }
        },
        "CH1_FF_TX_D_5": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.53-412.66"
          }
        },
        "CH1_FF_TX_D_6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.83-412.96"
          }
        },
        "CH1_FF_TX_D_7": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:412.113-412.126"
          }
        },
        "CH1_FF_TX_D_8": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.23-413.36"
          }
        },
        "CH1_FF_TX_D_9": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:413.53-413.66"
          }
        },
        "CH1_FF_TX_F_CLK": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.94-429.109"
          }
        },
        "CH1_FF_TX_H_CLK": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:429.128-429.143"
          }
        },
        "CH1_FF_TX_PCLK": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:430.57-430.71"
          }
        },
        "CH1_HDINN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:408.8-408.17"
          }
        },
        "CH1_HDINP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:404.8-404.17"
          }
        },
        "CH1_HDOUTN": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.45-428.55"
          }
        },
        "CH1_HDOUTP": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.21-428.31"
          }
        },
        "CH1_LDR_CORE2TX": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:421.121-421.136"
          }
        },
        "CH1_LDR_RX2CORE": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.68-439.83"
          }
        },
        "CH1_RX_REFCLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:410.23-410.36"
          }
        },
        "CH1_SCIEN": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.19-424.28"
          }
        },
        "CH1_SCISEL": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.42-424.52"
          }
        },
        "D_CIN0": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.22-427.28"
          }
        },
        "D_CIN1": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.30-427.36"
          }
        },
        "D_CIN10": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.101-427.108"
          }
        },
        "D_CIN11": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.110-427.117"
          }
        },
        "D_CIN2": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.38-427.44"
          }
        },
        "D_CIN3": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.46-427.52"
          }
        },
        "D_CIN4": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.54-427.60"
          }
        },
        "D_CIN5": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.62-427.68"
          }
        },
        "D_CIN6": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.70-427.76"
          }
        },
        "D_CIN7": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.77-427.83"
          }
        },
        "D_CIN8": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.85-427.91"
          }
        },
        "D_CIN9": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.93-427.99"
          }
        },
        "D_COUT0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.9-441.16"
          }
        },
        "D_COUT1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.18-441.25"
          }
        },
        "D_COUT10": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.99-441.107"
          }
        },
        "D_COUT11": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.109-441.117"
          }
        },
        "D_COUT12": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.119-441.127"
          }
        },
        "D_COUT13": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.129-441.137"
          }
        },
        "D_COUT14": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.139-441.147"
          }
        },
        "D_COUT15": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.149-441.157"
          }
        },
        "D_COUT16": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.159-441.167"
          }
        },
        "D_COUT17": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.169-441.177"
          }
        },
        "D_COUT18": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.179-441.187"
          }
        },
        "D_COUT19": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.189-441.197"
          }
        },
        "D_COUT2": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.27-441.34"
          }
        },
        "D_COUT3": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.36-441.43"
          }
        },
        "D_COUT4": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.45-441.52"
          }
        },
        "D_COUT5": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.54-441.61"
          }
        },
        "D_COUT6": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.63-441.70"
          }
        },
        "D_COUT7": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.72-441.79"
          }
        },
        "D_COUT8": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.81-441.88"
          }
        },
        "D_COUT9": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:441.90-441.97"
          }
        },
        "D_CYAWSTN": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.74-424.83"
          }
        },
        "D_FFC_DUAL_RST": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.8-425.22"
          }
        },
        "D_FFC_MACROPDB": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.41-425.55"
          }
        },
        "D_FFC_MACRO_RST": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.24-425.39"
          }
        },
        "D_FFC_SYNC_TOGGLE": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.85-424.102"
          }
        },
        "D_FFC_TRST": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.57-425.67"
          }
        },
        "D_FFS_PLOL": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:444.9-444.19"
          }
        },
        "D_REFCLKI": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:443.9-443.18"
          }
        },
        "D_SCAN_ENABLE": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.117-425.130"
          }
        },
        "D_SCAN_IN_0": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:425.132-425.143"
          }
        },
        "D_SCAN_IN_1": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.8-426.19"
          }
        },
        "D_SCAN_IN_2": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.21-426.32"
          }
        },
        "D_SCAN_IN_3": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.34-426.45"
          }
        },
        "D_SCAN_IN_4": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.47-426.58"
          }
        },
        "D_SCAN_IN_5": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.60-426.71"
          }
        },
        "D_SCAN_IN_6": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.73-426.84"
          }
        },
        "D_SCAN_IN_7": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.86-426.97"
          }
        },
        "D_SCAN_MODE": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:426.99-426.110"
          }
        },
        "D_SCAN_OUT_0": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.71-440.83"
          }
        },
        "D_SCAN_OUT_1": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.85-440.97"
          }
        },
        "D_SCAN_OUT_2": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.99-440.111"
          }
        },
        "D_SCAN_OUT_3": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.113-440.125"
          }
        },
        "D_SCAN_OUT_4": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.127-440.139"
          }
        },
        "D_SCAN_OUT_5": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.141-440.153"
          }
        },
        "D_SCAN_OUT_6": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.155-440.167"
          }
        },
        "D_SCAN_OUT_7": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.169-440.181"
          }
        },
        "D_SCAN_RESET": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:427.8-427.20"
          }
        },
        "D_SCIADDR0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.8-423.18"
          }
        },
        "D_SCIADDR1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.20-423.30"
          }
        },
        "D_SCIADDR2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.32-423.42"
          }
        },
        "D_SCIADDR3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.44-423.54"
          }
        },
        "D_SCIADDR4": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.56-423.66"
          }
        },
        "D_SCIADDR5": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.68-423.78"
          }
        },
        "D_SCIENAUX": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.80-423.90"
          }
        },
        "D_SCIINT": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.61-440.69"
          }
        },
        "D_SCIRD": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.54-424.61"
          }
        },
        "D_SCIRDATA0": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.85-439.96"
          }
        },
        "D_SCIRDATA1": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.98-439.109"
          }
        },
        "D_SCIRDATA2": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.111-439.122"
          }
        },
        "D_SCIRDATA3": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:439.124-439.135"
          }
        },
        "D_SCIRDATA4": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.9-440.20"
          }
        },
        "D_SCIRDATA5": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.22-440.33"
          }
        },
        "D_SCIRDATA6": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.35-440.46"
          }
        },
        "D_SCIRDATA7": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:440.48-440.59"
          }
        },
        "D_SCISELAUX": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:423.92-423.103"
          }
        },
        "D_SCIWDATA0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.8-422.19"
          }
        },
        "D_SCIWDATA1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.21-422.32"
          }
        },
        "D_SCIWDATA2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.34-422.45"
          }
        },
        "D_SCIWDATA3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.47-422.58"
          }
        },
        "D_SCIWDATA4": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.60-422.71"
          }
        },
        "D_SCIWDATA5": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.73-422.84"
          }
        },
        "D_SCIWDATA6": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.86-422.97"
          }
        },
        "D_SCIWDATA7": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:422.99-422.110"
          }
        },
        "D_SCIWSTN": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:424.63-424.72"
          }
        },
        "D_SYNC_ND": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:409.52-409.61"
          }
        },
        "D_SYNC_PULSE2ND": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.97-428.112"
          }
        },
        "D_TXBIT_CLKN_FROM_ND": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:409.30-409.50"
          }
        },
        "D_TXBIT_CLKN_TO_ND": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.77-428.95"
          }
        },
        "D_TXBIT_CLKP_FROM_ND": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:409.8-409.28"
          }
        },
        "D_TXBIT_CLKP_TO_ND": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.57-428.75"
          }
        },
        "D_TXPLL_LOL_FROM_ND": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:409.63-409.82"
          }
        },
        "D_TXPLL_LOL_TO_ND": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:428.114-428.131"
          }
        }
      }
    },
    "DDRDLLA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:342.1-348.10"
      },
      "parameter_default_values": {
        "FORCE_MAX_DELAY": "NO",
        "GSR": "ENABLED"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "UDDCNTLN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "FREEZE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DDRDEL": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DCNTL7": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DCNTL6": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DCNTL5": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DCNTL4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "DCNTL3": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "DCNTL2": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "DCNTL1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DCNTL0": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:343.8-343.11"
          }
        },
        "DCNTL0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.79-344.85"
          }
        },
        "DCNTL1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.71-344.77"
          }
        },
        "DCNTL2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.63-344.69"
          }
        },
        "DCNTL3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.55-344.61"
          }
        },
        "DCNTL4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.47-344.53"
          }
        },
        "DCNTL5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.39-344.45"
          }
        },
        "DCNTL6": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.31-344.37"
          }
        },
        "DCNTL7": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.23-344.29"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.15-344.21"
          }
        },
        "FREEZE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:343.28-343.34"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:344.9-344.13"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:343.13-343.16"
          }
        },
        "UDDCNTLN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:343.18-343.26"
          }
        }
      }
    },
    "DELAYF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:207.1-213.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:208.8-208.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:209.12-209.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:208.24-208.33"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:208.11-208.16"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:208.18-208.22"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:209.9-209.10"
          }
        }
      }
    },
    "DELAYG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:216.1-222.10"
      },
      "parameter_default_values": {
        "DEL_MODE": "USER_DEFINED",
        "DEL_VALUE": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:217.8-217.9"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:218.9-218.10"
          }
        }
      }
    },
    "DLLDELD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:351.1-357.10"
      },
      "parameter_default_values": {
        "DEL_ADJ": "PLUS",
        "DEL_VAL": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LOADN": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "MOVE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIRECTION": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CFLAG": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352.8-352.9"
          }
        },
        "CFLAG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353.12-353.17"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352.11-352.17"
          }
        },
        "DIRECTION": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352.32-352.41"
          }
        },
        "LOADN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352.19-352.24"
          }
        },
        "MOVE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:352.26-352.30"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:353.9-353.10"
          }
        }
      }
    },
    "DP16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:460.1-674.10"
      },
      "parameter_default_values": {
        "ADA0MUX": "ADA0",
        "ADA10MUX": "ADA10",
        "ADA11MUX": "ADA11",
        "ADA12MUX": "ADA12",
        "ADA13MUX": "ADA13",
        "ADA1MUX": "ADA1",
        "ADA2MUX": "ADA2",
        "ADA3MUX": "ADA3",
        "ADA4MUX": "ADA4",
        "ADA5MUX": "ADA5",
        "ADA6MUX": "ADA6",
        "ADA7MUX": "ADA7",
        "ADA8MUX": "ADA8",
        "ADA9MUX": "ADA9",
        "ADB0MUX": "ADB0",
        "ADB10MUX": "ADB10",
        "ADB11MUX": "ADB11",
        "ADB12MUX": "ADB12",
        "ADB13MUX": "ADB13",
        "ADB1MUX": "ADB1",
        "ADB2MUX": "ADB2",
        "ADB3MUX": "ADB3",
        "ADB4MUX": "ADB4",
        "ADB5MUX": "ADB5",
        "ADB6MUX": "ADB6",
        "ADB7MUX": "ADB7",
        "ADB8MUX": "ADB8",
        "ADB9MUX": "ADB9",
        "ASYNC_RESET_RELEASE": "SYNC",
        "CEAMUX": "CEA",
        "CEBMUX": "CEB",
        "CLKAMUX": "CLKA",
        "CLKBMUX": "CLKB",
        "CSA0MUX": "CSA0",
        "CSA1MUX": "CSA1",
        "CSA2MUX": "CSA2",
        "CSB0MUX": "CSB0",
        "CSB1MUX": "CSB1",
        "CSB2MUX": "CSB2",
        "CSDECODE_A": "0b000",
        "CSDECODE_B": "0b000",
        "DATA_WIDTH_A": "00000000000000000000000000010010",
        "DATA_WIDTH_B": "00000000000000000000000000010010",
        "DIA0MUX": "DIA0",
        "DIA10MUX": "DIA10",
        "DIA11MUX": "DIA11",
        "DIA12MUX": "DIA12",
        "DIA13MUX": "DIA13",
        "DIA14MUX": "DIA14",
        "DIA15MUX": "DIA15",
        "DIA16MUX": "DIA16",
        "DIA17MUX": "DIA17",
        "DIA1MUX": "DIA1",
        "DIA2MUX": "DIA2",
        "DIA3MUX": "DIA3",
        "DIA4MUX": "DIA4",
        "DIA5MUX": "DIA5",
        "DIA6MUX": "DIA6",
        "DIA7MUX": "DIA7",
        "DIA8MUX": "DIA8",
        "DIA9MUX": "DIA9",
        "DIB0MUX": "DIB0",
        "DIB10MUX": "DIB10",
        "DIB11MUX": "DIB11",
        "DIB12MUX": "DIB12",
        "DIB13MUX": "DIB13",
        "DIB14MUX": "DIB14",
        "DIB15MUX": "DIB15",
        "DIB16MUX": "DIB16",
        "DIB17MUX": "DIB17",
        "DIB1MUX": "DIB1",
        "DIB2MUX": "DIB2",
        "DIB3MUX": "DIB3",
        "DIB4MUX": "DIB4",
        "DIB5MUX": "DIB5",
        "DIB6MUX": "DIB6",
        "DIB7MUX": "DIB7",
        "DIB8MUX": "DIB8",
        "DIB9MUX": "DIB9",
        "DOA0MUX": "DOA0",
        "DOA10MUX": "DOA10",
        "DOA11MUX": "DOA11",
        "DOA12MUX": "DOA12",
        "DOA13MUX": "DOA13",
        "DOA14MUX": "DOA14",
        "DOA15MUX": "DOA15",
        "DOA16MUX": "DOA16",
        "DOA17MUX": "DOA17",
        "DOA1MUX": "DOA1",
        "DOA2MUX": "DOA2",
        "DOA3MUX": "DOA3",
        "DOA4MUX": "DOA4",
        "DOA5MUX": "DOA5",
        "DOA6MUX": "DOA6",
        "DOA7MUX": "DOA7",
        "DOA8MUX": "DOA8",
        "DOA9MUX": "DOA9",
        "DOB0MUX": "DOB0",
        "DOB10MUX": "DOB10",
        "DOB11MUX": "DOB11",
        "DOB12MUX": "DOB12",
        "DOB13MUX": "DOB13",
        "DOB14MUX": "DOB14",
        "DOB15MUX": "DOB15",
        "DOB16MUX": "DOB16",
        "DOB17MUX": "DOB17",
        "DOB1MUX": "DOB1",
        "DOB2MUX": "DOB2",
        "DOB3MUX": "DOB3",
        "DOB4MUX": "DOB4",
        "DOB5MUX": "DOB5",
        "DOB6MUX": "DOB6",
        "DOB7MUX": "DOB7",
        "DOB8MUX": "DOB8",
        "DOB9MUX": "DOB9",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "OCEAMUX": "OCEA",
        "OCEBMUX": "OCEB",
        "REGMODE_A": "NOREG",
        "REGMODE_B": "NOREG",
        "RESETMODE": "SYNC",
        "RSTAMUX": "RSTA",
        "RSTBMUX": "RSTB",
        "WEAMUX": "WEA",
        "WEBMUX": "WEB",
        "WID": "00000000000000000000000000000000",
        "WRITEMODE_A": "NORMAL",
        "WRITEMODE_B": "NORMAL"
      },
      "ports": {
        "DIA17": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DIA16": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DIA15": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DIA14": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DIA13": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DIA12": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DIA11": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DIA10": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIA9": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DIA8": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DIA7": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DIA6": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DIA5": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DIA4": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DIA3": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DIA2": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DIA1": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DIA0": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "ADA13": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "ADA12": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "ADA11": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "ADA10": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "ADA9": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "ADA8": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "ADA7": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "ADA6": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "ADA5": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "ADA4": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "ADA3": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ADA2": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "ADA1": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "ADA0": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WEA": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "RSTA": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "CSA2": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "CSA1": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "CSA0": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DOA17": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "DOA16": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "DOA15": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "DOA14": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "DOA13": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "DOA12": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "DOA11": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "DOA10": {
          "direction": "output",
          "bits": [ 49 ]
        },
        "DOA9": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "DOA8": {
          "direction": "output",
          "bits": [ 51 ]
        },
        "DOA7": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "DOA6": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "DOA5": {
          "direction": "output",
          "bits": [ 54 ]
        },
        "DOA4": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "DOA3": {
          "direction": "output",
          "bits": [ 56 ]
        },
        "DOA2": {
          "direction": "output",
          "bits": [ 57 ]
        },
        "DOA1": {
          "direction": "output",
          "bits": [ 58 ]
        },
        "DOA0": {
          "direction": "output",
          "bits": [ 59 ]
        },
        "DIB17": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "DIB16": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "DIB15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "DIB14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "DIB13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "DIB12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "DIB11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "DIB10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "DIB9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "DIB8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "DIB7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DIB6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "DIB5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "DIB4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "DIB3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "DIB2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "DIB1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DIB0": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADB13": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADB12": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "ADB11": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "ADB10": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "ADB9": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ADB8": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "ADB7": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "ADB6": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "ADB5": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "ADB4": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "ADB3": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "ADB2": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "ADB1": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "ADB0": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "WEB": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "RSTB": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "CSB2": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "CSB1": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CSB0": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "DOB17": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DOB16": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DOB15": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DOB14": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DOB13": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DOB12": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DOB11": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DOB10": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DOB9": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DOB8": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DOB7": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DOB6": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DOB5": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "DOB4": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "DOB3": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "DOB2": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "DOB1": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "DOB0": {
          "direction": "output",
          "bits": [ 117 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA0": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.91-462.95"
          }
        },
        "ADA1": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.85-462.89"
          }
        },
        "ADA10": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.30-462.35"
          }
        },
        "ADA11": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.23-462.28"
          }
        },
        "ADA12": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.16-462.21"
          }
        },
        "ADA13": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.9-462.14"
          }
        },
        "ADA2": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.79-462.83"
          }
        },
        "ADA3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.73-462.77"
          }
        },
        "ADA4": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.67-462.71"
          }
        },
        "ADA5": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.61-462.65"
          }
        },
        "ADA6": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.55-462.59"
          }
        },
        "ADA7": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.49-462.53"
          }
        },
        "ADA8": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.43-462.47"
          }
        },
        "ADA9": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:462.37-462.41"
          }
        },
        "ADB0": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.91-468.95"
          }
        },
        "ADB1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.85-468.89"
          }
        },
        "ADB10": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.30-468.35"
          }
        },
        "ADB11": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.23-468.28"
          }
        },
        "ADB12": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.16-468.21"
          }
        },
        "ADB13": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.9-468.14"
          }
        },
        "ADB2": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.79-468.83"
          }
        },
        "ADB3": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.73-468.77"
          }
        },
        "ADB4": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.67-468.71"
          }
        },
        "ADB5": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.61-468.65"
          }
        },
        "ADB6": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.55-468.59"
          }
        },
        "ADB7": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.49-468.53"
          }
        },
        "ADB8": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.43-468.47"
          }
        },
        "ADB9": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:468.37-468.41"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:463.9-463.12"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:469.9-469.12"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:463.20-463.24"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:469.20-469.24"
          }
        },
        "CSA0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:464.21-464.25"
          }
        },
        "CSA1": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:464.15-464.19"
          }
        },
        "CSA2": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:464.9-464.13"
          }
        },
        "CSB0": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:470.21-470.25"
          }
        },
        "CSB1": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:470.15-470.19"
          }
        },
        "CSB2": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:470.9-470.13"
          }
        },
        "DIA0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.119-461.123"
          }
        },
        "DIA1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.113-461.117"
          }
        },
        "DIA10": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.58-461.63"
          }
        },
        "DIA11": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.51-461.56"
          }
        },
        "DIA12": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.44-461.49"
          }
        },
        "DIA13": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.37-461.42"
          }
        },
        "DIA14": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.30-461.35"
          }
        },
        "DIA15": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.23-461.28"
          }
        },
        "DIA16": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.16-461.21"
          }
        },
        "DIA17": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.9-461.14"
          }
        },
        "DIA2": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.107-461.111"
          }
        },
        "DIA3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.101-461.105"
          }
        },
        "DIA4": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.95-461.99"
          }
        },
        "DIA5": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.89-461.93"
          }
        },
        "DIA6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.83-461.87"
          }
        },
        "DIA7": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.77-461.81"
          }
        },
        "DIA8": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.71-461.75"
          }
        },
        "DIA9": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:461.65-461.69"
          }
        },
        "DIB0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.119-467.123"
          }
        },
        "DIB1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.113-467.117"
          }
        },
        "DIB10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.58-467.63"
          }
        },
        "DIB11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.51-467.56"
          }
        },
        "DIB12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.44-467.49"
          }
        },
        "DIB13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.37-467.42"
          }
        },
        "DIB14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.30-467.35"
          }
        },
        "DIB15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.23-467.28"
          }
        },
        "DIB16": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.16-467.21"
          }
        },
        "DIB17": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.9-467.14"
          }
        },
        "DIB2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.107-467.111"
          }
        },
        "DIB3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.101-467.105"
          }
        },
        "DIB4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.95-467.99"
          }
        },
        "DIB5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.89-467.93"
          }
        },
        "DIB6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.83-467.87"
          }
        },
        "DIB7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.77-467.81"
          }
        },
        "DIB8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.71-467.75"
          }
        },
        "DIB9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:467.65-467.69"
          }
        },
        "DOA0": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.120-465.124"
          }
        },
        "DOA1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.114-465.118"
          }
        },
        "DOA10": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.59-465.64"
          }
        },
        "DOA11": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.52-465.57"
          }
        },
        "DOA12": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.45-465.50"
          }
        },
        "DOA13": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.38-465.43"
          }
        },
        "DOA14": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.31-465.36"
          }
        },
        "DOA15": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.24-465.29"
          }
        },
        "DOA16": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.17-465.22"
          }
        },
        "DOA17": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.10-465.15"
          }
        },
        "DOA2": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.108-465.112"
          }
        },
        "DOA3": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.102-465.106"
          }
        },
        "DOA4": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.96-465.100"
          }
        },
        "DOA5": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.90-465.94"
          }
        },
        "DOA6": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.84-465.88"
          }
        },
        "DOA7": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.78-465.82"
          }
        },
        "DOA8": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.72-465.76"
          }
        },
        "DOA9": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:465.66-465.70"
          }
        },
        "DOB0": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.120-471.124"
          }
        },
        "DOB1": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.114-471.118"
          }
        },
        "DOB10": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.59-471.64"
          }
        },
        "DOB11": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.52-471.57"
          }
        },
        "DOB12": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.45-471.50"
          }
        },
        "DOB13": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.38-471.43"
          }
        },
        "DOB14": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.31-471.36"
          }
        },
        "DOB15": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.24-471.29"
          }
        },
        "DOB16": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.17-471.22"
          }
        },
        "DOB17": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.10-471.15"
          }
        },
        "DOB2": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.108-471.112"
          }
        },
        "DOB3": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.102-471.106"
          }
        },
        "DOB4": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.96-471.100"
          }
        },
        "DOB5": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.90-471.94"
          }
        },
        "DOB6": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.84-471.88"
          }
        },
        "DOB7": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.78-471.82"
          }
        },
        "DOB8": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.72-471.76"
          }
        },
        "DOB9": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:471.66-471.70"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:463.14-463.18"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:469.14-469.18"
          }
        },
        "RSTA": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:463.31-463.35"
          }
        },
        "RSTB": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:469.31-469.35"
          }
        },
        "WEA": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:463.26-463.29"
          }
        },
        "WEB": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:469.26-469.29"
          }
        }
      }
    },
    "DPR16X4C": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:236.1-295.10"
      },
      "parameter_default_values": {
        "INITVAL": "0x0000000000000000 "
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:237.15-237.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:241.16-241.18"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:239.15-239.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:240.15-240.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:238.9-238.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:238.14-238.17"
          }
        }
      }
    },
    "DQSBUFM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:324.1-339.10"
      },
      "parameter_default_values": {
        "DQS_LI_DEL_ADJ": "FACTORYONLY",
        "DQS_LI_DEL_VAL": "00000000000000000000000000000000",
        "DQS_LO_DEL_ADJ": "FACTORYONLY",
        "DQS_LO_DEL_VAL": "00000000000000000000000000000000",
        "GSR": "ENABLED"
      },
      "ports": {
        "DQSI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "READ1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "READ0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "READCLKSEL2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "READCLKSEL1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "READCLKSEL0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DDRDEL": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DYNDELAY7": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DYNDELAY6": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DYNDELAY5": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DYNDELAY4": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DYNDELAY3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DYNDELAY2": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DYNDELAY1": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DYNDELAY0": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RDLOADN": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RDMOVE": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RDDIRECTION": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "WRLOADN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "WRMOVE": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "WRDIRECTION": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "PAUSE": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DQSR90": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "DQSW": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "DQSW270": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "RDPNTR2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "RDPNTR1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "RDPNTR0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "WRPNTR2": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "WRPNTR1": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "WRPNTR0": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "DATAVALID": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "BURSTDET": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "RDCFLAG": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "WRCFLAG": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BURSTDET": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332.20-332.28"
          }
        },
        "DATAVALID": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332.9-332.18"
          }
        },
        "DDRDEL": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.67-325.73"
          }
        },
        "DQSI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.8-325.12"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:330.9-330.15"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:330.17-330.21"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:330.23-330.30"
          }
        },
        "DYNDELAY0": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:328.41-328.50"
          }
        },
        "DYNDELAY1": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:328.30-328.39"
          }
        },
        "DYNDELAY2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:328.19-328.28"
          }
        },
        "DYNDELAY3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:328.8-328.17"
          }
        },
        "DYNDELAY4": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:327.41-327.50"
          }
        },
        "DYNDELAY5": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:327.30-327.39"
          }
        },
        "DYNDELAY6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:327.19-327.28"
          }
        },
        "DYNDELAY7": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:327.8-327.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:326.8-326.12"
          }
        },
        "PAUSE": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.73-329.78"
          }
        },
        "RDCFLAG": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332.30-332.37"
          }
        },
        "RDDIRECTION": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.30-329.41"
          }
        },
        "RDLOADN": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.13-329.20"
          }
        },
        "RDMOVE": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.22-329.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.27-331.34"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.18-331.25"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.9-331.16"
          }
        },
        "READ0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.21-325.26"
          }
        },
        "READ1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.14-325.19"
          }
        },
        "READCLKSEL0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.54-325.65"
          }
        },
        "READCLKSEL1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.41-325.52"
          }
        },
        "READCLKSEL2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:325.28-325.39"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.8-329.11"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:326.14-326.18"
          }
        },
        "WRCFLAG": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:332.39-332.46"
          }
        },
        "WRDIRECTION": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.60-329.71"
          }
        },
        "WRLOADN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.43-329.50"
          }
        },
        "WRMOVE": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:329.52-329.58"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.54-331.61"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.45-331.52"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:331.36-331.43"
          }
        }
      }
    },
    "DTR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:168.1-172.10"
      },
      "ports": {
        "STARTPULSE": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DTROUT7": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "DTROUT6": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "DTROUT5": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "DTROUT4": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "DTROUT3": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "DTROUT2": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "DTROUT1": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "DTROUT0": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DTROUT0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.72-170.79"
          }
        },
        "DTROUT1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.63-170.70"
          }
        },
        "DTROUT2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.54-170.61"
          }
        },
        "DTROUT3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.45-170.52"
          }
        },
        "DTROUT4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.36-170.43"
          }
        },
        "DTROUT5": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.27-170.34"
          }
        },
        "DTROUT6": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.18-170.25"
          }
        },
        "DTROUT7": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:170.9-170.16"
          }
        },
        "STARTPULSE": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:169.8-169.18"
          }
        }
      }
    },
    "ECLKBRIDGECS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:376.1-380.10"
      },
      "ports": {
        "CLK0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECSOUT": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377.8-377.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377.14-377.18"
          }
        },
        "ECSOUT": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:378.9-378.15"
          }
        },
        "SEL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:377.20-377.23"
          }
        }
      }
    },
    "ECLKSYNCB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:369.1-373.10"
      },
      "ports": {
        "ECLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "STOP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ECLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370.8-370.13"
          }
        },
        "ECLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:371.9-371.14"
          }
        },
        "STOP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:370.15-370.19"
          }
        }
      }
    },
    "EHXPLLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:120.1-165.10"
      },
      "parameter_default_values": {
        "CLKFB_DIV": "00000000000000000000000000000001",
        "CLKI_DIV": "00000000000000000000000000000001",
        "CLKOP_CPHASE": "00000000000000000000000000000000",
        "CLKOP_DIV": "00000000000000000000000000001000",
        "CLKOP_ENABLE": "ENABLED",
        "CLKOP_FPHASE": "00000000000000000000000000000000",
        "CLKOP_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOP_TRIM_POL": "RISING",
        "CLKOS2_CPHASE": "00000000000000000000000000000000",
        "CLKOS2_DIV": "00000000000000000000000000001000",
        "CLKOS2_ENABLE": "DISABLED",
        "CLKOS2_FPHASE": "00000000000000000000000000000000",
        "CLKOS3_CPHASE": "00000000000000000000000000000000",
        "CLKOS3_DIV": "00000000000000000000000000001000",
        "CLKOS3_ENABLE": "DISABLED",
        "CLKOS3_FPHASE": "00000000000000000000000000000000",
        "CLKOS_CPHASE": "00000000000000000000000000000000",
        "CLKOS_DIV": "00000000000000000000000000001000",
        "CLKOS_ENABLE": "DISABLED",
        "CLKOS_FPHASE": "00000000000000000000000000000000",
        "CLKOS_TRIM_DELAY": "00000000000000000000000000000000",
        "CLKOS_TRIM_POL": "RISING",
        "DPHASE_SOURCE": "DISABLED",
        "FEEDBK_PATH": "CLKOP",
        "INTFB_WAKE": "DISABLED",
        "INT_LOCK_STICKY": "ENABLED",
        "OUTDIVIDER_MUXA": "DIVA",
        "OUTDIVIDER_MUXB": "DIVB",
        "OUTDIVIDER_MUXC": "DIVC",
        "OUTDIVIDER_MUXD": "DIVD",
        "PLLRST_ENA": "DISABLED",
        "PLL_LOCK_DELAY": "00000000000000000000000011001000",
        "PLL_LOCK_MODE": "00000000000000000000000000000000",
        "REFIN_RESET": "DISABLED",
        "STDBY_ENABLE": "DISABLED",
        "SYNC_ENABLE": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PHASESEL1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PHASESEL0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PHASEDIR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "PHASESTEP": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "PHASELOADREG": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "STDBY": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "PLLWAKESYNC": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "ENCLKOP": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "ENCLKOS": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "ENCLKOS2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "ENCLKOS3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "CLKOP": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "CLKOS": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "CLKOS2": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "CLKOS3": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "INTLOCK": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "REFCLK": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "CLKINTFB": {
          "direction": "output",
          "bits": [ 23 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:121.14-121.19"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:121.8-121.12"
          }
        },
        "CLKINTFB": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:127.17-127.25"
          }
        },
        "CLKOP": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:125.9-125.14"
          }
        },
        "CLKOS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:125.16-125.21"
          }
        },
        "CLKOS2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:125.23-125.29"
          }
        },
        "CLKOS3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:125.31-125.37"
          }
        },
        "ENCLKOP": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:124.13-124.20"
          }
        },
        "ENCLKOS": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:124.22-124.29"
          }
        },
        "ENCLKOS2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:124.31-124.39"
          }
        },
        "ENCLKOS3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:124.41-124.49"
          }
        },
        "INTLOCK": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:126.15-126.22"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:126.9-126.13"
          }
        },
        "PHASEDIR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:122.30-122.38"
          }
        },
        "PHASELOADREG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:122.51-122.63"
          }
        },
        "PHASESEL0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:122.19-122.28"
          }
        },
        "PHASESEL1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:122.8-122.17"
          }
        },
        "PHASESTEP": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:122.40-122.49"
          }
        },
        "PLLWAKESYNC": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:123.15-123.26"
          }
        },
        "REFCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:127.9-127.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:124.8-124.11"
          }
        },
        "STDBY": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:123.8-123.13"
          }
        }
      }
    },
    "EXTREFB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:718.1-728.10"
      },
      "parameter_default_values": {
        "REFCK_DCBIAS_EN": "0b0",
        "REFCK_PWDNB": "0b0",
        "REFCK_RTERM": "0b0"
      },
      "ports": {
        "REFCLKP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "REFCLKN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "REFCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "REFCLKN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:722.8-722.15"
          }
        },
        "REFCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:723.9-723.16"
          }
        },
        "REFCLKP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:720.8-720.15"
          }
        }
      }
    },
    "FD1P3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2.1-2.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2.33-2.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2.26-2.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2.44-2.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:2.29-2.31"
          }
        }
      }
    },
    "FD1P3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3.1-3.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3.33-3.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3.26-3.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3.44-3.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:3.29-3.31"
          }
        }
      }
    },
    "FD1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.1-4.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.33-4.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.26-4.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.22-4.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.44-4.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:4.29-4.31"
          }
        }
      }
    },
    "FD1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.1-5.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.22-5.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.33-5.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.26-5.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.44-5.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:5.29-5.31"
          }
        }
      }
    },
    "FD1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.1-6.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.22-6.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.33-6.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.26-6.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.44-6.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:6.29-6.31"
          }
        }
      }
    },
    "FD1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.1-7.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.33-7.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.26-7.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.22-7.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.44-7.45"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:7.29-7.31"
          }
        }
      }
    },
    "FD1S3AX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8.1-8.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8.33-8.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8.26-8.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:8.44-8.45"
          }
        }
      }
    },
    "FD1S3AY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9.1-9.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9.33-9.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9.26-9.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:9.44-9.45"
          }
        }
      }
    },
    "FD1S3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10.1-10.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10.33-10.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10.26-10.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10.22-10.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:10.44-10.45"
          }
        }
      }
    },
    "FD1S3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11.1-11.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11.22-11.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11.33-11.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11.26-11.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:11.44-11.45"
          }
        }
      }
    },
    "FD1S3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12.1-12.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12.22-12.24"
          }
        },
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12.33-12.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12.26-12.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:12.44-12.45"
          }
        }
      }
    },
    "FD1S3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13.1-13.261"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13.33-13.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13.26-13.27"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13.22-13.24"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:13.44-13.45"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:747.1-750.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:748.8-748.11"
          }
        }
      }
    },
    "IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2.1-2.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2.45-2.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:2.59-2.60"
          }
        }
      }
    },
    "IBPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4.1-4.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4.45-4.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:4.59-4.60"
          }
        }
      }
    },
    "IBPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3.1-3.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3.45-3.46"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:3.59-3.60"
          }
        }
      }
    },
    "IDDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:241.1-246.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "Q4": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "Q5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "Q6": {
          "direction": "output",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:242.28-242.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:242.8-242.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:242.17-242.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.9-243.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.13-243.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.17-243.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.21-243.23"
          }
        },
        "Q4": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.25-243.27"
          }
        },
        "Q5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.29-243.31"
          }
        },
        "Q6": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:243.33-243.35"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:242.23-242.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:242.11-242.15"
          }
        }
      }
    },
    "IDDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:225.1-230.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:226.8-226.9"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:227.9-227.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:227.13-227.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:226.17-226.20"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:226.11-226.15"
          }
        }
      }
    },
    "IDDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:249.1-255.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DQSR90": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RDPNTR2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "RDPNTR1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "RDPNTR0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "WRPNTR2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WRPNTR1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WRPNTR0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "QWL": {
          "direction": "output",
          "bits": [ 17 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:250.8-250.9"
          }
        },
        "DQSR90": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:250.11-250.17"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:250.19-250.23"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252.9-252.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252.13-252.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252.17-252.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252.21-252.23"
          }
        },
        "QWL": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:252.25-252.28"
          }
        },
        "RDPNTR0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.26-251.33"
          }
        },
        "RDPNTR1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.17-251.24"
          }
        },
        "RDPNTR2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.8-251.15"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:250.31-250.34"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:250.25-250.29"
          }
        },
        "WRPNTR0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.53-251.60"
          }
        },
        "WRPNTR1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.44-251.51"
          }
        },
        "WRPNTR2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:251.35-251.42"
          }
        }
      }
    },
    "IDDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:233.1-238.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "ALIGNWD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "Q2": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "Q3": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALIGNWD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:234.28-234.35"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:234.8-234.9"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:234.17-234.21"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:235.9-235.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:235.13-235.15"
          }
        },
        "Q2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:235.17-235.19"
          }
        },
        "Q3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:235.21-235.23"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:234.23-234.26"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:234.11-234.15"
          }
        }
      }
    },
    "IFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.1-26.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.27-26.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.23-26.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.47-26.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.34-26.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:26.30-26.32"
          }
        }
      }
    },
    "IFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.1-27.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.23-27.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.27-27.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.47-27.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.34-27.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:27.30-27.32"
          }
        }
      }
    },
    "IFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.1-28.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.23-28.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.27-28.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.47-28.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.34-28.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:28.30-28.32"
          }
        }
      }
    },
    "IFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.1-29.301"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.27-29.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.23-29.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.47-29.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.34-29.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:29.30-29.32"
          }
        }
      }
    },
    "ILVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13.1-13.139"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "AN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13.20-13.21"
          }
        },
        "AN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13.23-13.25"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:13.59-13.60"
          }
        }
      }
    },
    "INV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:410.1-412.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:410.18-410.19"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:410.28-410.29"
          }
        }
      }
    },
    "JTAGG": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:189.1-204.10"
      },
      "parameter_default_values": {
        "ER1": "ENABLED",
        "ER2": "ENABLED"
      },
      "ports": {
        "TCK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TMS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TDI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "JTDO2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "JTDO1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TDO": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "JTDI": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "JTCK": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "JRTI2": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "JRTI1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "JSHIFT": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "JUPDATE": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "JRSTN": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "JCE2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "JCE1": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "JCE1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:200.39-200.43"
          }
        },
        "JCE2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:200.33-200.37"
          }
        },
        "JRSTN": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:200.26-200.31"
          }
        },
        "JRTI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:199.28-199.33"
          }
        },
        "JRTI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:199.21-199.26"
          }
        },
        "JSHIFT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:200.9-200.15"
          }
        },
        "JTCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:199.15-199.19"
          }
        },
        "JTDI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:199.9-199.13"
          }
        },
        "JTDO1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196.15-196.20"
          }
        },
        "JTDO2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:196.8-196.13"
          }
        },
        "JUPDATE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:200.17-200.24"
          }
        },
        "TCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:191.8-191.11"
          }
        },
        "TDI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:195.8-195.11"
          }
        },
        "TDO": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:198.9-198.12"
          }
        },
        "TMS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:193.8-193.11"
          }
        }
      }
    },
    "L6MUX21": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:65.1-72.10"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SD": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:65.23-65.25"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:65.27-65.29"
          }
        },
        "SD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:65.31-65.33"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:65.42-65.43"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300.1-304.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300.19-300.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300.22-300.23"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:300.32-300.33"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.1-16.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.19-4.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.22-4.23"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.25-4.26"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.28-4.29"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:4.38-4.39"
          }
        }
      }
    },
    "MULT18X18D": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:5.1-48.10"
      },
      "parameter_default_values": {
        "CAS_MATCH_REG": "FALSE",
        "CLK0_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK1_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK2_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "CLK3_DIV": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "GSR": "00000000000000000000000000000000000000000000000000000000000000000000000001000101010011100100000101000010010011000100010101000100",
        "HIGHSPEED_CLK": "NONE",
        "MULT_BYPASS": "00000000000000000000000000000000000000000000000000000000000000000100010001001001010100110100000101000010010011000100010101000100",
        "REG_INPUTA_CE": "CE0",
        "REG_INPUTA_CLK": "NONE",
        "REG_INPUTA_RST": "RST0",
        "REG_INPUTB_CE": "CE0",
        "REG_INPUTB_CLK": "NONE",
        "REG_INPUTB_RST": "RST0",
        "REG_INPUTC_CE": "CE0",
        "REG_INPUTC_CLK": "NONE",
        "REG_INPUTC_RST": "RST0",
        "REG_OUTPUT_CE": "CE0",
        "REG_OUTPUT_CLK": "NONE",
        "REG_OUTPUT_RST": "RST0",
        "REG_PIPELINE_CE": "CE0",
        "REG_PIPELINE_CLK": "NONE",
        "REG_PIPELINE_RST": "RST0",
        "RESETMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011",
        "SOURCEB_MODE": "00000000000000000000000000000000000000000000000000000000000000000000000001000010010111110101001101001000010010010100011001010100"
      },
      "ports": {
        "A0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "A3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "A4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "A5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "A7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "A8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "A9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "A10": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "A11": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "A12": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "A13": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "A14": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "A15": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "A16": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "A17": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "B0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "B1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "B2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "B3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B4": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "B5": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "B6": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "B7": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "B8": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "B9": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "B10": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "B11": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "B12": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "B13": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "B14": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "B15": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "B16": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "B17": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "C1": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "C2": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "C3": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "C4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "C5": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "C6": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "C7": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "C8": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "C9": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "C10": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "C11": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "C12": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "C13": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "C14": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "C15": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "C16": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "C17": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "SIGNEDA": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "SIGNEDB": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "SOURCEA": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "SOURCEB": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "CLK0": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "CLK2": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "CLK3": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "CE0": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "CE1": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "CE2": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "CE3": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "RST0": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "RST1": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "RST2": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "RST3": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "SRIA0": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "SRIA1": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "SRIA2": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "SRIA3": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "SRIA4": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "SRIA5": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "SRIA6": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "SRIA7": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "SRIA8": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "SRIA9": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "SRIA10": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "SRIA11": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SRIA12": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "SRIA13": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "SRIA14": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "SRIA15": {
          "direction": "input",
          "bits": [ 87 ]
        },
        "SRIA16": {
          "direction": "input",
          "bits": [ 88 ]
        },
        "SRIA17": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "SRIB0": {
          "direction": "input",
          "bits": [ 90 ]
        },
        "SRIB1": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "SRIB2": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "SRIB3": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "SRIB4": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "SRIB5": {
          "direction": "input",
          "bits": [ 95 ]
        },
        "SRIB6": {
          "direction": "input",
          "bits": [ 96 ]
        },
        "SRIB7": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "SRIB8": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "SRIB9": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "SRIB10": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "SRIB11": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "SRIB12": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "SRIB13": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "SRIB14": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "SRIB15": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "SRIB16": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "SRIB17": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "SROA0": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "SROA1": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "SROA2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "SROA3": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "SROA4": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "SROA5": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "SROA6": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "SROA7": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "SROA8": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "SROA9": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "SROA10": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SROA11": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "SROA12": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "SROA13": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "SROA14": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "SROA15": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "SROA16": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "SROA17": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "SROB0": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "SROB1": {
          "direction": "output",
          "bits": [ 127 ]
        },
        "SROB2": {
          "direction": "output",
          "bits": [ 128 ]
        },
        "SROB3": {
          "direction": "output",
          "bits": [ 129 ]
        },
        "SROB4": {
          "direction": "output",
          "bits": [ 130 ]
        },
        "SROB5": {
          "direction": "output",
          "bits": [ 131 ]
        },
        "SROB6": {
          "direction": "output",
          "bits": [ 132 ]
        },
        "SROB7": {
          "direction": "output",
          "bits": [ 133 ]
        },
        "SROB8": {
          "direction": "output",
          "bits": [ 134 ]
        },
        "SROB9": {
          "direction": "output",
          "bits": [ 135 ]
        },
        "SROB10": {
          "direction": "output",
          "bits": [ 136 ]
        },
        "SROB11": {
          "direction": "output",
          "bits": [ 137 ]
        },
        "SROB12": {
          "direction": "output",
          "bits": [ 138 ]
        },
        "SROB13": {
          "direction": "output",
          "bits": [ 139 ]
        },
        "SROB14": {
          "direction": "output",
          "bits": [ 140 ]
        },
        "SROB15": {
          "direction": "output",
          "bits": [ 141 ]
        },
        "SROB16": {
          "direction": "output",
          "bits": [ 142 ]
        },
        "SROB17": {
          "direction": "output",
          "bits": [ 143 ]
        },
        "ROA0": {
          "direction": "output",
          "bits": [ 144 ]
        },
        "ROA1": {
          "direction": "output",
          "bits": [ 145 ]
        },
        "ROA2": {
          "direction": "output",
          "bits": [ 146 ]
        },
        "ROA3": {
          "direction": "output",
          "bits": [ 147 ]
        },
        "ROA4": {
          "direction": "output",
          "bits": [ 148 ]
        },
        "ROA5": {
          "direction": "output",
          "bits": [ 149 ]
        },
        "ROA6": {
          "direction": "output",
          "bits": [ 150 ]
        },
        "ROA7": {
          "direction": "output",
          "bits": [ 151 ]
        },
        "ROA8": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "ROA9": {
          "direction": "output",
          "bits": [ 153 ]
        },
        "ROA10": {
          "direction": "output",
          "bits": [ 154 ]
        },
        "ROA11": {
          "direction": "output",
          "bits": [ 155 ]
        },
        "ROA12": {
          "direction": "output",
          "bits": [ 156 ]
        },
        "ROA13": {
          "direction": "output",
          "bits": [ 157 ]
        },
        "ROA14": {
          "direction": "output",
          "bits": [ 158 ]
        },
        "ROA15": {
          "direction": "output",
          "bits": [ 159 ]
        },
        "ROA16": {
          "direction": "output",
          "bits": [ 160 ]
        },
        "ROA17": {
          "direction": "output",
          "bits": [ 161 ]
        },
        "ROB0": {
          "direction": "output",
          "bits": [ 162 ]
        },
        "ROB1": {
          "direction": "output",
          "bits": [ 163 ]
        },
        "ROB2": {
          "direction": "output",
          "bits": [ 164 ]
        },
        "ROB3": {
          "direction": "output",
          "bits": [ 165 ]
        },
        "ROB4": {
          "direction": "output",
          "bits": [ 166 ]
        },
        "ROB5": {
          "direction": "output",
          "bits": [ 167 ]
        },
        "ROB6": {
          "direction": "output",
          "bits": [ 168 ]
        },
        "ROB7": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "ROB8": {
          "direction": "output",
          "bits": [ 170 ]
        },
        "ROB9": {
          "direction": "output",
          "bits": [ 171 ]
        },
        "ROB10": {
          "direction": "output",
          "bits": [ 172 ]
        },
        "ROB11": {
          "direction": "output",
          "bits": [ 173 ]
        },
        "ROB12": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "ROB13": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "ROB14": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "ROB15": {
          "direction": "output",
          "bits": [ 177 ]
        },
        "ROB16": {
          "direction": "output",
          "bits": [ 178 ]
        },
        "ROB17": {
          "direction": "output",
          "bits": [ 179 ]
        },
        "ROC0": {
          "direction": "output",
          "bits": [ 180 ]
        },
        "ROC1": {
          "direction": "output",
          "bits": [ 181 ]
        },
        "ROC2": {
          "direction": "output",
          "bits": [ 182 ]
        },
        "ROC3": {
          "direction": "output",
          "bits": [ 183 ]
        },
        "ROC4": {
          "direction": "output",
          "bits": [ 184 ]
        },
        "ROC5": {
          "direction": "output",
          "bits": [ 185 ]
        },
        "ROC6": {
          "direction": "output",
          "bits": [ 186 ]
        },
        "ROC7": {
          "direction": "output",
          "bits": [ 187 ]
        },
        "ROC8": {
          "direction": "output",
          "bits": [ 188 ]
        },
        "ROC9": {
          "direction": "output",
          "bits": [ 189 ]
        },
        "ROC10": {
          "direction": "output",
          "bits": [ 190 ]
        },
        "ROC11": {
          "direction": "output",
          "bits": [ 191 ]
        },
        "ROC12": {
          "direction": "output",
          "bits": [ 192 ]
        },
        "ROC13": {
          "direction": "output",
          "bits": [ 193 ]
        },
        "ROC14": {
          "direction": "output",
          "bits": [ 194 ]
        },
        "ROC15": {
          "direction": "output",
          "bits": [ 195 ]
        },
        "ROC16": {
          "direction": "output",
          "bits": [ 196 ]
        },
        "ROC17": {
          "direction": "output",
          "bits": [ 197 ]
        },
        "P0": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "P1": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "P2": {
          "direction": "output",
          "bits": [ 200 ]
        },
        "P3": {
          "direction": "output",
          "bits": [ 201 ]
        },
        "P4": {
          "direction": "output",
          "bits": [ 202 ]
        },
        "P5": {
          "direction": "output",
          "bits": [ 203 ]
        },
        "P6": {
          "direction": "output",
          "bits": [ 204 ]
        },
        "P7": {
          "direction": "output",
          "bits": [ 205 ]
        },
        "P8": {
          "direction": "output",
          "bits": [ 206 ]
        },
        "P9": {
          "direction": "output",
          "bits": [ 207 ]
        },
        "P10": {
          "direction": "output",
          "bits": [ 208 ]
        },
        "P11": {
          "direction": "output",
          "bits": [ 209 ]
        },
        "P12": {
          "direction": "output",
          "bits": [ 210 ]
        },
        "P13": {
          "direction": "output",
          "bits": [ 211 ]
        },
        "P14": {
          "direction": "output",
          "bits": [ 212 ]
        },
        "P15": {
          "direction": "output",
          "bits": [ 213 ]
        },
        "P16": {
          "direction": "output",
          "bits": [ 214 ]
        },
        "P17": {
          "direction": "output",
          "bits": [ 215 ]
        },
        "P18": {
          "direction": "output",
          "bits": [ 216 ]
        },
        "P19": {
          "direction": "output",
          "bits": [ 217 ]
        },
        "P20": {
          "direction": "output",
          "bits": [ 218 ]
        },
        "P21": {
          "direction": "output",
          "bits": [ 219 ]
        },
        "P22": {
          "direction": "output",
          "bits": [ 220 ]
        },
        "P23": {
          "direction": "output",
          "bits": [ 221 ]
        },
        "P24": {
          "direction": "output",
          "bits": [ 222 ]
        },
        "P25": {
          "direction": "output",
          "bits": [ 223 ]
        },
        "P26": {
          "direction": "output",
          "bits": [ 224 ]
        },
        "P27": {
          "direction": "output",
          "bits": [ 225 ]
        },
        "P28": {
          "direction": "output",
          "bits": [ 226 ]
        },
        "P29": {
          "direction": "output",
          "bits": [ 227 ]
        },
        "P30": {
          "direction": "output",
          "bits": [ 228 ]
        },
        "P31": {
          "direction": "output",
          "bits": [ 229 ]
        },
        "P32": {
          "direction": "output",
          "bits": [ 230 ]
        },
        "P33": {
          "direction": "output",
          "bits": [ 231 ]
        },
        "P34": {
          "direction": "output",
          "bits": [ 232 ]
        },
        "P35": {
          "direction": "output",
          "bits": [ 233 ]
        },
        "SIGNEDP": {
          "direction": "output",
          "bits": [ 234 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.8-6.10"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.12-6.14"
          }
        },
        "A10": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.48-6.51"
          }
        },
        "A11": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.53-6.56"
          }
        },
        "A12": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.58-6.61"
          }
        },
        "A13": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.63-6.66"
          }
        },
        "A14": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.68-6.71"
          }
        },
        "A15": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.73-6.76"
          }
        },
        "A16": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.78-6.81"
          }
        },
        "A17": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.83-6.86"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.16-6.18"
          }
        },
        "A3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.20-6.22"
          }
        },
        "A4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.24-6.26"
          }
        },
        "A5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.28-6.30"
          }
        },
        "A6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.32-6.34"
          }
        },
        "A7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.36-6.38"
          }
        },
        "A8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.40-6.42"
          }
        },
        "A9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:6.44-6.46"
          }
        },
        "B0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.8-7.10"
          }
        },
        "B1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.12-7.14"
          }
        },
        "B10": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.48-7.51"
          }
        },
        "B11": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.53-7.56"
          }
        },
        "B12": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.58-7.61"
          }
        },
        "B13": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.63-7.66"
          }
        },
        "B14": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.68-7.71"
          }
        },
        "B15": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.73-7.76"
          }
        },
        "B16": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.78-7.81"
          }
        },
        "B17": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.83-7.86"
          }
        },
        "B2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.16-7.18"
          }
        },
        "B3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.20-7.22"
          }
        },
        "B4": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.24-7.26"
          }
        },
        "B5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.28-7.30"
          }
        },
        "B6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.32-7.34"
          }
        },
        "B7": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.36-7.38"
          }
        },
        "B8": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.40-7.42"
          }
        },
        "B9": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:7.44-7.46"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.8-8.10"
          }
        },
        "C1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.12-8.14"
          }
        },
        "C10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.48-8.51"
          }
        },
        "C11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.53-8.56"
          }
        },
        "C12": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.58-8.61"
          }
        },
        "C13": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.63-8.66"
          }
        },
        "C14": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.68-8.71"
          }
        },
        "C15": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.73-8.76"
          }
        },
        "C16": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.78-8.81"
          }
        },
        "C17": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.83-8.86"
          }
        },
        "C2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.16-8.18"
          }
        },
        "C3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.20-8.22"
          }
        },
        "C4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.24-8.26"
          }
        },
        "C5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.28-8.30"
          }
        },
        "C6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.32-8.34"
          }
        },
        "C7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.36-8.38"
          }
        },
        "C8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.40-8.42"
          }
        },
        "C9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:8.44-8.46"
          }
        },
        "CE0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11.8-11.11"
          }
        },
        "CE1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11.13-11.16"
          }
        },
        "CE2": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11.18-11.21"
          }
        },
        "CE3": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:11.23-11.26"
          }
        },
        "CLK0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10.8-10.12"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10.14-10.18"
          }
        },
        "CLK2": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10.20-10.24"
          }
        },
        "CLK3": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:10.26-10.30"
          }
        },
        "P0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.9-20.11"
          }
        },
        "P1": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.13-20.15"
          }
        },
        "P10": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.49-20.52"
          }
        },
        "P11": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.54-20.57"
          }
        },
        "P12": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.59-20.62"
          }
        },
        "P13": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.64-20.67"
          }
        },
        "P14": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.69-20.72"
          }
        },
        "P15": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.74-20.77"
          }
        },
        "P16": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.79-20.82"
          }
        },
        "P17": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.84-20.87"
          }
        },
        "P18": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.89-20.92"
          }
        },
        "P19": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.94-20.97"
          }
        },
        "P2": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.17-20.19"
          }
        },
        "P20": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.99-20.102"
          }
        },
        "P21": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.104-20.107"
          }
        },
        "P22": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.109-20.112"
          }
        },
        "P23": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.114-20.117"
          }
        },
        "P24": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.119-20.122"
          }
        },
        "P25": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.124-20.127"
          }
        },
        "P26": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.129-20.132"
          }
        },
        "P27": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.134-20.137"
          }
        },
        "P28": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.139-20.142"
          }
        },
        "P29": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.144-20.147"
          }
        },
        "P3": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.21-20.23"
          }
        },
        "P30": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.149-20.152"
          }
        },
        "P31": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.154-20.157"
          }
        },
        "P32": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.159-20.162"
          }
        },
        "P33": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.164-20.167"
          }
        },
        "P34": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.169-20.172"
          }
        },
        "P35": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.174-20.177"
          }
        },
        "P4": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.25-20.27"
          }
        },
        "P5": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.29-20.31"
          }
        },
        "P6": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.33-20.35"
          }
        },
        "P7": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.37-20.39"
          }
        },
        "P8": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.41-20.43"
          }
        },
        "P9": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:20.45-20.47"
          }
        },
        "ROA0": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.9-17.13"
          }
        },
        "ROA1": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.15-17.19"
          }
        },
        "ROA10": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.69-17.74"
          }
        },
        "ROA11": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.76-17.81"
          }
        },
        "ROA12": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.83-17.88"
          }
        },
        "ROA13": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.90-17.95"
          }
        },
        "ROA14": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.97-17.102"
          }
        },
        "ROA15": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.104-17.109"
          }
        },
        "ROA16": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.111-17.116"
          }
        },
        "ROA17": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.118-17.123"
          }
        },
        "ROA2": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.21-17.25"
          }
        },
        "ROA3": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.27-17.31"
          }
        },
        "ROA4": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.33-17.37"
          }
        },
        "ROA5": {
          "hide_name": 0,
          "bits": [ 149 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.39-17.43"
          }
        },
        "ROA6": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.45-17.49"
          }
        },
        "ROA7": {
          "hide_name": 0,
          "bits": [ 151 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.51-17.55"
          }
        },
        "ROA8": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.57-17.61"
          }
        },
        "ROA9": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:17.63-17.67"
          }
        },
        "ROB0": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.9-18.13"
          }
        },
        "ROB1": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.15-18.19"
          }
        },
        "ROB10": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.69-18.74"
          }
        },
        "ROB11": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.76-18.81"
          }
        },
        "ROB12": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.83-18.88"
          }
        },
        "ROB13": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.90-18.95"
          }
        },
        "ROB14": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.97-18.102"
          }
        },
        "ROB15": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.104-18.109"
          }
        },
        "ROB16": {
          "hide_name": 0,
          "bits": [ 178 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.111-18.116"
          }
        },
        "ROB17": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.118-18.123"
          }
        },
        "ROB2": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.21-18.25"
          }
        },
        "ROB3": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.27-18.31"
          }
        },
        "ROB4": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.33-18.37"
          }
        },
        "ROB5": {
          "hide_name": 0,
          "bits": [ 167 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.39-18.43"
          }
        },
        "ROB6": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.45-18.49"
          }
        },
        "ROB7": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.51-18.55"
          }
        },
        "ROB8": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.57-18.61"
          }
        },
        "ROB9": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:18.63-18.67"
          }
        },
        "ROC0": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.9-19.13"
          }
        },
        "ROC1": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.15-19.19"
          }
        },
        "ROC10": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.69-19.74"
          }
        },
        "ROC11": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.76-19.81"
          }
        },
        "ROC12": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.83-19.88"
          }
        },
        "ROC13": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.90-19.95"
          }
        },
        "ROC14": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.97-19.102"
          }
        },
        "ROC15": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.104-19.109"
          }
        },
        "ROC16": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.111-19.116"
          }
        },
        "ROC17": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.118-19.123"
          }
        },
        "ROC2": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.21-19.25"
          }
        },
        "ROC3": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.27-19.31"
          }
        },
        "ROC4": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.33-19.37"
          }
        },
        "ROC5": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.39-19.43"
          }
        },
        "ROC6": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.45-19.49"
          }
        },
        "ROC7": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.51-19.55"
          }
        },
        "ROC8": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.57-19.61"
          }
        },
        "ROC9": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:19.63-19.67"
          }
        },
        "RST0": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12.8-12.12"
          }
        },
        "RST1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12.14-12.18"
          }
        },
        "RST2": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12.20-12.24"
          }
        },
        "RST3": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:12.26-12.30"
          }
        },
        "SIGNEDA": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9.8-9.15"
          }
        },
        "SIGNEDB": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9.17-9.24"
          }
        },
        "SIGNEDP": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:21.9-21.16"
          }
        },
        "SOURCEA": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9.26-9.33"
          }
        },
        "SOURCEB": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:9.35-9.42"
          }
        },
        "SRIA0": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.8-13.13"
          }
        },
        "SRIA1": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.15-13.20"
          }
        },
        "SRIA10": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.78-13.84"
          }
        },
        "SRIA11": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.86-13.92"
          }
        },
        "SRIA12": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.94-13.100"
          }
        },
        "SRIA13": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.102-13.108"
          }
        },
        "SRIA14": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.110-13.116"
          }
        },
        "SRIA15": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.118-13.124"
          }
        },
        "SRIA16": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.126-13.132"
          }
        },
        "SRIA17": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.134-13.140"
          }
        },
        "SRIA2": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.22-13.27"
          }
        },
        "SRIA3": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.29-13.34"
          }
        },
        "SRIA4": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.36-13.41"
          }
        },
        "SRIA5": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.43-13.48"
          }
        },
        "SRIA6": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.50-13.55"
          }
        },
        "SRIA7": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.57-13.62"
          }
        },
        "SRIA8": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.64-13.69"
          }
        },
        "SRIA9": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:13.71-13.76"
          }
        },
        "SRIB0": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.8-14.13"
          }
        },
        "SRIB1": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.15-14.20"
          }
        },
        "SRIB10": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.78-14.84"
          }
        },
        "SRIB11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.86-14.92"
          }
        },
        "SRIB12": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.94-14.100"
          }
        },
        "SRIB13": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.102-14.108"
          }
        },
        "SRIB14": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.110-14.116"
          }
        },
        "SRIB15": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.118-14.124"
          }
        },
        "SRIB16": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.126-14.132"
          }
        },
        "SRIB17": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.134-14.140"
          }
        },
        "SRIB2": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.22-14.27"
          }
        },
        "SRIB3": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.29-14.34"
          }
        },
        "SRIB4": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.36-14.41"
          }
        },
        "SRIB5": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.43-14.48"
          }
        },
        "SRIB6": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.50-14.55"
          }
        },
        "SRIB7": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.57-14.62"
          }
        },
        "SRIB8": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.64-14.69"
          }
        },
        "SRIB9": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:14.71-14.76"
          }
        },
        "SROA0": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.9-15.14"
          }
        },
        "SROA1": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.16-15.21"
          }
        },
        "SROA10": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.79-15.85"
          }
        },
        "SROA11": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.87-15.93"
          }
        },
        "SROA12": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.95-15.101"
          }
        },
        "SROA13": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.103-15.109"
          }
        },
        "SROA14": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.111-15.117"
          }
        },
        "SROA15": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.119-15.125"
          }
        },
        "SROA16": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.127-15.133"
          }
        },
        "SROA17": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.135-15.141"
          }
        },
        "SROA2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.23-15.28"
          }
        },
        "SROA3": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.30-15.35"
          }
        },
        "SROA4": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.37-15.42"
          }
        },
        "SROA5": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.44-15.49"
          }
        },
        "SROA6": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.51-15.56"
          }
        },
        "SROA7": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.58-15.63"
          }
        },
        "SROA8": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.65-15.70"
          }
        },
        "SROA9": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:15.72-15.77"
          }
        },
        "SROB0": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.9-16.14"
          }
        },
        "SROB1": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.16-16.21"
          }
        },
        "SROB10": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.79-16.85"
          }
        },
        "SROB11": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.87-16.93"
          }
        },
        "SROB12": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.95-16.101"
          }
        },
        "SROB13": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.103-16.109"
          }
        },
        "SROB14": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.111-16.117"
          }
        },
        "SROB15": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.119-16.125"
          }
        },
        "SROB16": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.127-16.133"
          }
        },
        "SROB17": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.135-16.141"
          }
        },
        "SROB2": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.23-16.28"
          }
        },
        "SROB3": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.30-16.35"
          }
        },
        "SROB4": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.37-16.42"
          }
        },
        "SROB5": {
          "hide_name": 0,
          "bits": [ 131 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.44-16.49"
          }
        },
        "SROB6": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.51-16.56"
          }
        },
        "SROB7": {
          "hide_name": 0,
          "bits": [ 133 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.58-16.63"
          }
        },
        "SROB8": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.65-16.70"
          }
        },
        "SROB9": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:16.72-16.77"
          }
        }
      }
    },
    "OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5.1-5.157"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5.20-5.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:5.59-5.60"
          }
        }
      }
    },
    "OBCO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9.1-9.90"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "OT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OC": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9.20-9.21"
          }
        },
        "OC": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9.38-9.40"
          }
        },
        "OT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:9.34-9.36"
          }
        }
      }
    },
    "OBZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6.1-6.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6.20-6.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6.59-6.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:6.23-6.24"
          }
        }
      }
    },
    "OBZPD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8.1-8.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8.20-8.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8.59-8.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:8.23-8.24"
          }
        }
      }
    },
    "OBZPU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7.1-7.164"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7.20-7.21"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7.59-7.60"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:7.23-7.24"
          }
        }
      }
    },
    "ODDR71B": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:274.1-279.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D4": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D5": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D6": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.25-275.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.29-275.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.33-275.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.37-275.39"
          }
        },
        "D4": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.41-275.43"
          }
        },
        "D5": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.45-275.47"
          }
        },
        "D6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.49-275.51"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.14-275.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:276.9-276.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.20-275.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:275.8-275.12"
          }
        }
      }
    },
    "ODDRX1F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:258.1-263.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:259.19-259.21"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:259.23-259.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:260.9-260.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:259.14-259.17"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:259.8-259.12"
          }
        }
      }
    },
    "ODDRX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:290.1-295.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.8-291.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.12-291.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.16-291.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.20-291.22"
          }
        },
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.41-291.48"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.29-291.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:292.9-292.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.24-291.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:291.35-291.39"
          }
        }
      }
    },
    "ODDRX2DQSB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:298.1-303.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.8-299.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.12-299.14"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.16-299.18"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.20-299.22"
          }
        },
        "DQSW": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.41-299.45"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.29-299.33"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:300.9-300.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.24-299.27"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:299.35-299.39"
          }
        }
      }
    },
    "ODDRX2F": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:266.1-271.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "SCLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "D2": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.25-267.27"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.29-267.31"
          }
        },
        "D2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.33-267.35"
          }
        },
        "D3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.37-267.39"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.14-267.18"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:268.9-268.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.20-267.23"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:267.8-267.12"
          }
        }
      }
    },
    "OFS1P3BX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.1-31.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.27-31.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.23-31.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.47-31.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.34-31.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:31.30-31.32"
          }
        }
      }
    },
    "OFS1P3DX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.1-32.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.23-32.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.27-32.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.47-32.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.34-32.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:32.30-32.32"
          }
        }
      }
    },
    "OFS1P3IX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.1-33.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "CD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.23-33.25"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.27-33.28"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.47-33.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.34-33.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:33.30-33.32"
          }
        }
      }
    },
    "OFS1P3JX": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.1-34.302"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "PD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SP": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.27-34.28"
          }
        },
        "PD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.23-34.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.47-34.48"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.34-34.38"
          }
        },
        "SP": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_ff.vh:34.30-34.32"
          }
        }
      }
    },
    "OLVDS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14.1-14.146"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ZN": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14.20-14.21"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14.59-14.60"
          }
        },
        "ZN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_io.vh:14.69-14.71"
          }
        }
      }
    },
    "OSCG": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:175.1-179.10"
      },
      "parameter_default_values": {
        "DIV": "00000000000000000000000010000000"
      },
      "ports": {
        "OSC": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSC": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:176.9-176.12"
          }
        }
      }
    },
    "OSHX2A": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:282.1-287.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:283.8-283.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:283.12-283.14"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:283.21-283.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:284.9-284.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:283.16-283.19"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:283.27-283.31"
          }
        }
      }
    },
    "PCSCLKDIV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:731.1-736.10"
      },
      "parameter_default_values": {
        "GSR": "DISABLED"
      },
      "ports": {
        "CLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SEL2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SEL1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SEL0": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CDIV1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "CDIVX": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CDIV1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:733.9-733.14"
          }
        },
        "CDIVX": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:733.16-733.21"
          }
        },
        "CLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:732.8-732.12"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:732.14-732.17"
          }
        },
        "SEL0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:732.31-732.35"
          }
        },
        "SEL1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:732.25-732.29"
          }
        },
        "SEL2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:732.19-732.23"
          }
        }
      }
    },
    "PDPW16KD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:760.1-850.10"
      },
      "parameter_default_values": {
        "ASYNC_RESET_RELEASE": "SYNC",
        "CLKRMUX": "CLKR",
        "CLKWMUX": "CLKW",
        "CSDECODE_R": "0b000",
        "CSDECODE_W": "0b000",
        "DATA_WIDTH_R": "00000000000000000000000000100100",
        "DATA_WIDTH_W": "00000000000000000000000000100100",
        "GSR": "ENABLED",
        "INITVAL_00": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_01": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_02": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_03": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_04": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_05": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_06": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_07": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_08": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_09": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_0F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_10": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_11": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_12": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_13": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_14": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_15": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_16": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_17": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_18": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_19": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_1F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_20": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_21": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_22": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_23": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_24": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_25": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_26": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_27": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_28": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_29": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_2F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_30": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_31": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_32": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_33": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_34": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_35": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_36": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_37": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_38": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_39": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3A": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3B": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3C": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3D": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3E": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INITVAL_3F": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_DATA": "STATIC",
        "REGMODE": "NOREG",
        "RESETMODE": "SYNC"
      },
      "ports": {
        "DI35": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI34": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "DI33": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI32": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DI31": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "DI30": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DI29": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DI28": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DI27": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "DI26": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "DI25": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "DI24": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DI23": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "DI22": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "DI21": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "DI20": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "DI19": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "DI18": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "DI17": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "DI16": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "DI15": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "DI14": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "DI13": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "DI12": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "DI11": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "DI10": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "DI9": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "DI8": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "DI7": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "DI6": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "DI5": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "DI4": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "DI3": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "DI2": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "DI0": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "ADW8": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "ADW7": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "ADW6": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "ADW5": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "ADW4": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "ADW3": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "ADW2": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "ADW1": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "ADW0": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "BE3": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "BE2": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "BE1": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "BE0": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "CEW": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "CLKW": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "CSW2": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "CSW1": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "CSW0": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "ADR13": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "ADR12": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "ADR11": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "ADR10": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "ADR9": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "ADR8": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "ADR7": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "ADR6": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "ADR5": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "ADR4": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "ADR3": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "ADR2": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "ADR1": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "ADR0": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CER": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "OCER": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "CLKR": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "CSR2": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "CSR1": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "CSR0": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "DO35": {
          "direction": "output",
          "bits": [ 77 ]
        },
        "DO34": {
          "direction": "output",
          "bits": [ 78 ]
        },
        "DO33": {
          "direction": "output",
          "bits": [ 79 ]
        },
        "DO32": {
          "direction": "output",
          "bits": [ 80 ]
        },
        "DO31": {
          "direction": "output",
          "bits": [ 81 ]
        },
        "DO30": {
          "direction": "output",
          "bits": [ 82 ]
        },
        "DO29": {
          "direction": "output",
          "bits": [ 83 ]
        },
        "DO28": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "DO27": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "DO26": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "DO25": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "DO24": {
          "direction": "output",
          "bits": [ 88 ]
        },
        "DO23": {
          "direction": "output",
          "bits": [ 89 ]
        },
        "DO22": {
          "direction": "output",
          "bits": [ 90 ]
        },
        "DO21": {
          "direction": "output",
          "bits": [ 91 ]
        },
        "DO20": {
          "direction": "output",
          "bits": [ 92 ]
        },
        "DO19": {
          "direction": "output",
          "bits": [ 93 ]
        },
        "DO18": {
          "direction": "output",
          "bits": [ 94 ]
        },
        "DO17": {
          "direction": "output",
          "bits": [ 95 ]
        },
        "DO16": {
          "direction": "output",
          "bits": [ 96 ]
        },
        "DO15": {
          "direction": "output",
          "bits": [ 97 ]
        },
        "DO14": {
          "direction": "output",
          "bits": [ 98 ]
        },
        "DO13": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "DO12": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "DO11": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "DO10": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "DO9": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "DO8": {
          "direction": "output",
          "bits": [ 104 ]
        },
        "DO7": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "DO6": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "DO5": {
          "direction": "output",
          "bits": [ 107 ]
        },
        "DO4": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "DO3": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "DO2": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 112 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADR0": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.90-765.94"
          }
        },
        "ADR1": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.84-765.88"
          }
        },
        "ADR10": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.29-765.34"
          }
        },
        "ADR11": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.22-765.27"
          }
        },
        "ADR12": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.15-765.20"
          }
        },
        "ADR13": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.8-765.13"
          }
        },
        "ADR2": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.78-765.82"
          }
        },
        "ADR3": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.72-765.76"
          }
        },
        "ADR4": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.66-765.70"
          }
        },
        "ADR5": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.60-765.64"
          }
        },
        "ADR6": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.54-765.58"
          }
        },
        "ADR7": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.48-765.52"
          }
        },
        "ADR8": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.42-765.46"
          }
        },
        "ADR9": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:765.36-765.40"
          }
        },
        "ADW0": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.56-763.60"
          }
        },
        "ADW1": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.50-763.54"
          }
        },
        "ADW2": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.44-763.48"
          }
        },
        "ADW3": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.38-763.42"
          }
        },
        "ADW4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.32-763.36"
          }
        },
        "ADW5": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.26-763.30"
          }
        },
        "ADW6": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.20-763.24"
          }
        },
        "ADW7": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.14-763.18"
          }
        },
        "ADW8": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:763.8-763.12"
          }
        },
        "BE0": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.25-764.28"
          }
        },
        "BE1": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.20-764.23"
          }
        },
        "BE2": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.14-764.17"
          }
        },
        "BE3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.8-764.11"
          }
        },
        "CER": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.8-766.11"
          }
        },
        "CEW": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.30-764.33"
          }
        },
        "CLKR": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.19-766.23"
          }
        },
        "CLKW": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.35-764.39"
          }
        },
        "CSR0": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.37-766.41"
          }
        },
        "CSR1": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.31-766.35"
          }
        },
        "CSR2": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.25-766.29"
          }
        },
        "CSW0": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.53-764.57"
          }
        },
        "CSW1": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.47-764.51"
          }
        },
        "CSW2": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:764.41-764.45"
          }
        },
        "DI0": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.101-762.104"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.96-762.99"
          }
        },
        "DI10": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.50-762.54"
          }
        },
        "DI11": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.44-762.48"
          }
        },
        "DI12": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.38-762.42"
          }
        },
        "DI13": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.32-762.36"
          }
        },
        "DI14": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.26-762.30"
          }
        },
        "DI15": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.20-762.24"
          }
        },
        "DI16": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.14-762.18"
          }
        },
        "DI17": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.8-762.12"
          }
        },
        "DI18": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.110-761.114"
          }
        },
        "DI19": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.104-761.108"
          }
        },
        "DI2": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.91-762.94"
          }
        },
        "DI20": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.98-761.102"
          }
        },
        "DI21": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.92-761.96"
          }
        },
        "DI22": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.86-761.90"
          }
        },
        "DI23": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.80-761.84"
          }
        },
        "DI24": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.74-761.78"
          }
        },
        "DI25": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.68-761.72"
          }
        },
        "DI26": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.62-761.66"
          }
        },
        "DI27": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.56-761.60"
          }
        },
        "DI28": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.50-761.54"
          }
        },
        "DI29": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.44-761.48"
          }
        },
        "DI3": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.86-762.89"
          }
        },
        "DI30": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.38-761.42"
          }
        },
        "DI31": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.32-761.36"
          }
        },
        "DI32": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.26-761.30"
          }
        },
        "DI33": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.20-761.24"
          }
        },
        "DI34": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.14-761.18"
          }
        },
        "DI35": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:761.8-761.12"
          }
        },
        "DI4": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.81-762.84"
          }
        },
        "DI5": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.76-762.79"
          }
        },
        "DI6": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.71-762.74"
          }
        },
        "DI7": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.66-762.69"
          }
        },
        "DI8": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.61-762.64"
          }
        },
        "DI9": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:762.56-762.59"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.102-768.105"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.97-768.100"
          }
        },
        "DO10": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.51-768.55"
          }
        },
        "DO11": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.45-768.49"
          }
        },
        "DO12": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.39-768.43"
          }
        },
        "DO13": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.33-768.37"
          }
        },
        "DO14": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.27-768.31"
          }
        },
        "DO15": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.21-768.25"
          }
        },
        "DO16": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.15-768.19"
          }
        },
        "DO17": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.9-768.13"
          }
        },
        "DO18": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.111-767.115"
          }
        },
        "DO19": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.105-767.109"
          }
        },
        "DO2": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.92-768.95"
          }
        },
        "DO20": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.99-767.103"
          }
        },
        "DO21": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.93-767.97"
          }
        },
        "DO22": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.87-767.91"
          }
        },
        "DO23": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.81-767.85"
          }
        },
        "DO24": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.75-767.79"
          }
        },
        "DO25": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.69-767.73"
          }
        },
        "DO26": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.63-767.67"
          }
        },
        "DO27": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.57-767.61"
          }
        },
        "DO28": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.51-767.55"
          }
        },
        "DO29": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.45-767.49"
          }
        },
        "DO3": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.87-768.90"
          }
        },
        "DO30": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.39-767.43"
          }
        },
        "DO31": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.33-767.37"
          }
        },
        "DO32": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.27-767.31"
          }
        },
        "DO33": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.21-767.25"
          }
        },
        "DO34": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.15-767.19"
          }
        },
        "DO35": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:767.9-767.13"
          }
        },
        "DO4": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.82-768.85"
          }
        },
        "DO5": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.77-768.80"
          }
        },
        "DO6": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.72-768.75"
          }
        },
        "DO7": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.67-768.70"
          }
        },
        "DO8": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.62-768.65"
          }
        },
        "DO9": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:768.57-768.60"
          }
        },
        "OCER": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.13-766.17"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:766.43-766.46"
          }
        }
      }
    },
    "PFUMX": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:179.1-186.10"
      },
      "ports": {
        "ALUT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "BLUT": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Z": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ALUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:179.21-179.25"
          }
        },
        "BLUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:179.27-179.31"
          }
        },
        "C0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:179.33-179.35"
          }
        },
        "Z": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:179.44-179.45"
          }
        }
      }
    },
    "PUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:740.1-744.10"
      },
      "parameter_default_values": {
        "RST_PULSE": "00000000000000000000000000000001"
      },
      "ports": {
        "PUR": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PUR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:741.8-741.11"
          }
        }
      }
    },
    "SGSR": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:753.1-756.10"
      },
      "ports": {
        "GSR": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:754.13-754.16"
          }
        },
        "GSR": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:754.8-754.11"
          }
        }
      }
    },
    "T9000_FPGA": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "T9000_FPGA.v:7.1-95.10"
      },
      "ports": {
        "io_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "io_rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "io_led": {
          "direction": "output",
          "bits": [ 4, "0", "0", "0", "0", "0", "0", "0" ]
        },
        "io_uart_tx": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "io_uart_rx": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "io_link_out": {
          "direction": "output",
          "bits": [ 7, 8, 9, 10 ]
        },
        "io_link_in": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14 ]
        },
        "io_mem_addr": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "io_mem_data_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "io_mem_data_in": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ]
        },
        "io_mem_we": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "io_mem_oe": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "io_mem_ce": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "io_running": {
          "direction": "output",
          "bits": [ "1" ]
        },
        "io_error": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "io_halt": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "io_link_out_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 14 ],
            "Z": [ 10 ]
          }
        },
        "io_link_out_LUT4_Z_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 13 ],
            "Z": [ 9 ]
          }
        },
        "io_link_out_LUT4_Z_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 12 ],
            "Z": [ 8 ]
          }
        },
        "io_link_out_LUT4_Z_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 11 ],
            "Z": [ 7 ]
          }
        },
        "io_uart_tx_LUT4_Z": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 6 ],
            "Z": [ 5 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 47 ],
            "B1": [ 48 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 49 ],
            "COUT": [ 50 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 51 ],
            "S1": [ 52 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_1": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 53 ],
            "B1": [ 54 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 55 ],
            "COUT": [ 49 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 56 ],
            "S1": [ 57 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_10": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 58 ],
            "B1": [ 59 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 50 ],
            "COUT": [ 60 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 61 ],
            "S1": [ 62 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_11": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "1" ],
            "A1": [ "0" ],
            "B0": [ 63 ],
            "B1": [ 64 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ "0" ],
            "COUT": [ 65 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 66 ],
            "S1": [ 67 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_2": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 68 ],
            "B1": [ 69 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 70 ],
            "COUT": [ 55 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 71 ],
            "S1": [ 72 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_3": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 73 ],
            "B1": [ 74 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 65 ],
            "COUT": [ 70 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 75 ],
            "S1": [ 76 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_4": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 77 ],
            "B1": [ 4 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 78 ],
            "COUT": [ 79 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 80 ],
            "S1": [ 81 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_5": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 82 ],
            "B1": [ 83 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 84 ],
            "COUT": [ 78 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 85 ],
            "S1": [ 86 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_6": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 87 ],
            "B1": [ 88 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 89 ],
            "COUT": [ 84 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 90 ],
            "S1": [ 91 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_7": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 92 ],
            "B1": [ 93 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 94 ],
            "COUT": [ 89 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 95 ],
            "S1": [ 96 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_8": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 97 ],
            "B1": [ 98 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 99 ],
            "COUT": [ 94 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 100 ],
            "S1": [ 101 ]
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_9": {
          "hide_name": 0,
          "type": "CCU2C",
          "parameters": {
            "INIT0": "1001011010101010",
            "INIT1": "1001011010101010",
            "INJECT1_0": "NO",
            "INJECT1_1": "NO"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4"
          },
          "port_directions": {
            "A0": "input",
            "A1": "input",
            "B0": "input",
            "B1": "input",
            "C0": "input",
            "C1": "input",
            "CIN": "input",
            "COUT": "output",
            "D0": "input",
            "D1": "input",
            "S0": "output",
            "S1": "output"
          },
          "connections": {
            "A0": [ "0" ],
            "A1": [ "0" ],
            "B0": [ 102 ],
            "B1": [ 103 ],
            "C0": [ "0" ],
            "C1": [ "0" ],
            "CIN": [ 60 ],
            "COUT": [ 99 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "S0": [ 104 ],
            "S1": [ 105 ]
          }
        },
        "t9000Area_statusCounter_LUT4_D": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Z": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "0" ],
            "C": [ "0" ],
            "D": [ 63 ],
            "Z": [ 106 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 81 ],
            "LSR": [ 3 ],
            "Q": [ 4 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_1": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 80 ],
            "LSR": [ 3 ],
            "Q": [ 77 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_10": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 105 ],
            "LSR": [ 3 ],
            "Q": [ 103 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_11": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 104 ],
            "LSR": [ 3 ],
            "Q": [ 102 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_12": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 62 ],
            "LSR": [ 3 ],
            "Q": [ 59 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_13": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 61 ],
            "LSR": [ 3 ],
            "Q": [ 58 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_14": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 52 ],
            "LSR": [ 3 ],
            "Q": [ 48 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_15": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 51 ],
            "LSR": [ 3 ],
            "Q": [ 47 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_16": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 57 ],
            "LSR": [ 3 ],
            "Q": [ 54 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_17": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 56 ],
            "LSR": [ 3 ],
            "Q": [ 53 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_18": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 72 ],
            "LSR": [ 3 ],
            "Q": [ 69 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_19": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 71 ],
            "LSR": [ 3 ],
            "Q": [ 68 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_2": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 86 ],
            "LSR": [ 3 ],
            "Q": [ 83 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_20": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 76 ],
            "LSR": [ 3 ],
            "Q": [ 74 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_21": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 75 ],
            "LSR": [ 3 ],
            "Q": [ 73 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_22": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 67 ],
            "LSR": [ 3 ],
            "Q": [ 64 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_23": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 106 ],
            "LSR": [ 3 ],
            "Q": [ 63 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_3": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 85 ],
            "LSR": [ 3 ],
            "Q": [ 82 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_4": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 91 ],
            "LSR": [ 3 ],
            "Q": [ 88 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_5": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 90 ],
            "LSR": [ 3 ],
            "Q": [ 87 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_6": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 96 ],
            "LSR": [ 3 ],
            "Q": [ 93 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_7": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 95 ],
            "LSR": [ 3 ],
            "Q": [ 92 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_8": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 101 ],
            "LSR": [ 3 ],
            "Q": [ 98 ]
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_9": {
          "hide_name": 0,
          "type": "TRELLIS_FF",
          "parameters": {
            "CEMUX": "1 ",
            "CLKMUX": "CLK",
            "GSR": "DISABLED",
            "LSRMUX": "LSR",
            "REGSET": "RESET",
            "SRMODE": "LSR_OVER_CE"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:80.3-88.6|/usr/local/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215"
          },
          "port_directions": {
            "CLK": "input",
            "DI": "input",
            "LSR": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "DI": [ 100 ],
            "LSR": [ 3 ],
            "Q": [ 97 ]
          }
        },
        "t9000Area_t9000Core": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "T9000_FPGA.v:41.14-59.4",
            "module": "Transputer",
            "module_src": "T9000_FPGA.v:97.1-10378.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        }
      },
      "netnames": {
        "io_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "T9000_FPGA.v:8.24-8.30"
          }
        },
        "io_error": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:22.24-22.32"
          }
        },
        "io_halt": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:23.24-23.31"
          }
        },
        "io_led": {
          "hide_name": 0,
          "bits": [ 4, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:10.24-10.30"
          }
        },
        "io_link_in": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14 ],
          "attributes": {
            "src": "T9000_FPGA.v:14.24-14.34"
          }
        },
        "io_link_out": {
          "hide_name": 0,
          "bits": [ 7, 8, 9, 10 ],
          "attributes": {
            "src": "T9000_FPGA.v:13.24-13.35"
          }
        },
        "io_mem_addr": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:15.24-15.35"
          }
        },
        "io_mem_ce": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:20.24-20.33"
          }
        },
        "io_mem_data_in": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
          "attributes": {
            "src": "T9000_FPGA.v:17.24-17.38"
          }
        },
        "io_mem_data_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:16.24-16.39"
          }
        },
        "io_mem_oe": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:19.24-19.33"
          }
        },
        "io_mem_we": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:18.24-18.33"
          }
        },
        "io_rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "T9000_FPGA.v:9.24-9.30"
          }
        },
        "io_running": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "T9000_FPGA.v:21.24-21.34"
          }
        },
        "io_uart_rx": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "T9000_FPGA.v:12.24-12.34"
          }
        },
        "io_uart_tx": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "T9000_FPGA.v:11.24-11.34"
          }
        },
        "systemBus_cmd_valid_regNext": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:38.23-38.50"
          }
        },
        "t9000Area_statusCounter": {
          "hide_name": 0,
          "bits": [ 63, 64, 73, 74, 68, 69, 53, 54, 47, 48, 58, 59, 102, 103, 97, 98, 92, 93, 87, 88, 82, 83, 77, 4 ],
          "attributes": {
            "src": "T9000_FPGA.v:37.23-37.46"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_10_COUT": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_11_COUT": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_11_S0": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_1_COUT": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_2_COUT": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_3_COUT": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_4_COUT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13",
            "unused_bits": "0 "
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_5_COUT": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_6_COUT": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_7_COUT": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_8_COUT": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_9_COUT": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_CCU2C_B0_COUT": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4|/usr/local/bin/../share/yosys/ecp5/cells_sim.v:82.9-82.13"
          }
        },
        "t9000Area_statusCounter_TRELLIS_FF_Q_DI": {
          "hide_name": 0,
          "bits": [ 106, 67, 75, 76, 71, 72, 56, 57, 51, 52, 61, 62, 104, 105, 100, 101, 95, 96, 90, 91, 85, 86, 80, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:85.35-85.71|/usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27"
          }
        },
        "t9000Area_t9000Core._zz_10": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_10",
            "src": "T9000_FPGA.v:560.23-560.29"
          }
        },
        "t9000Area_t9000Core._zz_100": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_100",
            "src": "T9000_FPGA.v:784.23-784.30"
          }
        },
        "t9000Area_t9000Core._zz_101": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_101",
            "src": "T9000_FPGA.v:785.23-785.30"
          }
        },
        "t9000Area_t9000Core._zz_102": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_102",
            "src": "T9000_FPGA.v:786.23-786.30"
          }
        },
        "t9000Area_t9000Core._zz_103": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_103",
            "src": "T9000_FPGA.v:787.23-787.30"
          }
        },
        "t9000Area_t9000Core._zz_104": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_104",
            "src": "T9000_FPGA.v:788.23-788.30"
          }
        },
        "t9000Area_t9000Core._zz_105": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_105",
            "src": "T9000_FPGA.v:789.23-789.30"
          }
        },
        "t9000Area_t9000Core._zz_106": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_106",
            "src": "T9000_FPGA.v:790.23-790.30"
          }
        },
        "t9000Area_t9000Core._zz_107": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_107",
            "src": "T9000_FPGA.v:791.23-791.30"
          }
        },
        "t9000Area_t9000Core._zz_108": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_108",
            "src": "T9000_FPGA.v:792.23-792.30"
          }
        },
        "t9000Area_t9000Core._zz_109": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_109",
            "src": "T9000_FPGA.v:793.23-793.30"
          }
        },
        "t9000Area_t9000Core._zz_11": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_11",
            "src": "T9000_FPGA.v:561.23-561.29"
          }
        },
        "t9000Area_t9000Core._zz_110": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_110",
            "src": "T9000_FPGA.v:794.23-794.30"
          }
        },
        "t9000Area_t9000Core._zz_111": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_111",
            "src": "T9000_FPGA.v:795.23-795.30"
          }
        },
        "t9000Area_t9000Core._zz_112": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_112",
            "src": "T9000_FPGA.v:805.23-805.30"
          }
        },
        "t9000Area_t9000Core._zz_113": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_113",
            "src": "T9000_FPGA.v:806.23-806.30"
          }
        },
        "t9000Area_t9000Core._zz_114": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_114",
            "src": "T9000_FPGA.v:807.23-807.30"
          }
        },
        "t9000Area_t9000Core._zz_115": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_115",
            "src": "T9000_FPGA.v:808.23-808.30"
          }
        },
        "t9000Area_t9000Core._zz_116": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_116",
            "src": "T9000_FPGA.v:809.23-809.30"
          }
        },
        "t9000Area_t9000Core._zz_117": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_117",
            "src": "T9000_FPGA.v:810.23-810.30"
          }
        },
        "t9000Area_t9000Core._zz_118": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_118",
            "src": "T9000_FPGA.v:811.23-811.30"
          }
        },
        "t9000Area_t9000Core._zz_119": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_119",
            "src": "T9000_FPGA.v:812.23-812.30"
          }
        },
        "t9000Area_t9000Core._zz_12": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_12",
            "src": "T9000_FPGA.v:562.23-562.29"
          }
        },
        "t9000Area_t9000Core._zz_120": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_120",
            "src": "T9000_FPGA.v:813.23-813.30"
          }
        },
        "t9000Area_t9000Core._zz_121": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_121",
            "src": "T9000_FPGA.v:814.23-814.30"
          }
        },
        "t9000Area_t9000Core._zz_122": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_122",
            "src": "T9000_FPGA.v:815.23-815.30"
          }
        },
        "t9000Area_t9000Core._zz_123": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_123",
            "src": "T9000_FPGA.v:816.23-816.30"
          }
        },
        "t9000Area_t9000Core._zz_124": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_124",
            "src": "T9000_FPGA.v:817.23-817.30"
          }
        },
        "t9000Area_t9000Core._zz_125": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_125",
            "src": "T9000_FPGA.v:818.23-818.30"
          }
        },
        "t9000Area_t9000Core._zz_126": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_126",
            "src": "T9000_FPGA.v:819.23-819.30"
          }
        },
        "t9000Area_t9000Core._zz_127": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_127",
            "src": "T9000_FPGA.v:820.23-820.30"
          }
        },
        "t9000Area_t9000Core._zz_128": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_128",
            "src": "T9000_FPGA.v:821.23-821.30"
          }
        },
        "t9000Area_t9000Core._zz_129": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_129",
            "src": "T9000_FPGA.v:822.23-822.30"
          }
        },
        "t9000Area_t9000Core._zz_13": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_13",
            "src": "T9000_FPGA.v:563.23-563.29"
          }
        },
        "t9000Area_t9000Core._zz_130": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_130",
            "src": "T9000_FPGA.v:823.23-823.30"
          }
        },
        "t9000Area_t9000Core._zz_131": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_131",
            "src": "T9000_FPGA.v:824.23-824.30"
          }
        },
        "t9000Area_t9000Core._zz_132": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_132",
            "src": "T9000_FPGA.v:825.23-825.30"
          }
        },
        "t9000Area_t9000Core._zz_133": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_133",
            "src": "T9000_FPGA.v:826.23-826.30"
          }
        },
        "t9000Area_t9000Core._zz_134": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_134",
            "src": "T9000_FPGA.v:827.23-827.30"
          }
        },
        "t9000Area_t9000Core._zz_135": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_135",
            "src": "T9000_FPGA.v:828.23-828.30"
          }
        },
        "t9000Area_t9000Core._zz_136": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_136",
            "src": "T9000_FPGA.v:829.23-829.30"
          }
        },
        "t9000Area_t9000Core._zz_137": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_137",
            "src": "T9000_FPGA.v:830.23-830.30"
          }
        },
        "t9000Area_t9000Core._zz_138": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_138",
            "src": "T9000_FPGA.v:831.23-831.30"
          }
        },
        "t9000Area_t9000Core._zz_139": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_139",
            "src": "T9000_FPGA.v:832.23-832.30"
          }
        },
        "t9000Area_t9000Core._zz_14": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_14",
            "src": "T9000_FPGA.v:564.23-564.29"
          }
        },
        "t9000Area_t9000Core._zz_140": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_140",
            "src": "T9000_FPGA.v:833.23-833.30"
          }
        },
        "t9000Area_t9000Core._zz_141": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_141",
            "src": "T9000_FPGA.v:834.23-834.30"
          }
        },
        "t9000Area_t9000Core._zz_142": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_142",
            "src": "T9000_FPGA.v:835.23-835.30"
          }
        },
        "t9000Area_t9000Core._zz_143": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_143",
            "src": "T9000_FPGA.v:836.23-836.30"
          }
        },
        "t9000Area_t9000Core._zz_144": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_144",
            "src": "T9000_FPGA.v:837.23-837.30"
          }
        },
        "t9000Area_t9000Core._zz_145": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_145",
            "src": "T9000_FPGA.v:838.23-838.30"
          }
        },
        "t9000Area_t9000Core._zz_146": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_146",
            "src": "T9000_FPGA.v:839.23-839.30"
          }
        },
        "t9000Area_t9000Core._zz_147": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_147",
            "src": "T9000_FPGA.v:840.23-840.30"
          }
        },
        "t9000Area_t9000Core._zz_148": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_148",
            "src": "T9000_FPGA.v:841.23-841.30"
          }
        },
        "t9000Area_t9000Core._zz_149": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_149",
            "src": "T9000_FPGA.v:842.23-842.30"
          }
        },
        "t9000Area_t9000Core._zz_15": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_15",
            "src": "T9000_FPGA.v:565.23-565.29"
          }
        },
        "t9000Area_t9000Core._zz_150": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_150",
            "src": "T9000_FPGA.v:843.23-843.30"
          }
        },
        "t9000Area_t9000Core._zz_151": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_151",
            "src": "T9000_FPGA.v:844.23-844.30"
          }
        },
        "t9000Area_t9000Core._zz_152": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_152",
            "src": "T9000_FPGA.v:845.23-845.30"
          }
        },
        "t9000Area_t9000Core._zz_153": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_153",
            "src": "T9000_FPGA.v:846.23-846.30"
          }
        },
        "t9000Area_t9000Core._zz_154": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_154",
            "src": "T9000_FPGA.v:847.23-847.30"
          }
        },
        "t9000Area_t9000Core._zz_155": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_155",
            "src": "T9000_FPGA.v:848.23-848.30"
          }
        },
        "t9000Area_t9000Core._zz_156": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_156",
            "src": "T9000_FPGA.v:849.23-849.30"
          }
        },
        "t9000Area_t9000Core._zz_157": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_157",
            "src": "T9000_FPGA.v:850.23-850.30"
          }
        },
        "t9000Area_t9000Core._zz_158": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_158",
            "src": "T9000_FPGA.v:851.23-851.30"
          }
        },
        "t9000Area_t9000Core._zz_159": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_159",
            "src": "T9000_FPGA.v:852.23-852.30"
          }
        },
        "t9000Area_t9000Core._zz_16": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_16",
            "src": "T9000_FPGA.v:566.23-566.29"
          }
        },
        "t9000Area_t9000Core._zz_160": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_160",
            "src": "T9000_FPGA.v:853.23-853.30"
          }
        },
        "t9000Area_t9000Core._zz_161": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_161",
            "src": "T9000_FPGA.v:854.23-854.30"
          }
        },
        "t9000Area_t9000Core._zz_162": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_162",
            "src": "T9000_FPGA.v:855.23-855.30"
          }
        },
        "t9000Area_t9000Core._zz_163": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_163",
            "src": "T9000_FPGA.v:856.23-856.30"
          }
        },
        "t9000Area_t9000Core._zz_164": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_164",
            "src": "T9000_FPGA.v:857.23-857.30"
          }
        },
        "t9000Area_t9000Core._zz_165": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_165",
            "src": "T9000_FPGA.v:858.23-858.30"
          }
        },
        "t9000Area_t9000Core._zz_166": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_166",
            "src": "T9000_FPGA.v:859.23-859.30"
          }
        },
        "t9000Area_t9000Core._zz_167": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_167",
            "src": "T9000_FPGA.v:860.23-860.30"
          }
        },
        "t9000Area_t9000Core._zz_168": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_168",
            "src": "T9000_FPGA.v:861.23-861.30"
          }
        },
        "t9000Area_t9000Core._zz_169": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_169",
            "src": "T9000_FPGA.v:862.23-862.30"
          }
        },
        "t9000Area_t9000Core._zz_17": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_17",
            "src": "T9000_FPGA.v:567.23-567.29"
          }
        },
        "t9000Area_t9000Core._zz_170": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_170",
            "src": "T9000_FPGA.v:863.23-863.30"
          }
        },
        "t9000Area_t9000Core._zz_171": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_171",
            "src": "T9000_FPGA.v:864.23-864.30"
          }
        },
        "t9000Area_t9000Core._zz_172": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_172",
            "src": "T9000_FPGA.v:865.23-865.30"
          }
        },
        "t9000Area_t9000Core._zz_173": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_173",
            "src": "T9000_FPGA.v:866.23-866.30"
          }
        },
        "t9000Area_t9000Core._zz_174": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_174",
            "src": "T9000_FPGA.v:867.23-867.30"
          }
        },
        "t9000Area_t9000Core._zz_175": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_175",
            "src": "T9000_FPGA.v:868.23-868.30"
          }
        },
        "t9000Area_t9000Core._zz_18": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_18",
            "src": "T9000_FPGA.v:568.23-568.29"
          }
        },
        "t9000Area_t9000Core._zz_19": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_19",
            "src": "T9000_FPGA.v:569.23-569.29"
          }
        },
        "t9000Area_t9000Core._zz_20": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_20",
            "src": "T9000_FPGA.v:570.23-570.29"
          }
        },
        "t9000Area_t9000Core._zz_21": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_21",
            "src": "T9000_FPGA.v:571.23-571.29"
          }
        },
        "t9000Area_t9000Core._zz_22": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_22",
            "src": "T9000_FPGA.v:572.23-572.29"
          }
        },
        "t9000Area_t9000Core._zz_23": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_23",
            "src": "T9000_FPGA.v:573.23-573.29"
          }
        },
        "t9000Area_t9000Core._zz_24": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_24",
            "src": "T9000_FPGA.v:574.23-574.29"
          }
        },
        "t9000Area_t9000Core._zz_25": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_25",
            "src": "T9000_FPGA.v:575.23-575.29"
          }
        },
        "t9000Area_t9000Core._zz_26": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_26",
            "src": "T9000_FPGA.v:576.23-576.29"
          }
        },
        "t9000Area_t9000Core._zz_27": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_27",
            "src": "T9000_FPGA.v:577.23-577.29"
          }
        },
        "t9000Area_t9000Core._zz_28": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_28",
            "src": "T9000_FPGA.v:604.23-604.29"
          }
        },
        "t9000Area_t9000Core._zz_29": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_29",
            "src": "T9000_FPGA.v:605.23-605.29"
          }
        },
        "t9000Area_t9000Core._zz_30": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_30",
            "src": "T9000_FPGA.v:606.23-606.29"
          }
        },
        "t9000Area_t9000Core._zz_31": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_31",
            "src": "T9000_FPGA.v:607.23-607.29"
          }
        },
        "t9000Area_t9000Core._zz_32": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_32",
            "src": "T9000_FPGA.v:608.23-608.29"
          }
        },
        "t9000Area_t9000Core._zz_33": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_33",
            "src": "T9000_FPGA.v:609.23-609.29"
          }
        },
        "t9000Area_t9000Core._zz_34": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_34",
            "src": "T9000_FPGA.v:610.23-610.29"
          }
        },
        "t9000Area_t9000Core._zz_35": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_35",
            "src": "T9000_FPGA.v:611.23-611.29"
          }
        },
        "t9000Area_t9000Core._zz_36": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_36",
            "src": "T9000_FPGA.v:612.23-612.29"
          }
        },
        "t9000Area_t9000Core._zz_37": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_37",
            "src": "T9000_FPGA.v:613.23-613.29"
          }
        },
        "t9000Area_t9000Core._zz_38": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_38",
            "src": "T9000_FPGA.v:614.23-614.29"
          }
        },
        "t9000Area_t9000Core._zz_39": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_39",
            "src": "T9000_FPGA.v:615.23-615.29"
          }
        },
        "t9000Area_t9000Core._zz_40": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_40",
            "src": "T9000_FPGA.v:616.23-616.29"
          }
        },
        "t9000Area_t9000Core._zz_41": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_41",
            "src": "T9000_FPGA.v:617.23-617.29"
          }
        },
        "t9000Area_t9000Core._zz_42": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_42",
            "src": "T9000_FPGA.v:618.23-618.29"
          }
        },
        "t9000Area_t9000Core._zz_43": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_43",
            "src": "T9000_FPGA.v:619.23-619.29"
          }
        },
        "t9000Area_t9000Core._zz_44": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_44",
            "src": "T9000_FPGA.v:620.23-620.29"
          }
        },
        "t9000Area_t9000Core._zz_45": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_45",
            "src": "T9000_FPGA.v:621.23-621.29"
          }
        },
        "t9000Area_t9000Core._zz_46": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_46",
            "src": "T9000_FPGA.v:676.23-676.29"
          }
        },
        "t9000Area_t9000Core._zz_47": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_47",
            "src": "T9000_FPGA.v:677.23-677.29"
          }
        },
        "t9000Area_t9000Core._zz_48": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_48",
            "src": "T9000_FPGA.v:678.23-678.29"
          }
        },
        "t9000Area_t9000Core._zz_49": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_49",
            "src": "T9000_FPGA.v:679.23-679.29"
          }
        },
        "t9000Area_t9000Core._zz_50": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_50",
            "src": "T9000_FPGA.v:680.23-680.29"
          }
        },
        "t9000Area_t9000Core._zz_51": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_51",
            "src": "T9000_FPGA.v:681.23-681.29"
          }
        },
        "t9000Area_t9000Core._zz_52": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_52",
            "src": "T9000_FPGA.v:682.23-682.29"
          }
        },
        "t9000Area_t9000Core._zz_53": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_53",
            "src": "T9000_FPGA.v:683.23-683.29"
          }
        },
        "t9000Area_t9000Core._zz_54": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_54",
            "src": "T9000_FPGA.v:684.23-684.29"
          }
        },
        "t9000Area_t9000Core._zz_55": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_55",
            "src": "T9000_FPGA.v:685.23-685.29"
          }
        },
        "t9000Area_t9000Core._zz_56": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_56",
            "src": "T9000_FPGA.v:686.23-686.29"
          }
        },
        "t9000Area_t9000Core._zz_57": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_57",
            "src": "T9000_FPGA.v:687.23-687.29"
          }
        },
        "t9000Area_t9000Core._zz_58": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_58",
            "src": "T9000_FPGA.v:688.23-688.29"
          }
        },
        "t9000Area_t9000Core._zz_59": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_59",
            "src": "T9000_FPGA.v:689.23-689.29"
          }
        },
        "t9000Area_t9000Core._zz_60": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_60",
            "src": "T9000_FPGA.v:712.23-712.29"
          }
        },
        "t9000Area_t9000Core._zz_61": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_61",
            "src": "T9000_FPGA.v:713.23-713.29"
          }
        },
        "t9000Area_t9000Core._zz_62": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_62",
            "src": "T9000_FPGA.v:714.23-714.29"
          }
        },
        "t9000Area_t9000Core._zz_63": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_63",
            "src": "T9000_FPGA.v:715.23-715.29"
          }
        },
        "t9000Area_t9000Core._zz_64": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_64",
            "src": "T9000_FPGA.v:716.23-716.29"
          }
        },
        "t9000Area_t9000Core._zz_65": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_65",
            "src": "T9000_FPGA.v:717.23-717.29"
          }
        },
        "t9000Area_t9000Core._zz_66": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_66",
            "src": "T9000_FPGA.v:718.23-718.29"
          }
        },
        "t9000Area_t9000Core._zz_67": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_67",
            "src": "T9000_FPGA.v:719.23-719.29"
          }
        },
        "t9000Area_t9000Core._zz_68": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_68",
            "src": "T9000_FPGA.v:720.23-720.29"
          }
        },
        "t9000Area_t9000Core._zz_69": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_69",
            "src": "T9000_FPGA.v:721.23-721.29"
          }
        },
        "t9000Area_t9000Core._zz_70": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_70",
            "src": "T9000_FPGA.v:722.23-722.29"
          }
        },
        "t9000Area_t9000Core._zz_71": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_71",
            "src": "T9000_FPGA.v:723.23-723.29"
          }
        },
        "t9000Area_t9000Core._zz_72": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_72",
            "src": "T9000_FPGA.v:750.23-750.29"
          }
        },
        "t9000Area_t9000Core._zz_73": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_73",
            "src": "T9000_FPGA.v:751.23-751.29"
          }
        },
        "t9000Area_t9000Core._zz_74": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_74",
            "src": "T9000_FPGA.v:752.23-752.29"
          }
        },
        "t9000Area_t9000Core._zz_75": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_75",
            "src": "T9000_FPGA.v:753.23-753.29"
          }
        },
        "t9000Area_t9000Core._zz_76": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_76",
            "src": "T9000_FPGA.v:754.23-754.29"
          }
        },
        "t9000Area_t9000Core._zz_77": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "1", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_77",
            "src": "T9000_FPGA.v:755.23-755.29"
          }
        },
        "t9000Area_t9000Core._zz_78": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_78",
            "src": "T9000_FPGA.v:756.23-756.29"
          }
        },
        "t9000Area_t9000Core._zz_79": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_79",
            "src": "T9000_FPGA.v:757.23-757.29"
          }
        },
        "t9000Area_t9000Core._zz_8": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_8",
            "src": "T9000_FPGA.v:558.23-558.28"
          }
        },
        "t9000Area_t9000Core._zz_80": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_80",
            "src": "T9000_FPGA.v:758.23-758.29"
          }
        },
        "t9000Area_t9000Core._zz_81": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_81",
            "src": "T9000_FPGA.v:759.23-759.29"
          }
        },
        "t9000Area_t9000Core._zz_82": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_82",
            "src": "T9000_FPGA.v:766.23-766.29"
          }
        },
        "t9000Area_t9000Core._zz_83": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_83",
            "src": "T9000_FPGA.v:767.23-767.29"
          }
        },
        "t9000Area_t9000Core._zz_84": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_84",
            "src": "T9000_FPGA.v:768.23-768.29"
          }
        },
        "t9000Area_t9000Core._zz_85": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_85",
            "src": "T9000_FPGA.v:769.23-769.29"
          }
        },
        "t9000Area_t9000Core._zz_86": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_86",
            "src": "T9000_FPGA.v:770.23-770.29"
          }
        },
        "t9000Area_t9000Core._zz_87": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_87",
            "src": "T9000_FPGA.v:771.23-771.29"
          }
        },
        "t9000Area_t9000Core._zz_88": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_88",
            "src": "T9000_FPGA.v:772.23-772.29"
          }
        },
        "t9000Area_t9000Core._zz_89": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_89",
            "src": "T9000_FPGA.v:773.23-773.29"
          }
        },
        "t9000Area_t9000Core._zz_9": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_9",
            "src": "T9000_FPGA.v:559.23-559.28"
          }
        },
        "t9000Area_t9000Core._zz_90": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_90",
            "src": "T9000_FPGA.v:774.23-774.29"
          }
        },
        "t9000Area_t9000Core._zz_91": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_91",
            "src": "T9000_FPGA.v:775.23-775.29"
          }
        },
        "t9000Area_t9000Core._zz_92": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_92",
            "src": "T9000_FPGA.v:776.23-776.29"
          }
        },
        "t9000Area_t9000Core._zz_93": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_93",
            "src": "T9000_FPGA.v:777.23-777.29"
          }
        },
        "t9000Area_t9000Core._zz_94": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_94",
            "src": "T9000_FPGA.v:778.23-778.29"
          }
        },
        "t9000Area_t9000Core._zz_95": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_95",
            "src": "T9000_FPGA.v:779.23-779.29"
          }
        },
        "t9000Area_t9000Core._zz_96": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_96",
            "src": "T9000_FPGA.v:780.23-780.29"
          }
        },
        "t9000Area_t9000Core._zz_97": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_97",
            "src": "T9000_FPGA.v:781.23-781.29"
          }
        },
        "t9000Area_t9000Core._zz_98": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_98",
            "src": "T9000_FPGA.v:782.23-782.29"
          }
        },
        "t9000Area_t9000Core._zz_99": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_99",
            "src": "T9000_FPGA.v:783.23-783.29"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121",
            "src": "T9000_FPGA.v:760.23-760.77"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121_1",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:761.23-761.79"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145",
            "src": "T9000_FPGA.v:763.23-763.77"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145_1": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145_1",
            "src": "T9000_FPGA.v:764.23-764.79"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_32": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_32",
            "src": "T9000_FPGA.v:640.23-640.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35",
            "src": "T9000_FPGA.v:641.23-641.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_1",
            "src": "T9000_FPGA.v:642.23-642.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_2",
            "src": "T9000_FPGA.v:643.23-643.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_3",
            "src": "T9000_FPGA.v:644.23-644.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_4",
            "src": "T9000_FPGA.v:645.23-645.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_5": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_35_5",
            "src": "T9000_FPGA.v:646.23-646.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_38": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_38",
            "src": "T9000_FPGA.v:649.23-649.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_38_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_38_1",
            "src": "T9000_FPGA.v:650.23-650.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_42_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_42_1",
            "src": "T9000_FPGA.v:652.23-652.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_43_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_43_1",
            "src": "T9000_FPGA.v:654.23-654.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50",
            "src": "T9000_FPGA.v:655.23-655.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50_1",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:656.23-656.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53",
            "src": "T9000_FPGA.v:657.23-657.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53_1",
            "src": "T9000_FPGA.v:658.23-658.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77",
            "src": "T9000_FPGA.v:725.23-725.76"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_1",
            "src": "T9000_FPGA.v:726.23-726.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_2",
            "src": "T9000_FPGA.v:727.23-727.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_3",
            "src": "T9000_FPGA.v:728.23-728.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_4",
            "src": "T9000_FPGA.v:729.23-729.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_5": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_5",
            "src": "T9000_FPGA.v:730.23-730.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_7": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_7",
            "src": "T9000_FPGA.v:732.23-732.78"
          }
        },
        "t9000Area_t9000Core._zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_8": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz__zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_77_8",
            "src": "T9000_FPGA.v:733.23-733.78"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_100": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_100",
            "src": "T9000_FPGA.v:1459.23-1459.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_121",
            "src": "T9000_FPGA.v:1582.23-1582.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_124": {
          "hide_name": 0,
          "bits": [ "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_124",
            "src": "T9000_FPGA.v:1603.23-1603.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145": {
          "hide_name": 0,
          "bits": [ "x", "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_145",
            "src": "T9000_FPGA.v:1656.23-1656.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_149": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_149",
            "src": "T9000_FPGA.v:1686.23-1686.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_151": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_151",
            "src": "T9000_FPGA.v:1702.23-1702.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_153": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_153",
            "src": "T9000_FPGA.v:1717.23-1717.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_203": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_203",
            "src": "T9000_FPGA.v:1965.23-1965.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_207": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_207",
            "src": "T9000_FPGA.v:1993.23-1993.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_229": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_229",
            "src": "T9000_FPGA.v:869.23-869.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_230": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_230",
            "src": "T9000_FPGA.v:870.23-870.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_231": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_231",
            "src": "T9000_FPGA.v:871.23-871.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_233": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_233",
            "src": "T9000_FPGA.v:873.23-873.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_241": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "1", "1", "1", "1", "1", "1", "1", "0", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_241",
            "src": "T9000_FPGA.v:883.23-883.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_242": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_242",
            "src": "T9000_FPGA.v:884.23-884.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_245": {
          "hide_name": 0,
          "bits": [ "x", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_245",
            "src": "T9000_FPGA.v:887.23-887.73"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_28": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_28",
            "src": "T9000_FPGA.v:1067.23-1067.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_29": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_29",
            "src": "T9000_FPGA.v:1068.23-1068.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_30": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_30",
            "src": "T9000_FPGA.v:1070.23-1070.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_31": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_31",
            "src": "T9000_FPGA.v:1071.23-1071.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_41": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_41",
            "src": "T9000_FPGA.v:1122.23-1122.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_50",
            "src": "T9000_FPGA.v:1167.23-1167.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_51": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_51",
            "src": "T9000_FPGA.v:1174.23-1174.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_52": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_52",
            "src": "T9000_FPGA.v:1181.23-1181.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_53",
            "src": "T9000_FPGA.v:1188.23-1188.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_54": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_54",
            "src": "T9000_FPGA.v:1189.23-1189.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_55": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_55",
            "src": "T9000_FPGA.v:1196.23-1196.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_56": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_56",
            "src": "T9000_FPGA.v:1203.23-1203.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_71": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_71",
            "src": "T9000_FPGA.v:1295.23-1295.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_72": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_72",
            "src": "T9000_FPGA.v:1302.23-1302.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_73": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_73",
            "src": "T9000_FPGA.v:1309.23-1309.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_74": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_74",
            "src": "T9000_FPGA.v:1332.23-1332.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_75": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_75",
            "src": "T9000_FPGA.v:1339.23-1339.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_76": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_76",
            "src": "T9000_FPGA.v:1346.23-1346.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_78": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_78",
            "src": "T9000_FPGA.v:1362.23-1362.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_79": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_79",
            "src": "T9000_FPGA.v:1364.23-1364.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_80": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_80",
            "src": "T9000_FPGA.v:1365.23-1365.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_81": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_81",
            "src": "T9000_FPGA.v:1367.23-1367.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_82": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_82",
            "src": "T9000_FPGA.v:1368.23-1368.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_86": {
          "hide_name": 0,
          "bits": [ "0", "0", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_86",
            "src": "T9000_FPGA.v:1374.23-1374.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_88": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_88",
            "src": "T9000_FPGA.v:1382.23-1382.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_89": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_89",
            "src": "T9000_FPGA.v:1389.23-1389.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_99": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_99",
            "src": "T9000_FPGA.v:1452.23-1452.72"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_AFIX": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_down_fpu_RESULT_AFIX",
            "src": "T9000_FPGA.v:2028.23-2028.74"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_2",
            "src": "T9000_FPGA.v:796.23-796.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_3": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_3",
            "src": "T9000_FPGA.v:797.23-797.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_4": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_4",
            "src": "T9000_FPGA.v:798.23-798.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_5": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_5",
            "src": "T9000_FPGA.v:799.23-799.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_6": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_6",
            "src": "T9000_FPGA.v:800.23-800.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_7": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_7",
            "src": "T9000_FPGA.v:801.23-801.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_8": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_8",
            "src": "T9000_FPGA.v:802.23-802.64"
          }
        },
        "t9000Area_t9000Core._zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_9": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_toplevel_fpu_fpPipe_ctrl_0_up_valid_9",
            "src": "T9000_FPGA.v:803.23-803.64"
          }
        },
        "t9000Area_t9000Core._zz_when": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when",
            "src": "T9000_FPGA.v:578.23-578.31"
          }
        },
        "t9000Area_t9000Core._zz_when_1": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_1",
            "src": "T9000_FPGA.v:579.23-579.33"
          }
        },
        "t9000Area_t9000Core._zz_when_10": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_10",
            "src": "T9000_FPGA.v:588.23-588.34"
          }
        },
        "t9000Area_t9000Core._zz_when_11": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_11",
            "src": "T9000_FPGA.v:589.23-589.34"
          }
        },
        "t9000Area_t9000Core._zz_when_12": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_12",
            "src": "T9000_FPGA.v:590.23-590.34"
          }
        },
        "t9000Area_t9000Core._zz_when_13": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_13",
            "src": "T9000_FPGA.v:591.23-591.34"
          }
        },
        "t9000Area_t9000Core._zz_when_14": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_14",
            "src": "T9000_FPGA.v:592.23-592.34"
          }
        },
        "t9000Area_t9000Core._zz_when_15": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_15",
            "src": "T9000_FPGA.v:593.23-593.34"
          }
        },
        "t9000Area_t9000Core._zz_when_16": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_16",
            "src": "T9000_FPGA.v:594.23-594.34"
          }
        },
        "t9000Area_t9000Core._zz_when_17": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_17",
            "src": "T9000_FPGA.v:595.23-595.34"
          }
        },
        "t9000Area_t9000Core._zz_when_18": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_18",
            "src": "T9000_FPGA.v:596.23-596.34"
          }
        },
        "t9000Area_t9000Core._zz_when_19": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_19",
            "src": "T9000_FPGA.v:597.23-597.34"
          }
        },
        "t9000Area_t9000Core._zz_when_2": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_2",
            "src": "T9000_FPGA.v:580.23-580.33"
          }
        },
        "t9000Area_t9000Core._zz_when_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_20",
            "src": "T9000_FPGA.v:804.23-804.34"
          }
        },
        "t9000Area_t9000Core._zz_when_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_3",
            "src": "T9000_FPGA.v:581.23-581.33"
          }
        },
        "t9000Area_t9000Core._zz_when_4": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_4",
            "src": "T9000_FPGA.v:582.23-582.33"
          }
        },
        "t9000Area_t9000Core._zz_when_5": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_5",
            "src": "T9000_FPGA.v:583.23-583.33"
          }
        },
        "t9000Area_t9000Core._zz_when_6": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_6",
            "src": "T9000_FPGA.v:584.23-584.33"
          }
        },
        "t9000Area_t9000Core._zz_when_7": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_7",
            "src": "T9000_FPGA.v:585.23-585.33"
          }
        },
        "t9000Area_t9000Core._zz_when_8": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_8",
            "src": "T9000_FPGA.v:586.23-586.33"
          }
        },
        "t9000Area_t9000Core._zz_when_9": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_9",
            "src": "T9000_FPGA.v:587.23-587.33"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_10": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_10",
            "src": "T9000_FPGA.v:669.23-669.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_11": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_11",
            "src": "T9000_FPGA.v:670.23-670.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_12": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_12",
            "src": "T9000_FPGA.v:671.23-671.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_13": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_13",
            "src": "T9000_FPGA.v:672.23-672.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_14": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_14",
            "src": "T9000_FPGA.v:673.23-673.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_15": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_15",
            "src": "T9000_FPGA.v:674.23-674.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_16": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_16",
            "src": "T9000_FPGA.v:675.23-675.57"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_3",
            "src": "T9000_FPGA.v:662.23-662.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_4": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_4",
            "src": "T9000_FPGA.v:663.23-663.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_5": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_5",
            "src": "T9000_FPGA.v:664.23-664.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_6": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_6",
            "src": "T9000_FPGA.v:665.23-665.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_7": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_7",
            "src": "T9000_FPGA.v:666.23-666.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_8": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_8",
            "src": "T9000_FPGA.v:667.23-667.56"
          }
        },
        "t9000Area_t9000Core._zz_when_ControlFlowPlugin_l115_9": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_ControlFlowPlugin_l115_9",
            "src": "T9000_FPGA.v:668.23-668.56"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_10": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_10",
            "src": "T9000_FPGA.v:748.23-748.52"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_11": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_11",
            "src": "T9000_FPGA.v:749.23-749.52"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_2": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_2",
            "src": "T9000_FPGA.v:740.23-740.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_3",
            "src": "T9000_FPGA.v:741.23-741.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_4": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_4",
            "src": "T9000_FPGA.v:742.23-742.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_5": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_5",
            "src": "T9000_FPGA.v:743.23-743.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_6": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_6",
            "src": "T9000_FPGA.v:744.23-744.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_7": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "1", "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_7",
            "src": "T9000_FPGA.v:745.23-745.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_8": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_8",
            "src": "T9000_FPGA.v:746.23-746.51"
          }
        },
        "t9000Area_t9000Core._zz_when_GeneralPlugin_l69_9": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_GeneralPlugin_l69_9",
            "src": "T9000_FPGA.v:747.23-747.51"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135",
            "src": "T9000_FPGA.v:923.23-923.51"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_10": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_10",
            "src": "T9000_FPGA.v:699.23-699.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_11": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_11",
            "src": "T9000_FPGA.v:700.23-700.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_13": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_13",
            "src": "T9000_FPGA.v:702.23-702.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_14": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_14",
            "src": "T9000_FPGA.v:703.23-703.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_15": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_15",
            "src": "T9000_FPGA.v:704.23-704.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_16": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_16",
            "src": "T9000_FPGA.v:705.23-705.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_17": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_17",
            "src": "T9000_FPGA.v:706.23-706.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_18": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_18",
            "src": "T9000_FPGA.v:707.23-707.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_19": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_19",
            "src": "T9000_FPGA.v:708.23-708.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_20": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_20",
            "src": "T9000_FPGA.v:709.23-709.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_21": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_21",
            "src": "T9000_FPGA.v:710.23-710.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_22": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_22",
            "src": "T9000_FPGA.v:711.23-711.54"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_3",
            "src": "T9000_FPGA.v:1360.23-1360.53"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_4",
            "src": "T9000_FPGA.v:1361.23-1361.53"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_7": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_7",
            "src": "T9000_FPGA.v:696.23-696.53"
          }
        },
        "t9000Area_t9000Core._zz_when_IndexingPlugin_l135_8": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_IndexingPlugin_l135_8",
            "src": "T9000_FPGA.v:697.23-697.53"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_10": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_10",
            "src": "T9000_FPGA.v:629.23-629.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_11": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_11",
            "src": "T9000_FPGA.v:630.23-630.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_12": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_12",
            "src": "T9000_FPGA.v:631.23-631.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_13": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_13",
            "src": "T9000_FPGA.v:632.23-632.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_14": {
          "hide_name": 0,
          "bits": [ "1", "0", "1", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_14",
            "src": "T9000_FPGA.v:633.23-633.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_15": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_15",
            "src": "T9000_FPGA.v:634.23-634.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_16": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_16",
            "src": "T9000_FPGA.v:635.23-635.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_17": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_17",
            "src": "T9000_FPGA.v:636.23-636.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_18": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_18",
            "src": "T9000_FPGA.v:637.23-637.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_19": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_19",
            "src": "T9000_FPGA.v:638.23-638.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_20": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_20",
            "src": "T9000_FPGA.v:639.23-639.55"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_3": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_3",
            "src": "T9000_FPGA.v:622.23-622.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_4": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_4",
            "src": "T9000_FPGA.v:623.23-623.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_5": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_5",
            "src": "T9000_FPGA.v:624.23-624.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_6": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_6",
            "src": "T9000_FPGA.v:625.23-625.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_7": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_7",
            "src": "T9000_FPGA.v:626.23-626.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_8": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_8",
            "src": "T9000_FPGA.v:627.23-627.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l142_9": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l142_9",
            "src": "T9000_FPGA.v:628.23-628.54"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l220": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l220",
            "src": "T9000_FPGA.v:1073.23-1073.52"
          }
        },
        "t9000Area_t9000Core._zz_when_LongArithPlugin_l220_1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_LongArithPlugin_l220_1",
            "src": "T9000_FPGA.v:1074.23-1074.54"
          }
        },
        "t9000Area_t9000Core._zz_when_RangeCheckPlugin_l124_7": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_RangeCheckPlugin_l124_7",
            "src": "T9000_FPGA.v:736.23-736.55"
          }
        },
        "t9000Area_t9000Core._zz_when_RangeCheckPlugin_l124_8": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core _zz_when_RangeCheckPlugin_l124_8",
            "src": "T9000_FPGA.v:737.23-737.55"
          }
        },
        "t9000Area_t9000Core.addressCache_down_isFiring": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core addressCache_down_isFiring",
            "src": "T9000_FPGA.v:941.23-941.49"
          }
        },
        "t9000Area_t9000Core.addressCache_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core addressCache_down_isReady",
            "src": "T9000_FPGA.v:933.23-933.48"
          }
        },
        "t9000Area_t9000Core.addressCache_down_isValid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core addressCache_down_isValid",
            "src": "T9000_FPGA.v:934.23-934.48"
          }
        },
        "t9000Area_t9000Core.execute_down_isFiring": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core execute_down_isFiring",
            "src": "T9000_FPGA.v:940.23-940.44"
          }
        },
        "t9000Area_t9000Core.execute_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core execute_down_isReady",
            "src": "T9000_FPGA.v:931.23-931.43"
          }
        },
        "t9000Area_t9000Core.execute_down_isValid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core execute_down_isValid",
            "src": "T9000_FPGA.v:932.23-932.43"
          }
        },
        "t9000Area_t9000Core.fetchGroup_down_isFiring": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core fetchGroup_down_isFiring",
            "src": "T9000_FPGA.v:943.23-943.47"
          }
        },
        "t9000Area_t9000Core.fetchGroup_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core fetchGroup_down_isReady",
            "src": "T9000_FPGA.v:937.23-937.46"
          }
        },
        "t9000Area_t9000Core.fetchGroup_down_isValid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core fetchGroup_down_isValid",
            "src": "T9000_FPGA.v:938.23-938.46"
          }
        },
        "t9000Area_t9000Core.io_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core io_clk",
            "src": "T9000_FPGA.v:113.24-113.30"
          }
        },
        "t9000Area_t9000Core.io_rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core io_rst",
            "src": "T9000_FPGA.v:114.24-114.30"
          }
        },
        "t9000Area_t9000Core.localDecode_down_isFiring": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core localDecode_down_isFiring",
            "src": "T9000_FPGA.v:942.23-942.48"
          }
        },
        "t9000Area_t9000Core.localDecode_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core localDecode_down_isReady",
            "src": "T9000_FPGA.v:935.23-935.47"
          }
        },
        "t9000Area_t9000Core.localDecode_down_isValid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core localDecode_down_isValid",
            "src": "T9000_FPGA.v:936.23-936.47"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245",
            "src": "T9000_FPGA.v:959.23-959.39"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_1": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_1",
            "src": "T9000_FPGA.v:962.23-962.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_10": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_10",
            "src": "T9000_FPGA.v:1327.23-1327.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_11": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_11",
            "src": "T9000_FPGA.v:1329.23-1329.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_12": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_12",
            "src": "T9000_FPGA.v:1363.23-1363.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_13": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_13",
            "src": "T9000_FPGA.v:1366.23-1366.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_14": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_14",
            "src": "T9000_FPGA.v:1369.23-1369.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_15": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_15",
            "src": "T9000_FPGA.v:1372.23-1372.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_16": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_16",
            "src": "T9000_FPGA.v:1437.23-1437.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_17": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_17",
            "src": "T9000_FPGA.v:1440.23-1440.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_18": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_18",
            "src": "T9000_FPGA.v:1443.23-1443.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_19": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_19",
            "src": "T9000_FPGA.v:1525.23-1525.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_2": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_2",
            "src": "T9000_FPGA.v:965.23-965.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_20": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_20",
            "src": "T9000_FPGA.v:1528.23-1528.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_21": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_21",
            "src": "T9000_FPGA.v:1531.23-1531.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_22": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_22",
            "src": "T9000_FPGA.v:1642.23-1642.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_23": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_23",
            "src": "T9000_FPGA.v:1645.23-1645.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_24": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_24",
            "src": "T9000_FPGA.v:1648.23-1648.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_25": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_25",
            "src": "T9000_FPGA.v:1760.23-1760.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_26": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_26",
            "src": "T9000_FPGA.v:1763.23-1763.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_27": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_27",
            "src": "T9000_FPGA.v:1766.23-1766.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_28": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_28",
            "src": "T9000_FPGA.v:1808.23-1808.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_29": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_29",
            "src": "T9000_FPGA.v:1811.23-1811.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_3": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_3",
            "src": "T9000_FPGA.v:1066.23-1066.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_30": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_30",
            "src": "T9000_FPGA.v:1814.23-1814.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_31": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_31",
            "src": "T9000_FPGA.v:1918.23-1918.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_32": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_32",
            "src": "T9000_FPGA.v:1921.23-1921.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_33": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_33",
            "src": "T9000_FPGA.v:1924.23-1924.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_35": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_35",
            "src": "T9000_FPGA.v:2037.23-2037.42"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_4": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_4",
            "src": "T9000_FPGA.v:1069.23-1069.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_5": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_5",
            "src": "T9000_FPGA.v:1072.23-1072.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_6": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_6",
            "src": "T9000_FPGA.v:1222.23-1222.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_7": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_7",
            "src": "T9000_FPGA.v:1225.23-1225.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_8": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_8",
            "src": "T9000_FPGA.v:1228.23-1228.41"
          }
        },
        "t9000Area_t9000Core.switch_Misc_l245_9": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core switch_Misc_l245_9",
            "src": "T9000_FPGA.v:1325.23-1325.41"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_address": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_address",
            "src": "T9000_FPGA.v:103.24-103.62"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_data",
            "src": "T9000_FPGA.v:105.24-105.59"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_length": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_length",
            "src": "T9000_FPGA.v:104.24-104.61"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_mask",
            "src": "T9000_FPGA.v:106.24-106.59"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_opcode": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_opcode",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:102.24-102.61"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_fragment_source": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_fragment_source",
            "src": "T9000_FPGA.v:101.24-101.61"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_payload_last": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_payload_last",
            "src": "T9000_FPGA.v:100.24-100.50"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_ready",
            "src": "T9000_FPGA.v:99.24-99.43"
          }
        },
        "t9000Area_t9000Core.systemBus_cmd_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_cmd_valid",
            "src": "T9000_FPGA.v:98.24-98.43"
          }
        },
        "t9000Area_t9000Core.systemBus_rsp_payload_fragment_data": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_rsp_payload_fragment_data",
            "src": "T9000_FPGA.v:112.24-112.59",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "t9000Area_t9000Core.systemBus_rsp_payload_last": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_rsp_payload_last",
            "src": "T9000_FPGA.v:109.24-109.50"
          }
        },
        "t9000Area_t9000Core.systemBus_rsp_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_rsp_ready",
            "src": "T9000_FPGA.v:108.24-108.43"
          }
        },
        "t9000Area_t9000Core.systemBus_rsp_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core systemBus_rsp_valid",
            "src": "T9000_FPGA.v:107.24-107.43"
          }
        },
        "t9000Area_t9000Core.toplevel_fpu_fpPipe_ctrl_0_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core toplevel_fpu_fpPipe_ctrl_0_down_isReady",
            "src": "T9000_FPGA.v:906.23-906.62"
          }
        },
        "t9000Area_t9000Core.when_ChannelPlugin_l154": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_ChannelPlugin_l154",
            "src": "T9000_FPGA.v:1677.23-1677.46"
          }
        },
        "t9000Area_t9000Core.when_ChannelPlugin_l167": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_ChannelPlugin_l167",
            "src": "T9000_FPGA.v:1693.23-1693.46"
          }
        },
        "t9000Area_t9000Core.when_ChannelPlugin_l177": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_ChannelPlugin_l177",
            "src": "T9000_FPGA.v:1709.23-1709.46"
          }
        },
        "t9000Area_t9000Core.when_ChannelPlugin_l190": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_ChannelPlugin_l190",
            "src": "T9000_FPGA.v:1724.23-1724.46"
          }
        },
        "t9000Area_t9000Core.when_ChannelPlugin_l200": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_ChannelPlugin_l200",
            "src": "T9000_FPGA.v:1739.23-1739.46"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144",
            "src": "T9000_FPGA.v:969.23-969.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_1",
            "src": "T9000_FPGA.v:976.23-976.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_10": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_10",
            "src": "T9000_FPGA.v:1039.23-1039.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_100": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_100",
            "src": "T9000_FPGA.v:1860.23-1860.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_101": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_101",
            "src": "T9000_FPGA.v:1867.23-1867.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_102": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_102",
            "src": "T9000_FPGA.v:1874.23-1874.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_103": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_103",
            "src": "T9000_FPGA.v:1881.23-1881.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_104": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_104",
            "src": "T9000_FPGA.v:1888.23-1888.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_105": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_105",
            "src": "T9000_FPGA.v:1895.23-1895.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_106": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_106",
            "src": "T9000_FPGA.v:1902.23-1902.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_107": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_107",
            "src": "T9000_FPGA.v:1928.23-1928.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_108": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_108",
            "src": "T9000_FPGA.v:1935.23-1935.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_109": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_109",
            "src": "T9000_FPGA.v:1942.23-1942.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_11": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_11",
            "src": "T9000_FPGA.v:1046.23-1046.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_110": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_110",
            "src": "T9000_FPGA.v:1951.23-1951.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_111": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_111",
            "src": "T9000_FPGA.v:1959.23-1959.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_112": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_112",
            "src": "T9000_FPGA.v:1966.23-1966.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_113": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_113",
            "src": "T9000_FPGA.v:1973.23-1973.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_114": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_114",
            "src": "T9000_FPGA.v:1980.23-1980.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_115": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_115",
            "src": "T9000_FPGA.v:1987.23-1987.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_116": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_116",
            "src": "T9000_FPGA.v:1994.23-1994.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_117": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_117",
            "src": "T9000_FPGA.v:2001.23-2001.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_118": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_118",
            "src": "T9000_FPGA.v:2008.23-2008.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_119": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_119",
            "src": "T9000_FPGA.v:2017.23-2017.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_12": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_12",
            "src": "T9000_FPGA.v:1053.23-1053.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_13": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_13",
            "src": "T9000_FPGA.v:1077.23-1077.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_14": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_14",
            "src": "T9000_FPGA.v:1084.23-1084.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_15": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_15",
            "src": "T9000_FPGA.v:1092.23-1092.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_16": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_16",
            "src": "T9000_FPGA.v:1099.23-1099.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_17": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_17",
            "src": "T9000_FPGA.v:1108.23-1108.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_18": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_18",
            "src": "T9000_FPGA.v:1115.23-1115.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_19": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_19",
            "src": "T9000_FPGA.v:1124.23-1124.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_2": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_2",
            "src": "T9000_FPGA.v:983.23-983.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_20",
            "src": "T9000_FPGA.v:1131.23-1131.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_21": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_21",
            "src": "T9000_FPGA.v:1139.23-1139.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_22": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_22",
            "src": "T9000_FPGA.v:1146.23-1146.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_23": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_23",
            "src": "T9000_FPGA.v:1154.23-1154.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_24": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_24",
            "src": "T9000_FPGA.v:1161.23-1161.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_25": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_25",
            "src": "T9000_FPGA.v:1168.23-1168.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_26": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_26",
            "src": "T9000_FPGA.v:1175.23-1175.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_27": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_27",
            "src": "T9000_FPGA.v:1182.23-1182.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_28": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_28",
            "src": "T9000_FPGA.v:1190.23-1190.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_29": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_29",
            "src": "T9000_FPGA.v:1197.23-1197.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_3",
            "src": "T9000_FPGA.v:990.23-990.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_30": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_30",
            "src": "T9000_FPGA.v:1204.23-1204.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_31": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_31",
            "src": "T9000_FPGA.v:1211.23-1211.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_32": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_32",
            "src": "T9000_FPGA.v:1232.23-1232.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_33": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_33",
            "src": "T9000_FPGA.v:1239.23-1239.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_34": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_34",
            "src": "T9000_FPGA.v:1246.23-1246.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_35": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_35",
            "src": "T9000_FPGA.v:1253.23-1253.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_36": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_36",
            "src": "T9000_FPGA.v:1260.23-1260.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_37": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_37",
            "src": "T9000_FPGA.v:1267.23-1267.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_38": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_38",
            "src": "T9000_FPGA.v:1274.23-1274.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_39": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_39",
            "src": "T9000_FPGA.v:1282.23-1282.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_4": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_4",
            "src": "T9000_FPGA.v:997.23-997.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_40": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_40",
            "src": "T9000_FPGA.v:1289.23-1289.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_41": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_41",
            "src": "T9000_FPGA.v:1296.23-1296.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_42": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_42",
            "src": "T9000_FPGA.v:1303.23-1303.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_43": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_43",
            "src": "T9000_FPGA.v:1310.23-1310.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_44": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_44",
            "src": "T9000_FPGA.v:1333.23-1333.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_45": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_45",
            "src": "T9000_FPGA.v:1340.23-1340.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_46": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_46",
            "src": "T9000_FPGA.v:1347.23-1347.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_47": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_47",
            "src": "T9000_FPGA.v:1376.23-1376.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_48": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_48",
            "src": "T9000_FPGA.v:1383.23-1383.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_49": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_49",
            "src": "T9000_FPGA.v:1390.23-1390.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_5": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_5",
            "src": "T9000_FPGA.v:1004.23-1004.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_50": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_50",
            "src": "T9000_FPGA.v:1397.23-1397.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_51": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_51",
            "src": "T9000_FPGA.v:1404.23-1404.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_52": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_52",
            "src": "T9000_FPGA.v:1411.23-1411.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_53": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_53",
            "src": "T9000_FPGA.v:1418.23-1418.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_54": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_54",
            "src": "T9000_FPGA.v:1425.23-1425.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_55": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_55",
            "src": "T9000_FPGA.v:1446.23-1446.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_56": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_56",
            "src": "T9000_FPGA.v:1453.23-1453.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_57": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_57",
            "src": "T9000_FPGA.v:1460.23-1460.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_58": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_58",
            "src": "T9000_FPGA.v:1467.23-1467.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_59": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_59",
            "src": "T9000_FPGA.v:1474.23-1474.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_6": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_6",
            "src": "T9000_FPGA.v:1011.23-1011.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_60": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_60",
            "src": "T9000_FPGA.v:1482.23-1482.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_61": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_61",
            "src": "T9000_FPGA.v:1489.23-1489.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_62": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_62",
            "src": "T9000_FPGA.v:1496.23-1496.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_63": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_63",
            "src": "T9000_FPGA.v:1503.23-1503.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_64": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_64",
            "src": "T9000_FPGA.v:1510.23-1510.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_65": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_65",
            "src": "T9000_FPGA.v:1517.23-1517.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_66": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_66",
            "src": "T9000_FPGA.v:1534.23-1534.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_67": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_67",
            "src": "T9000_FPGA.v:1541.23-1541.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_68": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_68",
            "src": "T9000_FPGA.v:1548.23-1548.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_69": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_69",
            "src": "T9000_FPGA.v:1555.23-1555.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_7": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_7",
            "src": "T9000_FPGA.v:1018.23-1018.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_70": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_70",
            "src": "T9000_FPGA.v:1562.23-1562.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_71": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_71",
            "src": "T9000_FPGA.v:1569.23-1569.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_72": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_72",
            "src": "T9000_FPGA.v:1576.23-1576.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_73": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_73",
            "src": "T9000_FPGA.v:1583.23-1583.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_74": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_74",
            "src": "T9000_FPGA.v:1590.23-1590.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_75": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_75",
            "src": "T9000_FPGA.v:1597.23-1597.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_76": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_76",
            "src": "T9000_FPGA.v:1657.23-1657.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_77": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_77",
            "src": "T9000_FPGA.v:1664.23-1664.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_78": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_78",
            "src": "T9000_FPGA.v:1671.23-1671.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_79": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_79",
            "src": "T9000_FPGA.v:1680.23-1680.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_8": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_8",
            "src": "T9000_FPGA.v:1025.23-1025.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_80": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_80",
            "src": "T9000_FPGA.v:1687.23-1687.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_81": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_81",
            "src": "T9000_FPGA.v:1696.23-1696.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_82": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_82",
            "src": "T9000_FPGA.v:1703.23-1703.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_83": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_83",
            "src": "T9000_FPGA.v:1711.23-1711.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_84": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_84",
            "src": "T9000_FPGA.v:1718.23-1718.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_85": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_85",
            "src": "T9000_FPGA.v:1726.23-1726.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_86": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_86",
            "src": "T9000_FPGA.v:1733.23-1733.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_87": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_87",
            "src": "T9000_FPGA.v:1741.23-1741.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_88": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_88",
            "src": "T9000_FPGA.v:1748.23-1748.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_89": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_89",
            "src": "T9000_FPGA.v:1769.23-1769.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_9": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_9",
            "src": "T9000_FPGA.v:1032.23-1032.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_90": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_90",
            "src": "T9000_FPGA.v:1776.23-1776.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_91": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_91",
            "src": "T9000_FPGA.v:1783.23-1783.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_92": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_92",
            "src": "T9000_FPGA.v:1790.23-1790.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_93": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_93",
            "src": "T9000_FPGA.v:1797.23-1797.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_94": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_94",
            "src": "T9000_FPGA.v:1818.23-1818.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_95": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_95",
            "src": "T9000_FPGA.v:1825.23-1825.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_96": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_96",
            "src": "T9000_FPGA.v:1832.23-1832.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_97": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_97",
            "src": "T9000_FPGA.v:1839.23-1839.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_98": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_98",
            "src": "T9000_FPGA.v:1846.23-1846.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l144_99": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l144_99",
            "src": "T9000_FPGA.v:1853.23-1853.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146",
            "src": "T9000_FPGA.v:970.23-970.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_1": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_1",
            "src": "T9000_FPGA.v:977.23-977.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_10": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_10",
            "src": "T9000_FPGA.v:1040.23-1040.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_100": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_100",
            "src": "T9000_FPGA.v:1861.23-1861.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_101": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_101",
            "src": "T9000_FPGA.v:1868.23-1868.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_102": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_102",
            "src": "T9000_FPGA.v:1875.23-1875.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_103": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_103",
            "src": "T9000_FPGA.v:1882.23-1882.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_104": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_104",
            "src": "T9000_FPGA.v:1889.23-1889.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_105": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_105",
            "src": "T9000_FPGA.v:1896.23-1896.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_106": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_106",
            "src": "T9000_FPGA.v:1903.23-1903.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_107": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_107",
            "src": "T9000_FPGA.v:1929.23-1929.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_108": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_108",
            "src": "T9000_FPGA.v:1936.23-1936.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_109": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_109",
            "src": "T9000_FPGA.v:1943.23-1943.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_11": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_11",
            "src": "T9000_FPGA.v:1047.23-1047.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_110": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_110",
            "src": "T9000_FPGA.v:1952.23-1952.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_111": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_111",
            "src": "T9000_FPGA.v:1960.23-1960.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_112": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_112",
            "src": "T9000_FPGA.v:1967.23-1967.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_113": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_113",
            "src": "T9000_FPGA.v:1974.23-1974.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_114": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_114",
            "src": "T9000_FPGA.v:1981.23-1981.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_115": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_115",
            "src": "T9000_FPGA.v:1988.23-1988.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_116": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_116",
            "src": "T9000_FPGA.v:1995.23-1995.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_117": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_117",
            "src": "T9000_FPGA.v:2002.23-2002.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_118": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_118",
            "src": "T9000_FPGA.v:2009.23-2009.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_119": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_119",
            "src": "T9000_FPGA.v:2018.23-2018.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_12": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_12",
            "src": "T9000_FPGA.v:1054.23-1054.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_13": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_13",
            "src": "T9000_FPGA.v:1078.23-1078.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_14": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_14",
            "src": "T9000_FPGA.v:1085.23-1085.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_15": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_15",
            "src": "T9000_FPGA.v:1093.23-1093.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_16": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_16",
            "src": "T9000_FPGA.v:1100.23-1100.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_17": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_17",
            "src": "T9000_FPGA.v:1109.23-1109.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_18": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_18",
            "src": "T9000_FPGA.v:1116.23-1116.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_19": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_19",
            "src": "T9000_FPGA.v:1125.23-1125.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_2",
            "src": "T9000_FPGA.v:984.23-984.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_20": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_20",
            "src": "T9000_FPGA.v:1132.23-1132.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_21": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_21",
            "src": "T9000_FPGA.v:1140.23-1140.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_22": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_22",
            "src": "T9000_FPGA.v:1147.23-1147.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_23": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_23",
            "src": "T9000_FPGA.v:1155.23-1155.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_24": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_24",
            "src": "T9000_FPGA.v:1162.23-1162.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_25": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_25",
            "src": "T9000_FPGA.v:1169.23-1169.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_26": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_26",
            "src": "T9000_FPGA.v:1176.23-1176.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_27": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_27",
            "src": "T9000_FPGA.v:1183.23-1183.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_28": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_28",
            "src": "T9000_FPGA.v:1191.23-1191.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_29": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_29",
            "src": "T9000_FPGA.v:1198.23-1198.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_3": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_3",
            "src": "T9000_FPGA.v:991.23-991.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_30": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_30",
            "src": "T9000_FPGA.v:1205.23-1205.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_31": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_31",
            "src": "T9000_FPGA.v:1212.23-1212.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_32": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_32",
            "src": "T9000_FPGA.v:1233.23-1233.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_33": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_33",
            "src": "T9000_FPGA.v:1240.23-1240.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_34": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_34",
            "src": "T9000_FPGA.v:1247.23-1247.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_35": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_35",
            "src": "T9000_FPGA.v:1254.23-1254.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_36": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_36",
            "src": "T9000_FPGA.v:1261.23-1261.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_37": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_37",
            "src": "T9000_FPGA.v:1268.23-1268.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_38": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_38",
            "src": "T9000_FPGA.v:1275.23-1275.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_39": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_39",
            "src": "T9000_FPGA.v:1283.23-1283.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_4",
            "src": "T9000_FPGA.v:998.23-998.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_40": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_40",
            "src": "T9000_FPGA.v:1290.23-1290.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_41": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_41",
            "src": "T9000_FPGA.v:1297.23-1297.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_42": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_42",
            "src": "T9000_FPGA.v:1304.23-1304.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_43": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_43",
            "src": "T9000_FPGA.v:1311.23-1311.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_44": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_44",
            "src": "T9000_FPGA.v:1334.23-1334.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_45": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_45",
            "src": "T9000_FPGA.v:1341.23-1341.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_46": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_46",
            "src": "T9000_FPGA.v:1348.23-1348.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_47": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_47",
            "src": "T9000_FPGA.v:1377.23-1377.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_48": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_48",
            "src": "T9000_FPGA.v:1384.23-1384.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_49": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_49",
            "src": "T9000_FPGA.v:1391.23-1391.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_5": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_5",
            "src": "T9000_FPGA.v:1005.23-1005.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_50": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_50",
            "src": "T9000_FPGA.v:1398.23-1398.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_51": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_51",
            "src": "T9000_FPGA.v:1405.23-1405.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_52": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_52",
            "src": "T9000_FPGA.v:1412.23-1412.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_53": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_53",
            "src": "T9000_FPGA.v:1419.23-1419.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_54": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_54",
            "src": "T9000_FPGA.v:1426.23-1426.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_55": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_55",
            "src": "T9000_FPGA.v:1447.23-1447.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_56": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_56",
            "src": "T9000_FPGA.v:1454.23-1454.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_57": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_57",
            "src": "T9000_FPGA.v:1461.23-1461.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_58": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_58",
            "src": "T9000_FPGA.v:1468.23-1468.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_59": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_59",
            "src": "T9000_FPGA.v:1475.23-1475.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_6": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_6",
            "src": "T9000_FPGA.v:1012.23-1012.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_60": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_60",
            "src": "T9000_FPGA.v:1483.23-1483.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_61": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_61",
            "src": "T9000_FPGA.v:1490.23-1490.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_62": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_62",
            "src": "T9000_FPGA.v:1497.23-1497.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_63": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_63",
            "src": "T9000_FPGA.v:1504.23-1504.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_64": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_64",
            "src": "T9000_FPGA.v:1511.23-1511.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_65": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_65",
            "src": "T9000_FPGA.v:1518.23-1518.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_66": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_66",
            "src": "T9000_FPGA.v:1535.23-1535.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_67": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_67",
            "src": "T9000_FPGA.v:1542.23-1542.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_68": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_68",
            "src": "T9000_FPGA.v:1549.23-1549.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_69": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_69",
            "src": "T9000_FPGA.v:1556.23-1556.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_7": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_7",
            "src": "T9000_FPGA.v:1019.23-1019.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_70": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_70",
            "src": "T9000_FPGA.v:1563.23-1563.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_71": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_71",
            "src": "T9000_FPGA.v:1570.23-1570.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_72": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_72",
            "src": "T9000_FPGA.v:1577.23-1577.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_73": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_73",
            "src": "T9000_FPGA.v:1584.23-1584.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_74": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_74",
            "src": "T9000_FPGA.v:1591.23-1591.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_75": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_75",
            "src": "T9000_FPGA.v:1598.23-1598.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_76": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_76",
            "src": "T9000_FPGA.v:1658.23-1658.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_77": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_77",
            "src": "T9000_FPGA.v:1665.23-1665.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_78": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_78",
            "src": "T9000_FPGA.v:1672.23-1672.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_79": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_79",
            "src": "T9000_FPGA.v:1681.23-1681.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_8": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_8",
            "src": "T9000_FPGA.v:1026.23-1026.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_80": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_80",
            "src": "T9000_FPGA.v:1688.23-1688.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_81": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_81",
            "src": "T9000_FPGA.v:1697.23-1697.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_82": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_82",
            "src": "T9000_FPGA.v:1704.23-1704.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_83": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_83",
            "src": "T9000_FPGA.v:1712.23-1712.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_84": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_84",
            "src": "T9000_FPGA.v:1719.23-1719.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_85": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_85",
            "src": "T9000_FPGA.v:1727.23-1727.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_86": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_86",
            "src": "T9000_FPGA.v:1734.23-1734.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_87": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_87",
            "src": "T9000_FPGA.v:1742.23-1742.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_88": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_88",
            "src": "T9000_FPGA.v:1749.23-1749.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_89": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_89",
            "src": "T9000_FPGA.v:1770.23-1770.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_9": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_9",
            "src": "T9000_FPGA.v:1033.23-1033.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_90": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_90",
            "src": "T9000_FPGA.v:1777.23-1777.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_91": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_91",
            "src": "T9000_FPGA.v:1784.23-1784.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_92": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_92",
            "src": "T9000_FPGA.v:1791.23-1791.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_93": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_93",
            "src": "T9000_FPGA.v:1798.23-1798.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_94": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_94",
            "src": "T9000_FPGA.v:1819.23-1819.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_95": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_95",
            "src": "T9000_FPGA.v:1826.23-1826.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_96": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_96",
            "src": "T9000_FPGA.v:1833.23-1833.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_97": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_97",
            "src": "T9000_FPGA.v:1840.23-1840.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_98": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_98",
            "src": "T9000_FPGA.v:1847.23-1847.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l146_99": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l146_99",
            "src": "T9000_FPGA.v:1854.23-1854.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148",
            "src": "T9000_FPGA.v:971.23-971.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_1",
            "src": "T9000_FPGA.v:978.23-978.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_10": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_10",
            "src": "T9000_FPGA.v:1041.23-1041.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_100": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_100",
            "src": "T9000_FPGA.v:1862.23-1862.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_101": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_101",
            "src": "T9000_FPGA.v:1869.23-1869.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_102": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_102",
            "src": "T9000_FPGA.v:1876.23-1876.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_103": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_103",
            "src": "T9000_FPGA.v:1883.23-1883.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_104": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_104",
            "src": "T9000_FPGA.v:1890.23-1890.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_105": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_105",
            "src": "T9000_FPGA.v:1897.23-1897.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_106": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_106",
            "src": "T9000_FPGA.v:1904.23-1904.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_107": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_107",
            "src": "T9000_FPGA.v:1930.23-1930.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_108": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_108",
            "src": "T9000_FPGA.v:1937.23-1937.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_109": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_109",
            "src": "T9000_FPGA.v:1944.23-1944.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_11": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_11",
            "src": "T9000_FPGA.v:1048.23-1048.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_110": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_110",
            "src": "T9000_FPGA.v:1953.23-1953.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_111": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_111",
            "src": "T9000_FPGA.v:1961.23-1961.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_112": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_112",
            "src": "T9000_FPGA.v:1968.23-1968.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_113": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_113",
            "src": "T9000_FPGA.v:1975.23-1975.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_114": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_114",
            "src": "T9000_FPGA.v:1982.23-1982.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_115": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_115",
            "src": "T9000_FPGA.v:1989.23-1989.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_116": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_116",
            "src": "T9000_FPGA.v:1996.23-1996.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_117": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_117",
            "src": "T9000_FPGA.v:2003.23-2003.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_118": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_118",
            "src": "T9000_FPGA.v:2010.23-2010.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_119": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_119",
            "src": "T9000_FPGA.v:2019.23-2019.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_12": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_12",
            "src": "T9000_FPGA.v:1055.23-1055.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_13": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_13",
            "src": "T9000_FPGA.v:1079.23-1079.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_14": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_14",
            "src": "T9000_FPGA.v:1086.23-1086.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_15": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_15",
            "src": "T9000_FPGA.v:1094.23-1094.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_16": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_16",
            "src": "T9000_FPGA.v:1101.23-1101.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_17": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_17",
            "src": "T9000_FPGA.v:1110.23-1110.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_18": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_18",
            "src": "T9000_FPGA.v:1117.23-1117.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_19": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_19",
            "src": "T9000_FPGA.v:1126.23-1126.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_2",
            "src": "T9000_FPGA.v:985.23-985.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_20",
            "src": "T9000_FPGA.v:1133.23-1133.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_21": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_21",
            "src": "T9000_FPGA.v:1141.23-1141.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_22": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_22",
            "src": "T9000_FPGA.v:1148.23-1148.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_23": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_23",
            "src": "T9000_FPGA.v:1156.23-1156.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_24": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_24",
            "src": "T9000_FPGA.v:1163.23-1163.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_25": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_25",
            "src": "T9000_FPGA.v:1170.23-1170.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_26": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_26",
            "src": "T9000_FPGA.v:1177.23-1177.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_27": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_27",
            "src": "T9000_FPGA.v:1184.23-1184.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_28": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_28",
            "src": "T9000_FPGA.v:1192.23-1192.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_29": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_29",
            "src": "T9000_FPGA.v:1199.23-1199.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_3",
            "src": "T9000_FPGA.v:992.23-992.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_30": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_30",
            "src": "T9000_FPGA.v:1206.23-1206.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_31": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_31",
            "src": "T9000_FPGA.v:1213.23-1213.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_32": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_32",
            "src": "T9000_FPGA.v:1234.23-1234.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_33": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_33",
            "src": "T9000_FPGA.v:1241.23-1241.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_34": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_34",
            "src": "T9000_FPGA.v:1248.23-1248.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_35": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_35",
            "src": "T9000_FPGA.v:1255.23-1255.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_36": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_36",
            "src": "T9000_FPGA.v:1262.23-1262.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_37": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_37",
            "src": "T9000_FPGA.v:1269.23-1269.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_38": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_38",
            "src": "T9000_FPGA.v:1276.23-1276.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_39": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_39",
            "src": "T9000_FPGA.v:1284.23-1284.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_4",
            "src": "T9000_FPGA.v:999.23-999.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_40": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_40",
            "src": "T9000_FPGA.v:1291.23-1291.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_41": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_41",
            "src": "T9000_FPGA.v:1298.23-1298.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_42": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_42",
            "src": "T9000_FPGA.v:1305.23-1305.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_43": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_43",
            "src": "T9000_FPGA.v:1312.23-1312.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_44": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_44",
            "src": "T9000_FPGA.v:1335.23-1335.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_45": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_45",
            "src": "T9000_FPGA.v:1342.23-1342.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_46": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_46",
            "src": "T9000_FPGA.v:1349.23-1349.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_47": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_47",
            "src": "T9000_FPGA.v:1378.23-1378.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_48": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_48",
            "src": "T9000_FPGA.v:1385.23-1385.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_49": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_49",
            "src": "T9000_FPGA.v:1392.23-1392.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_5": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_5",
            "src": "T9000_FPGA.v:1006.23-1006.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_50": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_50",
            "src": "T9000_FPGA.v:1399.23-1399.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_51": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_51",
            "src": "T9000_FPGA.v:1406.23-1406.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_52": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_52",
            "src": "T9000_FPGA.v:1413.23-1413.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_53": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_53",
            "src": "T9000_FPGA.v:1420.23-1420.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_54": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_54",
            "src": "T9000_FPGA.v:1427.23-1427.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_55": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_55",
            "src": "T9000_FPGA.v:1448.23-1448.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_56": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_56",
            "src": "T9000_FPGA.v:1455.23-1455.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_57": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_57",
            "src": "T9000_FPGA.v:1462.23-1462.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_58": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_58",
            "src": "T9000_FPGA.v:1469.23-1469.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_59": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_59",
            "src": "T9000_FPGA.v:1476.23-1476.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_6": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_6",
            "src": "T9000_FPGA.v:1013.23-1013.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_60": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_60",
            "src": "T9000_FPGA.v:1484.23-1484.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_61": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_61",
            "src": "T9000_FPGA.v:1491.23-1491.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_62": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_62",
            "src": "T9000_FPGA.v:1498.23-1498.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_63": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_63",
            "src": "T9000_FPGA.v:1505.23-1505.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_64": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_64",
            "src": "T9000_FPGA.v:1512.23-1512.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_65": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_65",
            "src": "T9000_FPGA.v:1519.23-1519.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_66": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_66",
            "src": "T9000_FPGA.v:1536.23-1536.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_67": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_67",
            "src": "T9000_FPGA.v:1543.23-1543.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_68": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_68",
            "src": "T9000_FPGA.v:1550.23-1550.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_69": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_69",
            "src": "T9000_FPGA.v:1557.23-1557.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_7": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_7",
            "src": "T9000_FPGA.v:1020.23-1020.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_70": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_70",
            "src": "T9000_FPGA.v:1564.23-1564.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_71": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_71",
            "src": "T9000_FPGA.v:1571.23-1571.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_72": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_72",
            "src": "T9000_FPGA.v:1578.23-1578.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_73": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_73",
            "src": "T9000_FPGA.v:1585.23-1585.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_74": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_74",
            "src": "T9000_FPGA.v:1592.23-1592.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_75": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_75",
            "src": "T9000_FPGA.v:1599.23-1599.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_76": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_76",
            "src": "T9000_FPGA.v:1659.23-1659.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_77": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_77",
            "src": "T9000_FPGA.v:1666.23-1666.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_78": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_78",
            "src": "T9000_FPGA.v:1673.23-1673.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_79": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_79",
            "src": "T9000_FPGA.v:1682.23-1682.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_8": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_8",
            "src": "T9000_FPGA.v:1027.23-1027.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_80": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_80",
            "src": "T9000_FPGA.v:1689.23-1689.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_81": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_81",
            "src": "T9000_FPGA.v:1698.23-1698.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_82": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_82",
            "src": "T9000_FPGA.v:1705.23-1705.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_83": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_83",
            "src": "T9000_FPGA.v:1713.23-1713.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_84": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_84",
            "src": "T9000_FPGA.v:1720.23-1720.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_85": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_85",
            "src": "T9000_FPGA.v:1728.23-1728.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_86": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_86",
            "src": "T9000_FPGA.v:1735.23-1735.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_87": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_87",
            "src": "T9000_FPGA.v:1743.23-1743.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_88": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_88",
            "src": "T9000_FPGA.v:1750.23-1750.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_89": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_89",
            "src": "T9000_FPGA.v:1771.23-1771.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_9": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_9",
            "src": "T9000_FPGA.v:1034.23-1034.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_90": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_90",
            "src": "T9000_FPGA.v:1778.23-1778.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_91": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_91",
            "src": "T9000_FPGA.v:1785.23-1785.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_92": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_92",
            "src": "T9000_FPGA.v:1792.23-1792.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_93": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_93",
            "src": "T9000_FPGA.v:1799.23-1799.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_94": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_94",
            "src": "T9000_FPGA.v:1820.23-1820.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_95": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_95",
            "src": "T9000_FPGA.v:1827.23-1827.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_96": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_96",
            "src": "T9000_FPGA.v:1834.23-1834.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_97": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_97",
            "src": "T9000_FPGA.v:1841.23-1841.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_98": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_98",
            "src": "T9000_FPGA.v:1848.23-1848.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l148_99": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l148_99",
            "src": "T9000_FPGA.v:1855.23-1855.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150",
            "src": "T9000_FPGA.v:972.23-972.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_1",
            "src": "T9000_FPGA.v:979.23-979.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_10": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_10",
            "src": "T9000_FPGA.v:1042.23-1042.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_100": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_100",
            "src": "T9000_FPGA.v:1863.23-1863.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_101": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_101",
            "src": "T9000_FPGA.v:1870.23-1870.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_102": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_102",
            "src": "T9000_FPGA.v:1877.23-1877.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_103": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_103",
            "src": "T9000_FPGA.v:1884.23-1884.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_104": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_104",
            "src": "T9000_FPGA.v:1891.23-1891.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_105": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_105",
            "src": "T9000_FPGA.v:1898.23-1898.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_106": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_106",
            "src": "T9000_FPGA.v:1905.23-1905.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_107": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_107",
            "src": "T9000_FPGA.v:1931.23-1931.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_108": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_108",
            "src": "T9000_FPGA.v:1938.23-1938.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_109": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_109",
            "src": "T9000_FPGA.v:1945.23-1945.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_11": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_11",
            "src": "T9000_FPGA.v:1049.23-1049.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_110": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_110",
            "src": "T9000_FPGA.v:1954.23-1954.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_111": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_111",
            "src": "T9000_FPGA.v:1962.23-1962.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_112": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_112",
            "src": "T9000_FPGA.v:1969.23-1969.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_113": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_113",
            "src": "T9000_FPGA.v:1976.23-1976.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_114": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_114",
            "src": "T9000_FPGA.v:1983.23-1983.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_115": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_115",
            "src": "T9000_FPGA.v:1990.23-1990.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_116": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_116",
            "src": "T9000_FPGA.v:1997.23-1997.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_117": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_117",
            "src": "T9000_FPGA.v:2004.23-2004.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_118": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_118",
            "src": "T9000_FPGA.v:2011.23-2011.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_119": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_119",
            "src": "T9000_FPGA.v:2020.23-2020.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_12": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_12",
            "src": "T9000_FPGA.v:1056.23-1056.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_13": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_13",
            "src": "T9000_FPGA.v:1080.23-1080.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_14": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_14",
            "src": "T9000_FPGA.v:1087.23-1087.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_15": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_15",
            "src": "T9000_FPGA.v:1095.23-1095.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_16": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_16",
            "src": "T9000_FPGA.v:1102.23-1102.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_17": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_17",
            "src": "T9000_FPGA.v:1111.23-1111.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_18": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_18",
            "src": "T9000_FPGA.v:1118.23-1118.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_19": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_19",
            "src": "T9000_FPGA.v:1127.23-1127.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_2",
            "src": "T9000_FPGA.v:986.23-986.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_20",
            "src": "T9000_FPGA.v:1134.23-1134.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_21": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_21",
            "src": "T9000_FPGA.v:1142.23-1142.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_22": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_22",
            "src": "T9000_FPGA.v:1149.23-1149.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_23": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_23",
            "src": "T9000_FPGA.v:1157.23-1157.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_24": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_24",
            "src": "T9000_FPGA.v:1164.23-1164.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_25": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_25",
            "src": "T9000_FPGA.v:1171.23-1171.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_26": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_26",
            "src": "T9000_FPGA.v:1178.23-1178.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_27": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_27",
            "src": "T9000_FPGA.v:1185.23-1185.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_28": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_28",
            "src": "T9000_FPGA.v:1193.23-1193.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_29": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_29",
            "src": "T9000_FPGA.v:1200.23-1200.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_3",
            "src": "T9000_FPGA.v:993.23-993.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_30": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_30",
            "src": "T9000_FPGA.v:1207.23-1207.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_31": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_31",
            "src": "T9000_FPGA.v:1214.23-1214.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_32": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_32",
            "src": "T9000_FPGA.v:1235.23-1235.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_33": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_33",
            "src": "T9000_FPGA.v:1242.23-1242.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_34": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_34",
            "src": "T9000_FPGA.v:1249.23-1249.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_35": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_35",
            "src": "T9000_FPGA.v:1256.23-1256.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_36": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_36",
            "src": "T9000_FPGA.v:1263.23-1263.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_37": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_37",
            "src": "T9000_FPGA.v:1270.23-1270.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_38": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_38",
            "src": "T9000_FPGA.v:1277.23-1277.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_39": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_39",
            "src": "T9000_FPGA.v:1285.23-1285.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_4",
            "src": "T9000_FPGA.v:1000.23-1000.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_40": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_40",
            "src": "T9000_FPGA.v:1292.23-1292.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_41": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_41",
            "src": "T9000_FPGA.v:1299.23-1299.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_42": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_42",
            "src": "T9000_FPGA.v:1306.23-1306.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_43": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_43",
            "src": "T9000_FPGA.v:1313.23-1313.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_44": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_44",
            "src": "T9000_FPGA.v:1336.23-1336.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_45": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_45",
            "src": "T9000_FPGA.v:1343.23-1343.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_46": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_46",
            "src": "T9000_FPGA.v:1350.23-1350.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_47": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_47",
            "src": "T9000_FPGA.v:1379.23-1379.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_48": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_48",
            "src": "T9000_FPGA.v:1386.23-1386.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_49": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_49",
            "src": "T9000_FPGA.v:1393.23-1393.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_5": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_5",
            "src": "T9000_FPGA.v:1007.23-1007.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_50": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_50",
            "src": "T9000_FPGA.v:1400.23-1400.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_51": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_51",
            "src": "T9000_FPGA.v:1407.23-1407.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_52": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_52",
            "src": "T9000_FPGA.v:1414.23-1414.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_53": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_53",
            "src": "T9000_FPGA.v:1421.23-1421.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_54": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_54",
            "src": "T9000_FPGA.v:1428.23-1428.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_55": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_55",
            "src": "T9000_FPGA.v:1449.23-1449.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_56": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_56",
            "src": "T9000_FPGA.v:1456.23-1456.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_57": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_57",
            "src": "T9000_FPGA.v:1463.23-1463.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_58": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_58",
            "src": "T9000_FPGA.v:1470.23-1470.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_59": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_59",
            "src": "T9000_FPGA.v:1477.23-1477.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_6": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_6",
            "src": "T9000_FPGA.v:1014.23-1014.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_60": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_60",
            "src": "T9000_FPGA.v:1485.23-1485.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_61": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_61",
            "src": "T9000_FPGA.v:1492.23-1492.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_62": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_62",
            "src": "T9000_FPGA.v:1499.23-1499.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_63": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_63",
            "src": "T9000_FPGA.v:1506.23-1506.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_64": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_64",
            "src": "T9000_FPGA.v:1513.23-1513.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_65": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_65",
            "src": "T9000_FPGA.v:1520.23-1520.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_66": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_66",
            "src": "T9000_FPGA.v:1537.23-1537.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_67": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_67",
            "src": "T9000_FPGA.v:1544.23-1544.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_68": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_68",
            "src": "T9000_FPGA.v:1551.23-1551.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_69": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_69",
            "src": "T9000_FPGA.v:1558.23-1558.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_7": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_7",
            "src": "T9000_FPGA.v:1021.23-1021.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_70": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_70",
            "src": "T9000_FPGA.v:1565.23-1565.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_71": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_71",
            "src": "T9000_FPGA.v:1572.23-1572.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_72": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_72",
            "src": "T9000_FPGA.v:1579.23-1579.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_73": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_73",
            "src": "T9000_FPGA.v:1586.23-1586.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_74": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_74",
            "src": "T9000_FPGA.v:1593.23-1593.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_75": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_75",
            "src": "T9000_FPGA.v:1600.23-1600.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_76": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_76",
            "src": "T9000_FPGA.v:1660.23-1660.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_77": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_77",
            "src": "T9000_FPGA.v:1667.23-1667.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_78": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_78",
            "src": "T9000_FPGA.v:1674.23-1674.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_79": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_79",
            "src": "T9000_FPGA.v:1683.23-1683.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_8": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_8",
            "src": "T9000_FPGA.v:1028.23-1028.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_80": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_80",
            "src": "T9000_FPGA.v:1690.23-1690.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_81": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_81",
            "src": "T9000_FPGA.v:1699.23-1699.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_82": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_82",
            "src": "T9000_FPGA.v:1706.23-1706.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_83": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_83",
            "src": "T9000_FPGA.v:1714.23-1714.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_84": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_84",
            "src": "T9000_FPGA.v:1721.23-1721.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_85": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_85",
            "src": "T9000_FPGA.v:1729.23-1729.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_86": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_86",
            "src": "T9000_FPGA.v:1736.23-1736.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_87": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_87",
            "src": "T9000_FPGA.v:1744.23-1744.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_88": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_88",
            "src": "T9000_FPGA.v:1751.23-1751.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_89": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_89",
            "src": "T9000_FPGA.v:1772.23-1772.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_9": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_9",
            "src": "T9000_FPGA.v:1035.23-1035.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_90": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_90",
            "src": "T9000_FPGA.v:1779.23-1779.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_91": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_91",
            "src": "T9000_FPGA.v:1786.23-1786.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_92": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_92",
            "src": "T9000_FPGA.v:1793.23-1793.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_93": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_93",
            "src": "T9000_FPGA.v:1800.23-1800.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_94": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_94",
            "src": "T9000_FPGA.v:1821.23-1821.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_95": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_95",
            "src": "T9000_FPGA.v:1828.23-1828.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_96": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_96",
            "src": "T9000_FPGA.v:1835.23-1835.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_97": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_97",
            "src": "T9000_FPGA.v:1842.23-1842.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_98": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_98",
            "src": "T9000_FPGA.v:1849.23-1849.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l150_99": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l150_99",
            "src": "T9000_FPGA.v:1856.23-1856.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152",
            "src": "T9000_FPGA.v:973.23-973.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_1",
            "src": "T9000_FPGA.v:980.23-980.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_10": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_10",
            "src": "T9000_FPGA.v:1043.23-1043.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_100": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_100",
            "src": "T9000_FPGA.v:1864.23-1864.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_101": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_101",
            "src": "T9000_FPGA.v:1871.23-1871.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_102": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_102",
            "src": "T9000_FPGA.v:1878.23-1878.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_103": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_103",
            "src": "T9000_FPGA.v:1885.23-1885.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_104": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_104",
            "src": "T9000_FPGA.v:1892.23-1892.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_105": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_105",
            "src": "T9000_FPGA.v:1899.23-1899.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_106": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_106",
            "src": "T9000_FPGA.v:1906.23-1906.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_107": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_107",
            "src": "T9000_FPGA.v:1932.23-1932.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_108": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_108",
            "src": "T9000_FPGA.v:1939.23-1939.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_109": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_109",
            "src": "T9000_FPGA.v:1946.23-1946.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_11": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_11",
            "src": "T9000_FPGA.v:1050.23-1050.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_110": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_110",
            "src": "T9000_FPGA.v:1955.23-1955.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_111": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_111",
            "src": "T9000_FPGA.v:1963.23-1963.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_112": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_112",
            "src": "T9000_FPGA.v:1970.23-1970.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_113": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_113",
            "src": "T9000_FPGA.v:1977.23-1977.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_114": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_114",
            "src": "T9000_FPGA.v:1984.23-1984.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_115": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_115",
            "src": "T9000_FPGA.v:1991.23-1991.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_116": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_116",
            "src": "T9000_FPGA.v:1998.23-1998.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_117": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_117",
            "src": "T9000_FPGA.v:2005.23-2005.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_118": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_118",
            "src": "T9000_FPGA.v:2012.23-2012.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_119": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_119",
            "src": "T9000_FPGA.v:2021.23-2021.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_12": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_12",
            "src": "T9000_FPGA.v:1057.23-1057.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_13": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_13",
            "src": "T9000_FPGA.v:1081.23-1081.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_14": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_14",
            "src": "T9000_FPGA.v:1088.23-1088.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_15": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_15",
            "src": "T9000_FPGA.v:1096.23-1096.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_16": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_16",
            "src": "T9000_FPGA.v:1103.23-1103.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_17": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_17",
            "src": "T9000_FPGA.v:1112.23-1112.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_18": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_18",
            "src": "T9000_FPGA.v:1119.23-1119.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_19": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_19",
            "src": "T9000_FPGA.v:1128.23-1128.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_2",
            "src": "T9000_FPGA.v:987.23-987.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_20",
            "src": "T9000_FPGA.v:1135.23-1135.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_21": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_21",
            "src": "T9000_FPGA.v:1143.23-1143.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_22": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_22",
            "src": "T9000_FPGA.v:1150.23-1150.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_23": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_23",
            "src": "T9000_FPGA.v:1158.23-1158.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_24": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_24",
            "src": "T9000_FPGA.v:1165.23-1165.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_25": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_25",
            "src": "T9000_FPGA.v:1172.23-1172.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_26": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_26",
            "src": "T9000_FPGA.v:1179.23-1179.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_27": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_27",
            "src": "T9000_FPGA.v:1186.23-1186.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_28": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_28",
            "src": "T9000_FPGA.v:1194.23-1194.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_29": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_29",
            "src": "T9000_FPGA.v:1201.23-1201.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_3",
            "src": "T9000_FPGA.v:994.23-994.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_30": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_30",
            "src": "T9000_FPGA.v:1208.23-1208.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_31": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_31",
            "src": "T9000_FPGA.v:1215.23-1215.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_32": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_32",
            "src": "T9000_FPGA.v:1236.23-1236.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_33": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_33",
            "src": "T9000_FPGA.v:1243.23-1243.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_34": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_34",
            "src": "T9000_FPGA.v:1250.23-1250.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_35": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_35",
            "src": "T9000_FPGA.v:1257.23-1257.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_36": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_36",
            "src": "T9000_FPGA.v:1264.23-1264.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_37": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_37",
            "src": "T9000_FPGA.v:1271.23-1271.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_38": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_38",
            "src": "T9000_FPGA.v:1278.23-1278.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_39": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_39",
            "src": "T9000_FPGA.v:1286.23-1286.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_4",
            "src": "T9000_FPGA.v:1001.23-1001.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_40": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_40",
            "src": "T9000_FPGA.v:1293.23-1293.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_41": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_41",
            "src": "T9000_FPGA.v:1300.23-1300.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_42": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_42",
            "src": "T9000_FPGA.v:1307.23-1307.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_43": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_43",
            "src": "T9000_FPGA.v:1314.23-1314.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_44": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_44",
            "src": "T9000_FPGA.v:1337.23-1337.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_45": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_45",
            "src": "T9000_FPGA.v:1344.23-1344.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_46": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_46",
            "src": "T9000_FPGA.v:1351.23-1351.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_47": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_47",
            "src": "T9000_FPGA.v:1380.23-1380.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_48": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_48",
            "src": "T9000_FPGA.v:1387.23-1387.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_49": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_49",
            "src": "T9000_FPGA.v:1394.23-1394.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_5": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_5",
            "src": "T9000_FPGA.v:1008.23-1008.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_50": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_50",
            "src": "T9000_FPGA.v:1401.23-1401.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_51": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_51",
            "src": "T9000_FPGA.v:1408.23-1408.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_52": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_52",
            "src": "T9000_FPGA.v:1415.23-1415.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_53": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_53",
            "src": "T9000_FPGA.v:1422.23-1422.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_54": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_54",
            "src": "T9000_FPGA.v:1429.23-1429.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_55": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_55",
            "src": "T9000_FPGA.v:1450.23-1450.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_56": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_56",
            "src": "T9000_FPGA.v:1457.23-1457.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_57": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_57",
            "src": "T9000_FPGA.v:1464.23-1464.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_58": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_58",
            "src": "T9000_FPGA.v:1471.23-1471.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_59": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_59",
            "src": "T9000_FPGA.v:1478.23-1478.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_6": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_6",
            "src": "T9000_FPGA.v:1015.23-1015.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_60": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_60",
            "src": "T9000_FPGA.v:1486.23-1486.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_61": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_61",
            "src": "T9000_FPGA.v:1493.23-1493.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_62": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_62",
            "src": "T9000_FPGA.v:1500.23-1500.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_63": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_63",
            "src": "T9000_FPGA.v:1507.23-1507.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_64": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_64",
            "src": "T9000_FPGA.v:1514.23-1514.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_65": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_65",
            "src": "T9000_FPGA.v:1521.23-1521.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_66": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_66",
            "src": "T9000_FPGA.v:1538.23-1538.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_67": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_67",
            "src": "T9000_FPGA.v:1545.23-1545.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_68": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_68",
            "src": "T9000_FPGA.v:1552.23-1552.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_69": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_69",
            "src": "T9000_FPGA.v:1559.23-1559.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_7": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_7",
            "src": "T9000_FPGA.v:1022.23-1022.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_70": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_70",
            "src": "T9000_FPGA.v:1566.23-1566.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_71": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_71",
            "src": "T9000_FPGA.v:1573.23-1573.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_72": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_72",
            "src": "T9000_FPGA.v:1580.23-1580.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_73": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_73",
            "src": "T9000_FPGA.v:1587.23-1587.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_74": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_74",
            "src": "T9000_FPGA.v:1594.23-1594.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_75": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_75",
            "src": "T9000_FPGA.v:1601.23-1601.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_76": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_76",
            "src": "T9000_FPGA.v:1661.23-1661.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_77": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_77",
            "src": "T9000_FPGA.v:1668.23-1668.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_78": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_78",
            "src": "T9000_FPGA.v:1675.23-1675.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_79": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_79",
            "src": "T9000_FPGA.v:1684.23-1684.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_8": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_8",
            "src": "T9000_FPGA.v:1029.23-1029.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_80": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_80",
            "src": "T9000_FPGA.v:1691.23-1691.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_81": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_81",
            "src": "T9000_FPGA.v:1700.23-1700.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_82": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_82",
            "src": "T9000_FPGA.v:1707.23-1707.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_83": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_83",
            "src": "T9000_FPGA.v:1715.23-1715.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_84": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_84",
            "src": "T9000_FPGA.v:1722.23-1722.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_85": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_85",
            "src": "T9000_FPGA.v:1730.23-1730.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_86": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_86",
            "src": "T9000_FPGA.v:1737.23-1737.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_87": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_87",
            "src": "T9000_FPGA.v:1745.23-1745.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_88": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_88",
            "src": "T9000_FPGA.v:1752.23-1752.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_89": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_89",
            "src": "T9000_FPGA.v:1773.23-1773.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_9": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_9",
            "src": "T9000_FPGA.v:1036.23-1036.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_90": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_90",
            "src": "T9000_FPGA.v:1780.23-1780.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_91": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_91",
            "src": "T9000_FPGA.v:1787.23-1787.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_92": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_92",
            "src": "T9000_FPGA.v:1794.23-1794.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_93": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_93",
            "src": "T9000_FPGA.v:1801.23-1801.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_94": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_94",
            "src": "T9000_FPGA.v:1822.23-1822.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_95": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_95",
            "src": "T9000_FPGA.v:1829.23-1829.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_96": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_96",
            "src": "T9000_FPGA.v:1836.23-1836.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_97": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_97",
            "src": "T9000_FPGA.v:1843.23-1843.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_98": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_98",
            "src": "T9000_FPGA.v:1850.23-1850.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l152_99": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l152_99",
            "src": "T9000_FPGA.v:1857.23-1857.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154",
            "src": "T9000_FPGA.v:974.23-974.47"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_1",
            "src": "T9000_FPGA.v:981.23-981.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_10": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_10",
            "src": "T9000_FPGA.v:1044.23-1044.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_100": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_100",
            "src": "T9000_FPGA.v:1865.23-1865.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_101": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_101",
            "src": "T9000_FPGA.v:1872.23-1872.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_102": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_102",
            "src": "T9000_FPGA.v:1879.23-1879.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_103": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_103",
            "src": "T9000_FPGA.v:1886.23-1886.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_104": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_104",
            "src": "T9000_FPGA.v:1893.23-1893.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_105": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_105",
            "src": "T9000_FPGA.v:1900.23-1900.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_106": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_106",
            "src": "T9000_FPGA.v:1907.23-1907.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_107": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_107",
            "src": "T9000_FPGA.v:1933.23-1933.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_108": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_108",
            "src": "T9000_FPGA.v:1940.23-1940.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_109": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_109",
            "src": "T9000_FPGA.v:1947.23-1947.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_11": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_11",
            "src": "T9000_FPGA.v:1051.23-1051.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_110": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_110",
            "src": "T9000_FPGA.v:1956.23-1956.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_111": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_111",
            "src": "T9000_FPGA.v:1964.23-1964.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_112": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_112",
            "src": "T9000_FPGA.v:1971.23-1971.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_113": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_113",
            "src": "T9000_FPGA.v:1978.23-1978.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_114": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_114",
            "src": "T9000_FPGA.v:1985.23-1985.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_115": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_115",
            "src": "T9000_FPGA.v:1992.23-1992.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_116": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_116",
            "src": "T9000_FPGA.v:1999.23-1999.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_117": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_117",
            "src": "T9000_FPGA.v:2006.23-2006.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_118": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_118",
            "src": "T9000_FPGA.v:2013.23-2013.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_119": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_119",
            "src": "T9000_FPGA.v:2022.23-2022.51"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_12": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_12",
            "src": "T9000_FPGA.v:1058.23-1058.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_13": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_13",
            "src": "T9000_FPGA.v:1082.23-1082.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_14": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_14",
            "src": "T9000_FPGA.v:1089.23-1089.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_15": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_15",
            "src": "T9000_FPGA.v:1097.23-1097.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_16": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_16",
            "src": "T9000_FPGA.v:1104.23-1104.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_17": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_17",
            "src": "T9000_FPGA.v:1113.23-1113.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_18": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_18",
            "src": "T9000_FPGA.v:1120.23-1120.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_19": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_19",
            "src": "T9000_FPGA.v:1129.23-1129.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_2",
            "src": "T9000_FPGA.v:988.23-988.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_20": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_20",
            "src": "T9000_FPGA.v:1136.23-1136.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_21": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_21",
            "src": "T9000_FPGA.v:1144.23-1144.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_22": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_22",
            "src": "T9000_FPGA.v:1151.23-1151.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_23": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_23",
            "src": "T9000_FPGA.v:1159.23-1159.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_24": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_24",
            "src": "T9000_FPGA.v:1166.23-1166.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_25": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_25",
            "src": "T9000_FPGA.v:1173.23-1173.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_26": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_26",
            "src": "T9000_FPGA.v:1180.23-1180.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_27": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_27",
            "src": "T9000_FPGA.v:1187.23-1187.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_28": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_28",
            "src": "T9000_FPGA.v:1195.23-1195.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_29": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_29",
            "src": "T9000_FPGA.v:1202.23-1202.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_3",
            "src": "T9000_FPGA.v:995.23-995.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_30": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_30",
            "src": "T9000_FPGA.v:1209.23-1209.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_31": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_31",
            "src": "T9000_FPGA.v:1216.23-1216.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_32": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_32",
            "src": "T9000_FPGA.v:1237.23-1237.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_33": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_33",
            "src": "T9000_FPGA.v:1244.23-1244.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_34": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_34",
            "src": "T9000_FPGA.v:1251.23-1251.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_35": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_35",
            "src": "T9000_FPGA.v:1258.23-1258.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_36": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_36",
            "src": "T9000_FPGA.v:1265.23-1265.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_37": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_37",
            "src": "T9000_FPGA.v:1272.23-1272.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_38": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_38",
            "src": "T9000_FPGA.v:1279.23-1279.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_39": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_39",
            "src": "T9000_FPGA.v:1287.23-1287.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_4": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_4",
            "src": "T9000_FPGA.v:1002.23-1002.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_40": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_40",
            "src": "T9000_FPGA.v:1294.23-1294.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_41": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_41",
            "src": "T9000_FPGA.v:1301.23-1301.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_42": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_42",
            "src": "T9000_FPGA.v:1308.23-1308.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_43": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_43",
            "src": "T9000_FPGA.v:1315.23-1315.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_44": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_44",
            "src": "T9000_FPGA.v:1338.23-1338.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_45": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_45",
            "src": "T9000_FPGA.v:1345.23-1345.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_46": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_46",
            "src": "T9000_FPGA.v:1352.23-1352.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_47": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_47",
            "src": "T9000_FPGA.v:1381.23-1381.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_48": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_48",
            "src": "T9000_FPGA.v:1388.23-1388.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_49": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_49",
            "src": "T9000_FPGA.v:1395.23-1395.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_5": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_5",
            "src": "T9000_FPGA.v:1009.23-1009.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_50": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_50",
            "src": "T9000_FPGA.v:1402.23-1402.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_51": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_51",
            "src": "T9000_FPGA.v:1409.23-1409.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_52": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_52",
            "src": "T9000_FPGA.v:1416.23-1416.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_53": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_53",
            "src": "T9000_FPGA.v:1423.23-1423.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_54": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_54",
            "src": "T9000_FPGA.v:1430.23-1430.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_55": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_55",
            "src": "T9000_FPGA.v:1451.23-1451.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_56": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_56",
            "src": "T9000_FPGA.v:1458.23-1458.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_57": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_57",
            "src": "T9000_FPGA.v:1465.23-1465.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_58": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_58",
            "src": "T9000_FPGA.v:1472.23-1472.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_59": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_59",
            "src": "T9000_FPGA.v:1479.23-1479.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_6": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_6",
            "src": "T9000_FPGA.v:1016.23-1016.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_60": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_60",
            "src": "T9000_FPGA.v:1487.23-1487.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_61": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_61",
            "src": "T9000_FPGA.v:1494.23-1494.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_62": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_62",
            "src": "T9000_FPGA.v:1501.23-1501.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_63": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_63",
            "src": "T9000_FPGA.v:1508.23-1508.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_64": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_64",
            "src": "T9000_FPGA.v:1515.23-1515.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_65": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_65",
            "src": "T9000_FPGA.v:1522.23-1522.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_66": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_66",
            "src": "T9000_FPGA.v:1539.23-1539.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_67": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_67",
            "src": "T9000_FPGA.v:1546.23-1546.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_68": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_68",
            "src": "T9000_FPGA.v:1553.23-1553.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_69": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_69",
            "src": "T9000_FPGA.v:1560.23-1560.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_7": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_7",
            "src": "T9000_FPGA.v:1023.23-1023.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_70": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_70",
            "src": "T9000_FPGA.v:1567.23-1567.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_71": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_71",
            "src": "T9000_FPGA.v:1574.23-1574.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_72": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_72",
            "src": "T9000_FPGA.v:1581.23-1581.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_73": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_73",
            "src": "T9000_FPGA.v:1588.23-1588.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_74": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_74",
            "src": "T9000_FPGA.v:1595.23-1595.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_75": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_75",
            "src": "T9000_FPGA.v:1602.23-1602.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_76": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_76",
            "src": "T9000_FPGA.v:1662.23-1662.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_77": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_77",
            "src": "T9000_FPGA.v:1669.23-1669.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_78": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_78",
            "src": "T9000_FPGA.v:1676.23-1676.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_79": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_79",
            "src": "T9000_FPGA.v:1685.23-1685.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_8": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_8",
            "src": "T9000_FPGA.v:1030.23-1030.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_80": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_80",
            "src": "T9000_FPGA.v:1692.23-1692.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_81": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_81",
            "src": "T9000_FPGA.v:1701.23-1701.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_82": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_82",
            "src": "T9000_FPGA.v:1708.23-1708.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_83": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_83",
            "src": "T9000_FPGA.v:1716.23-1716.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_84": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_84",
            "src": "T9000_FPGA.v:1723.23-1723.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_85": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_85",
            "src": "T9000_FPGA.v:1731.23-1731.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_86": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_86",
            "src": "T9000_FPGA.v:1738.23-1738.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_87": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_87",
            "src": "T9000_FPGA.v:1746.23-1746.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_88": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_88",
            "src": "T9000_FPGA.v:1753.23-1753.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_89": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_89",
            "src": "T9000_FPGA.v:1774.23-1774.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_9": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_9",
            "src": "T9000_FPGA.v:1037.23-1037.49"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_90": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_90",
            "src": "T9000_FPGA.v:1781.23-1781.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_91": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_91",
            "src": "T9000_FPGA.v:1788.23-1788.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_92": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_92",
            "src": "T9000_FPGA.v:1795.23-1795.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_93": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_93",
            "src": "T9000_FPGA.v:1802.23-1802.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_94": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_94",
            "src": "T9000_FPGA.v:1823.23-1823.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_95": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_95",
            "src": "T9000_FPGA.v:1830.23-1830.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_96": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_96",
            "src": "T9000_FPGA.v:1837.23-1837.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_97": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_97",
            "src": "T9000_FPGA.v:1844.23-1844.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_98": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_98",
            "src": "T9000_FPGA.v:1851.23-1851.50"
          }
        },
        "t9000Area_t9000Core.when_RegStackPlugin_l154_99": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core when_RegStackPlugin_l154_99",
            "src": "T9000_FPGA.v:1858.23-1858.50"
          }
        },
        "t9000Area_t9000Core.writeback_down_isFiring": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core writeback_down_isFiring",
            "src": "T9000_FPGA.v:939.23-939.46"
          }
        },
        "t9000Area_t9000Core.writeback_down_isReady": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core writeback_down_isReady",
            "src": "T9000_FPGA.v:929.23-929.45"
          }
        },
        "t9000Area_t9000Core.writeback_down_isValid": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "t9000Area_t9000Core writeback_down_isValid",
            "src": "T9000_FPGA.v:930.23-930.45"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_address": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:32.23-32.81"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_data": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:34.23-34.78"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_length": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:33.23-33.80"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_mask": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:35.23-35.78"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_opcode": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "T9000_FPGA.v:31.23-31.80"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_fragment_source": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:30.23-30.80"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_payload_last": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "T9000_FPGA.v:29.23-29.69"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "T9000_FPGA.v:26.23-26.62"
          }
        },
        "t9000Area_t9000Core_systemBus_cmd_valid": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:28.23-28.62"
          }
        },
        "t9000Area_t9000Core_systemBus_rsp_payload_fragment_data": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "T9000_FPGA.v:27.23-27.78",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "t9000Area_t9000Core_systemBus_rsp_ready": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "T9000_FPGA.v:36.23-36.62"
          }
        }
      }
    },
    "TRELLIS_COMB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:416.1-457.10"
      },
      "parameter_default_values": {
        "CCU2_INJECT1": "NO",
        "INITVAL": "0000000000000000",
        "IS_Z1": "0",
        "MODE": "LOGIC",
        "WREMUX": "WRE"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "FCI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "F1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FXA": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "FXB": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WD": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "F": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "FCO": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "OFX": {
          "direction": "output",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:417.8-417.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:417.11-417.12"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:417.14-417.15"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:417.17-417.18"
          }
        },
        "F": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:422.9-422.10"
          }
        },
        "F1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:418.13-418.15"
          }
        },
        "FCI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:418.8-418.11"
          }
        },
        "FCO": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:422.12-422.15"
          }
        },
        "FXA": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:418.17-418.20"
          }
        },
        "FXB": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:418.22-418.25"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:417.20-417.21"
          }
        },
        "OFX": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:422.17-422.20"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:420.8-420.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:420.14-420.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:420.20-420.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:420.26-420.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:421.13-421.16"
          }
        },
        "WD": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:419.8-419.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:421.8-421.11"
          }
        }
      }
    },
    "TRELLIS_DPR16X4": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:190.1-231.10"
      },
      "parameter_default_values": {
        "INITVAL": "0000000000000000000000000000000000000000000000000000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 16, 17, 18, 19 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:191.15-191.17"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:196.15-196.17"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:195.15-195.18"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:192.15-192.18"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:194.15-194.18"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:193.15-193.18"
          }
        }
      }
    },
    "TRELLIS_FF": {
      "attributes": {
        "abc9_flop": "1",
        "abc9_box": "0",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.1-376.10"
      },
      "parameter_default_values": {
        "CEMUX": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110001",
        "CLKMUX": "CLK",
        "GSR": "ENABLED",
        "LSRMODE": "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011000101001101010010",
        "LSRMUX": "LSR",
        "REGSET": "RESET",
        "SRMODE": "LSR_OVER_CE"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LSR": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "M": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.35-311.37"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.25-311.28"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.39-311.41"
          }
        },
        "LSR": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.30-311.33"
          }
        },
        "M": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.43-311.44"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:311.57-311.58"
          }
        }
      }
    },
    "TRELLIS_IO": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:380.1-406.10"
      },
      "parameter_default_values": {
        "DIR": "INPUT"
      },
      "ports": {
        "B": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "T": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "B": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:382.8-382.9"
          }
        },
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:383.8-383.9"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:385.9-385.10"
          }
        },
        "T": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:384.8-384.9"
          }
        }
      }
    },
    "TRELLIS_RAM16X2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:138.1-175.10"
      },
      "parameter_default_values": {
        "INITVAL_0": "0000000000000000",
        "INITVAL_1": "0000000000000000",
        "WCKMUX": "WCK",
        "WREMUX": "WRE"
      },
      "ports": {
        "DI0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DI1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "WAD1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "WAD2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "WAD3": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "WCK": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "RAD0": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "RAD1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "RAD2": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "RAD3": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "DO0": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "DO1": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DI0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:139.8-139.11"
          }
        },
        "DI1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:139.13-139.16"
          }
        },
        "DO0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:143.9-143.12"
          }
        },
        "DO1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:143.14-143.17"
          }
        },
        "RAD0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:142.8-142.12"
          }
        },
        "RAD1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:142.14-142.18"
          }
        },
        "RAD2": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:142.20-142.24"
          }
        },
        "RAD3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:142.26-142.30"
          }
        },
        "WAD0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:140.8-140.12"
          }
        },
        "WAD1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:140.14-140.18"
          }
        },
        "WAD2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:140.20-140.24"
          }
        },
        "WAD3": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:140.26-140.30"
          }
        },
        "WCK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:141.13-141.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_sim.v:141.8-141.11"
          }
        }
      }
    },
    "TSHX2DQA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:306.1-312.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW270": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW270": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.28-307.35"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.22-307.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:308.9-308.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.37-307.40"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.16-307.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.8-307.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:307.12-307.14"
          }
        }
      }
    },
    "TSHX2DQSA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:315.1-321.10"
      },
      "parameter_default_values": {
        "GSR": "ENABLED",
        "REGSET": "SET"
      },
      "ports": {
        "T0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "T1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ECLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DQSW": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RST": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "DQSW": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.28-316.32"
          }
        },
        "ECLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.22-316.26"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:317.9-317.10"
          }
        },
        "RST": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.34-316.37"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.16-316.20"
          }
        },
        "T0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.8-316.10"
          }
        },
        "T1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:316.12-316.14"
          }
        }
      }
    },
    "USRMCLK": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:182.1-186.10"
      },
      "ports": {
        "USRMCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "USRMCLKTS": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "USRMCLKO": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "USRMCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:183.8-183.16"
          }
        },
        "USRMCLKO": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:184.9-184.17"
          }
        },
        "USRMCLKTS": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/local/bin/../share/yosys/ecp5/cells_bb.v:183.18-183.27"
          }
        }
      }
    }
  }
}
