
---------- Begin Simulation Statistics ----------
final_tick                               2541861481500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187353                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747840                       # Number of bytes of host memory used
host_op_rate                                   187352                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.40                       # Real time elapsed on the host
host_tick_rate                              529110248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196531                       # Number of instructions simulated
sim_ops                                       4196531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011852                       # Number of seconds simulated
sim_ticks                                 11851636500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.033439                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  384287                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               853337                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             78146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            806104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279273                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226457                       # Number of indirect misses.
system.cpu.branchPred.lookups                  979351                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64579                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26809                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196531                       # Number of instructions committed
system.cpu.committedOps                       4196531                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.645094                       # CPI: cycles per instruction
system.cpu.discardedOps                        191593                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607292                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452463                       # DTB hits
system.cpu.dtb.data_misses                       7701                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405529                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849647                       # DTB read hits
system.cpu.dtb.read_misses                       6829                       # DTB read misses
system.cpu.dtb.write_accesses                  201763                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602816                       # DTB write hits
system.cpu.dtb.write_misses                       872                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18045                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3382711                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032109                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661930                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16747262                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177145                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967469                       # ITB accesses
system.cpu.itb.fetch_acv                          844                       # ITB acv
system.cpu.itb.fetch_hits                      960593                       # ITB hits
system.cpu.itb.fetch_misses                      6876                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10943295500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9338000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17194000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885953500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11855781000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8000813500     67.48%     67.48% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3854967500     32.52%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23689812                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541747     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839469     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592706     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196531                       # Class of committed instruction
system.cpu.quiesceCycles                        13461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6942550                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          443                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312888                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22717454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22717454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22717454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22717454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116499.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116499.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116499.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116499.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12953482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12953482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12953482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12953482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66428.112821                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66428.112821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66428.112821                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66428.112821                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22367957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22367957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116499.776042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116499.776042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12753985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12753985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66427.005208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66427.005208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262272                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539443950000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262272                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203892                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203892                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128155                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86589                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40870                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11116992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17819313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157475                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002826                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053084                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157030     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     445      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157475                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821015531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375864250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462335500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470424148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377337256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             847761404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470424148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470424148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188144819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188144819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188144819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470424148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377337256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1035906223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000206554500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121209                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10144                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2099                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5739                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015870000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  734230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4769232500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13727.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32477.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80427                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81446                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.955922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.533318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.282353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34409     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24204     29.72%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10035     12.32%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4707      5.78%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2327      2.86%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      1.76%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          922      1.13%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.74%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81446                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.024410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.411966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.830692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1268     17.29%     17.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5585     76.16%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      4.04%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.08%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.05%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.239738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.224587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.732734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6539     89.17%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              112      1.53%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              453      6.18%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              177      2.41%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      0.70%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9398144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  649216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7621504                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    847.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11851631500                       # Total gap between requests
system.mem_ctrls.avgGap                      42601.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4957760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7621504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418318600.979704380035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374664207.765737652779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643076084.893423795700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121209                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2520171500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249061000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291325489500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28929.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32186.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403497.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314988240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167405040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560625660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309248460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5174877810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7655864250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.975284                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    452679500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11003237000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266564760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141682530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487854780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312380460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     935482080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5111978310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246204960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7502147880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.005229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587321500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10868595000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11844436500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1646979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1646979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1646979                       # number of overall hits
system.cpu.icache.overall_hits::total         1646979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87180                       # number of overall misses
system.cpu.icache.overall_misses::total         87180                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5374251000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5374251000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5374251000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5374251000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050272                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050272                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050272                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050272                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61645.457674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61645.457674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61645.457674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61645.457674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86589                       # number of writebacks
system.cpu.icache.writebacks::total             86589                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87180                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5287072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5287072000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5287072000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5287072000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050272                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050272                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050272                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050272                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60645.469144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60645.469144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60645.469144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60645.469144                       # average overall mshr miss latency
system.cpu.icache.replacements                  86589                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1646979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1646979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87180                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5374251000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5374251000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050272                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050272                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61645.457674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61645.457674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5287072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5287072000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050272                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60645.469144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60645.469144                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.813517                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.262314                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.813517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3555497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3555497                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313249                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313249                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105671                       # number of overall misses
system.cpu.dcache.overall_misses::total        105671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6775889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6775889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6775889000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6775889000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418920                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64122.502863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64122.502863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64122.502863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64122.502863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396994000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396994000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396994000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396994000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048621                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048621                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048621                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048621                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63733.787505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63733.787505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63733.787505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63733.787505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297453000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831442                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67054.111762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67054.111762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2673411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2673411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048067                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66893.807081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66893.807081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478436000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61570.687671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61570.687671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723583000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723583000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59382.704565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59382.704565                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63947000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63947000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70737.831858                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70737.831858                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69737.831858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69737.831858                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541861481500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.491255                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1374804                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.967525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.491255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952312                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952312                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935532971500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290453                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756032                       # Number of bytes of host memory used
host_op_rate                                   290453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1759.94                       # Real time elapsed on the host
host_tick_rate                              222400518                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511180548                       # Number of instructions simulated
sim_ops                                     511180548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391412                       # Number of seconds simulated
sim_ticks                                391411987000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.787114                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20558968                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             36852539                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            611826                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35447548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             168936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          980988                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           812052                       # Number of indirect misses.
system.cpu.branchPred.lookups                44118375                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  810512                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60864                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506242708                       # Number of instructions committed
system.cpu.committedOps                     506242708                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545254                       # CPI: cycles per instruction
system.cpu.discardedOps                       1590936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106465318                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109368838                       # DTB hits
system.cpu.dtb.data_misses                       7387                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90953658                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92557870                       # DTB read hits
system.cpu.dtb.read_misses                       5056                       # DTB read misses
system.cpu.dtb.write_accesses                15511660                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16810968                       # DTB write hits
system.cpu.dtb.write_misses                      2331                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173590330                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          221858375                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94050717                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17260142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110455817                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.647143                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                83900818                       # ITB accesses
system.cpu.itb.fetch_acv                          481                       # ITB acv
system.cpu.itb.fetch_hits                    82664865                       # ITB hits
system.cpu.itb.fetch_misses                   1235953                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21265     57.34%     58.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1492      4.02%     62.30% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.30% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.16% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.56% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44486                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8194     34.18%     34.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     139      0.58%     34.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     400      1.67%     36.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15243     63.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23976                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8177     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      139      0.82%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      400      2.37%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8178     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16894                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             379976643000     97.08%     97.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249631500      0.06%     97.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               372572500      0.10%     97.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10815539000      2.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391414386000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997925                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536509                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704621                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2001                      
system.cpu.kern.mode_good::user                  1999                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1999                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.799121                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887952                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32192175500      8.22%      8.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359144557500     91.76%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77653000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        782273661                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154108      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220601336     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712717      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904561     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742845      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               192026      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506242708                       # Class of committed instruction
system.cpu.quiesceCycles                       550313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       671817844                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          313                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1092489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2184600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8459199069                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8459199069                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8459199069                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8459199069                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118209.626319                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118209.626319                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118209.626319                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118209.626319                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           896                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   23                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.956522                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4877058843                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4877058843                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4877058843                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4877058843                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68152.469124                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68152.469124                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68152.469124                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68152.469124                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23376878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23376878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116302.875622                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116302.875622                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13326878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13326878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66302.875622                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66302.875622                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8435822191                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8435822191                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118214.997071                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118214.997071                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4863731965                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4863731965                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68157.678882                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68157.678882                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2072                       # Transaction distribution
system.membus.trans_dist::ReadResp             807842                       # Transaction distribution
system.membus.trans_dist::WriteReq               2855                       # Transaction distribution
system.membus.trans_dist::WriteResp              2855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311328                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578038                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202749                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214986                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578039                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227731                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1734115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1734115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1327600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1337454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3214691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73988864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73988864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11642                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43678976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43690618                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122246522                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1097095                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016834                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1096784     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     311      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1097095                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9105000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5868372138                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127628                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2376278000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3057821500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36994432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28321024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65315456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36994432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36994432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19924992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19924992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1020554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311328                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311328                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94515327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72356047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166871374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94515327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94515327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50905421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50905421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50905421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94515327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72356047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217776795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    886480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    532442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001404636500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2802346                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             834863                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1020554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     889308                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1020554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   889308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50444                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2828                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38866                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11865131500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4850550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30054694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12230.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30980.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       317                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719375                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681126                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1020554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               889308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.526925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.398281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.266633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160600     35.21%     35.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148270     32.51%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49503     10.85%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25723      5.64%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14909      3.27%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8390      1.84%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6772      1.48%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4680      1.03%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37233      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456080                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.964944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.161415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.818068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50045     92.68%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3339      6.18%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           423      0.78%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           84      0.16%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           55      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.391963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43495     80.55%     80.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1354      2.51%     83.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7522     13.93%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              932      1.73%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              448      0.83%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              122      0.23%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               75      0.14%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62087040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3228416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56734656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65315456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56915712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391411987000                       # Total gap between requests
system.mem_ctrls.avgGap                     204942.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34076288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28010752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56734656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87059898.857926383615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71563347.394365817308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144948693.152823656797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       889308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16472519500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13582174500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9424454525000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28497.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30693.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10597514.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1679006700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            892390455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3467055480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2254580640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30897338160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102725488920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63797365920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205713226275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.567006                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164761945500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13069940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213582282250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577611560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838493865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3459751260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2373006780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30897338160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107815943460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59510631840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206472776925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.507546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153594652500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13069940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224747822750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2273                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2273                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74215                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74215                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11642                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580290                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1658500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6999000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372773069                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5680000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1457000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285586.643662                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       119000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393378689500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85125183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85125183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85125183                       # number of overall hits
system.cpu.icache.overall_hits::total        85125183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578039                       # number of overall misses
system.cpu.icache.overall_misses::total        578039                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35723504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35723504000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35723504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35723504000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85703222                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85703222                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85703222                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85703222                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61801.200265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61801.200265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61801.200265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61801.200265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578038                       # number of writebacks
system.cpu.icache.writebacks::total            578038                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578039                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578039                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578039                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578039                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35145465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35145465000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35145465000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35145465000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60801.200265                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60801.200265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60801.200265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60801.200265                       # average overall mshr miss latency
system.cpu.icache.replacements                 578038                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85125183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85125183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578039                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35723504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35723504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85703222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85703222                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61801.200265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61801.200265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35145465000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35145465000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60801.200265                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60801.200265                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85728064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578038                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.308699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171984483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171984483                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108320337                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108320337                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108320337                       # number of overall hits
system.cpu.dcache.overall_hits::total       108320337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643329                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643329                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643329                       # number of overall misses
system.cpu.dcache.overall_misses::total        643329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39310586500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39310586500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39310586500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39310586500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108963666                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108963666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108963666                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108963666                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005904                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005904                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61104.950189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61104.950189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61104.950189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61104.950189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239968                       # number of writebacks
system.cpu.dcache.writebacks::total            239968                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202670                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202670                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202670                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440659                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440659                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4927                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27406350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27406350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27406350000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27406350000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373780500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373780500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004044                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62194.009427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62194.009427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62194.009427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62194.009427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75863.710168                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75863.710168                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442516                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91984881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91984881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251424                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16196985000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16196985000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92236305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92236305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64420.997995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64420.997995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25802                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2072                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14497031500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14497031500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373780500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64253.625533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64253.625533                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180395.994208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180395.994208                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23113601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23113601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023429                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023429                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58977.562164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58977.562164                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176868                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12909318500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12909318500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60033.010598                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60033.010598                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1910                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1910                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146311500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146311500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037089                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037089                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76602.879581                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76602.879581                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1909                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1909                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037069                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037069                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75603.195390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75603.195390                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51023                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51023                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51023                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51023                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393671490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103162689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.127591                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218574890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218574890                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2938528975500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               45498427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 756032                       # Number of bytes of host memory used
host_op_rate                                 45498042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.30                       # Real time elapsed on the host
host_tick_rate                              265195671                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   514005695                       # Number of instructions simulated
sim_ops                                     514005695                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002996                       # Number of seconds simulated
sim_ticks                                  2996004000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.968177                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  240894                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               256357                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2259                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            252942                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1159                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            9081                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7922                       # Number of indirect misses.
system.cpu.branchPred.lookups                  269524                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6633                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2825147                       # Number of instructions committed
system.cpu.committedOps                       2825147                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.120954                       # CPI: cycles per instruction
system.cpu.discardedOps                          6950                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   534642                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                       542143                       # DTB hits
system.cpu.dtb.data_misses                        147                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   279824                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                       284903                       # DTB read hits
system.cpu.dtb.read_misses                         31                       # DTB read misses
system.cpu.dtb.write_accesses                  254818                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      257240                       # DTB write hits
system.cpu.dtb.write_misses                       116                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              975924                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1327805                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            290237                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           258399                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1390200                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.471486                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  760081                       # ITB accesses
system.cpu.itb.fetch_acv                            6                       # ITB acv
system.cpu.itb.fetch_hits                      760048                       # ITB hits
system.cpu.itb.fetch_misses                        33                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpipl                   166     86.46%     86.46% # number of callpals executed
system.cpu.kern.callpal::rdps                      10      5.21%     91.67% # number of callpals executed
system.cpu.kern.callpal::rti                        7      3.65%     95.31% # number of callpals executed
system.cpu.kern.callpal::callsys                    1      0.52%     95.83% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      4.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                    192                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                        361                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                       62     34.64%     34.64% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       2      1.12%     35.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      2.23%     37.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     111     62.01%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                  179                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                        62     47.69%     47.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        2      1.54%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      3.08%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                       62     47.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                   130                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2875796000     97.30%     97.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 2314000      0.08%     97.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4726500      0.16%     97.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                72650500      2.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           2955487000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558559                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.726257                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                   4                      
system.cpu.kern.mode_good::user                     4                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel                 7                       # number of protection mode switches
system.cpu.kern.mode_switch::user                   4                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.571429                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.727273                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          107225500      3.63%      3.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           2848261500     96.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        0                       # number of times the context was actually changed
system.cpu.numCycles                          5992008                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               12734      0.45%      0.45% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1297734     45.94%     46.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7180      0.25%     46.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                491025     17.38%     64.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                231407      8.19%     72.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                225886      8.00%     80.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.52%     80.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     4      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.73% # Class of committed instruction
system.cpu.op_class_0::MemRead                  36803      1.30%     82.03% # Class of committed instruction
system.cpu.op_class_0::MemWrite                248323      8.79%     90.82% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            247978      8.78%     99.60% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9015      0.32%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess                 2271      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2825147                       # Class of committed instruction
system.cpu.tickCycles                         4601808                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32062                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  66                       # Transaction distribution
system.membus.trans_dist::ReadResp               2025                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13635                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1313                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1083                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14072                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14072                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           646                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1814592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1814748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1982812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16131                       # Request fanout histogram
system.membus.reqLayer0.occupancy              149500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            98964500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           77788000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy            6996750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         941952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1025984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       872640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          872640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28048027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         314402785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             342450811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28048027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28048027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291267969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291267969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291267969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28048027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        314402785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            633718780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     14948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000478736500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47205                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14136                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14948                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1157                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    124293500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   79810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               423581000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7786.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26536.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14111                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12903                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    505.392282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.033566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.479072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          811     20.73%     20.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          780     19.93%     40.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          363      9.28%     49.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          192      4.91%     54.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          121      3.09%     57.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          260      6.64%     64.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           74      1.89%     66.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           94      2.40%     68.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1218     31.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.920616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.424472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.791566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              1      0.12%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            26      3.08%      3.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           743     88.03%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            41      4.86%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27             9      1.07%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             5      0.59%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             1      0.12%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             2      0.24%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             3      0.36%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.12%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.12%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.47%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.24%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.36%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::124-127            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.719194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.704557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701168                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              118     13.98%     13.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.59%     14.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              717     84.95%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           844                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1021568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  957120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1025984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               956672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       340.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       319.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    342.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    319.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2995992000                       # Total gap between requests
system.mem_ctrls.avgGap                      96710.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       941888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       957120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 26595425.106241513044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 314381422.721732020378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 319465528.083407104015                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14948                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42102250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    381478750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  72088896500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32065.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25919.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4822644.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13516020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7202910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            53071620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38163420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     236636400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1006663320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        302748960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1658002650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.404685                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    772317500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    100100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2123586500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             14351400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7646925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            60897060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           39901680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     236636400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1088115180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234157920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1681706565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.316529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    592751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    100100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2303153000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   66                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  66                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      156                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              121500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2996004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       767190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           767190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       767190                       # number of overall hits
system.cpu.icache.overall_hits::total          767190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1312                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1312                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1312                       # number of overall misses
system.cpu.icache.overall_misses::total          1312                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86122500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86122500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86122500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86122500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       768502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       768502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       768502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       768502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001707                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65642.149390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65642.149390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65642.149390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65642.149390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1313                       # number of writebacks
system.cpu.icache.writebacks::total              1313                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1312                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1312                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1312                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1312                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84809500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84809500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001707                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001707                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001707                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001707                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64641.387195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64641.387195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64641.387195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64641.387195                       # average overall mshr miss latency
system.cpu.icache.replacements                   1313                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       767190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          767190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1312                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1312                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86122500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86122500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       768502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       768502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65642.149390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65642.149390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1312                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84809500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64641.387195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64641.387195                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              774852                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1825                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            424.576438                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          479                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1538317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1538317                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       511782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           511782                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       511782                       # number of overall hits
system.cpu.dcache.overall_hits::total          511782                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        28731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28731                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28731                       # number of overall misses
system.cpu.dcache.overall_misses::total         28731                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1610495500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1610495500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1610495500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1610495500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       540513                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       540513                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       540513                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       540513                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56054.279350                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56054.279350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56054.279350                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56054.279350                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13635                       # number of writebacks
system.cpu.dcache.writebacks::total             13635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          100                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          100                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    848164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    848164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    848164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    848164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14352000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14352000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027206                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027206                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027206                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027206                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57678.612717                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57678.612717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57678.612717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57678.612717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       143520                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       143520                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       282810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          282810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     44585500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44585500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       283443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       283443                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002233                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70435.229068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70435.229068                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           66                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           66                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43952500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14352000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002233                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69435.229068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69435.229068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217454.545455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       228972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         228972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1565910000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1565910000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.109301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.109301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55730.301089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55730.301089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           34                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           34                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    804211500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    804211500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.054740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.054740                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57149.765492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57149.765492                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data      1040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.106557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.106557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        80000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      1027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1027000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.106557                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.106557                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        79000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          104                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2996004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6259221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            397.612819                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1096196                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1096196                       # Number of data accesses

---------- End Simulation Statistics   ----------
