// Seed: 97475038
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    output tri1 id_10
    , id_21,
    output wand id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri1 id_14,
    output tri1 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19
);
  assign id_6 = 1;
endmodule
module module_1 (
    input  uwire module_1,
    input  wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  logic id_5,
    input  tri   id_6,
    output logic id_7
);
  final begin
    id_7 <= 1;
    force id_4 = id_5;
  end
  wire id_9;
  tri0 id_10 = {id_6, id_3};
  reg  id_11;
  always @(!1 or id_10) id_11 <= 1;
  module_0(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_1,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_4,
      id_4,
      id_10,
      id_4,
      id_4,
      id_3,
      id_2,
      id_3,
      id_10
  );
  wire id_12;
endmodule
