digraph "0_linux_fda4e2e85589191b123d31cdc21fd33ee70f50fd_3" {
"1000794" [label="(MethodReturn,long)"];
"1000101" [label="(MethodParameterIn,struct file *filp)"];
"1001018" [label="(MethodParameterOut,struct file *filp)"];
"1000376" [label="(Identifier,vcpu)"];
"1000377" [label="(Identifier,argp)"];
"1000373" [label="(Call,r = msr_io(vcpu, argp, do_set_msr, 0))"];
"1000374" [label="(Identifier,r)"];
"1000378" [label="(Identifier,do_set_msr)"];
"1000379" [label="(Literal,0)"];
"1000375" [label="(Call,msr_io(vcpu, argp, do_set_msr, 0))"];
"1000380" [label="(ControlStructure,break;)"];
"1000381" [label="(JumpTarget,case KVM_TPR_ACCESS_REPORTING:)"];
"1000382" [label="(Block,)"];
"1000384" [label="(Call,r = -EFAULT)"];
"1000385" [label="(Identifier,r)"];
"1000386" [label="(Call,-EFAULT)"];
"1000387" [label="(Identifier,EFAULT)"];
"1000388" [label="(ControlStructure,if (copy_from_user(&tac, argp, sizeof tac)))"];
"1000390" [label="(Call,&tac)"];
"1000391" [label="(Identifier,tac)"];
"1000392" [label="(Identifier,argp)"];
"1000393" [label="(Call,sizeof tac)"];
"1000394" [label="(Identifier,tac)"];
"1000389" [label="(Call,copy_from_user(&tac, argp, sizeof tac))"];
"1000395" [label="(ControlStructure,goto out;)"];
"1000396" [label="(Call,r = vcpu_ioctl_tpr_access_reporting(vcpu, &tac))"];
"1000397" [label="(Identifier,r)"];
"1000399" [label="(Identifier,vcpu)"];
"1000400" [label="(Call,&tac)"];
"1000401" [label="(Identifier,tac)"];
"1000398" [label="(Call,vcpu_ioctl_tpr_access_reporting(vcpu, &tac))"];
"1000402" [label="(ControlStructure,if (r))"];
"1000403" [label="(Identifier,r)"];
"1000404" [label="(ControlStructure,goto out;)"];
"1000405" [label="(Call,r = -EFAULT)"];
"1000406" [label="(Identifier,r)"];
"1000407" [label="(Call,-EFAULT)"];
"1000408" [label="(Identifier,EFAULT)"];
"1000411" [label="(Identifier,argp)"];
"1000409" [label="(ControlStructure,if (copy_to_user(argp, &tac, sizeof tac)))"];
"1000412" [label="(Call,&tac)"];
"1000413" [label="(Identifier,tac)"];
"1000414" [label="(Call,sizeof tac)"];
"1000415" [label="(Identifier,tac)"];
"1000410" [label="(Call,copy_to_user(argp, &tac, sizeof tac))"];
"1000416" [label="(ControlStructure,goto out;)"];
"1000417" [label="(Call,r = 0)"];
"1000418" [label="(Identifier,r)"];
"1000419" [label="(Literal,0)"];
"1000420" [label="(ControlStructure,break;)"];
"1000421" [label="(JumpTarget,case KVM_SET_VAPIC_ADDR:)"];
"1000422" [label="(Block,)"];
"1000424" [label="(Call,r = -EINVAL)"];
"1000425" [label="(Identifier,r)"];
"1000426" [label="(Call,-EINVAL)"];
"1000427" [label="(Identifier,EINVAL)"];
"1000428" [label="(ControlStructure,if (!irqchip_in_kernel(vcpu->kvm)))"];
"1000431" [label="(Call,vcpu->kvm)"];
"1000432" [label="(Identifier,vcpu)"];
"1000433" [label="(FieldIdentifier,kvm)"];
"1000429" [label="(Call,!irqchip_in_kernel(vcpu->kvm))"];
"1000430" [label="(Call,irqchip_in_kernel(vcpu->kvm))"];
"1000434" [label="(ControlStructure,goto out;)"];
"1000435" [label="(Call,r = -EFAULT)"];
"1000436" [label="(Identifier,r)"];
"1000437" [label="(Call,-EFAULT)"];
"1000438" [label="(Identifier,EFAULT)"];
"1000441" [label="(Call,&va)"];
"1000442" [label="(Identifier,va)"];
"1000443" [label="(Identifier,argp)"];
"1000439" [label="(ControlStructure,if (copy_from_user(&va, argp, sizeof va)))"];
"1000444" [label="(Call,sizeof va)"];
"1000445" [label="(Identifier,va)"];
"1000440" [label="(Call,copy_from_user(&va, argp, sizeof va))"];
"1000446" [label="(ControlStructure,goto out;)"];
"1000447" [label="(Call,r = kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr))"];
"1000448" [label="(Identifier,r)"];
"1000450" [label="(Identifier,vcpu)"];
"1000451" [label="(Call,va.vapic_addr)"];
"1000452" [label="(Identifier,va)"];
"1000453" [label="(FieldIdentifier,vapic_addr)"];
"1000449" [label="(Call,kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr))"];
"1000454" [label="(ControlStructure,break;)"];
"1000455" [label="(JumpTarget,case KVM_X86_SETUP_MCE:)"];
"1000456" [label="(Block,)"];
"1000458" [label="(Call,r = -EFAULT)"];
"1000459" [label="(Identifier,r)"];
"1000460" [label="(Call,-EFAULT)"];
"1000461" [label="(Identifier,EFAULT)"];
"1000462" [label="(ControlStructure,if (copy_from_user(&mcg_cap, argp, sizeof mcg_cap)))"];
"1000464" [label="(Call,&mcg_cap)"];
"1000465" [label="(Identifier,mcg_cap)"];
"1000466" [label="(Identifier,argp)"];
"1000467" [label="(Call,sizeof mcg_cap)"];
"1000468" [label="(Identifier,mcg_cap)"];
"1000463" [label="(Call,copy_from_user(&mcg_cap, argp, sizeof mcg_cap))"];
"1000469" [label="(ControlStructure,goto out;)"];
"1000470" [label="(Call,r = kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap))"];
"1000471" [label="(Identifier,r)"];
"1000473" [label="(Identifier,vcpu)"];
"1000474" [label="(Identifier,mcg_cap)"];
"1000472" [label="(Call,kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap))"];
"1000475" [label="(ControlStructure,break;)"];
"1000476" [label="(JumpTarget,case KVM_X86_SET_MCE:)"];
"1000477" [label="(Block,)"];
"1000119" [label="(Call,u.buffer = NULL)"];
"1000120" [label="(Call,u.buffer)"];
"1000121" [label="(Identifier,u)"];
"1000123" [label="(Identifier,NULL)"];
"1000122" [label="(FieldIdentifier,buffer)"];
"1000479" [label="(Call,r = -EFAULT)"];
"1000480" [label="(Identifier,r)"];
"1000481" [label="(Call,-EFAULT)"];
"1000482" [label="(Identifier,EFAULT)"];
"1000483" [label="(ControlStructure,if (copy_from_user(&mce, argp, sizeof mce)))"];
"1000485" [label="(Call,&mce)"];
"1000486" [label="(Identifier,mce)"];
"1000487" [label="(Identifier,argp)"];
"1000488" [label="(Call,sizeof mce)"];
"1000489" [label="(Identifier,mce)"];
"1000484" [label="(Call,copy_from_user(&mce, argp, sizeof mce))"];
"1000490" [label="(ControlStructure,goto out;)"];
"1000491" [label="(Call,r = kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce))"];
"1000492" [label="(Identifier,r)"];
"1000494" [label="(Identifier,vcpu)"];
"1000495" [label="(Call,&mce)"];
"1000496" [label="(Identifier,mce)"];
"1000493" [label="(Call,kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce))"];
"1000497" [label="(ControlStructure,break;)"];
"1000498" [label="(JumpTarget,case KVM_GET_VCPU_EVENTS:)"];
"1000499" [label="(Block,)"];
"1000124" [label="(ControlStructure,switch (ioctl))"];
"1000126" [label="(Block,)"];
"1000125" [label="(Identifier,ioctl)"];
"1000501" [label="(Call,kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events))"];
"1000502" [label="(Identifier,vcpu)"];
"1000503" [label="(Call,&events)"];
"1000504" [label="(Identifier,events)"];
"1000505" [label="(Call,r = -EFAULT)"];
"1000506" [label="(Identifier,r)"];
"1000507" [label="(Call,-EFAULT)"];
"1000508" [label="(Identifier,EFAULT)"];
"1000511" [label="(Identifier,argp)"];
"1000509" [label="(ControlStructure,if (copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events))))"];
"1000512" [label="(Call,&events)"];
"1000513" [label="(Identifier,events)"];
"1000514" [label="(Call,sizeof(struct kvm_vcpu_events))"];
"1000510" [label="(Call,copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events)))"];
"1000516" [label="(ControlStructure,break;)"];
"1000517" [label="(Call,r = 0)"];
"1000518" [label="(Identifier,r)"];
"1000519" [label="(Literal,0)"];
"1000520" [label="(ControlStructure,break;)"];
"1000521" [label="(JumpTarget,case KVM_SET_VCPU_EVENTS:)"];
"1000522" [label="(Block,)"];
"1000127" [label="(JumpTarget,case KVM_GET_LAPIC:)"];
"1000128" [label="(Block,)"];
"1000524" [label="(Call,r = -EFAULT)"];
"1000525" [label="(Identifier,r)"];
"1000526" [label="(Call,-EFAULT)"];
"1000527" [label="(Identifier,EFAULT)"];
"1000528" [label="(ControlStructure,if (copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events))))"];
"1000530" [label="(Call,&events)"];
"1000531" [label="(Identifier,events)"];
"1000532" [label="(Identifier,argp)"];
"1000533" [label="(Call,sizeof(struct kvm_vcpu_events))"];
"1000529" [label="(Call,copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events)))"];
"1000535" [label="(ControlStructure,break;)"];
"1000536" [label="(Call,r = kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events))"];
"1000537" [label="(Identifier,r)"];
"1000539" [label="(Identifier,vcpu)"];
"1000540" [label="(Call,&events)"];
"1000541" [label="(Identifier,events)"];
"1000538" [label="(Call,kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events))"];
"1000542" [label="(ControlStructure,break;)"];
"1000543" [label="(JumpTarget,case KVM_GET_DEBUGREGS:)"];
"1000544" [label="(Block,)"];
"1000129" [label="(Call,r = -EINVAL)"];
"1000130" [label="(Identifier,r)"];
"1000131" [label="(Call,-EINVAL)"];
"1000132" [label="(Identifier,EINVAL)"];
"1000546" [label="(Call,kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs))"];
"1000547" [label="(Identifier,vcpu)"];
"1000548" [label="(Call,&dbgregs)"];
"1000549" [label="(Identifier,dbgregs)"];
"1000550" [label="(Call,r = -EFAULT)"];
"1000551" [label="(Identifier,r)"];
"1000552" [label="(Call,-EFAULT)"];
"1000553" [label="(Identifier,EFAULT)"];
"1000556" [label="(Identifier,argp)"];
"1000554" [label="(ControlStructure,if (copy_to_user(argp, &dbgregs,\n\t\t\t\t sizeof(struct kvm_debugregs))))"];
"1000557" [label="(Call,&dbgregs)"];
"1000558" [label="(Identifier,dbgregs)"];
"1000555" [label="(Call,copy_to_user(argp, &dbgregs,\n\t\t\t\t sizeof(struct kvm_debugregs)))"];
"1000559" [label="(Call,sizeof(struct kvm_debugregs))"];
"1000561" [label="(ControlStructure,break;)"];
"1000562" [label="(Call,r = 0)"];
"1000563" [label="(Identifier,r)"];
"1000564" [label="(Literal,0)"];
"1000565" [label="(ControlStructure,break;)"];
"1000138" [label="(FieldIdentifier,arch)"];
"1000139" [label="(FieldIdentifier,apic)"];
"1000133" [label="(ControlStructure,if (!vcpu->arch.apic))"];
"1000134" [label="(Call,!vcpu->arch.apic)"];
"1000135" [label="(Call,vcpu->arch.apic)"];
"1000136" [label="(Call,vcpu->arch)"];
"1000137" [label="(Identifier,vcpu)"];
"1000566" [label="(JumpTarget,case KVM_SET_DEBUGREGS:)"];
"1000567" [label="(Block,)"];
"1000569" [label="(Call,r = -EFAULT)"];
"1000570" [label="(Identifier,r)"];
"1000571" [label="(Call,-EFAULT)"];
"1000572" [label="(Identifier,EFAULT)"];
"1000573" [label="(ControlStructure,if (copy_from_user(&dbgregs, argp,\n\t\t\t\t   sizeof(struct kvm_debugregs))))"];
"1000575" [label="(Call,&dbgregs)"];
"1000576" [label="(Identifier,dbgregs)"];
"1000577" [label="(Identifier,argp)"];
"1000574" [label="(Call,copy_from_user(&dbgregs, argp,\n\t\t\t\t   sizeof(struct kvm_debugregs)))"];
"1000578" [label="(Call,sizeof(struct kvm_debugregs))"];
"1000580" [label="(ControlStructure,break;)"];
"1000581" [label="(Call,r = kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs))"];
"1000582" [label="(Identifier,r)"];
"1000584" [label="(Identifier,vcpu)"];
"1000585" [label="(Call,&dbgregs)"];
"1000586" [label="(Identifier,dbgregs)"];
"1000583" [label="(Call,kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs))"];
"1000587" [label="(ControlStructure,break;)"];
"1000140" [label="(ControlStructure,goto out;)"];
"1000588" [label="(JumpTarget,case KVM_GET_XSAVE:)"];
"1000589" [label="(Block,)"];
"1000594" [label="(Call,kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL))"];
"1000590" [label="(Call,u.xsave = kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL))"];
"1000591" [label="(Call,u.xsave)"];
"1000592" [label="(Identifier,u)"];
"1000595" [label="(Call,sizeof(struct kvm_xsave))"];
"1000593" [label="(FieldIdentifier,xsave)"];
"1000597" [label="(Identifier,GFP_KERNEL)"];
"1000598" [label="(Call,r = -ENOMEM)"];
"1000599" [label="(Identifier,r)"];
"1000600" [label="(Call,-ENOMEM)"];
"1000601" [label="(Identifier,ENOMEM)"];
"1000602" [label="(ControlStructure,if (!u.xsave))"];
"1000603" [label="(Call,!u.xsave)"];
"1000604" [label="(Call,u.xsave)"];
"1000605" [label="(Identifier,u)"];
"1000606" [label="(FieldIdentifier,xsave)"];
"1000607" [label="(ControlStructure,break;)"];
"1000608" [label="(Call,kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave))"];
"1000609" [label="(Identifier,vcpu)"];
"1000610" [label="(Call,u.xsave)"];
"1000611" [label="(Identifier,u)"];
"1000612" [label="(FieldIdentifier,xsave)"];
"1000613" [label="(Call,r = -EFAULT)"];
"1000614" [label="(Identifier,r)"];
"1000615" [label="(Call,-EFAULT)"];
"1000616" [label="(Identifier,EFAULT)"];
"1000103" [label="(MethodParameterIn,unsigned long arg)"];
"1001020" [label="(MethodParameterOut,unsigned long arg)"];
"1000102" [label="(MethodParameterIn,unsigned int ioctl)"];
"1001019" [label="(MethodParameterOut,unsigned int ioctl)"];
"1000145" [label="(Call,kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL))"];
"1000141" [label="(Call,u.lapic = kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL))"];
"1000142" [label="(Call,u.lapic)"];
"1000143" [label="(Identifier,u)"];
"1000146" [label="(Call,sizeof(struct kvm_lapic_state))"];
"1000144" [label="(FieldIdentifier,lapic)"];
"1000148" [label="(Identifier,GFP_KERNEL)"];
"1000619" [label="(Identifier,argp)"];
"1000617" [label="(ControlStructure,if (copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave))))"];
"1000620" [label="(Call,u.xsave)"];
"1000621" [label="(Identifier,u)"];
"1000622" [label="(FieldIdentifier,xsave)"];
"1000623" [label="(Call,sizeof(struct kvm_xsave))"];
"1000618" [label="(Call,copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave)))"];
"1000625" [label="(ControlStructure,break;)"];
"1000626" [label="(Call,r = 0)"];
"1000627" [label="(Identifier,r)"];
"1000628" [label="(Literal,0)"];
"1000629" [label="(ControlStructure,break;)"];
"1000630" [label="(JumpTarget,case KVM_SET_XSAVE:)"];
"1000631" [label="(Block,)"];
"1000636" [label="(Call,memdup_user(argp, sizeof(*u.xsave)))"];
"1000632" [label="(Call,u.xsave = memdup_user(argp, sizeof(*u.xsave)))"];
"1000633" [label="(Call,u.xsave)"];
"1000634" [label="(Identifier,u)"];
"1000637" [label="(Identifier,argp)"];
"1000638" [label="(Call,sizeof(*u.xsave))"];
"1000639" [label="(Call,*u.xsave)"];
"1000640" [label="(Call,u.xsave)"];
"1000641" [label="(Identifier,u)"];
"1000635" [label="(FieldIdentifier,xsave)"];
"1000642" [label="(FieldIdentifier,xsave)"];
"1000645" [label="(Call,u.xsave)"];
"1000646" [label="(Identifier,u)"];
"1000647" [label="(FieldIdentifier,xsave)"];
"1000643" [label="(ControlStructure,if (IS_ERR(u.xsave)))"];
"1000644" [label="(Call,IS_ERR(u.xsave))"];
"1000649" [label="(Call,PTR_ERR(u.xsave))"];
"1000650" [label="(Call,u.xsave)"];
"1000651" [label="(Identifier,u)"];
"1000652" [label="(FieldIdentifier,xsave)"];
"1000648" [label="(Return,return PTR_ERR(u.xsave);)"];
"1000653" [label="(Call,r = kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave))"];
"1000654" [label="(Identifier,r)"];
"1000656" [label="(Identifier,vcpu)"];
"1000657" [label="(Call,u.xsave)"];
"1000658" [label="(Identifier,u)"];
"1000659" [label="(FieldIdentifier,xsave)"];
"1000655" [label="(Call,kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave))"];
"1000660" [label="(ControlStructure,break;)"];
"1000661" [label="(JumpTarget,case KVM_GET_XCRS:)"];
"1000662" [label="(Block,)"];
"1000667" [label="(Call,kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL))"];
"1000668" [label="(Call,sizeof(struct kvm_xcrs))"];
"1000663" [label="(Call,u.xcrs = kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL))"];
"1000664" [label="(Call,u.xcrs)"];
"1000665" [label="(Identifier,u)"];
"1000666" [label="(FieldIdentifier,xcrs)"];
"1000670" [label="(Identifier,GFP_KERNEL)"];
"1000671" [label="(Call,r = -ENOMEM)"];
"1000672" [label="(Identifier,r)"];
"1000673" [label="(Call,-ENOMEM)"];
"1000674" [label="(Identifier,ENOMEM)"];
"1000675" [label="(ControlStructure,if (!u.xcrs))"];
"1000676" [label="(Call,!u.xcrs)"];
"1000677" [label="(Call,u.xcrs)"];
"1000678" [label="(Identifier,u)"];
"1000679" [label="(FieldIdentifier,xcrs)"];
"1000680" [label="(ControlStructure,break;)"];
"1000681" [label="(Call,kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs))"];
"1000682" [label="(Identifier,vcpu)"];
"1000683" [label="(Call,u.xcrs)"];
"1000684" [label="(Identifier,u)"];
"1000685" [label="(FieldIdentifier,xcrs)"];
"1000149" [label="(Call,r = -ENOMEM)"];
"1000150" [label="(Identifier,r)"];
"1000151" [label="(Call,-ENOMEM)"];
"1000152" [label="(Identifier,ENOMEM)"];
"1000686" [label="(Call,r = -EFAULT)"];
"1000687" [label="(Identifier,r)"];
"1000688" [label="(Call,-EFAULT)"];
"1000689" [label="(Identifier,EFAULT)"];
"1000692" [label="(Identifier,argp)"];
"1000690" [label="(ControlStructure,if (copy_to_user(argp, u.xcrs,\n\t\t\t\t sizeof(struct kvm_xcrs))))"];
"1000693" [label="(Call,u.xcrs)"];
"1000694" [label="(Identifier,u)"];
"1000695" [label="(FieldIdentifier,xcrs)"];
"1000691" [label="(Call,copy_to_user(argp, u.xcrs,\n\t\t\t\t sizeof(struct kvm_xcrs)))"];
"1000696" [label="(Call,sizeof(struct kvm_xcrs))"];
"1000698" [label="(ControlStructure,break;)"];
"1000699" [label="(Call,r = 0)"];
"1000700" [label="(Identifier,r)"];
"1000701" [label="(Literal,0)"];
"1000702" [label="(ControlStructure,break;)"];
"1000703" [label="(JumpTarget,case KVM_SET_XCRS:)"];
"1000704" [label="(Block,)"];
"1000709" [label="(Call,memdup_user(argp, sizeof(*u.xcrs)))"];
"1000705" [label="(Call,u.xcrs = memdup_user(argp, sizeof(*u.xcrs)))"];
"1000706" [label="(Call,u.xcrs)"];
"1000707" [label="(Identifier,u)"];
"1000710" [label="(Identifier,argp)"];
"1000711" [label="(Call,sizeof(*u.xcrs))"];
"1000712" [label="(Call,*u.xcrs)"];
"1000713" [label="(Call,u.xcrs)"];
"1000714" [label="(Identifier,u)"];
"1000715" [label="(FieldIdentifier,xcrs)"];
"1000708" [label="(FieldIdentifier,xcrs)"];
"1000153" [label="(ControlStructure,if (!u.lapic))"];
"1000154" [label="(Call,!u.lapic)"];
"1000155" [label="(Call,u.lapic)"];
"1000156" [label="(Identifier,u)"];
"1000157" [label="(FieldIdentifier,lapic)"];
"1000718" [label="(Call,u.xcrs)"];
"1000719" [label="(Identifier,u)"];
"1000720" [label="(FieldIdentifier,xcrs)"];
"1000716" [label="(ControlStructure,if (IS_ERR(u.xcrs)))"];
"1000717" [label="(Call,IS_ERR(u.xcrs))"];
"1000722" [label="(Call,PTR_ERR(u.xcrs))"];
"1000723" [label="(Call,u.xcrs)"];
"1000724" [label="(Identifier,u)"];
"1000725" [label="(FieldIdentifier,xcrs)"];
"1000721" [label="(Return,return PTR_ERR(u.xcrs);)"];
"1000726" [label="(Call,r = kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs))"];
"1000727" [label="(Identifier,r)"];
"1000729" [label="(Identifier,vcpu)"];
"1000730" [label="(Call,u.xcrs)"];
"1000731" [label="(Identifier,u)"];
"1000732" [label="(FieldIdentifier,xcrs)"];
"1000728" [label="(Call,kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs))"];
"1000733" [label="(ControlStructure,break;)"];
"1000734" [label="(JumpTarget,case KVM_SET_TSC_KHZ:)"];
"1000735" [label="(Block,)"];
"1000737" [label="(Call,r = -EINVAL)"];
"1000738" [label="(Identifier,r)"];
"1000739" [label="(Call,-EINVAL)"];
"1000740" [label="(Identifier,EINVAL)"];
"1000158" [label="(ControlStructure,goto out;)"];
"1000743" [label="(Call,(u32)arg)"];
"1000741" [label="(Call,user_tsc_khz = (u32)arg)"];
"1000742" [label="(Identifier,user_tsc_khz)"];
"1000745" [label="(Identifier,arg)"];
"1000746" [label="(ControlStructure,if (user_tsc_khz >= kvm_max_guest_tsc_khz))"];
"1000749" [label="(Identifier,kvm_max_guest_tsc_khz)"];
"1000747" [label="(Call,user_tsc_khz >= kvm_max_guest_tsc_khz)"];
"1000748" [label="(Identifier,user_tsc_khz)"];
"1000750" [label="(ControlStructure,goto out;)"];
"1000751" [label="(ControlStructure,if (user_tsc_khz == 0))"];
"1000754" [label="(Literal,0)"];
"1000752" [label="(Call,user_tsc_khz == 0)"];
"1000753" [label="(Identifier,user_tsc_khz)"];
"1000757" [label="(Identifier,tsc_khz)"];
"1000755" [label="(Call,user_tsc_khz = tsc_khz)"];
"1000756" [label="(Identifier,user_tsc_khz)"];
"1000759" [label="(Identifier,vcpu)"];
"1000758" [label="(Call,kvm_set_tsc_khz(vcpu, user_tsc_khz))"];
"1000760" [label="(Identifier,user_tsc_khz)"];
"1000159" [label="(Call,r = kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic))"];
"1000160" [label="(Identifier,r)"];
"1000162" [label="(Identifier,vcpu)"];
"1000163" [label="(Call,u.lapic)"];
"1000164" [label="(Identifier,u)"];
"1000165" [label="(FieldIdentifier,lapic)"];
"1000161" [label="(Call,kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic))"];
"1000761" [label="(Call,r = 0)"];
"1000762" [label="(Identifier,r)"];
"1000763" [label="(Literal,0)"];
"1000764" [label="(ControlStructure,goto out;)"];
"1000765" [label="(JumpTarget,case KVM_GET_TSC_KHZ:)"];
"1000766" [label="(Block,)"];
"1000772" [label="(FieldIdentifier,arch)"];
"1000773" [label="(FieldIdentifier,virtual_tsc_khz)"];
"1000767" [label="(Call,r = vcpu->arch.virtual_tsc_khz)"];
"1000768" [label="(Identifier,r)"];
"1000769" [label="(Call,vcpu->arch.virtual_tsc_khz)"];
"1000770" [label="(Call,vcpu->arch)"];
"1000771" [label="(Identifier,vcpu)"];
"1000774" [label="(ControlStructure,goto out;)"];
"1000775" [label="(JumpTarget,case KVM_KVMCLOCK_CTRL:)"];
"1000776" [label="(Block,)"];
"1000777" [label="(Call,r = kvm_set_guest_paused(vcpu))"];
"1000778" [label="(Identifier,r)"];
"1000780" [label="(Identifier,vcpu)"];
"1000779" [label="(Call,kvm_set_guest_paused(vcpu))"];
"1000781" [label="(ControlStructure,goto out;)"];
"1000166" [label="(ControlStructure,if (r))"];
"1000167" [label="(Identifier,r)"];
"1000782" [label="(JumpTarget,default:)"];
"1000783" [label="(Call,r = -EINVAL)"];
"1000784" [label="(Identifier,r)"];
"1000785" [label="(Call,-EINVAL)"];
"1000786" [label="(Identifier,EINVAL)"];
"1000787" [label="(JumpTarget,out:)"];
"1000788" [label="(Call,kfree(u.buffer))"];
"1000789" [label="(Call,u.buffer)"];
"1000790" [label="(Identifier,u)"];
"1000791" [label="(FieldIdentifier,buffer)"];
"1000792" [label="(Return,return r;)"];
"1000793" [label="(Identifier,r)"];
"1000168" [label="(ControlStructure,goto out;)"];
"1000169" [label="(Call,r = -EFAULT)"];
"1000170" [label="(Identifier,r)"];
"1000171" [label="(Call,-EFAULT)"];
"1000172" [label="(Identifier,EFAULT)"];
"1000175" [label="(Identifier,argp)"];
"1000173" [label="(ControlStructure,if (copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state))))"];
"1000176" [label="(Call,u.lapic)"];
"1000177" [label="(Identifier,u)"];
"1000178" [label="(FieldIdentifier,lapic)"];
"1000179" [label="(Call,sizeof(struct kvm_lapic_state))"];
"1000174" [label="(Call,copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state)))"];
"1000104" [label="(Block,)"];
"1000181" [label="(ControlStructure,goto out;)"];
"1000182" [label="(Call,r = 0)"];
"1000183" [label="(Identifier,r)"];
"1000184" [label="(Literal,0)"];
"1000185" [label="(ControlStructure,break;)"];
"1000186" [label="(JumpTarget,case KVM_SET_LAPIC:)"];
"1000187" [label="(Block,)"];
"1000188" [label="(Call,r = -EINVAL)"];
"1000189" [label="(Identifier,r)"];
"1000190" [label="(Call,-EINVAL)"];
"1000191" [label="(Identifier,EINVAL)"];
"1000197" [label="(FieldIdentifier,arch)"];
"1000198" [label="(FieldIdentifier,apic)"];
"1000192" [label="(ControlStructure,if (!vcpu->arch.apic))"];
"1000193" [label="(Call,!vcpu->arch.apic)"];
"1000194" [label="(Call,vcpu->arch.apic)"];
"1000195" [label="(Call,vcpu->arch)"];
"1000196" [label="(Identifier,vcpu)"];
"1000199" [label="(ControlStructure,goto out;)"];
"1000204" [label="(Call,memdup_user(argp, sizeof(*u.lapic)))"];
"1000200" [label="(Call,u.lapic = memdup_user(argp, sizeof(*u.lapic)))"];
"1000201" [label="(Call,u.lapic)"];
"1000202" [label="(Identifier,u)"];
"1000205" [label="(Identifier,argp)"];
"1000206" [label="(Call,sizeof(*u.lapic))"];
"1000207" [label="(Call,*u.lapic)"];
"1000208" [label="(Call,u.lapic)"];
"1000209" [label="(Identifier,u)"];
"1000203" [label="(FieldIdentifier,lapic)"];
"1000210" [label="(FieldIdentifier,lapic)"];
"1000213" [label="(Call,u.lapic)"];
"1000214" [label="(Identifier,u)"];
"1000215" [label="(FieldIdentifier,lapic)"];
"1000211" [label="(ControlStructure,if (IS_ERR(u.lapic)))"];
"1000212" [label="(Call,IS_ERR(u.lapic))"];
"1000106" [label="(Call,*vcpu = filp->private_data)"];
"1000107" [label="(Identifier,vcpu)"];
"1000108" [label="(Call,filp->private_data)"];
"1000109" [label="(Identifier,filp)"];
"1000110" [label="(FieldIdentifier,private_data)"];
"1000217" [label="(Call,PTR_ERR(u.lapic))"];
"1000218" [label="(Call,u.lapic)"];
"1000219" [label="(Identifier,u)"];
"1000220" [label="(FieldIdentifier,lapic)"];
"1000216" [label="(Return,return PTR_ERR(u.lapic);)"];
"1000221" [label="(Call,r = kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic))"];
"1000222" [label="(Identifier,r)"];
"1000224" [label="(Identifier,vcpu)"];
"1000225" [label="(Call,u.lapic)"];
"1000226" [label="(Identifier,u)"];
"1000227" [label="(FieldIdentifier,lapic)"];
"1000223" [label="(Call,kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic))"];
"1000228" [label="(ControlStructure,break;)"];
"1000229" [label="(JumpTarget,case KVM_INTERRUPT:)"];
"1000230" [label="(Block,)"];
"1000232" [label="(Call,r = -EFAULT)"];
"1000233" [label="(Identifier,r)"];
"1000234" [label="(Call,-EFAULT)"];
"1000235" [label="(Identifier,EFAULT)"];
"1000236" [label="(ControlStructure,if (copy_from_user(&irq, argp, sizeof irq)))"];
"1000238" [label="(Call,&irq)"];
"1000239" [label="(Identifier,irq)"];
"1000240" [label="(Identifier,argp)"];
"1000241" [label="(Call,sizeof irq)"];
"1000242" [label="(Identifier,irq)"];
"1000237" [label="(Call,copy_from_user(&irq, argp, sizeof irq))"];
"1000112" [label="(Call,*argp = (void __user *)arg)"];
"1000113" [label="(Identifier,argp)"];
"1000114" [label="(Call,(void __user *)arg)"];
"1000116" [label="(Identifier,arg)"];
"1000243" [label="(ControlStructure,goto out;)"];
"1000244" [label="(Call,r = kvm_vcpu_ioctl_interrupt(vcpu, &irq))"];
"1000245" [label="(Identifier,r)"];
"1000247" [label="(Identifier,vcpu)"];
"1000248" [label="(Call,&irq)"];
"1000249" [label="(Identifier,irq)"];
"1000246" [label="(Call,kvm_vcpu_ioctl_interrupt(vcpu, &irq))"];
"1000250" [label="(ControlStructure,break;)"];
"1000251" [label="(JumpTarget,case KVM_NMI:)"];
"1000252" [label="(Block,)"];
"1000253" [label="(Call,r = kvm_vcpu_ioctl_nmi(vcpu))"];
"1000254" [label="(Identifier,r)"];
"1000256" [label="(Identifier,vcpu)"];
"1000255" [label="(Call,kvm_vcpu_ioctl_nmi(vcpu))"];
"1000257" [label="(ControlStructure,break;)"];
"1000258" [label="(JumpTarget,case KVM_SET_CPUID:)"];
"1000261" [label="(Call,*cpuid_arg = argp)"];
"1000262" [label="(Identifier,cpuid_arg)"];
"1000263" [label="(Identifier,argp)"];
"1000259" [label="(Block,)"];
"1000265" [label="(Call,r = -EFAULT)"];
"1000266" [label="(Identifier,r)"];
"1000267" [label="(Call,-EFAULT)"];
"1000268" [label="(Identifier,EFAULT)"];
"1000269" [label="(ControlStructure,if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)))"];
"1000271" [label="(Call,&cpuid)"];
"1000272" [label="(Identifier,cpuid)"];
"1000273" [label="(Identifier,cpuid_arg)"];
"1000274" [label="(Call,sizeof cpuid)"];
"1000275" [label="(Identifier,cpuid)"];
"1000270" [label="(Call,copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))"];
"1000276" [label="(ControlStructure,goto out;)"];
"1000277" [label="(Call,r = kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries))"];
"1000278" [label="(Identifier,r)"];
"1000280" [label="(Identifier,vcpu)"];
"1000281" [label="(Call,&cpuid)"];
"1000282" [label="(Identifier,cpuid)"];
"1000283" [label="(Call,cpuid_arg->entries)"];
"1000284" [label="(Identifier,cpuid_arg)"];
"1000285" [label="(FieldIdentifier,entries)"];
"1000279" [label="(Call,kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries))"];
"1000286" [label="(ControlStructure,break;)"];
"1000287" [label="(JumpTarget,case KVM_SET_CPUID2:)"];
"1000290" [label="(Call,*cpuid_arg = argp)"];
"1000291" [label="(Identifier,cpuid_arg)"];
"1000292" [label="(Identifier,argp)"];
"1000288" [label="(Block,)"];
"1000294" [label="(Call,r = -EFAULT)"];
"1000295" [label="(Identifier,r)"];
"1000296" [label="(Call,-EFAULT)"];
"1000297" [label="(Identifier,EFAULT)"];
"1000298" [label="(ControlStructure,if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)))"];
"1000300" [label="(Call,&cpuid)"];
"1000301" [label="(Identifier,cpuid)"];
"1000302" [label="(Identifier,cpuid_arg)"];
"1000303" [label="(Call,sizeof cpuid)"];
"1000304" [label="(Identifier,cpuid)"];
"1000299" [label="(Call,copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))"];
"1000305" [label="(ControlStructure,goto out;)"];
"1000306" [label="(Call,r = kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries))"];
"1000307" [label="(Identifier,r)"];
"1000309" [label="(Identifier,vcpu)"];
"1000310" [label="(Call,&cpuid)"];
"1000311" [label="(Identifier,cpuid)"];
"1000308" [label="(Call,kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries))"];
"1000312" [label="(Call,cpuid_arg->entries)"];
"1000313" [label="(Identifier,cpuid_arg)"];
"1000314" [label="(FieldIdentifier,entries)"];
"1000315" [label="(ControlStructure,break;)"];
"1000316" [label="(JumpTarget,case KVM_GET_CPUID2:)"];
"1000319" [label="(Call,*cpuid_arg = argp)"];
"1000320" [label="(Identifier,cpuid_arg)"];
"1000321" [label="(Identifier,argp)"];
"1000317" [label="(Block,)"];
"1000323" [label="(Call,r = -EFAULT)"];
"1000324" [label="(Identifier,r)"];
"1000325" [label="(Call,-EFAULT)"];
"1000326" [label="(Identifier,EFAULT)"];
"1000327" [label="(ControlStructure,if (copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)))"];
"1000329" [label="(Call,&cpuid)"];
"1000330" [label="(Identifier,cpuid)"];
"1000331" [label="(Identifier,cpuid_arg)"];
"1000332" [label="(Call,sizeof cpuid)"];
"1000333" [label="(Identifier,cpuid)"];
"1000328" [label="(Call,copy_from_user(&cpuid, cpuid_arg, sizeof cpuid))"];
"1000334" [label="(ControlStructure,goto out;)"];
"1000335" [label="(Call,r = kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries))"];
"1000336" [label="(Identifier,r)"];
"1000338" [label="(Identifier,vcpu)"];
"1000339" [label="(Call,&cpuid)"];
"1000340" [label="(Identifier,cpuid)"];
"1000337" [label="(Call,kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries))"];
"1000341" [label="(Call,cpuid_arg->entries)"];
"1000342" [label="(Identifier,cpuid_arg)"];
"1000343" [label="(FieldIdentifier,entries)"];
"1000344" [label="(ControlStructure,if (r))"];
"1000345" [label="(Identifier,r)"];
"1000346" [label="(ControlStructure,goto out;)"];
"1000347" [label="(Call,r = -EFAULT)"];
"1000348" [label="(Identifier,r)"];
"1000349" [label="(Call,-EFAULT)"];
"1000350" [label="(Identifier,EFAULT)"];
"1000353" [label="(Identifier,cpuid_arg)"];
"1000351" [label="(ControlStructure,if (copy_to_user(cpuid_arg, &cpuid, sizeof cpuid)))"];
"1000354" [label="(Call,&cpuid)"];
"1000355" [label="(Identifier,cpuid)"];
"1000356" [label="(Call,sizeof cpuid)"];
"1000357" [label="(Identifier,cpuid)"];
"1000352" [label="(Call,copy_to_user(cpuid_arg, &cpuid, sizeof cpuid))"];
"1000358" [label="(ControlStructure,goto out;)"];
"1000359" [label="(Call,r = 0)"];
"1000360" [label="(Identifier,r)"];
"1000361" [label="(Literal,0)"];
"1000362" [label="(ControlStructure,break;)"];
"1000363" [label="(JumpTarget,case KVM_GET_MSRS:)"];
"1000367" [label="(Identifier,vcpu)"];
"1000368" [label="(Identifier,argp)"];
"1000364" [label="(Call,r = msr_io(vcpu, argp, kvm_get_msr, 1))"];
"1000365" [label="(Identifier,r)"];
"1000369" [label="(Identifier,kvm_get_msr)"];
"1000370" [label="(Literal,1)"];
"1000366" [label="(Call,msr_io(vcpu, argp, kvm_get_msr, 1))"];
"1000371" [label="(ControlStructure,break;)"];
"1000372" [label="(JumpTarget,case KVM_SET_MSRS:)"];
"1000794" -> "1000100"  [label="AST: "];
"1000794" -> "1000216"  [label="CFG: "];
"1000794" -> "1000648"  [label="CFG: "];
"1000794" -> "1000721"  [label="CFG: "];
"1000794" -> "1000792"  [label="CFG: "];
"1000648" -> "1000794"  [label="DDG: <RET>"];
"1000721" -> "1000794"  [label="DDG: <RET>"];
"1000325" -> "1000794"  [label="DDG: EFAULT"];
"1000613" -> "1000794"  [label="DDG: r"];
"1000613" -> "1000794"  [label="DDG: -EFAULT"];
"1000246" -> "1000794"  [label="DDG: &irq"];
"1000246" -> "1000794"  [label="DDG: vcpu"];
"1000308" -> "1000794"  [label="DDG: &cpuid"];
"1000308" -> "1000794"  [label="DDG: vcpu"];
"1000308" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000364" -> "1000794"  [label="DDG: r"];
"1000364" -> "1000794"  [label="DDG: msr_io(vcpu, argp, kvm_get_msr, 1)"];
"1000574" -> "1000794"  [label="DDG: &dbgregs"];
"1000574" -> "1000794"  [label="DDG: argp"];
"1000574" -> "1000794"  [label="DDG: copy_from_user(&dbgregs, argp,\n\t\t\t\t   sizeof(struct kvm_debugregs))"];
"1000538" -> "1000794"  [label="DDG: &events"];
"1000538" -> "1000794"  [label="DDG: vcpu"];
"1000783" -> "1000794"  [label="DDG: -EINVAL"];
"1000783" -> "1000794"  [label="DDG: r"];
"1000366" -> "1000794"  [label="DDG: kvm_get_msr"];
"1000366" -> "1000794"  [label="DDG: argp"];
"1000366" -> "1000794"  [label="DDG: vcpu"];
"1000129" -> "1000794"  [label="DDG: r"];
"1000129" -> "1000794"  [label="DDG: -EINVAL"];
"1000699" -> "1000794"  [label="DDG: r"];
"1000337" -> "1000794"  [label="DDG: &cpuid"];
"1000337" -> "1000794"  [label="DDG: vcpu"];
"1000337" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000691" -> "1000794"  [label="DDG: u.xcrs"];
"1000691" -> "1000794"  [label="DDG: argp"];
"1000691" -> "1000794"  [label="DDG: copy_to_user(argp, u.xcrs,\n\t\t\t\t sizeof(struct kvm_xcrs))"];
"1000649" -> "1000794"  [label="DDG: u.xsave"];
"1000649" -> "1000794"  [label="DDG: PTR_ERR(u.xsave)"];
"1000681" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs)"];
"1000681" -> "1000794"  [label="DDG: vcpu"];
"1000524" -> "1000794"  [label="DDG: r"];
"1000524" -> "1000794"  [label="DDG: -EFAULT"];
"1000347" -> "1000794"  [label="DDG: -EFAULT"];
"1000347" -> "1000794"  [label="DDG: r"];
"1000705" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.xcrs))"];
"1000552" -> "1000794"  [label="DDG: EFAULT"];
"1000328" -> "1000794"  [label="DDG: cpuid_arg"];
"1000328" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000328" -> "1000794"  [label="DDG: &cpuid"];
"1000396" -> "1000794"  [label="DDG: r"];
"1000396" -> "1000794"  [label="DDG: vcpu_ioctl_tpr_access_reporting(vcpu, &tac)"];
"1000171" -> "1000794"  [label="DDG: EFAULT"];
"1000375" -> "1000794"  [label="DDG: vcpu"];
"1000375" -> "1000794"  [label="DDG: argp"];
"1000375" -> "1000794"  [label="DDG: do_set_msr"];
"1000460" -> "1000794"  [label="DDG: EFAULT"];
"1000223" -> "1000794"  [label="DDG: u.lapic"];
"1000223" -> "1000794"  [label="DDG: vcpu"];
"1000458" -> "1000794"  [label="DDG: -EFAULT"];
"1000458" -> "1000794"  [label="DDG: r"];
"1000655" -> "1000794"  [label="DDG: vcpu"];
"1000655" -> "1000794"  [label="DDG: u.xsave"];
"1000755" -> "1000794"  [label="DDG: tsc_khz"];
"1000335" -> "1000794"  [label="DDG: r"];
"1000335" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries)"];
"1000332" -> "1000794"  [label="DDG: cpuid"];
"1000728" -> "1000794"  [label="DDG: u.xcrs"];
"1000728" -> "1000794"  [label="DDG: vcpu"];
"1000393" -> "1000794"  [label="DDG: tac"];
"1000788" -> "1000794"  [label="DDG: u.buffer"];
"1000788" -> "1000794"  [label="DDG: kfree(u.buffer)"];
"1000193" -> "1000794"  [label="DDG: vcpu->arch.apic"];
"1000193" -> "1000794"  [label="DDG: !vcpu->arch.apic"];
"1000373" -> "1000794"  [label="DDG: msr_io(vcpu, argp, do_set_msr, 0)"];
"1000373" -> "1000794"  [label="DDG: r"];
"1000676" -> "1000794"  [label="DDG: !u.xcrs"];
"1000676" -> "1000794"  [label="DDG: u.xcrs"];
"1000747" -> "1000794"  [label="DDG: user_tsc_khz"];
"1000747" -> "1000794"  [label="DDG: user_tsc_khz >= kvm_max_guest_tsc_khz"];
"1000747" -> "1000794"  [label="DDG: kvm_max_guest_tsc_khz"];
"1000435" -> "1000794"  [label="DDG: r"];
"1000435" -> "1000794"  [label="DDG: -EFAULT"];
"1000598" -> "1000794"  [label="DDG: r"];
"1000598" -> "1000794"  [label="DDG: -ENOMEM"];
"1000221" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic)"];
"1000221" -> "1000794"  [label="DDG: r"];
"1000106" -> "1000794"  [label="DDG: filp->private_data"];
"1000106" -> "1000794"  [label="DDG: vcpu"];
"1000779" -> "1000794"  [label="DDG: vcpu"];
"1000688" -> "1000794"  [label="DDG: EFAULT"];
"1000237" -> "1000794"  [label="DDG: copy_from_user(&irq, argp, sizeof irq)"];
"1000237" -> "1000794"  [label="DDG: argp"];
"1000237" -> "1000794"  [label="DDG: &irq"];
"1000562" -> "1000794"  [label="DDG: r"];
"1000653" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave)"];
"1000653" -> "1000794"  [label="DDG: r"];
"1000638" -> "1000794"  [label="DDG: *u.xsave"];
"1000569" -> "1000794"  [label="DDG: -EFAULT"];
"1000569" -> "1000794"  [label="DDG: r"];
"1000290" -> "1000794"  [label="DDG: argp"];
"1000711" -> "1000794"  [label="DDG: *u.xcrs"];
"1000758" -> "1000794"  [label="DDG: kvm_set_tsc_khz(vcpu, user_tsc_khz)"];
"1000758" -> "1000794"  [label="DDG: user_tsc_khz"];
"1000758" -> "1000794"  [label="DDG: vcpu"];
"1000426" -> "1000794"  [label="DDG: EINVAL"];
"1000761" -> "1000794"  [label="DDG: r"];
"1000389" -> "1000794"  [label="DDG: copy_from_user(&tac, argp, sizeof tac)"];
"1000389" -> "1000794"  [label="DDG: argp"];
"1000389" -> "1000794"  [label="DDG: &tac"];
"1000505" -> "1000794"  [label="DDG: r"];
"1000505" -> "1000794"  [label="DDG: -EFAULT"];
"1000440" -> "1000794"  [label="DDG: argp"];
"1000440" -> "1000794"  [label="DDG: copy_from_user(&va, argp, sizeof va)"];
"1000440" -> "1000794"  [label="DDG: &va"];
"1000488" -> "1000794"  [label="DDG: mce"];
"1000274" -> "1000794"  [label="DDG: cpuid"];
"1000232" -> "1000794"  [label="DDG: r"];
"1000232" -> "1000794"  [label="DDG: -EFAULT"];
"1000410" -> "1000794"  [label="DDG: argp"];
"1000410" -> "1000794"  [label="DDG: &tac"];
"1000410" -> "1000794"  [label="DDG: copy_to_user(argp, &tac, sizeof tac)"];
"1000149" -> "1000794"  [label="DDG: -ENOMEM"];
"1000149" -> "1000794"  [label="DDG: r"];
"1000493" -> "1000794"  [label="DDG: vcpu"];
"1000493" -> "1000794"  [label="DDG: &mce"];
"1000234" -> "1000794"  [label="DDG: EFAULT"];
"1000188" -> "1000794"  [label="DDG: -EINVAL"];
"1000188" -> "1000794"  [label="DDG: r"];
"1000303" -> "1000794"  [label="DDG: cpuid"];
"1000470" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap)"];
"1000470" -> "1000794"  [label="DDG: r"];
"1000618" -> "1000794"  [label="DDG: copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave))"];
"1000618" -> "1000794"  [label="DDG: argp"];
"1000618" -> "1000794"  [label="DDG: u.xsave"];
"1000279" -> "1000794"  [label="DDG: vcpu"];
"1000279" -> "1000794"  [label="DDG: &cpuid"];
"1000279" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000294" -> "1000794"  [label="DDG: -EFAULT"];
"1000294" -> "1000794"  [label="DDG: r"];
"1000644" -> "1000794"  [label="DDG: IS_ERR(u.xsave)"];
"1000253" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_nmi(vcpu)"];
"1000253" -> "1000794"  [label="DDG: r"];
"1000581" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs)"];
"1000581" -> "1000794"  [label="DDG: r"];
"1000467" -> "1000794"  [label="DDG: mcg_cap"];
"1000594" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000356" -> "1000794"  [label="DDG: cpuid"];
"1000555" -> "1000794"  [label="DDG: &dbgregs"];
"1000555" -> "1000794"  [label="DDG: copy_to_user(argp, &dbgregs,\n\t\t\t\t sizeof(struct kvm_debugregs))"];
"1000555" -> "1000794"  [label="DDG: argp"];
"1000299" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000299" -> "1000794"  [label="DDG: cpuid_arg"];
"1000299" -> "1000794"  [label="DDG: &cpuid"];
"1000767" -> "1000794"  [label="DDG: vcpu->arch.virtual_tsc_khz"];
"1000767" -> "1000794"  [label="DDG: r"];
"1000737" -> "1000794"  [label="DDG: -EINVAL"];
"1000737" -> "1000794"  [label="DDG: r"];
"1000726" -> "1000794"  [label="DDG: r"];
"1000726" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs)"];
"1000217" -> "1000794"  [label="DDG: PTR_ERR(u.lapic)"];
"1000217" -> "1000794"  [label="DDG: u.lapic"];
"1000159" -> "1000794"  [label="DDG: r"];
"1000159" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic)"];
"1000112" -> "1000794"  [label="DDG: (void __user *)arg"];
"1000112" -> "1000794"  [label="DDG: argp"];
"1000405" -> "1000794"  [label="DDG: -EFAULT"];
"1000405" -> "1000794"  [label="DDG: r"];
"1000119" -> "1000794"  [label="DDG: NULL"];
"1000119" -> "1000794"  [label="DDG: u.buffer"];
"1000306" -> "1000794"  [label="DDG: r"];
"1000306" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries)"];
"1000131" -> "1000794"  [label="DDG: EINVAL"];
"1000636" -> "1000794"  [label="DDG: argp"];
"1000546" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs)"];
"1000546" -> "1000794"  [label="DDG: vcpu"];
"1000463" -> "1000794"  [label="DDG: copy_from_user(&mcg_cap, argp, sizeof mcg_cap)"];
"1000463" -> "1000794"  [label="DDG: &mcg_cap"];
"1000463" -> "1000794"  [label="DDG: argp"];
"1000615" -> "1000794"  [label="DDG: EFAULT"];
"1000510" -> "1000794"  [label="DDG: argp"];
"1000510" -> "1000794"  [label="DDG: &events"];
"1000510" -> "1000794"  [label="DDG: copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events))"];
"1000743" -> "1000794"  [label="DDG: arg"];
"1000583" -> "1000794"  [label="DDG: vcpu"];
"1000583" -> "1000794"  [label="DDG: &dbgregs"];
"1000626" -> "1000794"  [label="DDG: r"];
"1000407" -> "1000794"  [label="DDG: EFAULT"];
"1000491" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce)"];
"1000491" -> "1000794"  [label="DDG: r"];
"1000437" -> "1000794"  [label="DDG: EFAULT"];
"1000352" -> "1000794"  [label="DDG: cpuid_arg"];
"1000352" -> "1000794"  [label="DDG: copy_to_user(cpuid_arg, &cpuid, sizeof cpuid)"];
"1000352" -> "1000794"  [label="DDG: &cpuid"];
"1000151" -> "1000794"  [label="DDG: ENOMEM"];
"1000717" -> "1000794"  [label="DDG: IS_ERR(u.xcrs)"];
"1000608" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave)"];
"1000608" -> "1000794"  [label="DDG: vcpu"];
"1000154" -> "1000794"  [label="DDG: u.lapic"];
"1000154" -> "1000794"  [label="DDG: !u.lapic"];
"1000103" -> "1000794"  [label="DDG: arg"];
"1000265" -> "1000794"  [label="DDG: -EFAULT"];
"1000265" -> "1000794"  [label="DDG: r"];
"1000424" -> "1000794"  [label="DDG: -EINVAL"];
"1000424" -> "1000794"  [label="DDG: r"];
"1000134" -> "1000794"  [label="DDG: !vcpu->arch.apic"];
"1000134" -> "1000794"  [label="DDG: vcpu->arch.apic"];
"1000267" -> "1000794"  [label="DDG: EFAULT"];
"1000517" -> "1000794"  [label="DDG: r"];
"1000449" -> "1000794"  [label="DDG: vcpu"];
"1000449" -> "1000794"  [label="DDG: va.vapic_addr"];
"1000671" -> "1000794"  [label="DDG: r"];
"1000671" -> "1000794"  [label="DDG: -ENOMEM"];
"1000472" -> "1000794"  [label="DDG: mcg_cap"];
"1000472" -> "1000794"  [label="DDG: vcpu"];
"1000785" -> "1000794"  [label="DDG: EINVAL"];
"1000190" -> "1000794"  [label="DDG: EINVAL"];
"1000673" -> "1000794"  [label="DDG: ENOMEM"];
"1000739" -> "1000794"  [label="DDG: EINVAL"];
"1000261" -> "1000794"  [label="DDG: argp"];
"1000501" -> "1000794"  [label="DDG: vcpu"];
"1000501" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events)"];
"1000447" -> "1000794"  [label="DDG: kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr)"];
"1000447" -> "1000794"  [label="DDG: r"];
"1000667" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000145" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000709" -> "1000794"  [label="DDG: argp"];
"1000603" -> "1000794"  [label="DDG: u.xsave"];
"1000603" -> "1000794"  [label="DDG: !u.xsave"];
"1000174" -> "1000794"  [label="DDG: u.lapic"];
"1000174" -> "1000794"  [label="DDG: copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state))"];
"1000174" -> "1000794"  [label="DDG: argp"];
"1000686" -> "1000794"  [label="DDG: r"];
"1000686" -> "1000794"  [label="DDG: -EFAULT"];
"1000386" -> "1000794"  [label="DDG: EFAULT"];
"1000444" -> "1000794"  [label="DDG: va"];
"1000529" -> "1000794"  [label="DDG: &events"];
"1000529" -> "1000794"  [label="DDG: copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events))"];
"1000529" -> "1000794"  [label="DDG: argp"];
"1000479" -> "1000794"  [label="DDG: r"];
"1000479" -> "1000794"  [label="DDG: -EFAULT"];
"1000398" -> "1000794"  [label="DDG: &tac"];
"1000398" -> "1000794"  [label="DDG: vcpu"];
"1000206" -> "1000794"  [label="DDG: *u.lapic"];
"1000430" -> "1000794"  [label="DDG: vcpu->kvm"];
"1000277" -> "1000794"  [label="DDG: r"];
"1000277" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries)"];
"1000417" -> "1000794"  [label="DDG: r"];
"1000571" -> "1000794"  [label="DDG: EFAULT"];
"1000741" -> "1000794"  [label="DDG: (u32)arg"];
"1000349" -> "1000794"  [label="DDG: EFAULT"];
"1000102" -> "1000794"  [label="DDG: ioctl"];
"1000550" -> "1000794"  [label="DDG: r"];
"1000550" -> "1000794"  [label="DDG: -EFAULT"];
"1000212" -> "1000794"  [label="DDG: IS_ERR(u.lapic)"];
"1000296" -> "1000794"  [label="DDG: EFAULT"];
"1000752" -> "1000794"  [label="DDG: user_tsc_khz == 0"];
"1000590" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL)"];
"1000526" -> "1000794"  [label="DDG: EFAULT"];
"1000359" -> "1000794"  [label="DDG: r"];
"1000323" -> "1000794"  [label="DDG: r"];
"1000323" -> "1000794"  [label="DDG: -EFAULT"];
"1000632" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.xsave))"];
"1000270" -> "1000794"  [label="DDG: cpuid_arg"];
"1000270" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000270" -> "1000794"  [label="DDG: &cpuid"];
"1000414" -> "1000794"  [label="DDG: tac"];
"1000101" -> "1000794"  [label="DDG: filp"];
"1000241" -> "1000794"  [label="DDG: irq"];
"1000141" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL)"];
"1000169" -> "1000794"  [label="DDG: -EFAULT"];
"1000169" -> "1000794"  [label="DDG: r"];
"1000777" -> "1000794"  [label="DDG: r"];
"1000777" -> "1000794"  [label="DDG: kvm_set_guest_paused(vcpu)"];
"1000722" -> "1000794"  [label="DDG: PTR_ERR(u.xcrs)"];
"1000722" -> "1000794"  [label="DDG: u.xcrs"];
"1000384" -> "1000794"  [label="DDG: -EFAULT"];
"1000384" -> "1000794"  [label="DDG: r"];
"1000319" -> "1000794"  [label="DDG: argp"];
"1000204" -> "1000794"  [label="DDG: argp"];
"1000536" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events)"];
"1000536" -> "1000794"  [label="DDG: r"];
"1000244" -> "1000794"  [label="DDG: r"];
"1000244" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_interrupt(vcpu, &irq)"];
"1000255" -> "1000794"  [label="DDG: vcpu"];
"1000429" -> "1000794"  [label="DDG: irqchip_in_kernel(vcpu->kvm)"];
"1000429" -> "1000794"  [label="DDG: !irqchip_in_kernel(vcpu->kvm)"];
"1000161" -> "1000794"  [label="DDG: u.lapic"];
"1000161" -> "1000794"  [label="DDG: vcpu"];
"1000484" -> "1000794"  [label="DDG: argp"];
"1000484" -> "1000794"  [label="DDG: &mce"];
"1000484" -> "1000794"  [label="DDG: copy_from_user(&mce, argp, sizeof mce)"];
"1000182" -> "1000794"  [label="DDG: r"];
"1000114" -> "1000794"  [label="DDG: arg"];
"1000507" -> "1000794"  [label="DDG: EFAULT"];
"1000600" -> "1000794"  [label="DDG: ENOMEM"];
"1000200" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.lapic))"];
"1000663" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL)"];
"1000481" -> "1000794"  [label="DDG: EFAULT"];
"1000216" -> "1000794"  [label="DDG: <RET>"];
"1000792" -> "1000794"  [label="DDG: <RET>"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000794"  [label="DDG: filp"];
"1001018" -> "1000100"  [label="AST: "];
"1000376" -> "1000375"  [label="AST: "];
"1000376" -> "1000374"  [label="CFG: "];
"1000377" -> "1000376"  [label="CFG: "];
"1000377" -> "1000375"  [label="AST: "];
"1000377" -> "1000376"  [label="CFG: "];
"1000378" -> "1000377"  [label="CFG: "];
"1000373" -> "1000126"  [label="AST: "];
"1000373" -> "1000375"  [label="CFG: "];
"1000374" -> "1000373"  [label="AST: "];
"1000375" -> "1000373"  [label="AST: "];
"1000380" -> "1000373"  [label="CFG: "];
"1000373" -> "1000794"  [label="DDG: msr_io(vcpu, argp, do_set_msr, 0)"];
"1000373" -> "1000794"  [label="DDG: r"];
"1000375" -> "1000373"  [label="DDG: vcpu"];
"1000375" -> "1000373"  [label="DDG: argp"];
"1000375" -> "1000373"  [label="DDG: do_set_msr"];
"1000375" -> "1000373"  [label="DDG: 0"];
"1000373" -> "1000792"  [label="DDG: r"];
"1000374" -> "1000373"  [label="AST: "];
"1000374" -> "1000372"  [label="CFG: "];
"1000376" -> "1000374"  [label="CFG: "];
"1000378" -> "1000375"  [label="AST: "];
"1000378" -> "1000377"  [label="CFG: "];
"1000379" -> "1000378"  [label="CFG: "];
"1000379" -> "1000375"  [label="AST: "];
"1000379" -> "1000378"  [label="CFG: "];
"1000375" -> "1000379"  [label="CFG: "];
"1000375" -> "1000373"  [label="AST: "];
"1000375" -> "1000379"  [label="CFG: "];
"1000376" -> "1000375"  [label="AST: "];
"1000377" -> "1000375"  [label="AST: "];
"1000378" -> "1000375"  [label="AST: "];
"1000379" -> "1000375"  [label="AST: "];
"1000373" -> "1000375"  [label="CFG: "];
"1000375" -> "1000794"  [label="DDG: vcpu"];
"1000375" -> "1000794"  [label="DDG: argp"];
"1000375" -> "1000794"  [label="DDG: do_set_msr"];
"1000375" -> "1000373"  [label="DDG: vcpu"];
"1000375" -> "1000373"  [label="DDG: argp"];
"1000375" -> "1000373"  [label="DDG: do_set_msr"];
"1000375" -> "1000373"  [label="DDG: 0"];
"1000106" -> "1000375"  [label="DDG: vcpu"];
"1000112" -> "1000375"  [label="DDG: argp"];
"1000380" -> "1000126"  [label="AST: "];
"1000380" -> "1000373"  [label="CFG: "];
"1000787" -> "1000380"  [label="CFG: "];
"1000381" -> "1000126"  [label="AST: "];
"1000381" -> "1000125"  [label="CFG: "];
"1000385" -> "1000381"  [label="CFG: "];
"1000382" -> "1000126"  [label="AST: "];
"1000383" -> "1000382"  [label="AST: "];
"1000384" -> "1000382"  [label="AST: "];
"1000388" -> "1000382"  [label="AST: "];
"1000396" -> "1000382"  [label="AST: "];
"1000402" -> "1000382"  [label="AST: "];
"1000405" -> "1000382"  [label="AST: "];
"1000409" -> "1000382"  [label="AST: "];
"1000417" -> "1000382"  [label="AST: "];
"1000420" -> "1000382"  [label="AST: "];
"1000384" -> "1000382"  [label="AST: "];
"1000384" -> "1000386"  [label="CFG: "];
"1000385" -> "1000384"  [label="AST: "];
"1000386" -> "1000384"  [label="AST: "];
"1000391" -> "1000384"  [label="CFG: "];
"1000384" -> "1000794"  [label="DDG: -EFAULT"];
"1000384" -> "1000794"  [label="DDG: r"];
"1000386" -> "1000384"  [label="DDG: EFAULT"];
"1000384" -> "1000792"  [label="DDG: r"];
"1000385" -> "1000384"  [label="AST: "];
"1000385" -> "1000381"  [label="CFG: "];
"1000387" -> "1000385"  [label="CFG: "];
"1000386" -> "1000384"  [label="AST: "];
"1000386" -> "1000387"  [label="CFG: "];
"1000387" -> "1000386"  [label="AST: "];
"1000384" -> "1000386"  [label="CFG: "];
"1000386" -> "1000794"  [label="DDG: EFAULT"];
"1000386" -> "1000384"  [label="DDG: EFAULT"];
"1000386" -> "1000407"  [label="DDG: EFAULT"];
"1000387" -> "1000386"  [label="AST: "];
"1000387" -> "1000385"  [label="CFG: "];
"1000386" -> "1000387"  [label="CFG: "];
"1000388" -> "1000382"  [label="AST: "];
"1000389" -> "1000388"  [label="AST: "];
"1000395" -> "1000388"  [label="AST: "];
"1000390" -> "1000389"  [label="AST: "];
"1000390" -> "1000391"  [label="CFG: "];
"1000391" -> "1000390"  [label="AST: "];
"1000392" -> "1000390"  [label="CFG: "];
"1000391" -> "1000390"  [label="AST: "];
"1000391" -> "1000384"  [label="CFG: "];
"1000390" -> "1000391"  [label="CFG: "];
"1000392" -> "1000389"  [label="AST: "];
"1000392" -> "1000390"  [label="CFG: "];
"1000394" -> "1000392"  [label="CFG: "];
"1000393" -> "1000389"  [label="AST: "];
"1000393" -> "1000394"  [label="CFG: "];
"1000394" -> "1000393"  [label="AST: "];
"1000389" -> "1000393"  [label="CFG: "];
"1000393" -> "1000794"  [label="DDG: tac"];
"1000394" -> "1000393"  [label="AST: "];
"1000394" -> "1000392"  [label="CFG: "];
"1000393" -> "1000394"  [label="CFG: "];
"1000389" -> "1000388"  [label="AST: "];
"1000389" -> "1000393"  [label="CFG: "];
"1000390" -> "1000389"  [label="AST: "];
"1000392" -> "1000389"  [label="AST: "];
"1000393" -> "1000389"  [label="AST: "];
"1000395" -> "1000389"  [label="CFG: "];
"1000397" -> "1000389"  [label="CFG: "];
"1000389" -> "1000794"  [label="DDG: copy_from_user(&tac, argp, sizeof tac)"];
"1000389" -> "1000794"  [label="DDG: argp"];
"1000389" -> "1000794"  [label="DDG: &tac"];
"1000112" -> "1000389"  [label="DDG: argp"];
"1000389" -> "1000398"  [label="DDG: &tac"];
"1000389" -> "1000410"  [label="DDG: argp"];
"1000395" -> "1000388"  [label="AST: "];
"1000395" -> "1000389"  [label="CFG: "];
"1000787" -> "1000395"  [label="CFG: "];
"1000396" -> "1000382"  [label="AST: "];
"1000396" -> "1000398"  [label="CFG: "];
"1000397" -> "1000396"  [label="AST: "];
"1000398" -> "1000396"  [label="AST: "];
"1000403" -> "1000396"  [label="CFG: "];
"1000396" -> "1000794"  [label="DDG: r"];
"1000396" -> "1000794"  [label="DDG: vcpu_ioctl_tpr_access_reporting(vcpu, &tac)"];
"1000398" -> "1000396"  [label="DDG: vcpu"];
"1000398" -> "1000396"  [label="DDG: &tac"];
"1000396" -> "1000792"  [label="DDG: r"];
"1000397" -> "1000396"  [label="AST: "];
"1000397" -> "1000389"  [label="CFG: "];
"1000399" -> "1000397"  [label="CFG: "];
"1000399" -> "1000398"  [label="AST: "];
"1000399" -> "1000397"  [label="CFG: "];
"1000401" -> "1000399"  [label="CFG: "];
"1000400" -> "1000398"  [label="AST: "];
"1000400" -> "1000401"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000398" -> "1000400"  [label="CFG: "];
"1000401" -> "1000400"  [label="AST: "];
"1000401" -> "1000399"  [label="CFG: "];
"1000400" -> "1000401"  [label="CFG: "];
"1000398" -> "1000396"  [label="AST: "];
"1000398" -> "1000400"  [label="CFG: "];
"1000399" -> "1000398"  [label="AST: "];
"1000400" -> "1000398"  [label="AST: "];
"1000396" -> "1000398"  [label="CFG: "];
"1000398" -> "1000794"  [label="DDG: &tac"];
"1000398" -> "1000794"  [label="DDG: vcpu"];
"1000398" -> "1000396"  [label="DDG: vcpu"];
"1000398" -> "1000396"  [label="DDG: &tac"];
"1000106" -> "1000398"  [label="DDG: vcpu"];
"1000389" -> "1000398"  [label="DDG: &tac"];
"1000398" -> "1000410"  [label="DDG: &tac"];
"1000402" -> "1000382"  [label="AST: "];
"1000403" -> "1000402"  [label="AST: "];
"1000404" -> "1000402"  [label="AST: "];
"1000403" -> "1000402"  [label="AST: "];
"1000403" -> "1000396"  [label="CFG: "];
"1000404" -> "1000403"  [label="CFG: "];
"1000406" -> "1000403"  [label="CFG: "];
"1000404" -> "1000402"  [label="AST: "];
"1000404" -> "1000403"  [label="CFG: "];
"1000787" -> "1000404"  [label="CFG: "];
"1000405" -> "1000382"  [label="AST: "];
"1000405" -> "1000407"  [label="CFG: "];
"1000406" -> "1000405"  [label="AST: "];
"1000407" -> "1000405"  [label="AST: "];
"1000411" -> "1000405"  [label="CFG: "];
"1000405" -> "1000794"  [label="DDG: -EFAULT"];
"1000405" -> "1000794"  [label="DDG: r"];
"1000407" -> "1000405"  [label="DDG: EFAULT"];
"1000405" -> "1000792"  [label="DDG: r"];
"1000406" -> "1000405"  [label="AST: "];
"1000406" -> "1000403"  [label="CFG: "];
"1000408" -> "1000406"  [label="CFG: "];
"1000407" -> "1000405"  [label="AST: "];
"1000407" -> "1000408"  [label="CFG: "];
"1000408" -> "1000407"  [label="AST: "];
"1000405" -> "1000407"  [label="CFG: "];
"1000407" -> "1000794"  [label="DDG: EFAULT"];
"1000407" -> "1000405"  [label="DDG: EFAULT"];
"1000386" -> "1000407"  [label="DDG: EFAULT"];
"1000408" -> "1000407"  [label="AST: "];
"1000408" -> "1000406"  [label="CFG: "];
"1000407" -> "1000408"  [label="CFG: "];
"1000411" -> "1000410"  [label="AST: "];
"1000411" -> "1000405"  [label="CFG: "];
"1000413" -> "1000411"  [label="CFG: "];
"1000409" -> "1000382"  [label="AST: "];
"1000410" -> "1000409"  [label="AST: "];
"1000416" -> "1000409"  [label="AST: "];
"1000412" -> "1000410"  [label="AST: "];
"1000412" -> "1000413"  [label="CFG: "];
"1000413" -> "1000412"  [label="AST: "];
"1000415" -> "1000412"  [label="CFG: "];
"1000413" -> "1000412"  [label="AST: "];
"1000413" -> "1000411"  [label="CFG: "];
"1000412" -> "1000413"  [label="CFG: "];
"1000414" -> "1000410"  [label="AST: "];
"1000414" -> "1000415"  [label="CFG: "];
"1000415" -> "1000414"  [label="AST: "];
"1000410" -> "1000414"  [label="CFG: "];
"1000414" -> "1000794"  [label="DDG: tac"];
"1000415" -> "1000414"  [label="AST: "];
"1000415" -> "1000412"  [label="CFG: "];
"1000414" -> "1000415"  [label="CFG: "];
"1000410" -> "1000409"  [label="AST: "];
"1000410" -> "1000414"  [label="CFG: "];
"1000411" -> "1000410"  [label="AST: "];
"1000412" -> "1000410"  [label="AST: "];
"1000414" -> "1000410"  [label="AST: "];
"1000416" -> "1000410"  [label="CFG: "];
"1000418" -> "1000410"  [label="CFG: "];
"1000410" -> "1000794"  [label="DDG: argp"];
"1000410" -> "1000794"  [label="DDG: &tac"];
"1000410" -> "1000794"  [label="DDG: copy_to_user(argp, &tac, sizeof tac)"];
"1000389" -> "1000410"  [label="DDG: argp"];
"1000398" -> "1000410"  [label="DDG: &tac"];
"1000416" -> "1000409"  [label="AST: "];
"1000416" -> "1000410"  [label="CFG: "];
"1000787" -> "1000416"  [label="CFG: "];
"1000417" -> "1000382"  [label="AST: "];
"1000417" -> "1000419"  [label="CFG: "];
"1000418" -> "1000417"  [label="AST: "];
"1000419" -> "1000417"  [label="AST: "];
"1000420" -> "1000417"  [label="CFG: "];
"1000417" -> "1000794"  [label="DDG: r"];
"1000417" -> "1000792"  [label="DDG: r"];
"1000418" -> "1000417"  [label="AST: "];
"1000418" -> "1000410"  [label="CFG: "];
"1000419" -> "1000418"  [label="CFG: "];
"1000419" -> "1000417"  [label="AST: "];
"1000419" -> "1000418"  [label="CFG: "];
"1000417" -> "1000419"  [label="CFG: "];
"1000420" -> "1000382"  [label="AST: "];
"1000420" -> "1000417"  [label="CFG: "];
"1000787" -> "1000420"  [label="CFG: "];
"1000421" -> "1000126"  [label="AST: "];
"1000421" -> "1000125"  [label="CFG: "];
"1000425" -> "1000421"  [label="CFG: "];
"1000422" -> "1000126"  [label="AST: "];
"1000423" -> "1000422"  [label="AST: "];
"1000424" -> "1000422"  [label="AST: "];
"1000428" -> "1000422"  [label="AST: "];
"1000435" -> "1000422"  [label="AST: "];
"1000439" -> "1000422"  [label="AST: "];
"1000447" -> "1000422"  [label="AST: "];
"1000454" -> "1000422"  [label="AST: "];
"1000424" -> "1000422"  [label="AST: "];
"1000424" -> "1000426"  [label="CFG: "];
"1000425" -> "1000424"  [label="AST: "];
"1000426" -> "1000424"  [label="AST: "];
"1000432" -> "1000424"  [label="CFG: "];
"1000424" -> "1000794"  [label="DDG: -EINVAL"];
"1000424" -> "1000794"  [label="DDG: r"];
"1000426" -> "1000424"  [label="DDG: EINVAL"];
"1000424" -> "1000792"  [label="DDG: r"];
"1000425" -> "1000424"  [label="AST: "];
"1000425" -> "1000421"  [label="CFG: "];
"1000427" -> "1000425"  [label="CFG: "];
"1000426" -> "1000424"  [label="AST: "];
"1000426" -> "1000427"  [label="CFG: "];
"1000427" -> "1000426"  [label="AST: "];
"1000424" -> "1000426"  [label="CFG: "];
"1000426" -> "1000794"  [label="DDG: EINVAL"];
"1000426" -> "1000424"  [label="DDG: EINVAL"];
"1000427" -> "1000426"  [label="AST: "];
"1000427" -> "1000425"  [label="CFG: "];
"1000426" -> "1000427"  [label="CFG: "];
"1000428" -> "1000422"  [label="AST: "];
"1000429" -> "1000428"  [label="AST: "];
"1000434" -> "1000428"  [label="AST: "];
"1000431" -> "1000430"  [label="AST: "];
"1000431" -> "1000433"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000433" -> "1000431"  [label="AST: "];
"1000430" -> "1000431"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000432" -> "1000424"  [label="CFG: "];
"1000433" -> "1000432"  [label="CFG: "];
"1000433" -> "1000431"  [label="AST: "];
"1000433" -> "1000432"  [label="CFG: "];
"1000431" -> "1000433"  [label="CFG: "];
"1000429" -> "1000428"  [label="AST: "];
"1000429" -> "1000430"  [label="CFG: "];
"1000430" -> "1000429"  [label="AST: "];
"1000434" -> "1000429"  [label="CFG: "];
"1000436" -> "1000429"  [label="CFG: "];
"1000429" -> "1000794"  [label="DDG: irqchip_in_kernel(vcpu->kvm)"];
"1000429" -> "1000794"  [label="DDG: !irqchip_in_kernel(vcpu->kvm)"];
"1000430" -> "1000429"  [label="DDG: vcpu->kvm"];
"1000430" -> "1000429"  [label="AST: "];
"1000430" -> "1000431"  [label="CFG: "];
"1000431" -> "1000430"  [label="AST: "];
"1000429" -> "1000430"  [label="CFG: "];
"1000430" -> "1000794"  [label="DDG: vcpu->kvm"];
"1000430" -> "1000429"  [label="DDG: vcpu->kvm"];
"1000434" -> "1000428"  [label="AST: "];
"1000434" -> "1000429"  [label="CFG: "];
"1000787" -> "1000434"  [label="CFG: "];
"1000435" -> "1000422"  [label="AST: "];
"1000435" -> "1000437"  [label="CFG: "];
"1000436" -> "1000435"  [label="AST: "];
"1000437" -> "1000435"  [label="AST: "];
"1000442" -> "1000435"  [label="CFG: "];
"1000435" -> "1000794"  [label="DDG: r"];
"1000435" -> "1000794"  [label="DDG: -EFAULT"];
"1000437" -> "1000435"  [label="DDG: EFAULT"];
"1000435" -> "1000792"  [label="DDG: r"];
"1000436" -> "1000435"  [label="AST: "];
"1000436" -> "1000429"  [label="CFG: "];
"1000438" -> "1000436"  [label="CFG: "];
"1000437" -> "1000435"  [label="AST: "];
"1000437" -> "1000438"  [label="CFG: "];
"1000438" -> "1000437"  [label="AST: "];
"1000435" -> "1000437"  [label="CFG: "];
"1000437" -> "1000794"  [label="DDG: EFAULT"];
"1000437" -> "1000435"  [label="DDG: EFAULT"];
"1000438" -> "1000437"  [label="AST: "];
"1000438" -> "1000436"  [label="CFG: "];
"1000437" -> "1000438"  [label="CFG: "];
"1000441" -> "1000440"  [label="AST: "];
"1000441" -> "1000442"  [label="CFG: "];
"1000442" -> "1000441"  [label="AST: "];
"1000443" -> "1000441"  [label="CFG: "];
"1000442" -> "1000441"  [label="AST: "];
"1000442" -> "1000435"  [label="CFG: "];
"1000441" -> "1000442"  [label="CFG: "];
"1000443" -> "1000440"  [label="AST: "];
"1000443" -> "1000441"  [label="CFG: "];
"1000445" -> "1000443"  [label="CFG: "];
"1000439" -> "1000422"  [label="AST: "];
"1000440" -> "1000439"  [label="AST: "];
"1000446" -> "1000439"  [label="AST: "];
"1000444" -> "1000440"  [label="AST: "];
"1000444" -> "1000445"  [label="CFG: "];
"1000445" -> "1000444"  [label="AST: "];
"1000440" -> "1000444"  [label="CFG: "];
"1000444" -> "1000794"  [label="DDG: va"];
"1000445" -> "1000444"  [label="AST: "];
"1000445" -> "1000443"  [label="CFG: "];
"1000444" -> "1000445"  [label="CFG: "];
"1000440" -> "1000439"  [label="AST: "];
"1000440" -> "1000444"  [label="CFG: "];
"1000441" -> "1000440"  [label="AST: "];
"1000443" -> "1000440"  [label="AST: "];
"1000444" -> "1000440"  [label="AST: "];
"1000446" -> "1000440"  [label="CFG: "];
"1000448" -> "1000440"  [label="CFG: "];
"1000440" -> "1000794"  [label="DDG: argp"];
"1000440" -> "1000794"  [label="DDG: copy_from_user(&va, argp, sizeof va)"];
"1000440" -> "1000794"  [label="DDG: &va"];
"1000112" -> "1000440"  [label="DDG: argp"];
"1000446" -> "1000439"  [label="AST: "];
"1000446" -> "1000440"  [label="CFG: "];
"1000787" -> "1000446"  [label="CFG: "];
"1000447" -> "1000422"  [label="AST: "];
"1000447" -> "1000449"  [label="CFG: "];
"1000448" -> "1000447"  [label="AST: "];
"1000449" -> "1000447"  [label="AST: "];
"1000454" -> "1000447"  [label="CFG: "];
"1000447" -> "1000794"  [label="DDG: kvm_lapic_set_vapic_addr(vcpu, va.vapic_addr)"];
"1000447" -> "1000794"  [label="DDG: r"];
"1000449" -> "1000447"  [label="DDG: vcpu"];
"1000449" -> "1000447"  [label="DDG: va.vapic_addr"];
"1000447" -> "1000792"  [label="DDG: r"];
"1000448" -> "1000447"  [label="AST: "];
"1000448" -> "1000440"  [label="CFG: "];
"1000450" -> "1000448"  [label="CFG: "];
"1000450" -> "1000449"  [label="AST: "];
"1000450" -> "1000448"  [label="CFG: "];
"1000452" -> "1000450"  [label="CFG: "];
"1000451" -> "1000449"  [label="AST: "];
"1000451" -> "1000453"  [label="CFG: "];
"1000452" -> "1000451"  [label="AST: "];
"1000453" -> "1000451"  [label="AST: "];
"1000449" -> "1000451"  [label="CFG: "];
"1000452" -> "1000451"  [label="AST: "];
"1000452" -> "1000450"  [label="CFG: "];
"1000453" -> "1000452"  [label="CFG: "];
"1000453" -> "1000451"  [label="AST: "];
"1000453" -> "1000452"  [label="CFG: "];
"1000451" -> "1000453"  [label="CFG: "];
"1000449" -> "1000447"  [label="AST: "];
"1000449" -> "1000451"  [label="CFG: "];
"1000450" -> "1000449"  [label="AST: "];
"1000451" -> "1000449"  [label="AST: "];
"1000447" -> "1000449"  [label="CFG: "];
"1000449" -> "1000794"  [label="DDG: vcpu"];
"1000449" -> "1000794"  [label="DDG: va.vapic_addr"];
"1000449" -> "1000447"  [label="DDG: vcpu"];
"1000449" -> "1000447"  [label="DDG: va.vapic_addr"];
"1000106" -> "1000449"  [label="DDG: vcpu"];
"1000454" -> "1000422"  [label="AST: "];
"1000454" -> "1000447"  [label="CFG: "];
"1000787" -> "1000454"  [label="CFG: "];
"1000455" -> "1000126"  [label="AST: "];
"1000455" -> "1000125"  [label="CFG: "];
"1000459" -> "1000455"  [label="CFG: "];
"1000456" -> "1000126"  [label="AST: "];
"1000457" -> "1000456"  [label="AST: "];
"1000458" -> "1000456"  [label="AST: "];
"1000462" -> "1000456"  [label="AST: "];
"1000470" -> "1000456"  [label="AST: "];
"1000475" -> "1000456"  [label="AST: "];
"1000458" -> "1000456"  [label="AST: "];
"1000458" -> "1000460"  [label="CFG: "];
"1000459" -> "1000458"  [label="AST: "];
"1000460" -> "1000458"  [label="AST: "];
"1000465" -> "1000458"  [label="CFG: "];
"1000458" -> "1000794"  [label="DDG: -EFAULT"];
"1000458" -> "1000794"  [label="DDG: r"];
"1000460" -> "1000458"  [label="DDG: EFAULT"];
"1000458" -> "1000792"  [label="DDG: r"];
"1000459" -> "1000458"  [label="AST: "];
"1000459" -> "1000455"  [label="CFG: "];
"1000461" -> "1000459"  [label="CFG: "];
"1000460" -> "1000458"  [label="AST: "];
"1000460" -> "1000461"  [label="CFG: "];
"1000461" -> "1000460"  [label="AST: "];
"1000458" -> "1000460"  [label="CFG: "];
"1000460" -> "1000794"  [label="DDG: EFAULT"];
"1000460" -> "1000458"  [label="DDG: EFAULT"];
"1000461" -> "1000460"  [label="AST: "];
"1000461" -> "1000459"  [label="CFG: "];
"1000460" -> "1000461"  [label="CFG: "];
"1000462" -> "1000456"  [label="AST: "];
"1000463" -> "1000462"  [label="AST: "];
"1000469" -> "1000462"  [label="AST: "];
"1000464" -> "1000463"  [label="AST: "];
"1000464" -> "1000465"  [label="CFG: "];
"1000465" -> "1000464"  [label="AST: "];
"1000466" -> "1000464"  [label="CFG: "];
"1000465" -> "1000464"  [label="AST: "];
"1000465" -> "1000458"  [label="CFG: "];
"1000464" -> "1000465"  [label="CFG: "];
"1000466" -> "1000463"  [label="AST: "];
"1000466" -> "1000464"  [label="CFG: "];
"1000468" -> "1000466"  [label="CFG: "];
"1000467" -> "1000463"  [label="AST: "];
"1000467" -> "1000468"  [label="CFG: "];
"1000468" -> "1000467"  [label="AST: "];
"1000463" -> "1000467"  [label="CFG: "];
"1000467" -> "1000794"  [label="DDG: mcg_cap"];
"1000468" -> "1000467"  [label="AST: "];
"1000468" -> "1000466"  [label="CFG: "];
"1000467" -> "1000468"  [label="CFG: "];
"1000463" -> "1000462"  [label="AST: "];
"1000463" -> "1000467"  [label="CFG: "];
"1000464" -> "1000463"  [label="AST: "];
"1000466" -> "1000463"  [label="AST: "];
"1000467" -> "1000463"  [label="AST: "];
"1000469" -> "1000463"  [label="CFG: "];
"1000471" -> "1000463"  [label="CFG: "];
"1000463" -> "1000794"  [label="DDG: copy_from_user(&mcg_cap, argp, sizeof mcg_cap)"];
"1000463" -> "1000794"  [label="DDG: &mcg_cap"];
"1000463" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000463"  [label="DDG: argp"];
"1000469" -> "1000462"  [label="AST: "];
"1000469" -> "1000463"  [label="CFG: "];
"1000787" -> "1000469"  [label="CFG: "];
"1000470" -> "1000456"  [label="AST: "];
"1000470" -> "1000472"  [label="CFG: "];
"1000471" -> "1000470"  [label="AST: "];
"1000472" -> "1000470"  [label="AST: "];
"1000475" -> "1000470"  [label="CFG: "];
"1000470" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_setup_mce(vcpu, mcg_cap)"];
"1000470" -> "1000794"  [label="DDG: r"];
"1000472" -> "1000470"  [label="DDG: vcpu"];
"1000472" -> "1000470"  [label="DDG: mcg_cap"];
"1000470" -> "1000792"  [label="DDG: r"];
"1000471" -> "1000470"  [label="AST: "];
"1000471" -> "1000463"  [label="CFG: "];
"1000473" -> "1000471"  [label="CFG: "];
"1000473" -> "1000472"  [label="AST: "];
"1000473" -> "1000471"  [label="CFG: "];
"1000474" -> "1000473"  [label="CFG: "];
"1000474" -> "1000472"  [label="AST: "];
"1000474" -> "1000473"  [label="CFG: "];
"1000472" -> "1000474"  [label="CFG: "];
"1000472" -> "1000470"  [label="AST: "];
"1000472" -> "1000474"  [label="CFG: "];
"1000473" -> "1000472"  [label="AST: "];
"1000474" -> "1000472"  [label="AST: "];
"1000470" -> "1000472"  [label="CFG: "];
"1000472" -> "1000794"  [label="DDG: mcg_cap"];
"1000472" -> "1000794"  [label="DDG: vcpu"];
"1000472" -> "1000470"  [label="DDG: vcpu"];
"1000472" -> "1000470"  [label="DDG: mcg_cap"];
"1000106" -> "1000472"  [label="DDG: vcpu"];
"1000475" -> "1000456"  [label="AST: "];
"1000475" -> "1000470"  [label="CFG: "];
"1000787" -> "1000475"  [label="CFG: "];
"1000476" -> "1000126"  [label="AST: "];
"1000476" -> "1000125"  [label="CFG: "];
"1000480" -> "1000476"  [label="CFG: "];
"1000477" -> "1000126"  [label="AST: "];
"1000478" -> "1000477"  [label="AST: "];
"1000479" -> "1000477"  [label="AST: "];
"1000483" -> "1000477"  [label="AST: "];
"1000491" -> "1000477"  [label="AST: "];
"1000497" -> "1000477"  [label="AST: "];
"1000119" -> "1000104"  [label="AST: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="AST: "];
"1000125" -> "1000119"  [label="CFG: "];
"1000119" -> "1000794"  [label="DDG: NULL"];
"1000119" -> "1000794"  [label="DDG: u.buffer"];
"1000119" -> "1000788"  [label="DDG: u.buffer"];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000121" -> "1000112"  [label="CFG: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000123" -> "1000119"  [label="AST: "];
"1000123" -> "1000120"  [label="CFG: "];
"1000119" -> "1000123"  [label="CFG: "];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000121"  [label="CFG: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000479" -> "1000477"  [label="AST: "];
"1000479" -> "1000481"  [label="CFG: "];
"1000480" -> "1000479"  [label="AST: "];
"1000481" -> "1000479"  [label="AST: "];
"1000486" -> "1000479"  [label="CFG: "];
"1000479" -> "1000794"  [label="DDG: r"];
"1000479" -> "1000794"  [label="DDG: -EFAULT"];
"1000481" -> "1000479"  [label="DDG: EFAULT"];
"1000479" -> "1000792"  [label="DDG: r"];
"1000480" -> "1000479"  [label="AST: "];
"1000480" -> "1000476"  [label="CFG: "];
"1000482" -> "1000480"  [label="CFG: "];
"1000481" -> "1000479"  [label="AST: "];
"1000481" -> "1000482"  [label="CFG: "];
"1000482" -> "1000481"  [label="AST: "];
"1000479" -> "1000481"  [label="CFG: "];
"1000481" -> "1000794"  [label="DDG: EFAULT"];
"1000481" -> "1000479"  [label="DDG: EFAULT"];
"1000482" -> "1000481"  [label="AST: "];
"1000482" -> "1000480"  [label="CFG: "];
"1000481" -> "1000482"  [label="CFG: "];
"1000483" -> "1000477"  [label="AST: "];
"1000484" -> "1000483"  [label="AST: "];
"1000490" -> "1000483"  [label="AST: "];
"1000485" -> "1000484"  [label="AST: "];
"1000485" -> "1000486"  [label="CFG: "];
"1000486" -> "1000485"  [label="AST: "];
"1000487" -> "1000485"  [label="CFG: "];
"1000486" -> "1000485"  [label="AST: "];
"1000486" -> "1000479"  [label="CFG: "];
"1000485" -> "1000486"  [label="CFG: "];
"1000487" -> "1000484"  [label="AST: "];
"1000487" -> "1000485"  [label="CFG: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000488" -> "1000484"  [label="AST: "];
"1000488" -> "1000489"  [label="CFG: "];
"1000489" -> "1000488"  [label="AST: "];
"1000484" -> "1000488"  [label="CFG: "];
"1000488" -> "1000794"  [label="DDG: mce"];
"1000489" -> "1000488"  [label="AST: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000488" -> "1000489"  [label="CFG: "];
"1000484" -> "1000483"  [label="AST: "];
"1000484" -> "1000488"  [label="CFG: "];
"1000485" -> "1000484"  [label="AST: "];
"1000487" -> "1000484"  [label="AST: "];
"1000488" -> "1000484"  [label="AST: "];
"1000490" -> "1000484"  [label="CFG: "];
"1000492" -> "1000484"  [label="CFG: "];
"1000484" -> "1000794"  [label="DDG: argp"];
"1000484" -> "1000794"  [label="DDG: &mce"];
"1000484" -> "1000794"  [label="DDG: copy_from_user(&mce, argp, sizeof mce)"];
"1000112" -> "1000484"  [label="DDG: argp"];
"1000484" -> "1000493"  [label="DDG: &mce"];
"1000490" -> "1000483"  [label="AST: "];
"1000490" -> "1000484"  [label="CFG: "];
"1000787" -> "1000490"  [label="CFG: "];
"1000491" -> "1000477"  [label="AST: "];
"1000491" -> "1000493"  [label="CFG: "];
"1000492" -> "1000491"  [label="AST: "];
"1000493" -> "1000491"  [label="AST: "];
"1000497" -> "1000491"  [label="CFG: "];
"1000491" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_mce(vcpu, &mce)"];
"1000491" -> "1000794"  [label="DDG: r"];
"1000493" -> "1000491"  [label="DDG: vcpu"];
"1000493" -> "1000491"  [label="DDG: &mce"];
"1000491" -> "1000792"  [label="DDG: r"];
"1000492" -> "1000491"  [label="AST: "];
"1000492" -> "1000484"  [label="CFG: "];
"1000494" -> "1000492"  [label="CFG: "];
"1000494" -> "1000493"  [label="AST: "];
"1000494" -> "1000492"  [label="CFG: "];
"1000496" -> "1000494"  [label="CFG: "];
"1000495" -> "1000493"  [label="AST: "];
"1000495" -> "1000496"  [label="CFG: "];
"1000496" -> "1000495"  [label="AST: "];
"1000493" -> "1000495"  [label="CFG: "];
"1000496" -> "1000495"  [label="AST: "];
"1000496" -> "1000494"  [label="CFG: "];
"1000495" -> "1000496"  [label="CFG: "];
"1000493" -> "1000491"  [label="AST: "];
"1000493" -> "1000495"  [label="CFG: "];
"1000494" -> "1000493"  [label="AST: "];
"1000495" -> "1000493"  [label="AST: "];
"1000491" -> "1000493"  [label="CFG: "];
"1000493" -> "1000794"  [label="DDG: vcpu"];
"1000493" -> "1000794"  [label="DDG: &mce"];
"1000493" -> "1000491"  [label="DDG: vcpu"];
"1000493" -> "1000491"  [label="DDG: &mce"];
"1000106" -> "1000493"  [label="DDG: vcpu"];
"1000484" -> "1000493"  [label="DDG: &mce"];
"1000497" -> "1000477"  [label="AST: "];
"1000497" -> "1000491"  [label="CFG: "];
"1000787" -> "1000497"  [label="CFG: "];
"1000498" -> "1000126"  [label="AST: "];
"1000498" -> "1000125"  [label="CFG: "];
"1000502" -> "1000498"  [label="CFG: "];
"1000499" -> "1000126"  [label="AST: "];
"1000500" -> "1000499"  [label="AST: "];
"1000501" -> "1000499"  [label="AST: "];
"1000505" -> "1000499"  [label="AST: "];
"1000509" -> "1000499"  [label="AST: "];
"1000517" -> "1000499"  [label="AST: "];
"1000520" -> "1000499"  [label="AST: "];
"1000124" -> "1000104"  [label="AST: "];
"1000125" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000124"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000186" -> "1000126"  [label="AST: "];
"1000187" -> "1000126"  [label="AST: "];
"1000229" -> "1000126"  [label="AST: "];
"1000230" -> "1000126"  [label="AST: "];
"1000251" -> "1000126"  [label="AST: "];
"1000252" -> "1000126"  [label="AST: "];
"1000258" -> "1000126"  [label="AST: "];
"1000259" -> "1000126"  [label="AST: "];
"1000287" -> "1000126"  [label="AST: "];
"1000288" -> "1000126"  [label="AST: "];
"1000316" -> "1000126"  [label="AST: "];
"1000317" -> "1000126"  [label="AST: "];
"1000363" -> "1000126"  [label="AST: "];
"1000364" -> "1000126"  [label="AST: "];
"1000371" -> "1000126"  [label="AST: "];
"1000372" -> "1000126"  [label="AST: "];
"1000373" -> "1000126"  [label="AST: "];
"1000380" -> "1000126"  [label="AST: "];
"1000381" -> "1000126"  [label="AST: "];
"1000382" -> "1000126"  [label="AST: "];
"1000421" -> "1000126"  [label="AST: "];
"1000422" -> "1000126"  [label="AST: "];
"1000455" -> "1000126"  [label="AST: "];
"1000456" -> "1000126"  [label="AST: "];
"1000476" -> "1000126"  [label="AST: "];
"1000477" -> "1000126"  [label="AST: "];
"1000498" -> "1000126"  [label="AST: "];
"1000499" -> "1000126"  [label="AST: "];
"1000521" -> "1000126"  [label="AST: "];
"1000522" -> "1000126"  [label="AST: "];
"1000543" -> "1000126"  [label="AST: "];
"1000544" -> "1000126"  [label="AST: "];
"1000566" -> "1000126"  [label="AST: "];
"1000567" -> "1000126"  [label="AST: "];
"1000588" -> "1000126"  [label="AST: "];
"1000589" -> "1000126"  [label="AST: "];
"1000630" -> "1000126"  [label="AST: "];
"1000631" -> "1000126"  [label="AST: "];
"1000661" -> "1000126"  [label="AST: "];
"1000662" -> "1000126"  [label="AST: "];
"1000703" -> "1000126"  [label="AST: "];
"1000704" -> "1000126"  [label="AST: "];
"1000734" -> "1000126"  [label="AST: "];
"1000735" -> "1000126"  [label="AST: "];
"1000765" -> "1000126"  [label="AST: "];
"1000766" -> "1000126"  [label="AST: "];
"1000775" -> "1000126"  [label="AST: "];
"1000776" -> "1000126"  [label="AST: "];
"1000782" -> "1000126"  [label="AST: "];
"1000783" -> "1000126"  [label="AST: "];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000119"  [label="CFG: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000186" -> "1000125"  [label="CFG: "];
"1000229" -> "1000125"  [label="CFG: "];
"1000251" -> "1000125"  [label="CFG: "];
"1000258" -> "1000125"  [label="CFG: "];
"1000287" -> "1000125"  [label="CFG: "];
"1000316" -> "1000125"  [label="CFG: "];
"1000363" -> "1000125"  [label="CFG: "];
"1000372" -> "1000125"  [label="CFG: "];
"1000381" -> "1000125"  [label="CFG: "];
"1000421" -> "1000125"  [label="CFG: "];
"1000455" -> "1000125"  [label="CFG: "];
"1000476" -> "1000125"  [label="CFG: "];
"1000498" -> "1000125"  [label="CFG: "];
"1000521" -> "1000125"  [label="CFG: "];
"1000543" -> "1000125"  [label="CFG: "];
"1000566" -> "1000125"  [label="CFG: "];
"1000588" -> "1000125"  [label="CFG: "];
"1000630" -> "1000125"  [label="CFG: "];
"1000661" -> "1000125"  [label="CFG: "];
"1000703" -> "1000125"  [label="CFG: "];
"1000734" -> "1000125"  [label="CFG: "];
"1000765" -> "1000125"  [label="CFG: "];
"1000775" -> "1000125"  [label="CFG: "];
"1000782" -> "1000125"  [label="CFG: "];
"1000501" -> "1000499"  [label="AST: "];
"1000501" -> "1000503"  [label="CFG: "];
"1000502" -> "1000501"  [label="AST: "];
"1000503" -> "1000501"  [label="AST: "];
"1000506" -> "1000501"  [label="CFG: "];
"1000501" -> "1000794"  [label="DDG: vcpu"];
"1000501" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_vcpu_events(vcpu, &events)"];
"1000106" -> "1000501"  [label="DDG: vcpu"];
"1000501" -> "1000510"  [label="DDG: &events"];
"1000502" -> "1000501"  [label="AST: "];
"1000502" -> "1000498"  [label="CFG: "];
"1000504" -> "1000502"  [label="CFG: "];
"1000503" -> "1000501"  [label="AST: "];
"1000503" -> "1000504"  [label="CFG: "];
"1000504" -> "1000503"  [label="AST: "];
"1000501" -> "1000503"  [label="CFG: "];
"1000504" -> "1000503"  [label="AST: "];
"1000504" -> "1000502"  [label="CFG: "];
"1000503" -> "1000504"  [label="CFG: "];
"1000505" -> "1000499"  [label="AST: "];
"1000505" -> "1000507"  [label="CFG: "];
"1000506" -> "1000505"  [label="AST: "];
"1000507" -> "1000505"  [label="AST: "];
"1000511" -> "1000505"  [label="CFG: "];
"1000505" -> "1000794"  [label="DDG: r"];
"1000505" -> "1000794"  [label="DDG: -EFAULT"];
"1000507" -> "1000505"  [label="DDG: EFAULT"];
"1000505" -> "1000792"  [label="DDG: r"];
"1000506" -> "1000505"  [label="AST: "];
"1000506" -> "1000501"  [label="CFG: "];
"1000508" -> "1000506"  [label="CFG: "];
"1000507" -> "1000505"  [label="AST: "];
"1000507" -> "1000508"  [label="CFG: "];
"1000508" -> "1000507"  [label="AST: "];
"1000505" -> "1000507"  [label="CFG: "];
"1000507" -> "1000794"  [label="DDG: EFAULT"];
"1000507" -> "1000505"  [label="DDG: EFAULT"];
"1000508" -> "1000507"  [label="AST: "];
"1000508" -> "1000506"  [label="CFG: "];
"1000507" -> "1000508"  [label="CFG: "];
"1000511" -> "1000510"  [label="AST: "];
"1000511" -> "1000505"  [label="CFG: "];
"1000513" -> "1000511"  [label="CFG: "];
"1000509" -> "1000499"  [label="AST: "];
"1000510" -> "1000509"  [label="AST: "];
"1000516" -> "1000509"  [label="AST: "];
"1000512" -> "1000510"  [label="AST: "];
"1000512" -> "1000513"  [label="CFG: "];
"1000513" -> "1000512"  [label="AST: "];
"1000515" -> "1000512"  [label="CFG: "];
"1000513" -> "1000512"  [label="AST: "];
"1000513" -> "1000511"  [label="CFG: "];
"1000512" -> "1000513"  [label="CFG: "];
"1000514" -> "1000510"  [label="AST: "];
"1000514" -> "1000515"  [label="CFG: "];
"1000515" -> "1000514"  [label="AST: "];
"1000510" -> "1000514"  [label="CFG: "];
"1000510" -> "1000509"  [label="AST: "];
"1000510" -> "1000514"  [label="CFG: "];
"1000511" -> "1000510"  [label="AST: "];
"1000512" -> "1000510"  [label="AST: "];
"1000514" -> "1000510"  [label="AST: "];
"1000516" -> "1000510"  [label="CFG: "];
"1000518" -> "1000510"  [label="CFG: "];
"1000510" -> "1000794"  [label="DDG: argp"];
"1000510" -> "1000794"  [label="DDG: &events"];
"1000510" -> "1000794"  [label="DDG: copy_to_user(argp, &events, sizeof(struct kvm_vcpu_events))"];
"1000112" -> "1000510"  [label="DDG: argp"];
"1000501" -> "1000510"  [label="DDG: &events"];
"1000516" -> "1000509"  [label="AST: "];
"1000516" -> "1000510"  [label="CFG: "];
"1000787" -> "1000516"  [label="CFG: "];
"1000517" -> "1000499"  [label="AST: "];
"1000517" -> "1000519"  [label="CFG: "];
"1000518" -> "1000517"  [label="AST: "];
"1000519" -> "1000517"  [label="AST: "];
"1000520" -> "1000517"  [label="CFG: "];
"1000517" -> "1000794"  [label="DDG: r"];
"1000517" -> "1000792"  [label="DDG: r"];
"1000518" -> "1000517"  [label="AST: "];
"1000518" -> "1000510"  [label="CFG: "];
"1000519" -> "1000518"  [label="CFG: "];
"1000519" -> "1000517"  [label="AST: "];
"1000519" -> "1000518"  [label="CFG: "];
"1000517" -> "1000519"  [label="CFG: "];
"1000520" -> "1000499"  [label="AST: "];
"1000520" -> "1000517"  [label="CFG: "];
"1000787" -> "1000520"  [label="CFG: "];
"1000521" -> "1000126"  [label="AST: "];
"1000521" -> "1000125"  [label="CFG: "];
"1000525" -> "1000521"  [label="CFG: "];
"1000522" -> "1000126"  [label="AST: "];
"1000523" -> "1000522"  [label="AST: "];
"1000524" -> "1000522"  [label="AST: "];
"1000528" -> "1000522"  [label="AST: "];
"1000536" -> "1000522"  [label="AST: "];
"1000542" -> "1000522"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000130" -> "1000127"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000133" -> "1000128"  [label="AST: "];
"1000141" -> "1000128"  [label="AST: "];
"1000149" -> "1000128"  [label="AST: "];
"1000153" -> "1000128"  [label="AST: "];
"1000159" -> "1000128"  [label="AST: "];
"1000166" -> "1000128"  [label="AST: "];
"1000169" -> "1000128"  [label="AST: "];
"1000173" -> "1000128"  [label="AST: "];
"1000182" -> "1000128"  [label="AST: "];
"1000185" -> "1000128"  [label="AST: "];
"1000524" -> "1000522"  [label="AST: "];
"1000524" -> "1000526"  [label="CFG: "];
"1000525" -> "1000524"  [label="AST: "];
"1000526" -> "1000524"  [label="AST: "];
"1000531" -> "1000524"  [label="CFG: "];
"1000524" -> "1000794"  [label="DDG: r"];
"1000524" -> "1000794"  [label="DDG: -EFAULT"];
"1000526" -> "1000524"  [label="DDG: EFAULT"];
"1000524" -> "1000792"  [label="DDG: r"];
"1000525" -> "1000524"  [label="AST: "];
"1000525" -> "1000521"  [label="CFG: "];
"1000527" -> "1000525"  [label="CFG: "];
"1000526" -> "1000524"  [label="AST: "];
"1000526" -> "1000527"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000524" -> "1000526"  [label="CFG: "];
"1000526" -> "1000794"  [label="DDG: EFAULT"];
"1000526" -> "1000524"  [label="DDG: EFAULT"];
"1000527" -> "1000526"  [label="AST: "];
"1000527" -> "1000525"  [label="CFG: "];
"1000526" -> "1000527"  [label="CFG: "];
"1000528" -> "1000522"  [label="AST: "];
"1000529" -> "1000528"  [label="AST: "];
"1000535" -> "1000528"  [label="AST: "];
"1000530" -> "1000529"  [label="AST: "];
"1000530" -> "1000531"  [label="CFG: "];
"1000531" -> "1000530"  [label="AST: "];
"1000532" -> "1000530"  [label="CFG: "];
"1000531" -> "1000530"  [label="AST: "];
"1000531" -> "1000524"  [label="CFG: "];
"1000530" -> "1000531"  [label="CFG: "];
"1000532" -> "1000529"  [label="AST: "];
"1000532" -> "1000530"  [label="CFG: "];
"1000534" -> "1000532"  [label="CFG: "];
"1000533" -> "1000529"  [label="AST: "];
"1000533" -> "1000534"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000529" -> "1000533"  [label="CFG: "];
"1000529" -> "1000528"  [label="AST: "];
"1000529" -> "1000533"  [label="CFG: "];
"1000530" -> "1000529"  [label="AST: "];
"1000532" -> "1000529"  [label="AST: "];
"1000533" -> "1000529"  [label="AST: "];
"1000535" -> "1000529"  [label="CFG: "];
"1000537" -> "1000529"  [label="CFG: "];
"1000529" -> "1000794"  [label="DDG: &events"];
"1000529" -> "1000794"  [label="DDG: copy_from_user(&events, argp, sizeof(struct kvm_vcpu_events))"];
"1000529" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000529"  [label="DDG: argp"];
"1000529" -> "1000538"  [label="DDG: &events"];
"1000535" -> "1000528"  [label="AST: "];
"1000535" -> "1000529"  [label="CFG: "];
"1000787" -> "1000535"  [label="CFG: "];
"1000536" -> "1000522"  [label="AST: "];
"1000536" -> "1000538"  [label="CFG: "];
"1000537" -> "1000536"  [label="AST: "];
"1000538" -> "1000536"  [label="AST: "];
"1000542" -> "1000536"  [label="CFG: "];
"1000536" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_vcpu_events(vcpu, &events)"];
"1000536" -> "1000794"  [label="DDG: r"];
"1000538" -> "1000536"  [label="DDG: vcpu"];
"1000538" -> "1000536"  [label="DDG: &events"];
"1000536" -> "1000792"  [label="DDG: r"];
"1000537" -> "1000536"  [label="AST: "];
"1000537" -> "1000529"  [label="CFG: "];
"1000539" -> "1000537"  [label="CFG: "];
"1000539" -> "1000538"  [label="AST: "];
"1000539" -> "1000537"  [label="CFG: "];
"1000541" -> "1000539"  [label="CFG: "];
"1000540" -> "1000538"  [label="AST: "];
"1000540" -> "1000541"  [label="CFG: "];
"1000541" -> "1000540"  [label="AST: "];
"1000538" -> "1000540"  [label="CFG: "];
"1000541" -> "1000540"  [label="AST: "];
"1000541" -> "1000539"  [label="CFG: "];
"1000540" -> "1000541"  [label="CFG: "];
"1000538" -> "1000536"  [label="AST: "];
"1000538" -> "1000540"  [label="CFG: "];
"1000539" -> "1000538"  [label="AST: "];
"1000540" -> "1000538"  [label="AST: "];
"1000536" -> "1000538"  [label="CFG: "];
"1000538" -> "1000794"  [label="DDG: &events"];
"1000538" -> "1000794"  [label="DDG: vcpu"];
"1000538" -> "1000536"  [label="DDG: vcpu"];
"1000538" -> "1000536"  [label="DDG: &events"];
"1000106" -> "1000538"  [label="DDG: vcpu"];
"1000529" -> "1000538"  [label="DDG: &events"];
"1000542" -> "1000522"  [label="AST: "];
"1000542" -> "1000536"  [label="CFG: "];
"1000787" -> "1000542"  [label="CFG: "];
"1000543" -> "1000126"  [label="AST: "];
"1000543" -> "1000125"  [label="CFG: "];
"1000547" -> "1000543"  [label="CFG: "];
"1000544" -> "1000126"  [label="AST: "];
"1000545" -> "1000544"  [label="AST: "];
"1000546" -> "1000544"  [label="AST: "];
"1000550" -> "1000544"  [label="AST: "];
"1000554" -> "1000544"  [label="AST: "];
"1000562" -> "1000544"  [label="AST: "];
"1000565" -> "1000544"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000130" -> "1000129"  [label="AST: "];
"1000131" -> "1000129"  [label="AST: "];
"1000137" -> "1000129"  [label="CFG: "];
"1000129" -> "1000794"  [label="DDG: r"];
"1000129" -> "1000794"  [label="DDG: -EINVAL"];
"1000131" -> "1000129"  [label="DDG: EINVAL"];
"1000129" -> "1000792"  [label="DDG: r"];
"1000130" -> "1000129"  [label="AST: "];
"1000130" -> "1000127"  [label="CFG: "];
"1000132" -> "1000130"  [label="CFG: "];
"1000131" -> "1000129"  [label="AST: "];
"1000131" -> "1000132"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000129" -> "1000131"  [label="CFG: "];
"1000131" -> "1000794"  [label="DDG: EINVAL"];
"1000131" -> "1000129"  [label="DDG: EINVAL"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000130"  [label="CFG: "];
"1000131" -> "1000132"  [label="CFG: "];
"1000546" -> "1000544"  [label="AST: "];
"1000546" -> "1000548"  [label="CFG: "];
"1000547" -> "1000546"  [label="AST: "];
"1000548" -> "1000546"  [label="AST: "];
"1000551" -> "1000546"  [label="CFG: "];
"1000546" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_debugregs(vcpu, &dbgregs)"];
"1000546" -> "1000794"  [label="DDG: vcpu"];
"1000106" -> "1000546"  [label="DDG: vcpu"];
"1000546" -> "1000555"  [label="DDG: &dbgregs"];
"1000547" -> "1000546"  [label="AST: "];
"1000547" -> "1000543"  [label="CFG: "];
"1000549" -> "1000547"  [label="CFG: "];
"1000548" -> "1000546"  [label="AST: "];
"1000548" -> "1000549"  [label="CFG: "];
"1000549" -> "1000548"  [label="AST: "];
"1000546" -> "1000548"  [label="CFG: "];
"1000549" -> "1000548"  [label="AST: "];
"1000549" -> "1000547"  [label="CFG: "];
"1000548" -> "1000549"  [label="CFG: "];
"1000550" -> "1000544"  [label="AST: "];
"1000550" -> "1000552"  [label="CFG: "];
"1000551" -> "1000550"  [label="AST: "];
"1000552" -> "1000550"  [label="AST: "];
"1000556" -> "1000550"  [label="CFG: "];
"1000550" -> "1000794"  [label="DDG: r"];
"1000550" -> "1000794"  [label="DDG: -EFAULT"];
"1000552" -> "1000550"  [label="DDG: EFAULT"];
"1000550" -> "1000792"  [label="DDG: r"];
"1000551" -> "1000550"  [label="AST: "];
"1000551" -> "1000546"  [label="CFG: "];
"1000553" -> "1000551"  [label="CFG: "];
"1000552" -> "1000550"  [label="AST: "];
"1000552" -> "1000553"  [label="CFG: "];
"1000553" -> "1000552"  [label="AST: "];
"1000550" -> "1000552"  [label="CFG: "];
"1000552" -> "1000794"  [label="DDG: EFAULT"];
"1000552" -> "1000550"  [label="DDG: EFAULT"];
"1000553" -> "1000552"  [label="AST: "];
"1000553" -> "1000551"  [label="CFG: "];
"1000552" -> "1000553"  [label="CFG: "];
"1000556" -> "1000555"  [label="AST: "];
"1000556" -> "1000550"  [label="CFG: "];
"1000558" -> "1000556"  [label="CFG: "];
"1000554" -> "1000544"  [label="AST: "];
"1000555" -> "1000554"  [label="AST: "];
"1000561" -> "1000554"  [label="AST: "];
"1000557" -> "1000555"  [label="AST: "];
"1000557" -> "1000558"  [label="CFG: "];
"1000558" -> "1000557"  [label="AST: "];
"1000560" -> "1000557"  [label="CFG: "];
"1000558" -> "1000557"  [label="AST: "];
"1000558" -> "1000556"  [label="CFG: "];
"1000557" -> "1000558"  [label="CFG: "];
"1000555" -> "1000554"  [label="AST: "];
"1000555" -> "1000559"  [label="CFG: "];
"1000556" -> "1000555"  [label="AST: "];
"1000557" -> "1000555"  [label="AST: "];
"1000559" -> "1000555"  [label="AST: "];
"1000561" -> "1000555"  [label="CFG: "];
"1000563" -> "1000555"  [label="CFG: "];
"1000555" -> "1000794"  [label="DDG: &dbgregs"];
"1000555" -> "1000794"  [label="DDG: copy_to_user(argp, &dbgregs,\n\t\t\t\t sizeof(struct kvm_debugregs))"];
"1000555" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000555"  [label="DDG: argp"];
"1000546" -> "1000555"  [label="DDG: &dbgregs"];
"1000559" -> "1000555"  [label="AST: "];
"1000559" -> "1000560"  [label="CFG: "];
"1000560" -> "1000559"  [label="AST: "];
"1000555" -> "1000559"  [label="CFG: "];
"1000561" -> "1000554"  [label="AST: "];
"1000561" -> "1000555"  [label="CFG: "];
"1000787" -> "1000561"  [label="CFG: "];
"1000562" -> "1000544"  [label="AST: "];
"1000562" -> "1000564"  [label="CFG: "];
"1000563" -> "1000562"  [label="AST: "];
"1000564" -> "1000562"  [label="AST: "];
"1000565" -> "1000562"  [label="CFG: "];
"1000562" -> "1000794"  [label="DDG: r"];
"1000562" -> "1000792"  [label="DDG: r"];
"1000563" -> "1000562"  [label="AST: "];
"1000563" -> "1000555"  [label="CFG: "];
"1000564" -> "1000563"  [label="CFG: "];
"1000564" -> "1000562"  [label="AST: "];
"1000564" -> "1000563"  [label="CFG: "];
"1000562" -> "1000564"  [label="CFG: "];
"1000565" -> "1000544"  [label="AST: "];
"1000565" -> "1000562"  [label="CFG: "];
"1000787" -> "1000565"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000133" -> "1000128"  [label="AST: "];
"1000134" -> "1000133"  [label="AST: "];
"1000140" -> "1000133"  [label="AST: "];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000140" -> "1000134"  [label="CFG: "];
"1000143" -> "1000134"  [label="CFG: "];
"1000134" -> "1000794"  [label="DDG: !vcpu->arch.apic"];
"1000134" -> "1000794"  [label="DDG: vcpu->arch.apic"];
"1000135" -> "1000134"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000134" -> "1000135"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000129"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000566" -> "1000126"  [label="AST: "];
"1000566" -> "1000125"  [label="CFG: "];
"1000570" -> "1000566"  [label="CFG: "];
"1000567" -> "1000126"  [label="AST: "];
"1000568" -> "1000567"  [label="AST: "];
"1000569" -> "1000567"  [label="AST: "];
"1000573" -> "1000567"  [label="AST: "];
"1000581" -> "1000567"  [label="AST: "];
"1000587" -> "1000567"  [label="AST: "];
"1000569" -> "1000567"  [label="AST: "];
"1000569" -> "1000571"  [label="CFG: "];
"1000570" -> "1000569"  [label="AST: "];
"1000571" -> "1000569"  [label="AST: "];
"1000576" -> "1000569"  [label="CFG: "];
"1000569" -> "1000794"  [label="DDG: -EFAULT"];
"1000569" -> "1000794"  [label="DDG: r"];
"1000571" -> "1000569"  [label="DDG: EFAULT"];
"1000569" -> "1000792"  [label="DDG: r"];
"1000570" -> "1000569"  [label="AST: "];
"1000570" -> "1000566"  [label="CFG: "];
"1000572" -> "1000570"  [label="CFG: "];
"1000571" -> "1000569"  [label="AST: "];
"1000571" -> "1000572"  [label="CFG: "];
"1000572" -> "1000571"  [label="AST: "];
"1000569" -> "1000571"  [label="CFG: "];
"1000571" -> "1000794"  [label="DDG: EFAULT"];
"1000571" -> "1000569"  [label="DDG: EFAULT"];
"1000572" -> "1000571"  [label="AST: "];
"1000572" -> "1000570"  [label="CFG: "];
"1000571" -> "1000572"  [label="CFG: "];
"1000573" -> "1000567"  [label="AST: "];
"1000574" -> "1000573"  [label="AST: "];
"1000580" -> "1000573"  [label="AST: "];
"1000575" -> "1000574"  [label="AST: "];
"1000575" -> "1000576"  [label="CFG: "];
"1000576" -> "1000575"  [label="AST: "];
"1000577" -> "1000575"  [label="CFG: "];
"1000576" -> "1000575"  [label="AST: "];
"1000576" -> "1000569"  [label="CFG: "];
"1000575" -> "1000576"  [label="CFG: "];
"1000577" -> "1000574"  [label="AST: "];
"1000577" -> "1000575"  [label="CFG: "];
"1000579" -> "1000577"  [label="CFG: "];
"1000574" -> "1000573"  [label="AST: "];
"1000574" -> "1000578"  [label="CFG: "];
"1000575" -> "1000574"  [label="AST: "];
"1000577" -> "1000574"  [label="AST: "];
"1000578" -> "1000574"  [label="AST: "];
"1000580" -> "1000574"  [label="CFG: "];
"1000582" -> "1000574"  [label="CFG: "];
"1000574" -> "1000794"  [label="DDG: &dbgregs"];
"1000574" -> "1000794"  [label="DDG: argp"];
"1000574" -> "1000794"  [label="DDG: copy_from_user(&dbgregs, argp,\n\t\t\t\t   sizeof(struct kvm_debugregs))"];
"1000112" -> "1000574"  [label="DDG: argp"];
"1000574" -> "1000583"  [label="DDG: &dbgregs"];
"1000578" -> "1000574"  [label="AST: "];
"1000578" -> "1000579"  [label="CFG: "];
"1000579" -> "1000578"  [label="AST: "];
"1000574" -> "1000578"  [label="CFG: "];
"1000580" -> "1000573"  [label="AST: "];
"1000580" -> "1000574"  [label="CFG: "];
"1000787" -> "1000580"  [label="CFG: "];
"1000581" -> "1000567"  [label="AST: "];
"1000581" -> "1000583"  [label="CFG: "];
"1000582" -> "1000581"  [label="AST: "];
"1000583" -> "1000581"  [label="AST: "];
"1000587" -> "1000581"  [label="CFG: "];
"1000581" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_debugregs(vcpu, &dbgregs)"];
"1000581" -> "1000794"  [label="DDG: r"];
"1000583" -> "1000581"  [label="DDG: vcpu"];
"1000583" -> "1000581"  [label="DDG: &dbgregs"];
"1000581" -> "1000792"  [label="DDG: r"];
"1000582" -> "1000581"  [label="AST: "];
"1000582" -> "1000574"  [label="CFG: "];
"1000584" -> "1000582"  [label="CFG: "];
"1000584" -> "1000583"  [label="AST: "];
"1000584" -> "1000582"  [label="CFG: "];
"1000586" -> "1000584"  [label="CFG: "];
"1000585" -> "1000583"  [label="AST: "];
"1000585" -> "1000586"  [label="CFG: "];
"1000586" -> "1000585"  [label="AST: "];
"1000583" -> "1000585"  [label="CFG: "];
"1000586" -> "1000585"  [label="AST: "];
"1000586" -> "1000584"  [label="CFG: "];
"1000585" -> "1000586"  [label="CFG: "];
"1000583" -> "1000581"  [label="AST: "];
"1000583" -> "1000585"  [label="CFG: "];
"1000584" -> "1000583"  [label="AST: "];
"1000585" -> "1000583"  [label="AST: "];
"1000581" -> "1000583"  [label="CFG: "];
"1000583" -> "1000794"  [label="DDG: vcpu"];
"1000583" -> "1000794"  [label="DDG: &dbgregs"];
"1000583" -> "1000581"  [label="DDG: vcpu"];
"1000583" -> "1000581"  [label="DDG: &dbgregs"];
"1000106" -> "1000583"  [label="DDG: vcpu"];
"1000574" -> "1000583"  [label="DDG: &dbgregs"];
"1000587" -> "1000567"  [label="AST: "];
"1000587" -> "1000581"  [label="CFG: "];
"1000787" -> "1000587"  [label="CFG: "];
"1000140" -> "1000133"  [label="AST: "];
"1000140" -> "1000134"  [label="CFG: "];
"1000787" -> "1000140"  [label="CFG: "];
"1000588" -> "1000126"  [label="AST: "];
"1000588" -> "1000125"  [label="CFG: "];
"1000592" -> "1000588"  [label="CFG: "];
"1000589" -> "1000126"  [label="AST: "];
"1000590" -> "1000589"  [label="AST: "];
"1000598" -> "1000589"  [label="AST: "];
"1000602" -> "1000589"  [label="AST: "];
"1000608" -> "1000589"  [label="AST: "];
"1000613" -> "1000589"  [label="AST: "];
"1000617" -> "1000589"  [label="AST: "];
"1000626" -> "1000589"  [label="AST: "];
"1000629" -> "1000589"  [label="AST: "];
"1000594" -> "1000590"  [label="AST: "];
"1000594" -> "1000597"  [label="CFG: "];
"1000595" -> "1000594"  [label="AST: "];
"1000597" -> "1000594"  [label="AST: "];
"1000590" -> "1000594"  [label="CFG: "];
"1000594" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000594" -> "1000590"  [label="DDG: GFP_KERNEL"];
"1000590" -> "1000589"  [label="AST: "];
"1000590" -> "1000594"  [label="CFG: "];
"1000591" -> "1000590"  [label="AST: "];
"1000594" -> "1000590"  [label="AST: "];
"1000599" -> "1000590"  [label="CFG: "];
"1000590" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_xsave), GFP_KERNEL)"];
"1000594" -> "1000590"  [label="DDG: GFP_KERNEL"];
"1000590" -> "1000603"  [label="DDG: u.xsave"];
"1000591" -> "1000590"  [label="AST: "];
"1000591" -> "1000593"  [label="CFG: "];
"1000592" -> "1000591"  [label="AST: "];
"1000593" -> "1000591"  [label="AST: "];
"1000596" -> "1000591"  [label="CFG: "];
"1000592" -> "1000591"  [label="AST: "];
"1000592" -> "1000588"  [label="CFG: "];
"1000593" -> "1000592"  [label="CFG: "];
"1000595" -> "1000594"  [label="AST: "];
"1000595" -> "1000596"  [label="CFG: "];
"1000596" -> "1000595"  [label="AST: "];
"1000597" -> "1000595"  [label="CFG: "];
"1000593" -> "1000591"  [label="AST: "];
"1000593" -> "1000592"  [label="CFG: "];
"1000591" -> "1000593"  [label="CFG: "];
"1000597" -> "1000594"  [label="AST: "];
"1000597" -> "1000595"  [label="CFG: "];
"1000594" -> "1000597"  [label="CFG: "];
"1000598" -> "1000589"  [label="AST: "];
"1000598" -> "1000600"  [label="CFG: "];
"1000599" -> "1000598"  [label="AST: "];
"1000600" -> "1000598"  [label="AST: "];
"1000605" -> "1000598"  [label="CFG: "];
"1000598" -> "1000794"  [label="DDG: r"];
"1000598" -> "1000794"  [label="DDG: -ENOMEM"];
"1000600" -> "1000598"  [label="DDG: ENOMEM"];
"1000598" -> "1000792"  [label="DDG: r"];
"1000599" -> "1000598"  [label="AST: "];
"1000599" -> "1000590"  [label="CFG: "];
"1000601" -> "1000599"  [label="CFG: "];
"1000600" -> "1000598"  [label="AST: "];
"1000600" -> "1000601"  [label="CFG: "];
"1000601" -> "1000600"  [label="AST: "];
"1000598" -> "1000600"  [label="CFG: "];
"1000600" -> "1000794"  [label="DDG: ENOMEM"];
"1000600" -> "1000598"  [label="DDG: ENOMEM"];
"1000601" -> "1000600"  [label="AST: "];
"1000601" -> "1000599"  [label="CFG: "];
"1000600" -> "1000601"  [label="CFG: "];
"1000602" -> "1000589"  [label="AST: "];
"1000603" -> "1000602"  [label="AST: "];
"1000607" -> "1000602"  [label="AST: "];
"1000603" -> "1000602"  [label="AST: "];
"1000603" -> "1000604"  [label="CFG: "];
"1000604" -> "1000603"  [label="AST: "];
"1000607" -> "1000603"  [label="CFG: "];
"1000609" -> "1000603"  [label="CFG: "];
"1000603" -> "1000794"  [label="DDG: u.xsave"];
"1000603" -> "1000794"  [label="DDG: !u.xsave"];
"1000590" -> "1000603"  [label="DDG: u.xsave"];
"1000603" -> "1000608"  [label="DDG: u.xsave"];
"1000604" -> "1000603"  [label="AST: "];
"1000604" -> "1000606"  [label="CFG: "];
"1000605" -> "1000604"  [label="AST: "];
"1000606" -> "1000604"  [label="AST: "];
"1000603" -> "1000604"  [label="CFG: "];
"1000605" -> "1000604"  [label="AST: "];
"1000605" -> "1000598"  [label="CFG: "];
"1000606" -> "1000605"  [label="CFG: "];
"1000606" -> "1000604"  [label="AST: "];
"1000606" -> "1000605"  [label="CFG: "];
"1000604" -> "1000606"  [label="CFG: "];
"1000607" -> "1000602"  [label="AST: "];
"1000607" -> "1000603"  [label="CFG: "];
"1000787" -> "1000607"  [label="CFG: "];
"1000608" -> "1000589"  [label="AST: "];
"1000608" -> "1000610"  [label="CFG: "];
"1000609" -> "1000608"  [label="AST: "];
"1000610" -> "1000608"  [label="AST: "];
"1000614" -> "1000608"  [label="CFG: "];
"1000608" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_xsave(vcpu, u.xsave)"];
"1000608" -> "1000794"  [label="DDG: vcpu"];
"1000106" -> "1000608"  [label="DDG: vcpu"];
"1000603" -> "1000608"  [label="DDG: u.xsave"];
"1000608" -> "1000618"  [label="DDG: u.xsave"];
"1000609" -> "1000608"  [label="AST: "];
"1000609" -> "1000603"  [label="CFG: "];
"1000611" -> "1000609"  [label="CFG: "];
"1000610" -> "1000608"  [label="AST: "];
"1000610" -> "1000612"  [label="CFG: "];
"1000611" -> "1000610"  [label="AST: "];
"1000612" -> "1000610"  [label="AST: "];
"1000608" -> "1000610"  [label="CFG: "];
"1000611" -> "1000610"  [label="AST: "];
"1000611" -> "1000609"  [label="CFG: "];
"1000612" -> "1000611"  [label="CFG: "];
"1000612" -> "1000610"  [label="AST: "];
"1000612" -> "1000611"  [label="CFG: "];
"1000610" -> "1000612"  [label="CFG: "];
"1000613" -> "1000589"  [label="AST: "];
"1000613" -> "1000615"  [label="CFG: "];
"1000614" -> "1000613"  [label="AST: "];
"1000615" -> "1000613"  [label="AST: "];
"1000619" -> "1000613"  [label="CFG: "];
"1000613" -> "1000794"  [label="DDG: r"];
"1000613" -> "1000794"  [label="DDG: -EFAULT"];
"1000615" -> "1000613"  [label="DDG: EFAULT"];
"1000613" -> "1000792"  [label="DDG: r"];
"1000614" -> "1000613"  [label="AST: "];
"1000614" -> "1000608"  [label="CFG: "];
"1000616" -> "1000614"  [label="CFG: "];
"1000615" -> "1000613"  [label="AST: "];
"1000615" -> "1000616"  [label="CFG: "];
"1000616" -> "1000615"  [label="AST: "];
"1000613" -> "1000615"  [label="CFG: "];
"1000615" -> "1000794"  [label="DDG: EFAULT"];
"1000615" -> "1000613"  [label="DDG: EFAULT"];
"1000616" -> "1000615"  [label="AST: "];
"1000616" -> "1000614"  [label="CFG: "];
"1000615" -> "1000616"  [label="CFG: "];
"1000103" -> "1000100"  [label="AST: "];
"1000103" -> "1000794"  [label="DDG: arg"];
"1000103" -> "1000114"  [label="DDG: arg"];
"1000103" -> "1000743"  [label="DDG: arg"];
"1001020" -> "1000100"  [label="AST: "];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000794"  [label="DDG: ioctl"];
"1001019" -> "1000100"  [label="AST: "];
"1000145" -> "1000141"  [label="AST: "];
"1000145" -> "1000148"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000148" -> "1000145"  [label="AST: "];
"1000141" -> "1000145"  [label="CFG: "];
"1000145" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000145" -> "1000141"  [label="DDG: GFP_KERNEL"];
"1000141" -> "1000128"  [label="AST: "];
"1000141" -> "1000145"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000145" -> "1000141"  [label="AST: "];
"1000150" -> "1000141"  [label="CFG: "];
"1000141" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_lapic_state), GFP_KERNEL)"];
"1000145" -> "1000141"  [label="DDG: GFP_KERNEL"];
"1000141" -> "1000154"  [label="DDG: u.lapic"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000147" -> "1000142"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000134"  [label="CFG: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000146" -> "1000145"  [label="AST: "];
"1000146" -> "1000147"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000148" -> "1000146"  [label="CFG: "];
"1000144" -> "1000142"  [label="AST: "];
"1000144" -> "1000143"  [label="CFG: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000148" -> "1000145"  [label="AST: "];
"1000148" -> "1000146"  [label="CFG: "];
"1000145" -> "1000148"  [label="CFG: "];
"1000619" -> "1000618"  [label="AST: "];
"1000619" -> "1000613"  [label="CFG: "];
"1000621" -> "1000619"  [label="CFG: "];
"1000617" -> "1000589"  [label="AST: "];
"1000618" -> "1000617"  [label="AST: "];
"1000625" -> "1000617"  [label="AST: "];
"1000620" -> "1000618"  [label="AST: "];
"1000620" -> "1000622"  [label="CFG: "];
"1000621" -> "1000620"  [label="AST: "];
"1000622" -> "1000620"  [label="AST: "];
"1000624" -> "1000620"  [label="CFG: "];
"1000621" -> "1000620"  [label="AST: "];
"1000621" -> "1000619"  [label="CFG: "];
"1000622" -> "1000621"  [label="CFG: "];
"1000622" -> "1000620"  [label="AST: "];
"1000622" -> "1000621"  [label="CFG: "];
"1000620" -> "1000622"  [label="CFG: "];
"1000623" -> "1000618"  [label="AST: "];
"1000623" -> "1000624"  [label="CFG: "];
"1000624" -> "1000623"  [label="AST: "];
"1000618" -> "1000623"  [label="CFG: "];
"1000618" -> "1000617"  [label="AST: "];
"1000618" -> "1000623"  [label="CFG: "];
"1000619" -> "1000618"  [label="AST: "];
"1000620" -> "1000618"  [label="AST: "];
"1000623" -> "1000618"  [label="AST: "];
"1000625" -> "1000618"  [label="CFG: "];
"1000627" -> "1000618"  [label="CFG: "];
"1000618" -> "1000794"  [label="DDG: copy_to_user(argp, u.xsave, sizeof(struct kvm_xsave))"];
"1000618" -> "1000794"  [label="DDG: argp"];
"1000618" -> "1000794"  [label="DDG: u.xsave"];
"1000112" -> "1000618"  [label="DDG: argp"];
"1000608" -> "1000618"  [label="DDG: u.xsave"];
"1000625" -> "1000617"  [label="AST: "];
"1000625" -> "1000618"  [label="CFG: "];
"1000787" -> "1000625"  [label="CFG: "];
"1000626" -> "1000589"  [label="AST: "];
"1000626" -> "1000628"  [label="CFG: "];
"1000627" -> "1000626"  [label="AST: "];
"1000628" -> "1000626"  [label="AST: "];
"1000629" -> "1000626"  [label="CFG: "];
"1000626" -> "1000794"  [label="DDG: r"];
"1000626" -> "1000792"  [label="DDG: r"];
"1000627" -> "1000626"  [label="AST: "];
"1000627" -> "1000618"  [label="CFG: "];
"1000628" -> "1000627"  [label="CFG: "];
"1000628" -> "1000626"  [label="AST: "];
"1000628" -> "1000627"  [label="CFG: "];
"1000626" -> "1000628"  [label="CFG: "];
"1000629" -> "1000589"  [label="AST: "];
"1000629" -> "1000626"  [label="CFG: "];
"1000787" -> "1000629"  [label="CFG: "];
"1000630" -> "1000126"  [label="AST: "];
"1000630" -> "1000125"  [label="CFG: "];
"1000634" -> "1000630"  [label="CFG: "];
"1000631" -> "1000126"  [label="AST: "];
"1000632" -> "1000631"  [label="AST: "];
"1000643" -> "1000631"  [label="AST: "];
"1000653" -> "1000631"  [label="AST: "];
"1000660" -> "1000631"  [label="AST: "];
"1000636" -> "1000632"  [label="AST: "];
"1000636" -> "1000638"  [label="CFG: "];
"1000637" -> "1000636"  [label="AST: "];
"1000638" -> "1000636"  [label="AST: "];
"1000632" -> "1000636"  [label="CFG: "];
"1000636" -> "1000794"  [label="DDG: argp"];
"1000636" -> "1000632"  [label="DDG: argp"];
"1000112" -> "1000636"  [label="DDG: argp"];
"1000632" -> "1000631"  [label="AST: "];
"1000632" -> "1000636"  [label="CFG: "];
"1000633" -> "1000632"  [label="AST: "];
"1000636" -> "1000632"  [label="AST: "];
"1000646" -> "1000632"  [label="CFG: "];
"1000632" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.xsave))"];
"1000636" -> "1000632"  [label="DDG: argp"];
"1000632" -> "1000644"  [label="DDG: u.xsave"];
"1000633" -> "1000632"  [label="AST: "];
"1000633" -> "1000635"  [label="CFG: "];
"1000634" -> "1000633"  [label="AST: "];
"1000635" -> "1000633"  [label="AST: "];
"1000637" -> "1000633"  [label="CFG: "];
"1000634" -> "1000633"  [label="AST: "];
"1000634" -> "1000630"  [label="CFG: "];
"1000635" -> "1000634"  [label="CFG: "];
"1000637" -> "1000636"  [label="AST: "];
"1000637" -> "1000633"  [label="CFG: "];
"1000641" -> "1000637"  [label="CFG: "];
"1000638" -> "1000636"  [label="AST: "];
"1000638" -> "1000639"  [label="CFG: "];
"1000639" -> "1000638"  [label="AST: "];
"1000636" -> "1000638"  [label="CFG: "];
"1000638" -> "1000794"  [label="DDG: *u.xsave"];
"1000639" -> "1000638"  [label="AST: "];
"1000639" -> "1000640"  [label="CFG: "];
"1000640" -> "1000639"  [label="AST: "];
"1000638" -> "1000639"  [label="CFG: "];
"1000640" -> "1000639"  [label="AST: "];
"1000640" -> "1000642"  [label="CFG: "];
"1000641" -> "1000640"  [label="AST: "];
"1000642" -> "1000640"  [label="AST: "];
"1000639" -> "1000640"  [label="CFG: "];
"1000641" -> "1000640"  [label="AST: "];
"1000641" -> "1000637"  [label="CFG: "];
"1000642" -> "1000641"  [label="CFG: "];
"1000635" -> "1000633"  [label="AST: "];
"1000635" -> "1000634"  [label="CFG: "];
"1000633" -> "1000635"  [label="CFG: "];
"1000642" -> "1000640"  [label="AST: "];
"1000642" -> "1000641"  [label="CFG: "];
"1000640" -> "1000642"  [label="CFG: "];
"1000645" -> "1000644"  [label="AST: "];
"1000645" -> "1000647"  [label="CFG: "];
"1000646" -> "1000645"  [label="AST: "];
"1000647" -> "1000645"  [label="AST: "];
"1000644" -> "1000645"  [label="CFG: "];
"1000646" -> "1000645"  [label="AST: "];
"1000646" -> "1000632"  [label="CFG: "];
"1000647" -> "1000646"  [label="CFG: "];
"1000647" -> "1000645"  [label="AST: "];
"1000647" -> "1000646"  [label="CFG: "];
"1000645" -> "1000647"  [label="CFG: "];
"1000643" -> "1000631"  [label="AST: "];
"1000644" -> "1000643"  [label="AST: "];
"1000648" -> "1000643"  [label="AST: "];
"1000644" -> "1000643"  [label="AST: "];
"1000644" -> "1000645"  [label="CFG: "];
"1000645" -> "1000644"  [label="AST: "];
"1000651" -> "1000644"  [label="CFG: "];
"1000654" -> "1000644"  [label="CFG: "];
"1000644" -> "1000794"  [label="DDG: IS_ERR(u.xsave)"];
"1000632" -> "1000644"  [label="DDG: u.xsave"];
"1000644" -> "1000649"  [label="DDG: u.xsave"];
"1000644" -> "1000655"  [label="DDG: u.xsave"];
"1000649" -> "1000648"  [label="AST: "];
"1000649" -> "1000650"  [label="CFG: "];
"1000650" -> "1000649"  [label="AST: "];
"1000648" -> "1000649"  [label="CFG: "];
"1000649" -> "1000794"  [label="DDG: u.xsave"];
"1000649" -> "1000794"  [label="DDG: PTR_ERR(u.xsave)"];
"1000649" -> "1000648"  [label="DDG: PTR_ERR(u.xsave)"];
"1000644" -> "1000649"  [label="DDG: u.xsave"];
"1000650" -> "1000649"  [label="AST: "];
"1000650" -> "1000652"  [label="CFG: "];
"1000651" -> "1000650"  [label="AST: "];
"1000652" -> "1000650"  [label="AST: "];
"1000649" -> "1000650"  [label="CFG: "];
"1000651" -> "1000650"  [label="AST: "];
"1000651" -> "1000644"  [label="CFG: "];
"1000652" -> "1000651"  [label="CFG: "];
"1000652" -> "1000650"  [label="AST: "];
"1000652" -> "1000651"  [label="CFG: "];
"1000650" -> "1000652"  [label="CFG: "];
"1000648" -> "1000643"  [label="AST: "];
"1000648" -> "1000649"  [label="CFG: "];
"1000649" -> "1000648"  [label="AST: "];
"1000794" -> "1000648"  [label="CFG: "];
"1000648" -> "1000794"  [label="DDG: <RET>"];
"1000649" -> "1000648"  [label="DDG: PTR_ERR(u.xsave)"];
"1000653" -> "1000631"  [label="AST: "];
"1000653" -> "1000655"  [label="CFG: "];
"1000654" -> "1000653"  [label="AST: "];
"1000655" -> "1000653"  [label="AST: "];
"1000660" -> "1000653"  [label="CFG: "];
"1000653" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_xsave(vcpu, u.xsave)"];
"1000653" -> "1000794"  [label="DDG: r"];
"1000655" -> "1000653"  [label="DDG: vcpu"];
"1000655" -> "1000653"  [label="DDG: u.xsave"];
"1000653" -> "1000792"  [label="DDG: r"];
"1000654" -> "1000653"  [label="AST: "];
"1000654" -> "1000644"  [label="CFG: "];
"1000656" -> "1000654"  [label="CFG: "];
"1000656" -> "1000655"  [label="AST: "];
"1000656" -> "1000654"  [label="CFG: "];
"1000658" -> "1000656"  [label="CFG: "];
"1000657" -> "1000655"  [label="AST: "];
"1000657" -> "1000659"  [label="CFG: "];
"1000658" -> "1000657"  [label="AST: "];
"1000659" -> "1000657"  [label="AST: "];
"1000655" -> "1000657"  [label="CFG: "];
"1000658" -> "1000657"  [label="AST: "];
"1000658" -> "1000656"  [label="CFG: "];
"1000659" -> "1000658"  [label="CFG: "];
"1000659" -> "1000657"  [label="AST: "];
"1000659" -> "1000658"  [label="CFG: "];
"1000657" -> "1000659"  [label="CFG: "];
"1000655" -> "1000653"  [label="AST: "];
"1000655" -> "1000657"  [label="CFG: "];
"1000656" -> "1000655"  [label="AST: "];
"1000657" -> "1000655"  [label="AST: "];
"1000653" -> "1000655"  [label="CFG: "];
"1000655" -> "1000794"  [label="DDG: vcpu"];
"1000655" -> "1000794"  [label="DDG: u.xsave"];
"1000655" -> "1000653"  [label="DDG: vcpu"];
"1000655" -> "1000653"  [label="DDG: u.xsave"];
"1000106" -> "1000655"  [label="DDG: vcpu"];
"1000644" -> "1000655"  [label="DDG: u.xsave"];
"1000660" -> "1000631"  [label="AST: "];
"1000660" -> "1000653"  [label="CFG: "];
"1000787" -> "1000660"  [label="CFG: "];
"1000661" -> "1000126"  [label="AST: "];
"1000661" -> "1000125"  [label="CFG: "];
"1000665" -> "1000661"  [label="CFG: "];
"1000662" -> "1000126"  [label="AST: "];
"1000663" -> "1000662"  [label="AST: "];
"1000671" -> "1000662"  [label="AST: "];
"1000675" -> "1000662"  [label="AST: "];
"1000681" -> "1000662"  [label="AST: "];
"1000686" -> "1000662"  [label="AST: "];
"1000690" -> "1000662"  [label="AST: "];
"1000699" -> "1000662"  [label="AST: "];
"1000702" -> "1000662"  [label="AST: "];
"1000667" -> "1000663"  [label="AST: "];
"1000667" -> "1000670"  [label="CFG: "];
"1000668" -> "1000667"  [label="AST: "];
"1000670" -> "1000667"  [label="AST: "];
"1000663" -> "1000667"  [label="CFG: "];
"1000667" -> "1000794"  [label="DDG: GFP_KERNEL"];
"1000667" -> "1000663"  [label="DDG: GFP_KERNEL"];
"1000668" -> "1000667"  [label="AST: "];
"1000668" -> "1000669"  [label="CFG: "];
"1000669" -> "1000668"  [label="AST: "];
"1000670" -> "1000668"  [label="CFG: "];
"1000663" -> "1000662"  [label="AST: "];
"1000663" -> "1000667"  [label="CFG: "];
"1000664" -> "1000663"  [label="AST: "];
"1000667" -> "1000663"  [label="AST: "];
"1000672" -> "1000663"  [label="CFG: "];
"1000663" -> "1000794"  [label="DDG: kzalloc(sizeof(struct kvm_xcrs), GFP_KERNEL)"];
"1000667" -> "1000663"  [label="DDG: GFP_KERNEL"];
"1000663" -> "1000676"  [label="DDG: u.xcrs"];
"1000664" -> "1000663"  [label="AST: "];
"1000664" -> "1000666"  [label="CFG: "];
"1000665" -> "1000664"  [label="AST: "];
"1000666" -> "1000664"  [label="AST: "];
"1000669" -> "1000664"  [label="CFG: "];
"1000665" -> "1000664"  [label="AST: "];
"1000665" -> "1000661"  [label="CFG: "];
"1000666" -> "1000665"  [label="CFG: "];
"1000666" -> "1000664"  [label="AST: "];
"1000666" -> "1000665"  [label="CFG: "];
"1000664" -> "1000666"  [label="CFG: "];
"1000670" -> "1000667"  [label="AST: "];
"1000670" -> "1000668"  [label="CFG: "];
"1000667" -> "1000670"  [label="CFG: "];
"1000671" -> "1000662"  [label="AST: "];
"1000671" -> "1000673"  [label="CFG: "];
"1000672" -> "1000671"  [label="AST: "];
"1000673" -> "1000671"  [label="AST: "];
"1000678" -> "1000671"  [label="CFG: "];
"1000671" -> "1000794"  [label="DDG: r"];
"1000671" -> "1000794"  [label="DDG: -ENOMEM"];
"1000673" -> "1000671"  [label="DDG: ENOMEM"];
"1000671" -> "1000792"  [label="DDG: r"];
"1000672" -> "1000671"  [label="AST: "];
"1000672" -> "1000663"  [label="CFG: "];
"1000674" -> "1000672"  [label="CFG: "];
"1000673" -> "1000671"  [label="AST: "];
"1000673" -> "1000674"  [label="CFG: "];
"1000674" -> "1000673"  [label="AST: "];
"1000671" -> "1000673"  [label="CFG: "];
"1000673" -> "1000794"  [label="DDG: ENOMEM"];
"1000673" -> "1000671"  [label="DDG: ENOMEM"];
"1000674" -> "1000673"  [label="AST: "];
"1000674" -> "1000672"  [label="CFG: "];
"1000673" -> "1000674"  [label="CFG: "];
"1000675" -> "1000662"  [label="AST: "];
"1000676" -> "1000675"  [label="AST: "];
"1000680" -> "1000675"  [label="AST: "];
"1000676" -> "1000675"  [label="AST: "];
"1000676" -> "1000677"  [label="CFG: "];
"1000677" -> "1000676"  [label="AST: "];
"1000680" -> "1000676"  [label="CFG: "];
"1000682" -> "1000676"  [label="CFG: "];
"1000676" -> "1000794"  [label="DDG: !u.xcrs"];
"1000676" -> "1000794"  [label="DDG: u.xcrs"];
"1000663" -> "1000676"  [label="DDG: u.xcrs"];
"1000676" -> "1000681"  [label="DDG: u.xcrs"];
"1000677" -> "1000676"  [label="AST: "];
"1000677" -> "1000679"  [label="CFG: "];
"1000678" -> "1000677"  [label="AST: "];
"1000679" -> "1000677"  [label="AST: "];
"1000676" -> "1000677"  [label="CFG: "];
"1000678" -> "1000677"  [label="AST: "];
"1000678" -> "1000671"  [label="CFG: "];
"1000679" -> "1000678"  [label="CFG: "];
"1000679" -> "1000677"  [label="AST: "];
"1000679" -> "1000678"  [label="CFG: "];
"1000677" -> "1000679"  [label="CFG: "];
"1000680" -> "1000675"  [label="AST: "];
"1000680" -> "1000676"  [label="CFG: "];
"1000787" -> "1000680"  [label="CFG: "];
"1000681" -> "1000662"  [label="AST: "];
"1000681" -> "1000683"  [label="CFG: "];
"1000682" -> "1000681"  [label="AST: "];
"1000683" -> "1000681"  [label="AST: "];
"1000687" -> "1000681"  [label="CFG: "];
"1000681" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_get_xcrs(vcpu, u.xcrs)"];
"1000681" -> "1000794"  [label="DDG: vcpu"];
"1000106" -> "1000681"  [label="DDG: vcpu"];
"1000676" -> "1000681"  [label="DDG: u.xcrs"];
"1000681" -> "1000691"  [label="DDG: u.xcrs"];
"1000682" -> "1000681"  [label="AST: "];
"1000682" -> "1000676"  [label="CFG: "];
"1000684" -> "1000682"  [label="CFG: "];
"1000683" -> "1000681"  [label="AST: "];
"1000683" -> "1000685"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1000685" -> "1000683"  [label="AST: "];
"1000681" -> "1000683"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1000684" -> "1000682"  [label="CFG: "];
"1000685" -> "1000684"  [label="CFG: "];
"1000685" -> "1000683"  [label="AST: "];
"1000685" -> "1000684"  [label="CFG: "];
"1000683" -> "1000685"  [label="CFG: "];
"1000149" -> "1000128"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000156" -> "1000149"  [label="CFG: "];
"1000149" -> "1000794"  [label="DDG: -ENOMEM"];
"1000149" -> "1000794"  [label="DDG: r"];
"1000151" -> "1000149"  [label="DDG: ENOMEM"];
"1000149" -> "1000792"  [label="DDG: r"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000141"  [label="CFG: "];
"1000152" -> "1000150"  [label="CFG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000151" -> "1000794"  [label="DDG: ENOMEM"];
"1000151" -> "1000149"  [label="DDG: ENOMEM"];
"1000152" -> "1000151"  [label="AST: "];
"1000152" -> "1000150"  [label="CFG: "];
"1000151" -> "1000152"  [label="CFG: "];
"1000686" -> "1000662"  [label="AST: "];
"1000686" -> "1000688"  [label="CFG: "];
"1000687" -> "1000686"  [label="AST: "];
"1000688" -> "1000686"  [label="AST: "];
"1000692" -> "1000686"  [label="CFG: "];
"1000686" -> "1000794"  [label="DDG: r"];
"1000686" -> "1000794"  [label="DDG: -EFAULT"];
"1000688" -> "1000686"  [label="DDG: EFAULT"];
"1000686" -> "1000792"  [label="DDG: r"];
"1000687" -> "1000686"  [label="AST: "];
"1000687" -> "1000681"  [label="CFG: "];
"1000689" -> "1000687"  [label="CFG: "];
"1000688" -> "1000686"  [label="AST: "];
"1000688" -> "1000689"  [label="CFG: "];
"1000689" -> "1000688"  [label="AST: "];
"1000686" -> "1000688"  [label="CFG: "];
"1000688" -> "1000794"  [label="DDG: EFAULT"];
"1000688" -> "1000686"  [label="DDG: EFAULT"];
"1000689" -> "1000688"  [label="AST: "];
"1000689" -> "1000687"  [label="CFG: "];
"1000688" -> "1000689"  [label="CFG: "];
"1000692" -> "1000691"  [label="AST: "];
"1000692" -> "1000686"  [label="CFG: "];
"1000694" -> "1000692"  [label="CFG: "];
"1000690" -> "1000662"  [label="AST: "];
"1000691" -> "1000690"  [label="AST: "];
"1000698" -> "1000690"  [label="AST: "];
"1000693" -> "1000691"  [label="AST: "];
"1000693" -> "1000695"  [label="CFG: "];
"1000694" -> "1000693"  [label="AST: "];
"1000695" -> "1000693"  [label="AST: "];
"1000697" -> "1000693"  [label="CFG: "];
"1000694" -> "1000693"  [label="AST: "];
"1000694" -> "1000692"  [label="CFG: "];
"1000695" -> "1000694"  [label="CFG: "];
"1000695" -> "1000693"  [label="AST: "];
"1000695" -> "1000694"  [label="CFG: "];
"1000693" -> "1000695"  [label="CFG: "];
"1000691" -> "1000690"  [label="AST: "];
"1000691" -> "1000696"  [label="CFG: "];
"1000692" -> "1000691"  [label="AST: "];
"1000693" -> "1000691"  [label="AST: "];
"1000696" -> "1000691"  [label="AST: "];
"1000698" -> "1000691"  [label="CFG: "];
"1000700" -> "1000691"  [label="CFG: "];
"1000691" -> "1000794"  [label="DDG: u.xcrs"];
"1000691" -> "1000794"  [label="DDG: argp"];
"1000691" -> "1000794"  [label="DDG: copy_to_user(argp, u.xcrs,\n\t\t\t\t sizeof(struct kvm_xcrs))"];
"1000112" -> "1000691"  [label="DDG: argp"];
"1000681" -> "1000691"  [label="DDG: u.xcrs"];
"1000696" -> "1000691"  [label="AST: "];
"1000696" -> "1000697"  [label="CFG: "];
"1000697" -> "1000696"  [label="AST: "];
"1000691" -> "1000696"  [label="CFG: "];
"1000698" -> "1000690"  [label="AST: "];
"1000698" -> "1000691"  [label="CFG: "];
"1000787" -> "1000698"  [label="CFG: "];
"1000699" -> "1000662"  [label="AST: "];
"1000699" -> "1000701"  [label="CFG: "];
"1000700" -> "1000699"  [label="AST: "];
"1000701" -> "1000699"  [label="AST: "];
"1000702" -> "1000699"  [label="CFG: "];
"1000699" -> "1000794"  [label="DDG: r"];
"1000699" -> "1000792"  [label="DDG: r"];
"1000700" -> "1000699"  [label="AST: "];
"1000700" -> "1000691"  [label="CFG: "];
"1000701" -> "1000700"  [label="CFG: "];
"1000701" -> "1000699"  [label="AST: "];
"1000701" -> "1000700"  [label="CFG: "];
"1000699" -> "1000701"  [label="CFG: "];
"1000702" -> "1000662"  [label="AST: "];
"1000702" -> "1000699"  [label="CFG: "];
"1000787" -> "1000702"  [label="CFG: "];
"1000703" -> "1000126"  [label="AST: "];
"1000703" -> "1000125"  [label="CFG: "];
"1000707" -> "1000703"  [label="CFG: "];
"1000704" -> "1000126"  [label="AST: "];
"1000705" -> "1000704"  [label="AST: "];
"1000716" -> "1000704"  [label="AST: "];
"1000726" -> "1000704"  [label="AST: "];
"1000733" -> "1000704"  [label="AST: "];
"1000709" -> "1000705"  [label="AST: "];
"1000709" -> "1000711"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000711" -> "1000709"  [label="AST: "];
"1000705" -> "1000709"  [label="CFG: "];
"1000709" -> "1000794"  [label="DDG: argp"];
"1000709" -> "1000705"  [label="DDG: argp"];
"1000112" -> "1000709"  [label="DDG: argp"];
"1000705" -> "1000704"  [label="AST: "];
"1000705" -> "1000709"  [label="CFG: "];
"1000706" -> "1000705"  [label="AST: "];
"1000709" -> "1000705"  [label="AST: "];
"1000719" -> "1000705"  [label="CFG: "];
"1000705" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.xcrs))"];
"1000709" -> "1000705"  [label="DDG: argp"];
"1000705" -> "1000717"  [label="DDG: u.xcrs"];
"1000706" -> "1000705"  [label="AST: "];
"1000706" -> "1000708"  [label="CFG: "];
"1000707" -> "1000706"  [label="AST: "];
"1000708" -> "1000706"  [label="AST: "];
"1000710" -> "1000706"  [label="CFG: "];
"1000707" -> "1000706"  [label="AST: "];
"1000707" -> "1000703"  [label="CFG: "];
"1000708" -> "1000707"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000710" -> "1000706"  [label="CFG: "];
"1000714" -> "1000710"  [label="CFG: "];
"1000711" -> "1000709"  [label="AST: "];
"1000711" -> "1000712"  [label="CFG: "];
"1000712" -> "1000711"  [label="AST: "];
"1000709" -> "1000711"  [label="CFG: "];
"1000711" -> "1000794"  [label="DDG: *u.xcrs"];
"1000712" -> "1000711"  [label="AST: "];
"1000712" -> "1000713"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000711" -> "1000712"  [label="CFG: "];
"1000713" -> "1000712"  [label="AST: "];
"1000713" -> "1000715"  [label="CFG: "];
"1000714" -> "1000713"  [label="AST: "];
"1000715" -> "1000713"  [label="AST: "];
"1000712" -> "1000713"  [label="CFG: "];
"1000714" -> "1000713"  [label="AST: "];
"1000714" -> "1000710"  [label="CFG: "];
"1000715" -> "1000714"  [label="CFG: "];
"1000715" -> "1000713"  [label="AST: "];
"1000715" -> "1000714"  [label="CFG: "];
"1000713" -> "1000715"  [label="CFG: "];
"1000708" -> "1000706"  [label="AST: "];
"1000708" -> "1000707"  [label="CFG: "];
"1000706" -> "1000708"  [label="CFG: "];
"1000153" -> "1000128"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000158" -> "1000153"  [label="AST: "];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000158" -> "1000154"  [label="CFG: "];
"1000160" -> "1000154"  [label="CFG: "];
"1000154" -> "1000794"  [label="DDG: u.lapic"];
"1000154" -> "1000794"  [label="DDG: !u.lapic"];
"1000141" -> "1000154"  [label="DDG: u.lapic"];
"1000154" -> "1000161"  [label="DDG: u.lapic"];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000157" -> "1000155"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000149"  [label="CFG: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000157" -> "1000155"  [label="AST: "];
"1000157" -> "1000156"  [label="CFG: "];
"1000155" -> "1000157"  [label="CFG: "];
"1000718" -> "1000717"  [label="AST: "];
"1000718" -> "1000720"  [label="CFG: "];
"1000719" -> "1000718"  [label="AST: "];
"1000720" -> "1000718"  [label="AST: "];
"1000717" -> "1000718"  [label="CFG: "];
"1000719" -> "1000718"  [label="AST: "];
"1000719" -> "1000705"  [label="CFG: "];
"1000720" -> "1000719"  [label="CFG: "];
"1000720" -> "1000718"  [label="AST: "];
"1000720" -> "1000719"  [label="CFG: "];
"1000718" -> "1000720"  [label="CFG: "];
"1000716" -> "1000704"  [label="AST: "];
"1000717" -> "1000716"  [label="AST: "];
"1000721" -> "1000716"  [label="AST: "];
"1000717" -> "1000716"  [label="AST: "];
"1000717" -> "1000718"  [label="CFG: "];
"1000718" -> "1000717"  [label="AST: "];
"1000724" -> "1000717"  [label="CFG: "];
"1000727" -> "1000717"  [label="CFG: "];
"1000717" -> "1000794"  [label="DDG: IS_ERR(u.xcrs)"];
"1000705" -> "1000717"  [label="DDG: u.xcrs"];
"1000717" -> "1000722"  [label="DDG: u.xcrs"];
"1000717" -> "1000728"  [label="DDG: u.xcrs"];
"1000722" -> "1000721"  [label="AST: "];
"1000722" -> "1000723"  [label="CFG: "];
"1000723" -> "1000722"  [label="AST: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000722" -> "1000794"  [label="DDG: PTR_ERR(u.xcrs)"];
"1000722" -> "1000794"  [label="DDG: u.xcrs"];
"1000722" -> "1000721"  [label="DDG: PTR_ERR(u.xcrs)"];
"1000717" -> "1000722"  [label="DDG: u.xcrs"];
"1000723" -> "1000722"  [label="AST: "];
"1000723" -> "1000725"  [label="CFG: "];
"1000724" -> "1000723"  [label="AST: "];
"1000725" -> "1000723"  [label="AST: "];
"1000722" -> "1000723"  [label="CFG: "];
"1000724" -> "1000723"  [label="AST: "];
"1000724" -> "1000717"  [label="CFG: "];
"1000725" -> "1000724"  [label="CFG: "];
"1000725" -> "1000723"  [label="AST: "];
"1000725" -> "1000724"  [label="CFG: "];
"1000723" -> "1000725"  [label="CFG: "];
"1000721" -> "1000716"  [label="AST: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000722" -> "1000721"  [label="AST: "];
"1000794" -> "1000721"  [label="CFG: "];
"1000721" -> "1000794"  [label="DDG: <RET>"];
"1000722" -> "1000721"  [label="DDG: PTR_ERR(u.xcrs)"];
"1000726" -> "1000704"  [label="AST: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000727" -> "1000726"  [label="AST: "];
"1000728" -> "1000726"  [label="AST: "];
"1000733" -> "1000726"  [label="CFG: "];
"1000726" -> "1000794"  [label="DDG: r"];
"1000726" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_x86_set_xcrs(vcpu, u.xcrs)"];
"1000728" -> "1000726"  [label="DDG: vcpu"];
"1000728" -> "1000726"  [label="DDG: u.xcrs"];
"1000726" -> "1000792"  [label="DDG: r"];
"1000727" -> "1000726"  [label="AST: "];
"1000727" -> "1000717"  [label="CFG: "];
"1000729" -> "1000727"  [label="CFG: "];
"1000729" -> "1000728"  [label="AST: "];
"1000729" -> "1000727"  [label="CFG: "];
"1000731" -> "1000729"  [label="CFG: "];
"1000730" -> "1000728"  [label="AST: "];
"1000730" -> "1000732"  [label="CFG: "];
"1000731" -> "1000730"  [label="AST: "];
"1000732" -> "1000730"  [label="AST: "];
"1000728" -> "1000730"  [label="CFG: "];
"1000731" -> "1000730"  [label="AST: "];
"1000731" -> "1000729"  [label="CFG: "];
"1000732" -> "1000731"  [label="CFG: "];
"1000732" -> "1000730"  [label="AST: "];
"1000732" -> "1000731"  [label="CFG: "];
"1000730" -> "1000732"  [label="CFG: "];
"1000728" -> "1000726"  [label="AST: "];
"1000728" -> "1000730"  [label="CFG: "];
"1000729" -> "1000728"  [label="AST: "];
"1000730" -> "1000728"  [label="AST: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000728" -> "1000794"  [label="DDG: u.xcrs"];
"1000728" -> "1000794"  [label="DDG: vcpu"];
"1000728" -> "1000726"  [label="DDG: vcpu"];
"1000728" -> "1000726"  [label="DDG: u.xcrs"];
"1000106" -> "1000728"  [label="DDG: vcpu"];
"1000717" -> "1000728"  [label="DDG: u.xcrs"];
"1000733" -> "1000704"  [label="AST: "];
"1000733" -> "1000726"  [label="CFG: "];
"1000787" -> "1000733"  [label="CFG: "];
"1000734" -> "1000126"  [label="AST: "];
"1000734" -> "1000125"  [label="CFG: "];
"1000738" -> "1000734"  [label="CFG: "];
"1000735" -> "1000126"  [label="AST: "];
"1000736" -> "1000735"  [label="AST: "];
"1000737" -> "1000735"  [label="AST: "];
"1000741" -> "1000735"  [label="AST: "];
"1000746" -> "1000735"  [label="AST: "];
"1000751" -> "1000735"  [label="AST: "];
"1000758" -> "1000735"  [label="AST: "];
"1000761" -> "1000735"  [label="AST: "];
"1000764" -> "1000735"  [label="AST: "];
"1000737" -> "1000735"  [label="AST: "];
"1000737" -> "1000739"  [label="CFG: "];
"1000738" -> "1000737"  [label="AST: "];
"1000739" -> "1000737"  [label="AST: "];
"1000742" -> "1000737"  [label="CFG: "];
"1000737" -> "1000794"  [label="DDG: -EINVAL"];
"1000737" -> "1000794"  [label="DDG: r"];
"1000739" -> "1000737"  [label="DDG: EINVAL"];
"1000737" -> "1000792"  [label="DDG: r"];
"1000738" -> "1000737"  [label="AST: "];
"1000738" -> "1000734"  [label="CFG: "];
"1000740" -> "1000738"  [label="CFG: "];
"1000739" -> "1000737"  [label="AST: "];
"1000739" -> "1000740"  [label="CFG: "];
"1000740" -> "1000739"  [label="AST: "];
"1000737" -> "1000739"  [label="CFG: "];
"1000739" -> "1000794"  [label="DDG: EINVAL"];
"1000739" -> "1000737"  [label="DDG: EINVAL"];
"1000740" -> "1000739"  [label="AST: "];
"1000740" -> "1000738"  [label="CFG: "];
"1000739" -> "1000740"  [label="CFG: "];
"1000158" -> "1000153"  [label="AST: "];
"1000158" -> "1000154"  [label="CFG: "];
"1000787" -> "1000158"  [label="CFG: "];
"1000743" -> "1000741"  [label="AST: "];
"1000743" -> "1000745"  [label="CFG: "];
"1000744" -> "1000743"  [label="AST: "];
"1000745" -> "1000743"  [label="AST: "];
"1000741" -> "1000743"  [label="CFG: "];
"1000743" -> "1000794"  [label="DDG: arg"];
"1000743" -> "1000741"  [label="DDG: arg"];
"1000114" -> "1000743"  [label="DDG: arg"];
"1000103" -> "1000743"  [label="DDG: arg"];
"1000741" -> "1000735"  [label="AST: "];
"1000741" -> "1000743"  [label="CFG: "];
"1000742" -> "1000741"  [label="AST: "];
"1000743" -> "1000741"  [label="AST: "];
"1000748" -> "1000741"  [label="CFG: "];
"1000741" -> "1000794"  [label="DDG: (u32)arg"];
"1000743" -> "1000741"  [label="DDG: arg"];
"1000741" -> "1000747"  [label="DDG: user_tsc_khz"];
"1000742" -> "1000741"  [label="AST: "];
"1000742" -> "1000737"  [label="CFG: "];
"1000744" -> "1000742"  [label="CFG: "];
"1000745" -> "1000743"  [label="AST: "];
"1000745" -> "1000744"  [label="CFG: "];
"1000743" -> "1000745"  [label="CFG: "];
"1000746" -> "1000735"  [label="AST: "];
"1000747" -> "1000746"  [label="AST: "];
"1000750" -> "1000746"  [label="AST: "];
"1000749" -> "1000747"  [label="AST: "];
"1000749" -> "1000748"  [label="CFG: "];
"1000747" -> "1000749"  [label="CFG: "];
"1000747" -> "1000746"  [label="AST: "];
"1000747" -> "1000749"  [label="CFG: "];
"1000748" -> "1000747"  [label="AST: "];
"1000749" -> "1000747"  [label="AST: "];
"1000750" -> "1000747"  [label="CFG: "];
"1000753" -> "1000747"  [label="CFG: "];
"1000747" -> "1000794"  [label="DDG: user_tsc_khz"];
"1000747" -> "1000794"  [label="DDG: user_tsc_khz >= kvm_max_guest_tsc_khz"];
"1000747" -> "1000794"  [label="DDG: kvm_max_guest_tsc_khz"];
"1000741" -> "1000747"  [label="DDG: user_tsc_khz"];
"1000747" -> "1000752"  [label="DDG: user_tsc_khz"];
"1000748" -> "1000747"  [label="AST: "];
"1000748" -> "1000741"  [label="CFG: "];
"1000749" -> "1000748"  [label="CFG: "];
"1000750" -> "1000746"  [label="AST: "];
"1000750" -> "1000747"  [label="CFG: "];
"1000787" -> "1000750"  [label="CFG: "];
"1000751" -> "1000735"  [label="AST: "];
"1000752" -> "1000751"  [label="AST: "];
"1000755" -> "1000751"  [label="AST: "];
"1000754" -> "1000752"  [label="AST: "];
"1000754" -> "1000753"  [label="CFG: "];
"1000752" -> "1000754"  [label="CFG: "];
"1000752" -> "1000751"  [label="AST: "];
"1000752" -> "1000754"  [label="CFG: "];
"1000753" -> "1000752"  [label="AST: "];
"1000754" -> "1000752"  [label="AST: "];
"1000756" -> "1000752"  [label="CFG: "];
"1000759" -> "1000752"  [label="CFG: "];
"1000752" -> "1000794"  [label="DDG: user_tsc_khz == 0"];
"1000747" -> "1000752"  [label="DDG: user_tsc_khz"];
"1000752" -> "1000758"  [label="DDG: user_tsc_khz"];
"1000753" -> "1000752"  [label="AST: "];
"1000753" -> "1000747"  [label="CFG: "];
"1000754" -> "1000753"  [label="CFG: "];
"1000757" -> "1000755"  [label="AST: "];
"1000757" -> "1000756"  [label="CFG: "];
"1000755" -> "1000757"  [label="CFG: "];
"1000755" -> "1000751"  [label="AST: "];
"1000755" -> "1000757"  [label="CFG: "];
"1000756" -> "1000755"  [label="AST: "];
"1000757" -> "1000755"  [label="AST: "];
"1000759" -> "1000755"  [label="CFG: "];
"1000755" -> "1000794"  [label="DDG: tsc_khz"];
"1000755" -> "1000758"  [label="DDG: user_tsc_khz"];
"1000756" -> "1000755"  [label="AST: "];
"1000756" -> "1000752"  [label="CFG: "];
"1000757" -> "1000756"  [label="CFG: "];
"1000759" -> "1000758"  [label="AST: "];
"1000759" -> "1000755"  [label="CFG: "];
"1000759" -> "1000752"  [label="CFG: "];
"1000760" -> "1000759"  [label="CFG: "];
"1000758" -> "1000735"  [label="AST: "];
"1000758" -> "1000760"  [label="CFG: "];
"1000759" -> "1000758"  [label="AST: "];
"1000760" -> "1000758"  [label="AST: "];
"1000762" -> "1000758"  [label="CFG: "];
"1000758" -> "1000794"  [label="DDG: kvm_set_tsc_khz(vcpu, user_tsc_khz)"];
"1000758" -> "1000794"  [label="DDG: user_tsc_khz"];
"1000758" -> "1000794"  [label="DDG: vcpu"];
"1000106" -> "1000758"  [label="DDG: vcpu"];
"1000752" -> "1000758"  [label="DDG: user_tsc_khz"];
"1000755" -> "1000758"  [label="DDG: user_tsc_khz"];
"1000760" -> "1000758"  [label="AST: "];
"1000760" -> "1000759"  [label="CFG: "];
"1000758" -> "1000760"  [label="CFG: "];
"1000159" -> "1000128"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000167" -> "1000159"  [label="CFG: "];
"1000159" -> "1000794"  [label="DDG: r"];
"1000159" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_get_lapic(vcpu, u.lapic)"];
"1000161" -> "1000159"  [label="DDG: vcpu"];
"1000161" -> "1000159"  [label="DDG: u.lapic"];
"1000159" -> "1000792"  [label="DDG: r"];
"1000160" -> "1000159"  [label="AST: "];
"1000160" -> "1000154"  [label="CFG: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000160"  [label="CFG: "];
"1000164" -> "1000162"  [label="CFG: "];
"1000163" -> "1000161"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000165" -> "1000163"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000164" -> "1000163"  [label="AST: "];
"1000164" -> "1000162"  [label="CFG: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000165" -> "1000163"  [label="AST: "];
"1000165" -> "1000164"  [label="CFG: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000161" -> "1000159"  [label="AST: "];
"1000161" -> "1000163"  [label="CFG: "];
"1000162" -> "1000161"  [label="AST: "];
"1000163" -> "1000161"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000161" -> "1000794"  [label="DDG: u.lapic"];
"1000161" -> "1000794"  [label="DDG: vcpu"];
"1000161" -> "1000159"  [label="DDG: vcpu"];
"1000161" -> "1000159"  [label="DDG: u.lapic"];
"1000106" -> "1000161"  [label="DDG: vcpu"];
"1000154" -> "1000161"  [label="DDG: u.lapic"];
"1000161" -> "1000174"  [label="DDG: u.lapic"];
"1000761" -> "1000735"  [label="AST: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000762" -> "1000761"  [label="AST: "];
"1000763" -> "1000761"  [label="AST: "];
"1000764" -> "1000761"  [label="CFG: "];
"1000761" -> "1000794"  [label="DDG: r"];
"1000761" -> "1000792"  [label="DDG: r"];
"1000762" -> "1000761"  [label="AST: "];
"1000762" -> "1000758"  [label="CFG: "];
"1000763" -> "1000762"  [label="CFG: "];
"1000763" -> "1000761"  [label="AST: "];
"1000763" -> "1000762"  [label="CFG: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000764" -> "1000735"  [label="AST: "];
"1000764" -> "1000761"  [label="CFG: "];
"1000787" -> "1000764"  [label="CFG: "];
"1000765" -> "1000126"  [label="AST: "];
"1000765" -> "1000125"  [label="CFG: "];
"1000768" -> "1000765"  [label="CFG: "];
"1000766" -> "1000126"  [label="AST: "];
"1000767" -> "1000766"  [label="AST: "];
"1000774" -> "1000766"  [label="AST: "];
"1000772" -> "1000770"  [label="AST: "];
"1000772" -> "1000771"  [label="CFG: "];
"1000770" -> "1000772"  [label="CFG: "];
"1000773" -> "1000769"  [label="AST: "];
"1000773" -> "1000770"  [label="CFG: "];
"1000769" -> "1000773"  [label="CFG: "];
"1000767" -> "1000766"  [label="AST: "];
"1000767" -> "1000769"  [label="CFG: "];
"1000768" -> "1000767"  [label="AST: "];
"1000769" -> "1000767"  [label="AST: "];
"1000774" -> "1000767"  [label="CFG: "];
"1000767" -> "1000794"  [label="DDG: vcpu->arch.virtual_tsc_khz"];
"1000767" -> "1000794"  [label="DDG: r"];
"1000767" -> "1000792"  [label="DDG: r"];
"1000768" -> "1000767"  [label="AST: "];
"1000768" -> "1000765"  [label="CFG: "];
"1000771" -> "1000768"  [label="CFG: "];
"1000769" -> "1000767"  [label="AST: "];
"1000769" -> "1000773"  [label="CFG: "];
"1000770" -> "1000769"  [label="AST: "];
"1000773" -> "1000769"  [label="AST: "];
"1000767" -> "1000769"  [label="CFG: "];
"1000770" -> "1000769"  [label="AST: "];
"1000770" -> "1000772"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000772" -> "1000770"  [label="AST: "];
"1000773" -> "1000770"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000771" -> "1000768"  [label="CFG: "];
"1000772" -> "1000771"  [label="CFG: "];
"1000774" -> "1000766"  [label="AST: "];
"1000774" -> "1000767"  [label="CFG: "];
"1000787" -> "1000774"  [label="CFG: "];
"1000775" -> "1000126"  [label="AST: "];
"1000775" -> "1000125"  [label="CFG: "];
"1000778" -> "1000775"  [label="CFG: "];
"1000776" -> "1000126"  [label="AST: "];
"1000777" -> "1000776"  [label="AST: "];
"1000781" -> "1000776"  [label="AST: "];
"1000777" -> "1000776"  [label="AST: "];
"1000777" -> "1000779"  [label="CFG: "];
"1000778" -> "1000777"  [label="AST: "];
"1000779" -> "1000777"  [label="AST: "];
"1000781" -> "1000777"  [label="CFG: "];
"1000777" -> "1000794"  [label="DDG: r"];
"1000777" -> "1000794"  [label="DDG: kvm_set_guest_paused(vcpu)"];
"1000779" -> "1000777"  [label="DDG: vcpu"];
"1000777" -> "1000792"  [label="DDG: r"];
"1000778" -> "1000777"  [label="AST: "];
"1000778" -> "1000775"  [label="CFG: "];
"1000780" -> "1000778"  [label="CFG: "];
"1000780" -> "1000779"  [label="AST: "];
"1000780" -> "1000778"  [label="CFG: "];
"1000779" -> "1000780"  [label="CFG: "];
"1000779" -> "1000777"  [label="AST: "];
"1000779" -> "1000780"  [label="CFG: "];
"1000780" -> "1000779"  [label="AST: "];
"1000777" -> "1000779"  [label="CFG: "];
"1000779" -> "1000794"  [label="DDG: vcpu"];
"1000779" -> "1000777"  [label="DDG: vcpu"];
"1000106" -> "1000779"  [label="DDG: vcpu"];
"1000781" -> "1000776"  [label="AST: "];
"1000781" -> "1000777"  [label="CFG: "];
"1000787" -> "1000781"  [label="CFG: "];
"1000166" -> "1000128"  [label="AST: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000167" -> "1000166"  [label="AST: "];
"1000167" -> "1000159"  [label="CFG: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000170" -> "1000167"  [label="CFG: "];
"1000782" -> "1000126"  [label="AST: "];
"1000782" -> "1000125"  [label="CFG: "];
"1000784" -> "1000782"  [label="CFG: "];
"1000783" -> "1000126"  [label="AST: "];
"1000783" -> "1000785"  [label="CFG: "];
"1000784" -> "1000783"  [label="AST: "];
"1000785" -> "1000783"  [label="AST: "];
"1000787" -> "1000783"  [label="CFG: "];
"1000783" -> "1000794"  [label="DDG: -EINVAL"];
"1000783" -> "1000794"  [label="DDG: r"];
"1000785" -> "1000783"  [label="DDG: EINVAL"];
"1000783" -> "1000792"  [label="DDG: r"];
"1000784" -> "1000783"  [label="AST: "];
"1000784" -> "1000782"  [label="CFG: "];
"1000786" -> "1000784"  [label="CFG: "];
"1000785" -> "1000783"  [label="AST: "];
"1000785" -> "1000786"  [label="CFG: "];
"1000786" -> "1000785"  [label="AST: "];
"1000783" -> "1000785"  [label="CFG: "];
"1000785" -> "1000794"  [label="DDG: EINVAL"];
"1000785" -> "1000783"  [label="DDG: EINVAL"];
"1000786" -> "1000785"  [label="AST: "];
"1000786" -> "1000784"  [label="CFG: "];
"1000785" -> "1000786"  [label="CFG: "];
"1000787" -> "1000104"  [label="AST: "];
"1000787" -> "1000185"  [label="CFG: "];
"1000787" -> "1000228"  [label="CFG: "];
"1000787" -> "1000250"  [label="CFG: "];
"1000787" -> "1000257"  [label="CFG: "];
"1000787" -> "1000286"  [label="CFG: "];
"1000787" -> "1000315"  [label="CFG: "];
"1000787" -> "1000362"  [label="CFG: "];
"1000787" -> "1000371"  [label="CFG: "];
"1000787" -> "1000380"  [label="CFG: "];
"1000787" -> "1000420"  [label="CFG: "];
"1000787" -> "1000454"  [label="CFG: "];
"1000787" -> "1000475"  [label="CFG: "];
"1000787" -> "1000497"  [label="CFG: "];
"1000787" -> "1000516"  [label="CFG: "];
"1000787" -> "1000520"  [label="CFG: "];
"1000787" -> "1000535"  [label="CFG: "];
"1000787" -> "1000542"  [label="CFG: "];
"1000787" -> "1000561"  [label="CFG: "];
"1000787" -> "1000565"  [label="CFG: "];
"1000787" -> "1000580"  [label="CFG: "];
"1000787" -> "1000587"  [label="CFG: "];
"1000787" -> "1000607"  [label="CFG: "];
"1000787" -> "1000625"  [label="CFG: "];
"1000787" -> "1000629"  [label="CFG: "];
"1000787" -> "1000660"  [label="CFG: "];
"1000787" -> "1000680"  [label="CFG: "];
"1000787" -> "1000698"  [label="CFG: "];
"1000787" -> "1000702"  [label="CFG: "];
"1000787" -> "1000733"  [label="CFG: "];
"1000787" -> "1000783"  [label="CFG: "];
"1000787" -> "1000140"  [label="CFG: "];
"1000787" -> "1000158"  [label="CFG: "];
"1000787" -> "1000168"  [label="CFG: "];
"1000787" -> "1000181"  [label="CFG: "];
"1000787" -> "1000199"  [label="CFG: "];
"1000787" -> "1000243"  [label="CFG: "];
"1000787" -> "1000276"  [label="CFG: "];
"1000787" -> "1000305"  [label="CFG: "];
"1000787" -> "1000334"  [label="CFG: "];
"1000787" -> "1000346"  [label="CFG: "];
"1000787" -> "1000358"  [label="CFG: "];
"1000787" -> "1000395"  [label="CFG: "];
"1000787" -> "1000404"  [label="CFG: "];
"1000787" -> "1000416"  [label="CFG: "];
"1000787" -> "1000434"  [label="CFG: "];
"1000787" -> "1000446"  [label="CFG: "];
"1000787" -> "1000469"  [label="CFG: "];
"1000787" -> "1000490"  [label="CFG: "];
"1000787" -> "1000750"  [label="CFG: "];
"1000787" -> "1000764"  [label="CFG: "];
"1000787" -> "1000774"  [label="CFG: "];
"1000787" -> "1000781"  [label="CFG: "];
"1000790" -> "1000787"  [label="CFG: "];
"1000788" -> "1000104"  [label="AST: "];
"1000788" -> "1000789"  [label="CFG: "];
"1000789" -> "1000788"  [label="AST: "];
"1000793" -> "1000788"  [label="CFG: "];
"1000788" -> "1000794"  [label="DDG: u.buffer"];
"1000788" -> "1000794"  [label="DDG: kfree(u.buffer)"];
"1000119" -> "1000788"  [label="DDG: u.buffer"];
"1000789" -> "1000788"  [label="AST: "];
"1000789" -> "1000791"  [label="CFG: "];
"1000790" -> "1000789"  [label="AST: "];
"1000791" -> "1000789"  [label="AST: "];
"1000788" -> "1000789"  [label="CFG: "];
"1000790" -> "1000789"  [label="AST: "];
"1000790" -> "1000787"  [label="CFG: "];
"1000791" -> "1000790"  [label="CFG: "];
"1000791" -> "1000789"  [label="AST: "];
"1000791" -> "1000790"  [label="CFG: "];
"1000789" -> "1000791"  [label="CFG: "];
"1000792" -> "1000104"  [label="AST: "];
"1000792" -> "1000793"  [label="CFG: "];
"1000793" -> "1000792"  [label="AST: "];
"1000794" -> "1000792"  [label="CFG: "];
"1000792" -> "1000794"  [label="DDG: <RET>"];
"1000793" -> "1000792"  [label="DDG: r"];
"1000396" -> "1000792"  [label="DDG: r"];
"1000335" -> "1000792"  [label="DDG: r"];
"1000761" -> "1000792"  [label="DDG: r"];
"1000306" -> "1000792"  [label="DDG: r"];
"1000626" -> "1000792"  [label="DDG: r"];
"1000347" -> "1000792"  [label="DDG: r"];
"1000783" -> "1000792"  [label="DDG: r"];
"1000244" -> "1000792"  [label="DDG: r"];
"1000384" -> "1000792"  [label="DDG: r"];
"1000613" -> "1000792"  [label="DDG: r"];
"1000364" -> "1000792"  [label="DDG: r"];
"1000129" -> "1000792"  [label="DDG: r"];
"1000699" -> "1000792"  [label="DDG: r"];
"1000524" -> "1000792"  [label="DDG: r"];
"1000435" -> "1000792"  [label="DDG: r"];
"1000598" -> "1000792"  [label="DDG: r"];
"1000458" -> "1000792"  [label="DDG: r"];
"1000562" -> "1000792"  [label="DDG: r"];
"1000505" -> "1000792"  [label="DDG: r"];
"1000232" -> "1000792"  [label="DDG: r"];
"1000726" -> "1000792"  [label="DDG: r"];
"1000159" -> "1000792"  [label="DDG: r"];
"1000253" -> "1000792"  [label="DDG: r"];
"1000188" -> "1000792"  [label="DDG: r"];
"1000671" -> "1000792"  [label="DDG: r"];
"1000517" -> "1000792"  [label="DDG: r"];
"1000221" -> "1000792"  [label="DDG: r"];
"1000424" -> "1000792"  [label="DDG: r"];
"1000686" -> "1000792"  [label="DDG: r"];
"1000737" -> "1000792"  [label="DDG: r"];
"1000479" -> "1000792"  [label="DDG: r"];
"1000265" -> "1000792"  [label="DDG: r"];
"1000581" -> "1000792"  [label="DDG: r"];
"1000277" -> "1000792"  [label="DDG: r"];
"1000417" -> "1000792"  [label="DDG: r"];
"1000550" -> "1000792"  [label="DDG: r"];
"1000294" -> "1000792"  [label="DDG: r"];
"1000359" -> "1000792"  [label="DDG: r"];
"1000323" -> "1000792"  [label="DDG: r"];
"1000569" -> "1000792"  [label="DDG: r"];
"1000405" -> "1000792"  [label="DDG: r"];
"1000777" -> "1000792"  [label="DDG: r"];
"1000169" -> "1000792"  [label="DDG: r"];
"1000149" -> "1000792"  [label="DDG: r"];
"1000491" -> "1000792"  [label="DDG: r"];
"1000653" -> "1000792"  [label="DDG: r"];
"1000447" -> "1000792"  [label="DDG: r"];
"1000470" -> "1000792"  [label="DDG: r"];
"1000373" -> "1000792"  [label="DDG: r"];
"1000536" -> "1000792"  [label="DDG: r"];
"1000182" -> "1000792"  [label="DDG: r"];
"1000767" -> "1000792"  [label="DDG: r"];
"1000793" -> "1000792"  [label="AST: "];
"1000793" -> "1000788"  [label="CFG: "];
"1000792" -> "1000793"  [label="CFG: "];
"1000793" -> "1000792"  [label="DDG: r"];
"1000168" -> "1000166"  [label="AST: "];
"1000168" -> "1000167"  [label="CFG: "];
"1000787" -> "1000168"  [label="CFG: "];
"1000169" -> "1000128"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000175" -> "1000169"  [label="CFG: "];
"1000169" -> "1000794"  [label="DDG: -EFAULT"];
"1000169" -> "1000794"  [label="DDG: r"];
"1000171" -> "1000169"  [label="DDG: EFAULT"];
"1000169" -> "1000792"  [label="DDG: r"];
"1000170" -> "1000169"  [label="AST: "];
"1000170" -> "1000167"  [label="CFG: "];
"1000172" -> "1000170"  [label="CFG: "];
"1000171" -> "1000169"  [label="AST: "];
"1000171" -> "1000172"  [label="CFG: "];
"1000172" -> "1000171"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000171" -> "1000794"  [label="DDG: EFAULT"];
"1000171" -> "1000169"  [label="DDG: EFAULT"];
"1000172" -> "1000171"  [label="AST: "];
"1000172" -> "1000170"  [label="CFG: "];
"1000171" -> "1000172"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000175" -> "1000169"  [label="CFG: "];
"1000177" -> "1000175"  [label="CFG: "];
"1000173" -> "1000128"  [label="AST: "];
"1000174" -> "1000173"  [label="AST: "];
"1000181" -> "1000173"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000180" -> "1000176"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000175"  [label="CFG: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000178" -> "1000176"  [label="AST: "];
"1000178" -> "1000177"  [label="CFG: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000179" -> "1000174"  [label="AST: "];
"1000179" -> "1000180"  [label="CFG: "];
"1000180" -> "1000179"  [label="AST: "];
"1000174" -> "1000179"  [label="CFG: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000179"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000179" -> "1000174"  [label="AST: "];
"1000181" -> "1000174"  [label="CFG: "];
"1000183" -> "1000174"  [label="CFG: "];
"1000174" -> "1000794"  [label="DDG: u.lapic"];
"1000174" -> "1000794"  [label="DDG: copy_to_user(argp, u.lapic, sizeof(struct kvm_lapic_state))"];
"1000174" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000174"  [label="DDG: argp"];
"1000161" -> "1000174"  [label="DDG: u.lapic"];
"1000104" -> "1000100"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000106" -> "1000104"  [label="AST: "];
"1000111" -> "1000104"  [label="AST: "];
"1000112" -> "1000104"  [label="AST: "];
"1000117" -> "1000104"  [label="AST: "];
"1000118" -> "1000104"  [label="AST: "];
"1000119" -> "1000104"  [label="AST: "];
"1000124" -> "1000104"  [label="AST: "];
"1000787" -> "1000104"  [label="AST: "];
"1000788" -> "1000104"  [label="AST: "];
"1000792" -> "1000104"  [label="AST: "];
"1000181" -> "1000173"  [label="AST: "];
"1000181" -> "1000174"  [label="CFG: "];
"1000787" -> "1000181"  [label="CFG: "];
"1000182" -> "1000128"  [label="AST: "];
"1000182" -> "1000184"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000185" -> "1000182"  [label="CFG: "];
"1000182" -> "1000794"  [label="DDG: r"];
"1000182" -> "1000792"  [label="DDG: r"];
"1000183" -> "1000182"  [label="AST: "];
"1000183" -> "1000174"  [label="CFG: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000184" -> "1000182"  [label="AST: "];
"1000184" -> "1000183"  [label="CFG: "];
"1000182" -> "1000184"  [label="CFG: "];
"1000185" -> "1000128"  [label="AST: "];
"1000185" -> "1000182"  [label="CFG: "];
"1000787" -> "1000185"  [label="CFG: "];
"1000186" -> "1000126"  [label="AST: "];
"1000186" -> "1000125"  [label="CFG: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000187" -> "1000126"  [label="AST: "];
"1000188" -> "1000187"  [label="AST: "];
"1000192" -> "1000187"  [label="AST: "];
"1000200" -> "1000187"  [label="AST: "];
"1000211" -> "1000187"  [label="AST: "];
"1000221" -> "1000187"  [label="AST: "];
"1000228" -> "1000187"  [label="AST: "];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000196" -> "1000188"  [label="CFG: "];
"1000188" -> "1000794"  [label="DDG: -EINVAL"];
"1000188" -> "1000794"  [label="DDG: r"];
"1000190" -> "1000188"  [label="DDG: EINVAL"];
"1000188" -> "1000792"  [label="DDG: r"];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000186"  [label="CFG: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000191" -> "1000190"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000190" -> "1000794"  [label="DDG: EINVAL"];
"1000190" -> "1000188"  [label="DDG: EINVAL"];
"1000191" -> "1000190"  [label="AST: "];
"1000191" -> "1000189"  [label="CFG: "];
"1000190" -> "1000191"  [label="CFG: "];
"1000197" -> "1000195"  [label="AST: "];
"1000197" -> "1000196"  [label="CFG: "];
"1000195" -> "1000197"  [label="CFG: "];
"1000198" -> "1000194"  [label="AST: "];
"1000198" -> "1000195"  [label="CFG: "];
"1000194" -> "1000198"  [label="CFG: "];
"1000192" -> "1000187"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000199" -> "1000192"  [label="AST: "];
"1000193" -> "1000192"  [label="AST: "];
"1000193" -> "1000194"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000199" -> "1000193"  [label="CFG: "];
"1000202" -> "1000193"  [label="CFG: "];
"1000193" -> "1000794"  [label="DDG: vcpu->arch.apic"];
"1000193" -> "1000794"  [label="DDG: !vcpu->arch.apic"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000198"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000198" -> "1000194"  [label="AST: "];
"1000193" -> "1000194"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000195" -> "1000197"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000197" -> "1000195"  [label="AST: "];
"1000198" -> "1000195"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000196" -> "1000188"  [label="CFG: "];
"1000197" -> "1000196"  [label="CFG: "];
"1000199" -> "1000192"  [label="AST: "];
"1000199" -> "1000193"  [label="CFG: "];
"1000787" -> "1000199"  [label="CFG: "];
"1000204" -> "1000200"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000206" -> "1000204"  [label="AST: "];
"1000200" -> "1000204"  [label="CFG: "];
"1000204" -> "1000794"  [label="DDG: argp"];
"1000204" -> "1000200"  [label="DDG: argp"];
"1000112" -> "1000204"  [label="DDG: argp"];
"1000200" -> "1000187"  [label="AST: "];
"1000200" -> "1000204"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000204" -> "1000200"  [label="AST: "];
"1000214" -> "1000200"  [label="CFG: "];
"1000200" -> "1000794"  [label="DDG: memdup_user(argp, sizeof(*u.lapic))"];
"1000204" -> "1000200"  [label="DDG: argp"];
"1000200" -> "1000212"  [label="DDG: u.lapic"];
"1000201" -> "1000200"  [label="AST: "];
"1000201" -> "1000203"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000203" -> "1000201"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000193"  [label="CFG: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000205" -> "1000201"  [label="CFG: "];
"1000209" -> "1000205"  [label="CFG: "];
"1000206" -> "1000204"  [label="AST: "];
"1000206" -> "1000207"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000206" -> "1000794"  [label="DDG: *u.lapic"];
"1000207" -> "1000206"  [label="AST: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000206" -> "1000207"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000210" -> "1000208"  [label="AST: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000205"  [label="CFG: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000203" -> "1000201"  [label="AST: "];
"1000203" -> "1000202"  [label="CFG: "];
"1000201" -> "1000203"  [label="CFG: "];
"1000210" -> "1000208"  [label="AST: "];
"1000210" -> "1000209"  [label="CFG: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000215" -> "1000213"  [label="AST: "];
"1000212" -> "1000213"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000214" -> "1000200"  [label="CFG: "];
"1000215" -> "1000214"  [label="CFG: "];
"1000215" -> "1000213"  [label="AST: "];
"1000215" -> "1000214"  [label="CFG: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000211" -> "1000187"  [label="AST: "];
"1000212" -> "1000211"  [label="AST: "];
"1000216" -> "1000211"  [label="AST: "];
"1000212" -> "1000211"  [label="AST: "];
"1000212" -> "1000213"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000219" -> "1000212"  [label="CFG: "];
"1000222" -> "1000212"  [label="CFG: "];
"1000212" -> "1000794"  [label="DDG: IS_ERR(u.lapic)"];
"1000200" -> "1000212"  [label="DDG: u.lapic"];
"1000212" -> "1000217"  [label="DDG: u.lapic"];
"1000212" -> "1000223"  [label="DDG: u.lapic"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000106" -> "1000794"  [label="DDG: filp->private_data"];
"1000106" -> "1000794"  [label="DDG: vcpu"];
"1000106" -> "1000161"  [label="DDG: vcpu"];
"1000106" -> "1000223"  [label="DDG: vcpu"];
"1000106" -> "1000246"  [label="DDG: vcpu"];
"1000106" -> "1000255"  [label="DDG: vcpu"];
"1000106" -> "1000279"  [label="DDG: vcpu"];
"1000106" -> "1000308"  [label="DDG: vcpu"];
"1000106" -> "1000337"  [label="DDG: vcpu"];
"1000106" -> "1000366"  [label="DDG: vcpu"];
"1000106" -> "1000375"  [label="DDG: vcpu"];
"1000106" -> "1000398"  [label="DDG: vcpu"];
"1000106" -> "1000449"  [label="DDG: vcpu"];
"1000106" -> "1000472"  [label="DDG: vcpu"];
"1000106" -> "1000493"  [label="DDG: vcpu"];
"1000106" -> "1000501"  [label="DDG: vcpu"];
"1000106" -> "1000538"  [label="DDG: vcpu"];
"1000106" -> "1000546"  [label="DDG: vcpu"];
"1000106" -> "1000583"  [label="DDG: vcpu"];
"1000106" -> "1000608"  [label="DDG: vcpu"];
"1000106" -> "1000655"  [label="DDG: vcpu"];
"1000106" -> "1000681"  [label="DDG: vcpu"];
"1000106" -> "1000728"  [label="DDG: vcpu"];
"1000106" -> "1000758"  [label="DDG: vcpu"];
"1000106" -> "1000779"  [label="DDG: vcpu"];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000100"  [label="CFG: "];
"1000109" -> "1000107"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000107"  [label="CFG: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000109"  [label="CFG: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000217" -> "1000218"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000794"  [label="DDG: PTR_ERR(u.lapic)"];
"1000217" -> "1000794"  [label="DDG: u.lapic"];
"1000217" -> "1000216"  [label="DDG: PTR_ERR(u.lapic)"];
"1000212" -> "1000217"  [label="DDG: u.lapic"];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000220"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000220" -> "1000218"  [label="AST: "];
"1000217" -> "1000218"  [label="CFG: "];
"1000219" -> "1000218"  [label="AST: "];
"1000219" -> "1000212"  [label="CFG: "];
"1000220" -> "1000219"  [label="CFG: "];
"1000220" -> "1000218"  [label="AST: "];
"1000220" -> "1000219"  [label="CFG: "];
"1000218" -> "1000220"  [label="CFG: "];
"1000216" -> "1000211"  [label="AST: "];
"1000216" -> "1000217"  [label="CFG: "];
"1000217" -> "1000216"  [label="AST: "];
"1000794" -> "1000216"  [label="CFG: "];
"1000216" -> "1000794"  [label="DDG: <RET>"];
"1000217" -> "1000216"  [label="DDG: PTR_ERR(u.lapic)"];
"1000221" -> "1000187"  [label="AST: "];
"1000221" -> "1000223"  [label="CFG: "];
"1000222" -> "1000221"  [label="AST: "];
"1000223" -> "1000221"  [label="AST: "];
"1000228" -> "1000221"  [label="CFG: "];
"1000221" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_lapic(vcpu, u.lapic)"];
"1000221" -> "1000794"  [label="DDG: r"];
"1000223" -> "1000221"  [label="DDG: vcpu"];
"1000223" -> "1000221"  [label="DDG: u.lapic"];
"1000221" -> "1000792"  [label="DDG: r"];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000212"  [label="CFG: "];
"1000224" -> "1000222"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000224" -> "1000222"  [label="CFG: "];
"1000226" -> "1000224"  [label="CFG: "];
"1000225" -> "1000223"  [label="AST: "];
"1000225" -> "1000227"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000227" -> "1000225"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000226" -> "1000225"  [label="AST: "];
"1000226" -> "1000224"  [label="CFG: "];
"1000227" -> "1000226"  [label="CFG: "];
"1000227" -> "1000225"  [label="AST: "];
"1000227" -> "1000226"  [label="CFG: "];
"1000225" -> "1000227"  [label="CFG: "];
"1000223" -> "1000221"  [label="AST: "];
"1000223" -> "1000225"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000225" -> "1000223"  [label="AST: "];
"1000221" -> "1000223"  [label="CFG: "];
"1000223" -> "1000794"  [label="DDG: u.lapic"];
"1000223" -> "1000794"  [label="DDG: vcpu"];
"1000223" -> "1000221"  [label="DDG: vcpu"];
"1000223" -> "1000221"  [label="DDG: u.lapic"];
"1000106" -> "1000223"  [label="DDG: vcpu"];
"1000212" -> "1000223"  [label="DDG: u.lapic"];
"1000228" -> "1000187"  [label="AST: "];
"1000228" -> "1000221"  [label="CFG: "];
"1000787" -> "1000228"  [label="CFG: "];
"1000229" -> "1000126"  [label="AST: "];
"1000229" -> "1000125"  [label="CFG: "];
"1000233" -> "1000229"  [label="CFG: "];
"1000230" -> "1000126"  [label="AST: "];
"1000231" -> "1000230"  [label="AST: "];
"1000232" -> "1000230"  [label="AST: "];
"1000236" -> "1000230"  [label="AST: "];
"1000244" -> "1000230"  [label="AST: "];
"1000250" -> "1000230"  [label="AST: "];
"1000232" -> "1000230"  [label="AST: "];
"1000232" -> "1000234"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000234" -> "1000232"  [label="AST: "];
"1000239" -> "1000232"  [label="CFG: "];
"1000232" -> "1000794"  [label="DDG: r"];
"1000232" -> "1000794"  [label="DDG: -EFAULT"];
"1000234" -> "1000232"  [label="DDG: EFAULT"];
"1000232" -> "1000792"  [label="DDG: r"];
"1000233" -> "1000232"  [label="AST: "];
"1000233" -> "1000229"  [label="CFG: "];
"1000235" -> "1000233"  [label="CFG: "];
"1000234" -> "1000232"  [label="AST: "];
"1000234" -> "1000235"  [label="CFG: "];
"1000235" -> "1000234"  [label="AST: "];
"1000232" -> "1000234"  [label="CFG: "];
"1000234" -> "1000794"  [label="DDG: EFAULT"];
"1000234" -> "1000232"  [label="DDG: EFAULT"];
"1000235" -> "1000234"  [label="AST: "];
"1000235" -> "1000233"  [label="CFG: "];
"1000234" -> "1000235"  [label="CFG: "];
"1000236" -> "1000230"  [label="AST: "];
"1000237" -> "1000236"  [label="AST: "];
"1000243" -> "1000236"  [label="AST: "];
"1000238" -> "1000237"  [label="AST: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000240" -> "1000238"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000239" -> "1000232"  [label="CFG: "];
"1000238" -> "1000239"  [label="CFG: "];
"1000240" -> "1000237"  [label="AST: "];
"1000240" -> "1000238"  [label="CFG: "];
"1000242" -> "1000240"  [label="CFG: "];
"1000241" -> "1000237"  [label="AST: "];
"1000241" -> "1000242"  [label="CFG: "];
"1000242" -> "1000241"  [label="AST: "];
"1000237" -> "1000241"  [label="CFG: "];
"1000241" -> "1000794"  [label="DDG: irq"];
"1000242" -> "1000241"  [label="AST: "];
"1000242" -> "1000240"  [label="CFG: "];
"1000241" -> "1000242"  [label="CFG: "];
"1000237" -> "1000236"  [label="AST: "];
"1000237" -> "1000241"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000240" -> "1000237"  [label="AST: "];
"1000241" -> "1000237"  [label="AST: "];
"1000243" -> "1000237"  [label="CFG: "];
"1000245" -> "1000237"  [label="CFG: "];
"1000237" -> "1000794"  [label="DDG: copy_from_user(&irq, argp, sizeof irq)"];
"1000237" -> "1000794"  [label="DDG: argp"];
"1000237" -> "1000794"  [label="DDG: &irq"];
"1000112" -> "1000237"  [label="DDG: argp"];
"1000237" -> "1000246"  [label="DDG: &irq"];
"1000112" -> "1000104"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000121" -> "1000112"  [label="CFG: "];
"1000112" -> "1000794"  [label="DDG: (void __user *)arg"];
"1000112" -> "1000794"  [label="DDG: argp"];
"1000114" -> "1000112"  [label="DDG: arg"];
"1000112" -> "1000174"  [label="DDG: argp"];
"1000112" -> "1000204"  [label="DDG: argp"];
"1000112" -> "1000237"  [label="DDG: argp"];
"1000112" -> "1000261"  [label="DDG: argp"];
"1000112" -> "1000290"  [label="DDG: argp"];
"1000112" -> "1000319"  [label="DDG: argp"];
"1000112" -> "1000366"  [label="DDG: argp"];
"1000112" -> "1000375"  [label="DDG: argp"];
"1000112" -> "1000389"  [label="DDG: argp"];
"1000112" -> "1000440"  [label="DDG: argp"];
"1000112" -> "1000463"  [label="DDG: argp"];
"1000112" -> "1000484"  [label="DDG: argp"];
"1000112" -> "1000510"  [label="DDG: argp"];
"1000112" -> "1000529"  [label="DDG: argp"];
"1000112" -> "1000555"  [label="DDG: argp"];
"1000112" -> "1000574"  [label="DDG: argp"];
"1000112" -> "1000618"  [label="DDG: argp"];
"1000112" -> "1000636"  [label="DDG: argp"];
"1000112" -> "1000691"  [label="DDG: argp"];
"1000112" -> "1000709"  [label="DDG: argp"];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000106"  [label="CFG: "];
"1000115" -> "1000113"  [label="CFG: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000114" -> "1000794"  [label="DDG: arg"];
"1000114" -> "1000112"  [label="DDG: arg"];
"1000103" -> "1000114"  [label="DDG: arg"];
"1000114" -> "1000743"  [label="DDG: arg"];
"1000116" -> "1000114"  [label="AST: "];
"1000116" -> "1000115"  [label="CFG: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000243" -> "1000236"  [label="AST: "];
"1000243" -> "1000237"  [label="CFG: "];
"1000787" -> "1000243"  [label="CFG: "];
"1000244" -> "1000230"  [label="AST: "];
"1000244" -> "1000246"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000250" -> "1000244"  [label="CFG: "];
"1000244" -> "1000794"  [label="DDG: r"];
"1000244" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_interrupt(vcpu, &irq)"];
"1000246" -> "1000244"  [label="DDG: vcpu"];
"1000246" -> "1000244"  [label="DDG: &irq"];
"1000244" -> "1000792"  [label="DDG: r"];
"1000245" -> "1000244"  [label="AST: "];
"1000245" -> "1000237"  [label="CFG: "];
"1000247" -> "1000245"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000247" -> "1000245"  [label="CFG: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000248" -> "1000246"  [label="AST: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000249" -> "1000247"  [label="CFG: "];
"1000248" -> "1000249"  [label="CFG: "];
"1000246" -> "1000244"  [label="AST: "];
"1000246" -> "1000248"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000248" -> "1000246"  [label="AST: "];
"1000244" -> "1000246"  [label="CFG: "];
"1000246" -> "1000794"  [label="DDG: &irq"];
"1000246" -> "1000794"  [label="DDG: vcpu"];
"1000246" -> "1000244"  [label="DDG: vcpu"];
"1000246" -> "1000244"  [label="DDG: &irq"];
"1000106" -> "1000246"  [label="DDG: vcpu"];
"1000237" -> "1000246"  [label="DDG: &irq"];
"1000250" -> "1000230"  [label="AST: "];
"1000250" -> "1000244"  [label="CFG: "];
"1000787" -> "1000250"  [label="CFG: "];
"1000251" -> "1000126"  [label="AST: "];
"1000251" -> "1000125"  [label="CFG: "];
"1000254" -> "1000251"  [label="CFG: "];
"1000252" -> "1000126"  [label="AST: "];
"1000253" -> "1000252"  [label="AST: "];
"1000257" -> "1000252"  [label="AST: "];
"1000253" -> "1000252"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000257" -> "1000253"  [label="CFG: "];
"1000253" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_nmi(vcpu)"];
"1000253" -> "1000794"  [label="DDG: r"];
"1000255" -> "1000253"  [label="DDG: vcpu"];
"1000253" -> "1000792"  [label="DDG: r"];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000251"  [label="CFG: "];
"1000256" -> "1000254"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000256" -> "1000254"  [label="CFG: "];
"1000255" -> "1000256"  [label="CFG: "];
"1000255" -> "1000253"  [label="AST: "];
"1000255" -> "1000256"  [label="CFG: "];
"1000256" -> "1000255"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000255" -> "1000794"  [label="DDG: vcpu"];
"1000255" -> "1000253"  [label="DDG: vcpu"];
"1000106" -> "1000255"  [label="DDG: vcpu"];
"1000257" -> "1000252"  [label="AST: "];
"1000257" -> "1000253"  [label="CFG: "];
"1000787" -> "1000257"  [label="CFG: "];
"1000258" -> "1000126"  [label="AST: "];
"1000258" -> "1000125"  [label="CFG: "];
"1000262" -> "1000258"  [label="CFG: "];
"1000261" -> "1000259"  [label="AST: "];
"1000261" -> "1000263"  [label="CFG: "];
"1000262" -> "1000261"  [label="AST: "];
"1000263" -> "1000261"  [label="AST: "];
"1000266" -> "1000261"  [label="CFG: "];
"1000261" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000261"  [label="DDG: argp"];
"1000261" -> "1000270"  [label="DDG: cpuid_arg"];
"1000262" -> "1000261"  [label="AST: "];
"1000262" -> "1000258"  [label="CFG: "];
"1000263" -> "1000262"  [label="CFG: "];
"1000263" -> "1000261"  [label="AST: "];
"1000263" -> "1000262"  [label="CFG: "];
"1000261" -> "1000263"  [label="CFG: "];
"1000259" -> "1000126"  [label="AST: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000264" -> "1000259"  [label="AST: "];
"1000265" -> "1000259"  [label="AST: "];
"1000269" -> "1000259"  [label="AST: "];
"1000277" -> "1000259"  [label="AST: "];
"1000286" -> "1000259"  [label="AST: "];
"1000265" -> "1000259"  [label="AST: "];
"1000265" -> "1000267"  [label="CFG: "];
"1000266" -> "1000265"  [label="AST: "];
"1000267" -> "1000265"  [label="AST: "];
"1000272" -> "1000265"  [label="CFG: "];
"1000265" -> "1000794"  [label="DDG: -EFAULT"];
"1000265" -> "1000794"  [label="DDG: r"];
"1000267" -> "1000265"  [label="DDG: EFAULT"];
"1000265" -> "1000792"  [label="DDG: r"];
"1000266" -> "1000265"  [label="AST: "];
"1000266" -> "1000261"  [label="CFG: "];
"1000268" -> "1000266"  [label="CFG: "];
"1000267" -> "1000265"  [label="AST: "];
"1000267" -> "1000268"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000265" -> "1000267"  [label="CFG: "];
"1000267" -> "1000794"  [label="DDG: EFAULT"];
"1000267" -> "1000265"  [label="DDG: EFAULT"];
"1000268" -> "1000267"  [label="AST: "];
"1000268" -> "1000266"  [label="CFG: "];
"1000267" -> "1000268"  [label="CFG: "];
"1000269" -> "1000259"  [label="AST: "];
"1000270" -> "1000269"  [label="AST: "];
"1000276" -> "1000269"  [label="AST: "];
"1000271" -> "1000270"  [label="AST: "];
"1000271" -> "1000272"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000273" -> "1000271"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000272" -> "1000265"  [label="CFG: "];
"1000271" -> "1000272"  [label="CFG: "];
"1000273" -> "1000270"  [label="AST: "];
"1000273" -> "1000271"  [label="CFG: "];
"1000275" -> "1000273"  [label="CFG: "];
"1000274" -> "1000270"  [label="AST: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000270" -> "1000274"  [label="CFG: "];
"1000274" -> "1000794"  [label="DDG: cpuid"];
"1000275" -> "1000274"  [label="AST: "];
"1000275" -> "1000273"  [label="CFG: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000270" -> "1000274"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000273" -> "1000270"  [label="AST: "];
"1000274" -> "1000270"  [label="AST: "];
"1000276" -> "1000270"  [label="CFG: "];
"1000278" -> "1000270"  [label="CFG: "];
"1000270" -> "1000794"  [label="DDG: cpuid_arg"];
"1000270" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000270" -> "1000794"  [label="DDG: &cpuid"];
"1000261" -> "1000270"  [label="DDG: cpuid_arg"];
"1000270" -> "1000279"  [label="DDG: &cpuid"];
"1000276" -> "1000269"  [label="AST: "];
"1000276" -> "1000270"  [label="CFG: "];
"1000787" -> "1000276"  [label="CFG: "];
"1000277" -> "1000259"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000278" -> "1000277"  [label="AST: "];
"1000279" -> "1000277"  [label="AST: "];
"1000286" -> "1000277"  [label="CFG: "];
"1000277" -> "1000794"  [label="DDG: r"];
"1000277" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_cpuid(vcpu, &cpuid, cpuid_arg->entries)"];
"1000279" -> "1000277"  [label="DDG: vcpu"];
"1000279" -> "1000277"  [label="DDG: &cpuid"];
"1000279" -> "1000277"  [label="DDG: cpuid_arg->entries"];
"1000277" -> "1000792"  [label="DDG: r"];
"1000278" -> "1000277"  [label="AST: "];
"1000278" -> "1000270"  [label="CFG: "];
"1000280" -> "1000278"  [label="CFG: "];
"1000280" -> "1000279"  [label="AST: "];
"1000280" -> "1000278"  [label="CFG: "];
"1000282" -> "1000280"  [label="CFG: "];
"1000281" -> "1000279"  [label="AST: "];
"1000281" -> "1000282"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000284" -> "1000281"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000282" -> "1000280"  [label="CFG: "];
"1000281" -> "1000282"  [label="CFG: "];
"1000283" -> "1000279"  [label="AST: "];
"1000283" -> "1000285"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000285" -> "1000283"  [label="AST: "];
"1000279" -> "1000283"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000284" -> "1000281"  [label="CFG: "];
"1000285" -> "1000284"  [label="CFG: "];
"1000285" -> "1000283"  [label="AST: "];
"1000285" -> "1000284"  [label="CFG: "];
"1000283" -> "1000285"  [label="CFG: "];
"1000279" -> "1000277"  [label="AST: "];
"1000279" -> "1000283"  [label="CFG: "];
"1000280" -> "1000279"  [label="AST: "];
"1000281" -> "1000279"  [label="AST: "];
"1000283" -> "1000279"  [label="AST: "];
"1000277" -> "1000279"  [label="CFG: "];
"1000279" -> "1000794"  [label="DDG: vcpu"];
"1000279" -> "1000794"  [label="DDG: &cpuid"];
"1000279" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000279" -> "1000277"  [label="DDG: vcpu"];
"1000279" -> "1000277"  [label="DDG: &cpuid"];
"1000279" -> "1000277"  [label="DDG: cpuid_arg->entries"];
"1000106" -> "1000279"  [label="DDG: vcpu"];
"1000270" -> "1000279"  [label="DDG: &cpuid"];
"1000286" -> "1000259"  [label="AST: "];
"1000286" -> "1000277"  [label="CFG: "];
"1000787" -> "1000286"  [label="CFG: "];
"1000287" -> "1000126"  [label="AST: "];
"1000287" -> "1000125"  [label="CFG: "];
"1000291" -> "1000287"  [label="CFG: "];
"1000290" -> "1000288"  [label="AST: "];
"1000290" -> "1000292"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000292" -> "1000290"  [label="AST: "];
"1000295" -> "1000290"  [label="CFG: "];
"1000290" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000290"  [label="DDG: argp"];
"1000290" -> "1000299"  [label="DDG: cpuid_arg"];
"1000291" -> "1000290"  [label="AST: "];
"1000291" -> "1000287"  [label="CFG: "];
"1000292" -> "1000291"  [label="CFG: "];
"1000292" -> "1000290"  [label="AST: "];
"1000292" -> "1000291"  [label="CFG: "];
"1000290" -> "1000292"  [label="CFG: "];
"1000288" -> "1000126"  [label="AST: "];
"1000289" -> "1000288"  [label="AST: "];
"1000290" -> "1000288"  [label="AST: "];
"1000293" -> "1000288"  [label="AST: "];
"1000294" -> "1000288"  [label="AST: "];
"1000298" -> "1000288"  [label="AST: "];
"1000306" -> "1000288"  [label="AST: "];
"1000315" -> "1000288"  [label="AST: "];
"1000294" -> "1000288"  [label="AST: "];
"1000294" -> "1000296"  [label="CFG: "];
"1000295" -> "1000294"  [label="AST: "];
"1000296" -> "1000294"  [label="AST: "];
"1000301" -> "1000294"  [label="CFG: "];
"1000294" -> "1000794"  [label="DDG: -EFAULT"];
"1000294" -> "1000794"  [label="DDG: r"];
"1000296" -> "1000294"  [label="DDG: EFAULT"];
"1000294" -> "1000792"  [label="DDG: r"];
"1000295" -> "1000294"  [label="AST: "];
"1000295" -> "1000290"  [label="CFG: "];
"1000297" -> "1000295"  [label="CFG: "];
"1000296" -> "1000294"  [label="AST: "];
"1000296" -> "1000297"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000294" -> "1000296"  [label="CFG: "];
"1000296" -> "1000794"  [label="DDG: EFAULT"];
"1000296" -> "1000294"  [label="DDG: EFAULT"];
"1000297" -> "1000296"  [label="AST: "];
"1000297" -> "1000295"  [label="CFG: "];
"1000296" -> "1000297"  [label="CFG: "];
"1000298" -> "1000288"  [label="AST: "];
"1000299" -> "1000298"  [label="AST: "];
"1000305" -> "1000298"  [label="AST: "];
"1000300" -> "1000299"  [label="AST: "];
"1000300" -> "1000301"  [label="CFG: "];
"1000301" -> "1000300"  [label="AST: "];
"1000302" -> "1000300"  [label="CFG: "];
"1000301" -> "1000300"  [label="AST: "];
"1000301" -> "1000294"  [label="CFG: "];
"1000300" -> "1000301"  [label="CFG: "];
"1000302" -> "1000299"  [label="AST: "];
"1000302" -> "1000300"  [label="CFG: "];
"1000304" -> "1000302"  [label="CFG: "];
"1000303" -> "1000299"  [label="AST: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000299" -> "1000303"  [label="CFG: "];
"1000303" -> "1000794"  [label="DDG: cpuid"];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000302"  [label="CFG: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000299" -> "1000298"  [label="AST: "];
"1000299" -> "1000303"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000302" -> "1000299"  [label="AST: "];
"1000303" -> "1000299"  [label="AST: "];
"1000305" -> "1000299"  [label="CFG: "];
"1000307" -> "1000299"  [label="CFG: "];
"1000299" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000299" -> "1000794"  [label="DDG: cpuid_arg"];
"1000299" -> "1000794"  [label="DDG: &cpuid"];
"1000290" -> "1000299"  [label="DDG: cpuid_arg"];
"1000299" -> "1000308"  [label="DDG: &cpuid"];
"1000305" -> "1000298"  [label="AST: "];
"1000305" -> "1000299"  [label="CFG: "];
"1000787" -> "1000305"  [label="CFG: "];
"1000306" -> "1000288"  [label="AST: "];
"1000306" -> "1000308"  [label="CFG: "];
"1000307" -> "1000306"  [label="AST: "];
"1000308" -> "1000306"  [label="AST: "];
"1000315" -> "1000306"  [label="CFG: "];
"1000306" -> "1000794"  [label="DDG: r"];
"1000306" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_set_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries)"];
"1000308" -> "1000306"  [label="DDG: vcpu"];
"1000308" -> "1000306"  [label="DDG: &cpuid"];
"1000308" -> "1000306"  [label="DDG: cpuid_arg->entries"];
"1000306" -> "1000792"  [label="DDG: r"];
"1000307" -> "1000306"  [label="AST: "];
"1000307" -> "1000299"  [label="CFG: "];
"1000309" -> "1000307"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000309" -> "1000307"  [label="CFG: "];
"1000311" -> "1000309"  [label="CFG: "];
"1000310" -> "1000308"  [label="AST: "];
"1000310" -> "1000311"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000313" -> "1000310"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000311" -> "1000309"  [label="CFG: "];
"1000310" -> "1000311"  [label="CFG: "];
"1000308" -> "1000306"  [label="AST: "];
"1000308" -> "1000312"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000310" -> "1000308"  [label="AST: "];
"1000312" -> "1000308"  [label="AST: "];
"1000306" -> "1000308"  [label="CFG: "];
"1000308" -> "1000794"  [label="DDG: &cpuid"];
"1000308" -> "1000794"  [label="DDG: vcpu"];
"1000308" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000308" -> "1000306"  [label="DDG: vcpu"];
"1000308" -> "1000306"  [label="DDG: &cpuid"];
"1000308" -> "1000306"  [label="DDG: cpuid_arg->entries"];
"1000106" -> "1000308"  [label="DDG: vcpu"];
"1000299" -> "1000308"  [label="DDG: &cpuid"];
"1000312" -> "1000308"  [label="AST: "];
"1000312" -> "1000314"  [label="CFG: "];
"1000313" -> "1000312"  [label="AST: "];
"1000314" -> "1000312"  [label="AST: "];
"1000308" -> "1000312"  [label="CFG: "];
"1000313" -> "1000312"  [label="AST: "];
"1000313" -> "1000310"  [label="CFG: "];
"1000314" -> "1000313"  [label="CFG: "];
"1000314" -> "1000312"  [label="AST: "];
"1000314" -> "1000313"  [label="CFG: "];
"1000312" -> "1000314"  [label="CFG: "];
"1000315" -> "1000288"  [label="AST: "];
"1000315" -> "1000306"  [label="CFG: "];
"1000787" -> "1000315"  [label="CFG: "];
"1000316" -> "1000126"  [label="AST: "];
"1000316" -> "1000125"  [label="CFG: "];
"1000320" -> "1000316"  [label="CFG: "];
"1000319" -> "1000317"  [label="AST: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000320" -> "1000319"  [label="AST: "];
"1000321" -> "1000319"  [label="AST: "];
"1000324" -> "1000319"  [label="CFG: "];
"1000319" -> "1000794"  [label="DDG: argp"];
"1000112" -> "1000319"  [label="DDG: argp"];
"1000319" -> "1000328"  [label="DDG: cpuid_arg"];
"1000320" -> "1000319"  [label="AST: "];
"1000320" -> "1000316"  [label="CFG: "];
"1000321" -> "1000320"  [label="CFG: "];
"1000321" -> "1000319"  [label="AST: "];
"1000321" -> "1000320"  [label="CFG: "];
"1000319" -> "1000321"  [label="CFG: "];
"1000317" -> "1000126"  [label="AST: "];
"1000318" -> "1000317"  [label="AST: "];
"1000319" -> "1000317"  [label="AST: "];
"1000322" -> "1000317"  [label="AST: "];
"1000323" -> "1000317"  [label="AST: "];
"1000327" -> "1000317"  [label="AST: "];
"1000335" -> "1000317"  [label="AST: "];
"1000344" -> "1000317"  [label="AST: "];
"1000347" -> "1000317"  [label="AST: "];
"1000351" -> "1000317"  [label="AST: "];
"1000359" -> "1000317"  [label="AST: "];
"1000362" -> "1000317"  [label="AST: "];
"1000323" -> "1000317"  [label="AST: "];
"1000323" -> "1000325"  [label="CFG: "];
"1000324" -> "1000323"  [label="AST: "];
"1000325" -> "1000323"  [label="AST: "];
"1000330" -> "1000323"  [label="CFG: "];
"1000323" -> "1000794"  [label="DDG: r"];
"1000323" -> "1000794"  [label="DDG: -EFAULT"];
"1000325" -> "1000323"  [label="DDG: EFAULT"];
"1000323" -> "1000792"  [label="DDG: r"];
"1000324" -> "1000323"  [label="AST: "];
"1000324" -> "1000319"  [label="CFG: "];
"1000326" -> "1000324"  [label="CFG: "];
"1000325" -> "1000323"  [label="AST: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000326" -> "1000325"  [label="AST: "];
"1000323" -> "1000325"  [label="CFG: "];
"1000325" -> "1000794"  [label="DDG: EFAULT"];
"1000325" -> "1000323"  [label="DDG: EFAULT"];
"1000325" -> "1000349"  [label="DDG: EFAULT"];
"1000326" -> "1000325"  [label="AST: "];
"1000326" -> "1000324"  [label="CFG: "];
"1000325" -> "1000326"  [label="CFG: "];
"1000327" -> "1000317"  [label="AST: "];
"1000328" -> "1000327"  [label="AST: "];
"1000334" -> "1000327"  [label="AST: "];
"1000329" -> "1000328"  [label="AST: "];
"1000329" -> "1000330"  [label="CFG: "];
"1000330" -> "1000329"  [label="AST: "];
"1000331" -> "1000329"  [label="CFG: "];
"1000330" -> "1000329"  [label="AST: "];
"1000330" -> "1000323"  [label="CFG: "];
"1000329" -> "1000330"  [label="CFG: "];
"1000331" -> "1000328"  [label="AST: "];
"1000331" -> "1000329"  [label="CFG: "];
"1000333" -> "1000331"  [label="CFG: "];
"1000332" -> "1000328"  [label="AST: "];
"1000332" -> "1000333"  [label="CFG: "];
"1000333" -> "1000332"  [label="AST: "];
"1000328" -> "1000332"  [label="CFG: "];
"1000332" -> "1000794"  [label="DDG: cpuid"];
"1000333" -> "1000332"  [label="AST: "];
"1000333" -> "1000331"  [label="CFG: "];
"1000332" -> "1000333"  [label="CFG: "];
"1000328" -> "1000327"  [label="AST: "];
"1000328" -> "1000332"  [label="CFG: "];
"1000329" -> "1000328"  [label="AST: "];
"1000331" -> "1000328"  [label="AST: "];
"1000332" -> "1000328"  [label="AST: "];
"1000334" -> "1000328"  [label="CFG: "];
"1000336" -> "1000328"  [label="CFG: "];
"1000328" -> "1000794"  [label="DDG: cpuid_arg"];
"1000328" -> "1000794"  [label="DDG: copy_from_user(&cpuid, cpuid_arg, sizeof cpuid)"];
"1000328" -> "1000794"  [label="DDG: &cpuid"];
"1000319" -> "1000328"  [label="DDG: cpuid_arg"];
"1000328" -> "1000337"  [label="DDG: &cpuid"];
"1000328" -> "1000352"  [label="DDG: cpuid_arg"];
"1000334" -> "1000327"  [label="AST: "];
"1000334" -> "1000328"  [label="CFG: "];
"1000787" -> "1000334"  [label="CFG: "];
"1000335" -> "1000317"  [label="AST: "];
"1000335" -> "1000337"  [label="CFG: "];
"1000336" -> "1000335"  [label="AST: "];
"1000337" -> "1000335"  [label="AST: "];
"1000345" -> "1000335"  [label="CFG: "];
"1000335" -> "1000794"  [label="DDG: r"];
"1000335" -> "1000794"  [label="DDG: kvm_vcpu_ioctl_get_cpuid2(vcpu, &cpuid,\n\t\t\t\t\t      cpuid_arg->entries)"];
"1000337" -> "1000335"  [label="DDG: vcpu"];
"1000337" -> "1000335"  [label="DDG: &cpuid"];
"1000337" -> "1000335"  [label="DDG: cpuid_arg->entries"];
"1000335" -> "1000792"  [label="DDG: r"];
"1000336" -> "1000335"  [label="AST: "];
"1000336" -> "1000328"  [label="CFG: "];
"1000338" -> "1000336"  [label="CFG: "];
"1000338" -> "1000337"  [label="AST: "];
"1000338" -> "1000336"  [label="CFG: "];
"1000340" -> "1000338"  [label="CFG: "];
"1000339" -> "1000337"  [label="AST: "];
"1000339" -> "1000340"  [label="CFG: "];
"1000340" -> "1000339"  [label="AST: "];
"1000342" -> "1000339"  [label="CFG: "];
"1000340" -> "1000339"  [label="AST: "];
"1000340" -> "1000338"  [label="CFG: "];
"1000339" -> "1000340"  [label="CFG: "];
"1000337" -> "1000335"  [label="AST: "];
"1000337" -> "1000341"  [label="CFG: "];
"1000338" -> "1000337"  [label="AST: "];
"1000339" -> "1000337"  [label="AST: "];
"1000341" -> "1000337"  [label="AST: "];
"1000335" -> "1000337"  [label="CFG: "];
"1000337" -> "1000794"  [label="DDG: &cpuid"];
"1000337" -> "1000794"  [label="DDG: vcpu"];
"1000337" -> "1000794"  [label="DDG: cpuid_arg->entries"];
"1000337" -> "1000335"  [label="DDG: vcpu"];
"1000337" -> "1000335"  [label="DDG: &cpuid"];
"1000337" -> "1000335"  [label="DDG: cpuid_arg->entries"];
"1000106" -> "1000337"  [label="DDG: vcpu"];
"1000328" -> "1000337"  [label="DDG: &cpuid"];
"1000337" -> "1000352"  [label="DDG: &cpuid"];
"1000341" -> "1000337"  [label="AST: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000343" -> "1000341"  [label="AST: "];
"1000337" -> "1000341"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000342" -> "1000339"  [label="CFG: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000343" -> "1000341"  [label="AST: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000344" -> "1000317"  [label="AST: "];
"1000345" -> "1000344"  [label="AST: "];
"1000346" -> "1000344"  [label="AST: "];
"1000345" -> "1000344"  [label="AST: "];
"1000345" -> "1000335"  [label="CFG: "];
"1000346" -> "1000345"  [label="CFG: "];
"1000348" -> "1000345"  [label="CFG: "];
"1000346" -> "1000344"  [label="AST: "];
"1000346" -> "1000345"  [label="CFG: "];
"1000787" -> "1000346"  [label="CFG: "];
"1000347" -> "1000317"  [label="AST: "];
"1000347" -> "1000349"  [label="CFG: "];
"1000348" -> "1000347"  [label="AST: "];
"1000349" -> "1000347"  [label="AST: "];
"1000353" -> "1000347"  [label="CFG: "];
"1000347" -> "1000794"  [label="DDG: -EFAULT"];
"1000347" -> "1000794"  [label="DDG: r"];
"1000349" -> "1000347"  [label="DDG: EFAULT"];
"1000347" -> "1000792"  [label="DDG: r"];
"1000348" -> "1000347"  [label="AST: "];
"1000348" -> "1000345"  [label="CFG: "];
"1000350" -> "1000348"  [label="CFG: "];
"1000349" -> "1000347"  [label="AST: "];
"1000349" -> "1000350"  [label="CFG: "];
"1000350" -> "1000349"  [label="AST: "];
"1000347" -> "1000349"  [label="CFG: "];
"1000349" -> "1000794"  [label="DDG: EFAULT"];
"1000349" -> "1000347"  [label="DDG: EFAULT"];
"1000325" -> "1000349"  [label="DDG: EFAULT"];
"1000350" -> "1000349"  [label="AST: "];
"1000350" -> "1000348"  [label="CFG: "];
"1000349" -> "1000350"  [label="CFG: "];
"1000353" -> "1000352"  [label="AST: "];
"1000353" -> "1000347"  [label="CFG: "];
"1000355" -> "1000353"  [label="CFG: "];
"1000351" -> "1000317"  [label="AST: "];
"1000352" -> "1000351"  [label="AST: "];
"1000358" -> "1000351"  [label="AST: "];
"1000354" -> "1000352"  [label="AST: "];
"1000354" -> "1000355"  [label="CFG: "];
"1000355" -> "1000354"  [label="AST: "];
"1000357" -> "1000354"  [label="CFG: "];
"1000355" -> "1000354"  [label="AST: "];
"1000355" -> "1000353"  [label="CFG: "];
"1000354" -> "1000355"  [label="CFG: "];
"1000356" -> "1000352"  [label="AST: "];
"1000356" -> "1000357"  [label="CFG: "];
"1000357" -> "1000356"  [label="AST: "];
"1000352" -> "1000356"  [label="CFG: "];
"1000356" -> "1000794"  [label="DDG: cpuid"];
"1000357" -> "1000356"  [label="AST: "];
"1000357" -> "1000354"  [label="CFG: "];
"1000356" -> "1000357"  [label="CFG: "];
"1000352" -> "1000351"  [label="AST: "];
"1000352" -> "1000356"  [label="CFG: "];
"1000353" -> "1000352"  [label="AST: "];
"1000354" -> "1000352"  [label="AST: "];
"1000356" -> "1000352"  [label="AST: "];
"1000358" -> "1000352"  [label="CFG: "];
"1000360" -> "1000352"  [label="CFG: "];
"1000352" -> "1000794"  [label="DDG: cpuid_arg"];
"1000352" -> "1000794"  [label="DDG: copy_to_user(cpuid_arg, &cpuid, sizeof cpuid)"];
"1000352" -> "1000794"  [label="DDG: &cpuid"];
"1000328" -> "1000352"  [label="DDG: cpuid_arg"];
"1000337" -> "1000352"  [label="DDG: &cpuid"];
"1000358" -> "1000351"  [label="AST: "];
"1000358" -> "1000352"  [label="CFG: "];
"1000787" -> "1000358"  [label="CFG: "];
"1000359" -> "1000317"  [label="AST: "];
"1000359" -> "1000361"  [label="CFG: "];
"1000360" -> "1000359"  [label="AST: "];
"1000361" -> "1000359"  [label="AST: "];
"1000362" -> "1000359"  [label="CFG: "];
"1000359" -> "1000794"  [label="DDG: r"];
"1000359" -> "1000792"  [label="DDG: r"];
"1000360" -> "1000359"  [label="AST: "];
"1000360" -> "1000352"  [label="CFG: "];
"1000361" -> "1000360"  [label="CFG: "];
"1000361" -> "1000359"  [label="AST: "];
"1000361" -> "1000360"  [label="CFG: "];
"1000359" -> "1000361"  [label="CFG: "];
"1000362" -> "1000317"  [label="AST: "];
"1000362" -> "1000359"  [label="CFG: "];
"1000787" -> "1000362"  [label="CFG: "];
"1000363" -> "1000126"  [label="AST: "];
"1000363" -> "1000125"  [label="CFG: "];
"1000365" -> "1000363"  [label="CFG: "];
"1000367" -> "1000366"  [label="AST: "];
"1000367" -> "1000365"  [label="CFG: "];
"1000368" -> "1000367"  [label="CFG: "];
"1000368" -> "1000366"  [label="AST: "];
"1000368" -> "1000367"  [label="CFG: "];
"1000369" -> "1000368"  [label="CFG: "];
"1000364" -> "1000126"  [label="AST: "];
"1000364" -> "1000366"  [label="CFG: "];
"1000365" -> "1000364"  [label="AST: "];
"1000366" -> "1000364"  [label="AST: "];
"1000371" -> "1000364"  [label="CFG: "];
"1000364" -> "1000794"  [label="DDG: r"];
"1000364" -> "1000794"  [label="DDG: msr_io(vcpu, argp, kvm_get_msr, 1)"];
"1000366" -> "1000364"  [label="DDG: vcpu"];
"1000366" -> "1000364"  [label="DDG: argp"];
"1000366" -> "1000364"  [label="DDG: kvm_get_msr"];
"1000366" -> "1000364"  [label="DDG: 1"];
"1000364" -> "1000792"  [label="DDG: r"];
"1000365" -> "1000364"  [label="AST: "];
"1000365" -> "1000363"  [label="CFG: "];
"1000367" -> "1000365"  [label="CFG: "];
"1000369" -> "1000366"  [label="AST: "];
"1000369" -> "1000368"  [label="CFG: "];
"1000370" -> "1000369"  [label="CFG: "];
"1000370" -> "1000366"  [label="AST: "];
"1000370" -> "1000369"  [label="CFG: "];
"1000366" -> "1000370"  [label="CFG: "];
"1000366" -> "1000364"  [label="AST: "];
"1000366" -> "1000370"  [label="CFG: "];
"1000367" -> "1000366"  [label="AST: "];
"1000368" -> "1000366"  [label="AST: "];
"1000369" -> "1000366"  [label="AST: "];
"1000370" -> "1000366"  [label="AST: "];
"1000364" -> "1000366"  [label="CFG: "];
"1000366" -> "1000794"  [label="DDG: kvm_get_msr"];
"1000366" -> "1000794"  [label="DDG: argp"];
"1000366" -> "1000794"  [label="DDG: vcpu"];
"1000366" -> "1000364"  [label="DDG: vcpu"];
"1000366" -> "1000364"  [label="DDG: argp"];
"1000366" -> "1000364"  [label="DDG: kvm_get_msr"];
"1000366" -> "1000364"  [label="DDG: 1"];
"1000106" -> "1000366"  [label="DDG: vcpu"];
"1000112" -> "1000366"  [label="DDG: argp"];
"1000371" -> "1000126"  [label="AST: "];
"1000371" -> "1000364"  [label="CFG: "];
"1000787" -> "1000371"  [label="CFG: "];
"1000372" -> "1000126"  [label="AST: "];
"1000372" -> "1000125"  [label="CFG: "];
"1000374" -> "1000372"  [label="CFG: "];
}
