// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_output_data_demux,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.196000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=12371,HLS_SYN_LUT=32445}" *)

module app_output_data_demux (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_is_write_mode_V_dout,
        app_is_write_mode_V_empty_n,
        app_is_write_mode_V_read,
        app_output_data_V_data_V_dout,
        app_output_data_V_data_V_empty_n,
        app_output_data_V_data_V_read,
        app_output_data_V_len_dout,
        app_output_data_V_len_empty_n,
        app_output_data_V_len_read,
        app_output_data_V_eop_dout,
        app_output_data_V_eop_empty_n,
        app_output_data_V_eop_read,
        read_mode_app_output_data_V_data_V_din,
        read_mode_app_output_data_V_data_V_full_n,
        read_mode_app_output_data_V_data_V_write,
        read_mode_app_output_data_V_len_din,
        read_mode_app_output_data_V_len_full_n,
        read_mode_app_output_data_V_len_write,
        read_mode_app_output_data_V_eop_din,
        read_mode_app_output_data_V_eop_full_n,
        read_mode_app_output_data_V_eop_write,
        write_mode_app_output_data_V_data_V_din,
        write_mode_app_output_data_V_data_V_full_n,
        write_mode_app_output_data_V_data_V_write,
        write_mode_app_output_data_V_len_din,
        write_mode_app_output_data_V_len_full_n,
        write_mode_app_output_data_V_len_write,
        write_mode_app_output_data_V_eop_din,
        write_mode_app_output_data_V_eop_full_n,
        write_mode_app_output_data_V_eop_write,
        reset_app_output_data_demux_V_dout,
        reset_app_output_data_demux_V_empty_n,
        reset_app_output_data_demux_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   app_is_write_mode_V_dout;
input   app_is_write_mode_V_empty_n;
output   app_is_write_mode_V_read;
input  [511:0] app_output_data_V_data_V_dout;
input   app_output_data_V_data_V_empty_n;
output   app_output_data_V_data_V_read;
input  [15:0] app_output_data_V_len_dout;
input   app_output_data_V_len_empty_n;
output   app_output_data_V_len_read;
input   app_output_data_V_eop_dout;
input   app_output_data_V_eop_empty_n;
output   app_output_data_V_eop_read;
output  [511:0] read_mode_app_output_data_V_data_V_din;
input   read_mode_app_output_data_V_data_V_full_n;
output   read_mode_app_output_data_V_data_V_write;
output  [15:0] read_mode_app_output_data_V_len_din;
input   read_mode_app_output_data_V_len_full_n;
output   read_mode_app_output_data_V_len_write;
output   read_mode_app_output_data_V_eop_din;
input   read_mode_app_output_data_V_eop_full_n;
output   read_mode_app_output_data_V_eop_write;
output  [511:0] write_mode_app_output_data_V_data_V_din;
input   write_mode_app_output_data_V_data_V_full_n;
output   write_mode_app_output_data_V_data_V_write;
output  [15:0] write_mode_app_output_data_V_len_din;
input   write_mode_app_output_data_V_len_full_n;
output   write_mode_app_output_data_V_len_write;
output   write_mode_app_output_data_V_eop_din;
input   write_mode_app_output_data_V_eop_full_n;
output   write_mode_app_output_data_V_eop_write;
input   reset_app_output_data_demux_V_dout;
input   reset_app_output_data_demux_V_empty_n;
output   reset_app_output_data_demux_V_read;

reg ap_idle;
reg app_is_write_mode_V_read;
reg reset_app_output_data_demux_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    read_mode_app_output_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter1_empty_n_4_reg_2471;
reg   [0:0] has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter1_has_is_write_mode_reg_658;
reg   [0:0] empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter1_empty_n_3_reg_2479;
reg   [0:0] p_017_load_reg_2566;
reg   [0:0] empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter1_empty_n_5_reg_2475;
reg    read_mode_app_output_data_V_len_blk_n;
reg    read_mode_app_output_data_V_eop_blk_n;
reg    write_mode_app_output_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_reg_pp0_iter9_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter9_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter9_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter9_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter9_empty_n_5_reg_2475;
reg    write_mode_app_output_data_V_len_blk_n;
reg    write_mode_app_output_data_V_eop_blk_n;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    read_mode_app_output_data_V_len1_status;
reg    ap_predicate_op104_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    write_mode_app_output_data_V_len1_status;
reg    ap_predicate_op289_write_state12;
reg    ap_block_state12_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter2_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter3_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter4_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter5_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter6_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter7_has_is_write_mode_reg_658;
reg   [0:0] ap_reg_pp0_iter8_has_is_write_mode_reg_658;
reg   [0:0] reset_reg_670;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter2_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter3_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter4_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter5_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter6_reset_reg_670;
reg   [0:0] ap_reg_pp0_iter7_reset_reg_670;
reg   [0:0] has_is_write_mode_3_reg_702;
reg   [0:0] reset_3_reg_717;
wire   [0:0] empty_n_4_fu_773_p1;
reg   [0:0] ap_phi_mux_reset_phi_fu_674_p4;
reg   [0:0] ap_reg_pp0_iter2_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter3_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter4_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter5_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter6_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter7_empty_n_4_reg_2471;
reg   [0:0] ap_reg_pp0_iter8_empty_n_4_reg_2471;
wire   [0:0] empty_n_5_fu_778_p1;
reg   [0:0] ap_phi_mux_has_is_write_mode_phi_fu_662_p4;
reg   [0:0] ap_reg_pp0_iter2_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter3_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter4_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter5_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter6_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter7_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter8_empty_n_5_reg_2475;
reg   [0:0] ap_reg_pp0_iter2_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter3_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter4_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter5_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter6_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter7_empty_n_3_reg_2479;
reg   [0:0] ap_reg_pp0_iter8_empty_n_3_reg_2479;
reg   [511:0] tmp_data_V_reg_2483;
reg   [511:0] ap_reg_pp0_iter1_tmp_data_V_reg_2483;
reg   [15:0] tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter1_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter2_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter3_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter4_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter5_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter6_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter7_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter8_tmp_len_reg_2490;
reg   [15:0] ap_reg_pp0_iter9_tmp_len_reg_2490;
reg   [0:0] tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter1_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter2_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter3_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter4_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter5_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter6_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter7_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter8_tmp_eop_reg_2560;
reg   [0:0] ap_reg_pp0_iter9_tmp_eop_reg_2560;
wire   [0:0] p_017_load_load_fu_850_p1;
reg   [0:0] ap_reg_pp0_iter2_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter3_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter4_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter5_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter6_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter7_p_017_load_reg_2566;
reg   [0:0] ap_reg_pp0_iter8_p_017_load_reg_2566;
wire   [511:0] app_data_0_1_5_fu_1013_p3;
reg   [511:0] app_data_0_1_5_reg_2570;
wire   [0:0] tmp_6_fu_1021_p2;
reg   [0:0] tmp_6_reg_2576;
wire   [0:0] icmp2_fu_1035_p2;
reg   [0:0] icmp2_reg_2581;
wire   [511:0] app_data_0_1_10_fu_1169_p3;
wire   [0:0] tmp_3_31_fu_1177_p2;
wire   [511:0] p_Result_11_fu_1182_p5;
wire   [511:0] app_data_0_1_17_fu_1346_p3;
reg   [511:0] app_data_0_1_17_reg_2600;
wire   [0:0] tmp_14_fu_1354_p2;
reg   [0:0] tmp_14_reg_2606;
wire   [0:0] tmp_15_fu_1359_p2;
reg   [0:0] tmp_15_reg_2611;
wire   [511:0] app_data_0_1_23_fu_1492_p3;
wire   [0:0] tmp_20_fu_1500_p2;
wire   [511:0] p_Result_24_fu_1505_p5;
wire   [511:0] app_data_0_1_30_fu_1669_p3;
reg   [511:0] app_data_0_1_30_reg_2630;
wire   [0:0] tmp_26_fu_1677_p2;
reg   [0:0] tmp_26_reg_2636;
wire   [0:0] tmp_27_fu_1682_p2;
reg   [0:0] tmp_27_reg_2641;
wire   [511:0] app_data_0_1_36_fu_1815_p3;
wire   [0:0] tmp_32_fu_1823_p2;
wire   [511:0] p_Result_37_fu_1828_p5;
wire   [0:0] tmp_33_fu_1840_p2;
reg   [0:0] tmp_33_reg_2660;
wire   [511:0] app_data_0_1_44_fu_2006_p3;
reg   [511:0] app_data_0_1_44_reg_2665;
wire   [0:0] tmp_40_fu_2014_p2;
reg   [0:0] tmp_40_reg_2671;
wire   [0:0] tmp_41_fu_2019_p2;
reg   [0:0] tmp_41_reg_2676;
wire   [0:0] tmp_45_fu_2136_p2;
wire   [511:0] app_data_0_1_51_fu_2171_p3;
reg   [511:0] app_data_0_1_51_reg_2685;
wire   [0:0] tmp_47_fu_2179_p2;
reg   [0:0] tmp_47_reg_2691;
wire   [511:0] app_data_0_1_58_fu_2343_p3;
reg   [511:0] app_data_0_1_58_reg_2696;
wire   [0:0] tmp_54_fu_2351_p2;
reg   [0:0] tmp_54_reg_2702;
wire   [0:0] tmp_55_fu_2356_p2;
reg   [0:0] tmp_55_reg_2707;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_has_is_write_mode_1_reg_682;
reg   [0:0] ap_phi_mux_reset_1_phi_fu_695_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_692;
wire   [0:0] ap_phi_reg_pp0_iter0_has_is_write_mode_3_reg_702;
wire   [0:0] p_reset_1_fu_830_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_3_reg_717;
wire   [511:0] ap_phi_reg_pp0_iter0_app_data_0_1_11_reg_732;
reg   [511:0] ap_phi_reg_pp0_iter1_app_data_0_1_11_reg_732;
reg   [511:0] ap_phi_reg_pp0_iter2_app_data_0_1_11_reg_732;
reg   [511:0] ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732;
wire   [511:0] ap_phi_reg_pp0_iter0_app_data_0_1_24_reg_741;
reg   [511:0] ap_phi_reg_pp0_iter1_app_data_0_1_24_reg_741;
reg   [511:0] ap_phi_reg_pp0_iter2_app_data_0_1_24_reg_741;
reg   [511:0] ap_phi_reg_pp0_iter3_app_data_0_1_24_reg_741;
reg   [511:0] ap_phi_reg_pp0_iter4_app_data_0_1_24_reg_741;
reg   [511:0] ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741;
wire   [511:0] ap_phi_reg_pp0_iter0_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter1_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter2_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter3_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter4_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter5_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter6_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750;
reg   [511:0] ap_phi_mux_app_data_0_1_50_phi_fu_762_p4;
wire   [511:0] app_data_0_1_49_fu_2127_p3;
wire   [511:0] ap_phi_reg_pp0_iter8_app_data_0_1_50_reg_759;
wire   [511:0] p_Result_50_fu_2141_p5;
reg    app_output_data_V_len0_update;
wire   [0:0] grp_nbread_fu_622_p4_0;
reg    read_mode_app_output_data_V_len1_update;
reg    ap_block_pp0_stage0_01001;
reg    write_mode_app_output_data_V_len1_update;
reg   [31:0] reset_cnt_fu_602;
wire   [31:0] p_s_fu_837_p3;
reg   [0:0] tmp_fu_606;
wire   [31:0] reset_cnt_1_fu_812_p2;
wire   [0:0] tmp_4_fu_818_p2;
wire   [0:0] not_s_fu_824_p2;
wire   [0:0] tmp_s_fu_853_p2;
wire   [511:0] p_Result_s_fu_858_p5;
wire   [14:0] tmp_2_fu_876_p4;
wire   [511:0] app_data_0_1_fu_869_p3;
wire   [0:0] icmp_fu_885_p2;
wire   [511:0] p_Result_1_fu_891_p5;
wire   [511:0] app_data_0_1_1_fu_903_p3;
wire   [0:0] tmp_2_25_fu_911_p2;
wire   [511:0] p_Result_2_fu_916_p5;
wire   [13:0] tmp_5_fu_936_p4;
wire   [511:0] app_data_0_1_2_fu_928_p3;
wire   [0:0] icmp1_fu_945_p2;
wire   [511:0] p_Result_3_fu_951_p5;
wire   [511:0] app_data_0_1_3_fu_963_p3;
wire   [0:0] tmp_4_26_fu_971_p2;
wire   [511:0] p_Result_4_fu_976_p5;
wire   [511:0] app_data_0_1_4_fu_988_p3;
wire   [0:0] tmp_5_27_fu_996_p2;
wire   [511:0] p_Result_5_fu_1001_p5;
wire   [12:0] tmp_6_28_fu_1026_p4;
wire   [511:0] p_Result_6_fu_1041_p5;
wire   [511:0] app_data_0_1_6_fu_1052_p3;
wire   [511:0] p_Result_7_fu_1058_p5;
wire   [511:0] app_data_0_1_7_fu_1070_p3;
wire   [0:0] tmp_8_fu_1077_p2;
wire   [511:0] p_Result_8_fu_1082_p5;
wire   [511:0] app_data_0_1_8_fu_1094_p3;
wire   [0:0] tmp_9_fu_1102_p2;
wire   [511:0] p_Result_9_fu_1107_p5;
wire   [511:0] app_data_0_1_9_fu_1119_p3;
wire   [0:0] tmp_s_29_fu_1127_p2;
wire   [511:0] p_Result_s_30_fu_1132_p5;
wire   [511:0] app_data_0_1_s_fu_1144_p3;
wire   [0:0] tmp_1_fu_1152_p2;
wire   [511:0] p_Result_10_fu_1157_p5;
wire   [0:0] tmp_7_fu_1194_p2;
wire   [511:0] p_Result_12_fu_1199_p5;
wire   [511:0] app_data_0_1_12_fu_1211_p3;
wire   [0:0] tmp_10_32_fu_1219_p2;
wire   [511:0] p_Result_13_fu_1224_p5;
wire   [11:0] tmp_7_33_fu_1244_p4;
wire   [511:0] app_data_0_1_13_fu_1236_p3;
wire   [0:0] icmp3_fu_1253_p2;
wire   [511:0] p_Result_14_fu_1259_p5;
wire   [511:0] app_data_0_1_14_fu_1271_p3;
wire   [0:0] tmp_11_fu_1279_p2;
wire   [511:0] p_Result_15_fu_1284_p5;
wire   [511:0] app_data_0_1_15_fu_1296_p3;
wire   [0:0] tmp_12_fu_1304_p2;
wire   [511:0] p_Result_16_fu_1309_p5;
wire   [511:0] app_data_0_1_16_fu_1321_p3;
wire   [0:0] tmp_13_fu_1329_p2;
wire   [511:0] p_Result_17_fu_1334_p5;
wire   [511:0] p_Result_18_fu_1364_p5;
wire   [511:0] app_data_0_1_18_fu_1375_p3;
wire   [511:0] p_Result_19_fu_1381_p5;
wire   [511:0] app_data_0_1_19_fu_1393_p3;
wire   [0:0] tmp_16_fu_1400_p2;
wire   [511:0] p_Result_20_fu_1405_p5;
wire   [511:0] app_data_0_1_20_fu_1417_p3;
wire   [0:0] tmp_17_fu_1425_p2;
wire   [511:0] p_Result_21_fu_1430_p5;
wire   [511:0] app_data_0_1_21_fu_1442_p3;
wire   [0:0] tmp_18_fu_1450_p2;
wire   [511:0] p_Result_22_fu_1455_p5;
wire   [511:0] app_data_0_1_22_fu_1467_p3;
wire   [0:0] tmp_19_fu_1475_p2;
wire   [511:0] p_Result_23_fu_1480_p5;
wire   [0:0] tmp_21_fu_1517_p2;
wire   [511:0] p_Result_25_fu_1522_p5;
wire   [511:0] app_data_0_1_25_fu_1534_p3;
wire   [0:0] tmp_22_fu_1542_p2;
wire   [511:0] p_Result_26_fu_1547_p5;
wire   [511:0] app_data_0_1_26_fu_1559_p3;
wire   [0:0] tmp_23_fu_1567_p2;
wire   [511:0] p_Result_27_fu_1572_p5;
wire   [511:0] app_data_0_1_27_fu_1584_p3;
wire   [0:0] tmp_24_fu_1592_p2;
wire   [511:0] p_Result_28_fu_1597_p5;
wire   [511:0] app_data_0_1_28_fu_1609_p3;
wire   [0:0] tmp_25_fu_1617_p2;
wire   [511:0] p_Result_29_fu_1622_p5;
wire   [10:0] tmp_8_34_fu_1642_p4;
wire   [511:0] app_data_0_1_29_fu_1634_p3;
wire   [0:0] icmp4_fu_1651_p2;
wire   [511:0] p_Result_30_fu_1657_p5;
wire   [511:0] p_Result_31_fu_1687_p5;
wire   [511:0] app_data_0_1_31_fu_1698_p3;
wire   [511:0] p_Result_32_fu_1704_p5;
wire   [511:0] app_data_0_1_32_fu_1716_p3;
wire   [0:0] tmp_28_fu_1723_p2;
wire   [511:0] p_Result_33_fu_1728_p5;
wire   [511:0] app_data_0_1_33_fu_1740_p3;
wire   [0:0] tmp_29_fu_1748_p2;
wire   [511:0] p_Result_34_fu_1753_p5;
wire   [511:0] app_data_0_1_34_fu_1765_p3;
wire   [0:0] tmp_30_fu_1773_p2;
wire   [511:0] p_Result_35_fu_1778_p5;
wire   [511:0] app_data_0_1_35_fu_1790_p3;
wire   [0:0] tmp_31_fu_1798_p2;
wire   [511:0] p_Result_36_fu_1803_p5;
wire   [511:0] p_Result_38_fu_1845_p5;
wire   [511:0] app_data_0_1_38_fu_1857_p3;
wire   [0:0] tmp_34_fu_1864_p2;
wire   [511:0] p_Result_39_fu_1869_p5;
wire   [511:0] app_data_0_1_39_fu_1881_p3;
wire   [0:0] tmp_35_fu_1889_p2;
wire   [511:0] p_Result_40_fu_1894_p5;
wire   [511:0] app_data_0_1_40_fu_1906_p3;
wire   [0:0] tmp_36_fu_1914_p2;
wire   [511:0] p_Result_41_fu_1919_p5;
wire   [511:0] app_data_0_1_41_fu_1931_p3;
wire   [0:0] tmp_37_fu_1939_p2;
wire   [511:0] p_Result_42_fu_1944_p5;
wire   [511:0] app_data_0_1_42_fu_1956_p3;
wire   [0:0] tmp_38_fu_1964_p2;
wire   [511:0] p_Result_43_fu_1969_p5;
wire   [511:0] app_data_0_1_43_fu_1981_p3;
wire   [0:0] tmp_39_fu_1989_p2;
wire   [511:0] p_Result_44_fu_1994_p5;
wire   [511:0] p_Result_45_fu_2024_p5;
wire   [511:0] app_data_0_1_45_fu_2035_p3;
wire   [511:0] p_Result_46_fu_2041_p5;
wire   [511:0] app_data_0_1_46_fu_2053_p3;
wire   [0:0] tmp_42_fu_2060_p2;
wire   [511:0] p_Result_47_fu_2065_p5;
wire   [511:0] app_data_0_1_47_fu_2077_p3;
wire   [0:0] tmp_43_fu_2085_p2;
wire   [511:0] p_Result_48_fu_2090_p5;
wire   [511:0] app_data_0_1_48_fu_2102_p3;
wire   [0:0] tmp_44_fu_2110_p2;
wire   [511:0] p_Result_49_fu_2115_p5;
wire   [0:0] tmp_46_fu_2154_p2;
wire   [511:0] p_Result_51_fu_2159_p5;
wire   [511:0] p_Result_52_fu_2184_p5;
wire   [511:0] app_data_0_1_52_fu_2195_p3;
wire   [0:0] tmp_48_fu_2201_p2;
wire   [511:0] p_Result_53_fu_2206_p5;
wire   [511:0] app_data_0_1_53_fu_2218_p3;
wire   [0:0] tmp_49_fu_2226_p2;
wire   [511:0] p_Result_54_fu_2231_p5;
wire   [511:0] app_data_0_1_54_fu_2243_p3;
wire   [0:0] tmp_50_fu_2251_p2;
wire   [511:0] p_Result_55_fu_2256_p5;
wire   [511:0] app_data_0_1_55_fu_2268_p3;
wire   [0:0] tmp_51_fu_2276_p2;
wire   [511:0] p_Result_56_fu_2281_p5;
wire   [511:0] app_data_0_1_56_fu_2293_p3;
wire   [0:0] tmp_52_fu_2301_p2;
wire   [511:0] p_Result_57_fu_2306_p5;
wire   [511:0] app_data_0_1_57_fu_2318_p3;
wire   [0:0] tmp_53_fu_2326_p2;
wire   [511:0] p_Result_58_fu_2331_p5;
wire   [511:0] p_Result_59_fu_2361_p5;
wire   [511:0] app_data_0_1_59_fu_2372_p3;
wire   [511:0] p_Result_60_fu_2378_p5;
wire   [511:0] app_data_0_1_60_fu_2390_p3;
wire   [0:0] tmp_56_fu_2397_p2;
wire   [511:0] p_Result_61_fu_2402_p5;
wire   [9:0] tmp_9_35_fu_2422_p4;
wire   [511:0] app_data_0_1_61_fu_2414_p3;
wire   [0:0] icmp5_fu_2431_p2;
wire   [511:0] p_Result_62_fu_2437_p5;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_645;
reg    ap_condition_653;
reg    ap_condition_1949;
reg    ap_condition_530;
reg    ap_condition_578;
reg    ap_condition_326;
reg    ap_condition_601;
reg    ap_condition_379;
reg    ap_condition_626;
reg    ap_condition_430;
reg    ap_condition_224;
reg    ap_condition_555;
reg    ap_condition_527;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_326)) begin
            ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732 <= p_Result_11_fu_1182_p5;
        end else if ((1'b1 == ap_condition_578)) begin
            ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732 <= app_data_0_1_10_fu_1169_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732 <= ap_phi_reg_pp0_iter2_app_data_0_1_11_reg_732;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_379)) begin
            ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741 <= p_Result_24_fu_1505_p5;
        end else if ((1'b1 == ap_condition_601)) begin
            ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741 <= app_data_0_1_23_fu_1492_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741 <= ap_phi_reg_pp0_iter4_app_data_0_1_24_reg_741;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_430)) begin
            ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750 <= p_Result_37_fu_1828_p5;
        end else if ((1'b1 == ap_condition_626)) begin
            ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750 <= app_data_0_1_36_fu_1815_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter6_app_data_0_1_37_reg_750;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_527)) begin
        if ((1'b1 == ap_condition_555)) begin
            has_is_write_mode_3_reg_702 <= app_is_write_mode_V_empty_n;
        end else if ((1'b1 == ap_condition_224)) begin
            has_is_write_mode_3_reg_702 <= ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4;
        end else if (((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1) | (empty_n_4_fu_773_p1 == 1'd1))) begin
            has_is_write_mode_3_reg_702 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            has_is_write_mode_3_reg_702 <= ap_phi_reg_pp0_iter0_has_is_write_mode_3_reg_702;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        has_is_write_mode_reg_658 <= has_is_write_mode_3_reg_702;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        has_is_write_mode_reg_658 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_5_fu_778_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)))) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0) & (empty_n_5_fu_778_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reset_3_reg_717 <= 1'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1) | (empty_n_4_fu_773_p1 == 1'd1)))) begin
        reset_3_reg_717 <= p_reset_1_fu_830_p2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_3_reg_717 <= ap_phi_reg_pp0_iter0_reset_3_reg_717;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1) | (empty_n_4_fu_773_p1 == 1'd1)))) begin
        reset_cnt_fu_602 <= p_s_fu_837_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_602 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_670 <= reset_3_reg_717;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_670 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_app_data_0_1_11_reg_732 <= ap_phi_reg_pp0_iter0_app_data_0_1_11_reg_732;
        ap_phi_reg_pp0_iter1_app_data_0_1_24_reg_741 <= ap_phi_reg_pp0_iter0_app_data_0_1_24_reg_741;
        ap_phi_reg_pp0_iter1_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter0_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_app_data_0_1_11_reg_732 <= ap_phi_reg_pp0_iter1_app_data_0_1_11_reg_732;
        ap_phi_reg_pp0_iter2_app_data_0_1_24_reg_741 <= ap_phi_reg_pp0_iter1_app_data_0_1_24_reg_741;
        ap_phi_reg_pp0_iter2_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter1_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_app_data_0_1_24_reg_741 <= ap_phi_reg_pp0_iter2_app_data_0_1_24_reg_741;
        ap_phi_reg_pp0_iter3_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter2_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_app_data_0_1_24_reg_741 <= ap_phi_reg_pp0_iter3_app_data_0_1_24_reg_741;
        ap_phi_reg_pp0_iter4_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter3_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter4_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_app_data_0_1_37_reg_750 <= ap_phi_reg_pp0_iter5_app_data_0_1_37_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_empty_n_3_reg_2479 <= empty_n_3_reg_2479;
        ap_reg_pp0_iter1_empty_n_4_reg_2471 <= empty_n_4_reg_2471;
        ap_reg_pp0_iter1_empty_n_5_reg_2475 <= empty_n_5_reg_2475;
        ap_reg_pp0_iter1_has_is_write_mode_reg_658 <= has_is_write_mode_reg_658;
        ap_reg_pp0_iter1_reset_reg_670 <= reset_reg_670;
        ap_reg_pp0_iter1_tmp_data_V_reg_2483 <= tmp_data_V_reg_2483;
        ap_reg_pp0_iter1_tmp_eop_reg_2560 <= tmp_eop_reg_2560;
        ap_reg_pp0_iter1_tmp_len_reg_2490 <= tmp_len_reg_2490;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_reg_pp0_iter2_empty_n_3_reg_2479 <= ap_reg_pp0_iter1_empty_n_3_reg_2479;
        ap_reg_pp0_iter2_empty_n_4_reg_2471 <= ap_reg_pp0_iter1_empty_n_4_reg_2471;
        ap_reg_pp0_iter2_empty_n_5_reg_2475 <= ap_reg_pp0_iter1_empty_n_5_reg_2475;
        ap_reg_pp0_iter2_has_is_write_mode_reg_658 <= ap_reg_pp0_iter1_has_is_write_mode_reg_658;
        ap_reg_pp0_iter2_p_017_load_reg_2566 <= p_017_load_reg_2566;
        ap_reg_pp0_iter2_reset_reg_670 <= ap_reg_pp0_iter1_reset_reg_670;
        ap_reg_pp0_iter2_tmp_eop_reg_2560 <= ap_reg_pp0_iter1_tmp_eop_reg_2560;
        ap_reg_pp0_iter2_tmp_len_reg_2490 <= ap_reg_pp0_iter1_tmp_len_reg_2490;
        ap_reg_pp0_iter3_empty_n_3_reg_2479 <= ap_reg_pp0_iter2_empty_n_3_reg_2479;
        ap_reg_pp0_iter3_empty_n_4_reg_2471 <= ap_reg_pp0_iter2_empty_n_4_reg_2471;
        ap_reg_pp0_iter3_empty_n_5_reg_2475 <= ap_reg_pp0_iter2_empty_n_5_reg_2475;
        ap_reg_pp0_iter3_has_is_write_mode_reg_658 <= ap_reg_pp0_iter2_has_is_write_mode_reg_658;
        ap_reg_pp0_iter3_p_017_load_reg_2566 <= ap_reg_pp0_iter2_p_017_load_reg_2566;
        ap_reg_pp0_iter3_reset_reg_670 <= ap_reg_pp0_iter2_reset_reg_670;
        ap_reg_pp0_iter3_tmp_eop_reg_2560 <= ap_reg_pp0_iter2_tmp_eop_reg_2560;
        ap_reg_pp0_iter3_tmp_len_reg_2490 <= ap_reg_pp0_iter2_tmp_len_reg_2490;
        ap_reg_pp0_iter4_empty_n_3_reg_2479 <= ap_reg_pp0_iter3_empty_n_3_reg_2479;
        ap_reg_pp0_iter4_empty_n_4_reg_2471 <= ap_reg_pp0_iter3_empty_n_4_reg_2471;
        ap_reg_pp0_iter4_empty_n_5_reg_2475 <= ap_reg_pp0_iter3_empty_n_5_reg_2475;
        ap_reg_pp0_iter4_has_is_write_mode_reg_658 <= ap_reg_pp0_iter3_has_is_write_mode_reg_658;
        ap_reg_pp0_iter4_p_017_load_reg_2566 <= ap_reg_pp0_iter3_p_017_load_reg_2566;
        ap_reg_pp0_iter4_reset_reg_670 <= ap_reg_pp0_iter3_reset_reg_670;
        ap_reg_pp0_iter4_tmp_eop_reg_2560 <= ap_reg_pp0_iter3_tmp_eop_reg_2560;
        ap_reg_pp0_iter4_tmp_len_reg_2490 <= ap_reg_pp0_iter3_tmp_len_reg_2490;
        ap_reg_pp0_iter5_empty_n_3_reg_2479 <= ap_reg_pp0_iter4_empty_n_3_reg_2479;
        ap_reg_pp0_iter5_empty_n_4_reg_2471 <= ap_reg_pp0_iter4_empty_n_4_reg_2471;
        ap_reg_pp0_iter5_empty_n_5_reg_2475 <= ap_reg_pp0_iter4_empty_n_5_reg_2475;
        ap_reg_pp0_iter5_has_is_write_mode_reg_658 <= ap_reg_pp0_iter4_has_is_write_mode_reg_658;
        ap_reg_pp0_iter5_p_017_load_reg_2566 <= ap_reg_pp0_iter4_p_017_load_reg_2566;
        ap_reg_pp0_iter5_reset_reg_670 <= ap_reg_pp0_iter4_reset_reg_670;
        ap_reg_pp0_iter5_tmp_eop_reg_2560 <= ap_reg_pp0_iter4_tmp_eop_reg_2560;
        ap_reg_pp0_iter5_tmp_len_reg_2490 <= ap_reg_pp0_iter4_tmp_len_reg_2490;
        ap_reg_pp0_iter6_empty_n_3_reg_2479 <= ap_reg_pp0_iter5_empty_n_3_reg_2479;
        ap_reg_pp0_iter6_empty_n_4_reg_2471 <= ap_reg_pp0_iter5_empty_n_4_reg_2471;
        ap_reg_pp0_iter6_empty_n_5_reg_2475 <= ap_reg_pp0_iter5_empty_n_5_reg_2475;
        ap_reg_pp0_iter6_has_is_write_mode_reg_658 <= ap_reg_pp0_iter5_has_is_write_mode_reg_658;
        ap_reg_pp0_iter6_p_017_load_reg_2566 <= ap_reg_pp0_iter5_p_017_load_reg_2566;
        ap_reg_pp0_iter6_reset_reg_670 <= ap_reg_pp0_iter5_reset_reg_670;
        ap_reg_pp0_iter6_tmp_eop_reg_2560 <= ap_reg_pp0_iter5_tmp_eop_reg_2560;
        ap_reg_pp0_iter6_tmp_len_reg_2490 <= ap_reg_pp0_iter5_tmp_len_reg_2490;
        ap_reg_pp0_iter7_empty_n_3_reg_2479 <= ap_reg_pp0_iter6_empty_n_3_reg_2479;
        ap_reg_pp0_iter7_empty_n_4_reg_2471 <= ap_reg_pp0_iter6_empty_n_4_reg_2471;
        ap_reg_pp0_iter7_empty_n_5_reg_2475 <= ap_reg_pp0_iter6_empty_n_5_reg_2475;
        ap_reg_pp0_iter7_has_is_write_mode_reg_658 <= ap_reg_pp0_iter6_has_is_write_mode_reg_658;
        ap_reg_pp0_iter7_p_017_load_reg_2566 <= ap_reg_pp0_iter6_p_017_load_reg_2566;
        ap_reg_pp0_iter7_reset_reg_670 <= ap_reg_pp0_iter6_reset_reg_670;
        ap_reg_pp0_iter7_tmp_eop_reg_2560 <= ap_reg_pp0_iter6_tmp_eop_reg_2560;
        ap_reg_pp0_iter7_tmp_len_reg_2490 <= ap_reg_pp0_iter6_tmp_len_reg_2490;
        ap_reg_pp0_iter8_empty_n_3_reg_2479 <= ap_reg_pp0_iter7_empty_n_3_reg_2479;
        ap_reg_pp0_iter8_empty_n_4_reg_2471 <= ap_reg_pp0_iter7_empty_n_4_reg_2471;
        ap_reg_pp0_iter8_empty_n_5_reg_2475 <= ap_reg_pp0_iter7_empty_n_5_reg_2475;
        ap_reg_pp0_iter8_has_is_write_mode_reg_658 <= ap_reg_pp0_iter7_has_is_write_mode_reg_658;
        ap_reg_pp0_iter8_p_017_load_reg_2566 <= ap_reg_pp0_iter7_p_017_load_reg_2566;
        ap_reg_pp0_iter8_tmp_eop_reg_2560 <= ap_reg_pp0_iter7_tmp_eop_reg_2560;
        ap_reg_pp0_iter8_tmp_len_reg_2490 <= ap_reg_pp0_iter7_tmp_len_reg_2490;
        ap_reg_pp0_iter9_empty_n_3_reg_2479 <= ap_reg_pp0_iter8_empty_n_3_reg_2479;
        ap_reg_pp0_iter9_empty_n_4_reg_2471 <= ap_reg_pp0_iter8_empty_n_4_reg_2471;
        ap_reg_pp0_iter9_empty_n_5_reg_2475 <= ap_reg_pp0_iter8_empty_n_5_reg_2475;
        ap_reg_pp0_iter9_has_is_write_mode_reg_658 <= ap_reg_pp0_iter8_has_is_write_mode_reg_658;
        ap_reg_pp0_iter9_p_017_load_reg_2566 <= ap_reg_pp0_iter8_p_017_load_reg_2566;
        ap_reg_pp0_iter9_tmp_eop_reg_2560 <= ap_reg_pp0_iter8_tmp_eop_reg_2560;
        ap_reg_pp0_iter9_tmp_len_reg_2490 <= ap_reg_pp0_iter8_tmp_len_reg_2490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter2_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter2_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter2_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter2_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter2_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter2_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter2_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter2_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter2_reset_reg_670 == 1'd0))))) begin
        app_data_0_1_17_reg_2600 <= app_data_0_1_17_fu_1346_p3;
        tmp_14_reg_2606 <= tmp_14_fu_1354_p2;
        tmp_15_reg_2611 <= tmp_15_fu_1359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter4_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter4_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter4_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter4_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter4_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter4_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter4_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter4_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter4_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter4_reset_reg_670 == 1'd0))))) begin
        app_data_0_1_30_reg_2630 <= app_data_0_1_30_fu_1669_p3;
        tmp_26_reg_2636 <= tmp_26_fu_1677_p2;
        tmp_27_reg_2641 <= tmp_27_fu_1682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter6_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter6_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter6_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter6_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter6_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter6_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter6_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter6_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter6_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter6_reset_reg_670 == 1'd0))))) begin
        app_data_0_1_44_reg_2665 <= app_data_0_1_44_fu_2006_p3;
        tmp_40_reg_2671 <= tmp_40_fu_2014_p2;
        tmp_41_reg_2676 <= tmp_41_fu_2019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0))))) begin
        app_data_0_1_51_reg_2685 <= app_data_0_1_51_fu_2171_p3;
        tmp_47_reg_2691 <= tmp_47_fu_2179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter8_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter8_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter8_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter8_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter8_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter8_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter8_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter8_empty_n_4_reg_2471 == 1'd0))))) begin
        app_data_0_1_58_reg_2696 <= app_data_0_1_58_fu_2343_p3;
        tmp_54_reg_2702 <= tmp_54_fu_2351_p2;
        tmp_55_reg_2707 <= tmp_55_fu_2356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_5_reg_2475 == 1'd1) & (empty_n_3_reg_2479 == 1'd1) & (p_017_load_load_fu_850_p1 == 1'd1) & (reset_reg_670 == 1'd0) & (empty_n_4_reg_2471 == 1'd0)) | ((empty_n_3_reg_2479 == 1'd1) & (p_017_load_load_fu_850_p1 == 1'd1) & (has_is_write_mode_reg_658 == 1'd1) & (reset_reg_670 == 1'd0) & (empty_n_4_reg_2471 == 1'd0))))) begin
        app_data_0_1_5_reg_2570 <= app_data_0_1_5_fu_1013_p3;
        icmp2_reg_2581 <= icmp2_fu_1035_p2;
        tmp_6_reg_2576 <= tmp_6_fu_1021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_5_fu_778_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0))))) begin
        empty_n_3_reg_2479 <= grp_nbread_fu_622_p4_0;
        tmp_data_V_reg_2483 <= app_output_data_V_data_V_dout;
        tmp_eop_reg_2560 <= app_output_data_V_eop_dout;
        tmp_len_reg_2490 <= app_output_data_V_len_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_4_reg_2471 <= reset_app_output_data_demux_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_5_reg_2475 <= app_is_write_mode_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_5_reg_2475 == 1'd1) & (empty_n_3_reg_2479 == 1'd1) & (empty_n_4_reg_2471 == 1'd0)) | ((empty_n_3_reg_2479 == 1'd1) & (has_is_write_mode_reg_658 == 1'd1) & (empty_n_4_reg_2471 == 1'd0))))) begin
        p_017_load_reg_2566 <= tmp_fu_606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0))))) begin
        tmp_33_reg_2660 <= tmp_33_fu_1840_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_fu_606 <= app_is_write_mode_V_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if ((1'b1 == ap_condition_653)) begin
            ap_phi_mux_app_data_0_1_50_phi_fu_762_p4 = p_Result_50_fu_2141_p5;
        end else if ((1'b1 == ap_condition_645)) begin
            ap_phi_mux_app_data_0_1_50_phi_fu_762_p4 = app_data_0_1_49_fu_2127_p3;
        end else begin
            ap_phi_mux_app_data_0_1_50_phi_fu_762_p4 = ap_phi_reg_pp0_iter8_app_data_0_1_50_reg_759;
        end
    end else begin
        ap_phi_mux_app_data_0_1_50_phi_fu_762_p4 = ap_phi_reg_pp0_iter8_app_data_0_1_50_reg_759;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1949)) begin
        if (((empty_n_5_fu_778_p1 == 1'd1) & (ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0))) begin
            ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4 = app_is_write_mode_V_empty_n;
        end else if ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd1)) begin
            ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4 = ap_phi_mux_has_is_write_mode_phi_fu_662_p4;
        end else begin
            ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4 = ap_phi_reg_pp0_iter0_has_is_write_mode_1_reg_682;
        end
    end else begin
        ap_phi_mux_has_is_write_mode_1_phi_fu_685_p4 = ap_phi_reg_pp0_iter0_has_is_write_mode_1_reg_682;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_has_is_write_mode_phi_fu_662_p4 = has_is_write_mode_3_reg_702;
    end else begin
        ap_phi_mux_has_is_write_mode_phi_fu_662_p4 = has_is_write_mode_reg_658;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_530)) begin
        if (((empty_n_4_fu_773_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0))) begin
            ap_phi_mux_reset_1_phi_fu_695_p4 = reset_app_output_data_demux_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1)) begin
            ap_phi_mux_reset_1_phi_fu_695_p4 = ap_phi_mux_reset_phi_fu_674_p4;
        end else begin
            ap_phi_mux_reset_1_phi_fu_695_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_692;
        end
    end else begin
        ap_phi_mux_reset_1_phi_fu_695_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_692;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_674_p4 = reset_3_reg_717;
    end else begin
        ap_phi_mux_reset_phi_fu_674_p4 = reset_reg_670;
    end
end

always @ (*) begin
    if (((app_is_write_mode_V_empty_n == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1) | (empty_n_4_fu_773_p1 == 1'd1))) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (app_is_write_mode_V_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))))) begin
        app_is_write_mode_V_read = 1'b1;
    end else begin
        app_is_write_mode_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((app_output_data_V_len_empty_n & app_output_data_V_eop_empty_n & app_output_data_V_data_V_empty_n) == 1'b1) & (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd1) | (empty_n_4_fu_773_p1 == 1'd1))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_5_fu_778_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0))))))) begin
        app_output_data_V_len0_update = 1'b1;
    end else begin
        app_output_data_V_len0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0))))) begin
        read_mode_app_output_data_V_data_V_blk_n = read_mode_app_output_data_V_data_V_full_n;
    end else begin
        read_mode_app_output_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0))))) begin
        read_mode_app_output_data_V_eop_blk_n = read_mode_app_output_data_V_eop_full_n;
    end else begin
        read_mode_app_output_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op104_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_mode_app_output_data_V_len1_update = 1'b1;
    end else begin
        read_mode_app_output_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0))))) begin
        read_mode_app_output_data_V_len_blk_n = read_mode_app_output_data_V_len_full_n;
    end else begin
        read_mode_app_output_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (reset_app_output_data_demux_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_app_output_data_demux_V_read = 1'b1;
    end else begin
        reset_app_output_data_demux_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (((ap_reg_pp0_iter9_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0))))) begin
        write_mode_app_output_data_V_data_V_blk_n = write_mode_app_output_data_V_data_V_full_n;
    end else begin
        write_mode_app_output_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (((ap_reg_pp0_iter9_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0))))) begin
        write_mode_app_output_data_V_eop_blk_n = write_mode_app_output_data_V_eop_full_n;
    end else begin
        write_mode_app_output_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (ap_predicate_op289_write_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_mode_app_output_data_V_len1_update = 1'b1;
    end else begin
        write_mode_app_output_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (((ap_reg_pp0_iter9_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0))))) begin
        write_mode_app_output_data_V_len_blk_n = write_mode_app_output_data_V_len_full_n;
    end else begin
        write_mode_app_output_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((read_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op104_write_state4 == 1'b1)) | ((write_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (ap_predicate_op289_write_state12 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((read_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op104_write_state4 == 1'b1)) | ((write_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (ap_predicate_op289_write_state12 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((read_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op104_write_state4 == 1'b1)) | ((write_mode_app_output_data_V_len1_status == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (ap_predicate_op289_write_state12 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter10 = ((write_mode_app_output_data_V_len1_status == 1'b0) & (ap_predicate_op289_write_state12 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((read_mode_app_output_data_V_len1_status == 1'b0) & (ap_predicate_op104_write_state4 == 1'b1));
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1949 = ((ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_224 = (((empty_n_5_fu_778_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)) | ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_326 = (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (tmp_3_31_fu_1177_p2 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_670 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (tmp_3_31_fu_1177_p2 == 1'd0) & (ap_reg_pp0_iter1_reset_reg_670 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)));
end

always @ (*) begin
    ap_condition_379 = (((ap_reg_pp0_iter3_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter3_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_2475 == 1'd1) & (tmp_20_fu_1500_p2 == 1'd0) & (ap_reg_pp0_iter3_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter3_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter3_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter3_has_is_write_mode_reg_658 == 1'd1) & (tmp_20_fu_1500_p2 == 1'd0) & (ap_reg_pp0_iter3_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_670 == 1'd0)));
end

always @ (*) begin
    ap_condition_430 = (((ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_empty_n_5_reg_2475 == 1'd1) & (tmp_32_fu_1823_p2 == 1'd0) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_has_is_write_mode_reg_658 == 1'd1) & (tmp_32_fu_1823_p2 == 1'd0) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0)));
end

always @ (*) begin
    ap_condition_527 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_530 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_555 = ((ap_phi_mux_has_is_write_mode_phi_fu_662_p4 == 1'd0) & (empty_n_5_fu_778_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_674_p4 == 1'd0) & (empty_n_4_fu_773_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_578 = (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (tmp_3_31_fu_1177_p2 == 1'd1) & (ap_reg_pp0_iter1_reset_reg_670 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (tmp_3_31_fu_1177_p2 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter1_reset_reg_670 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)));
end

always @ (*) begin
    ap_condition_601 = (((tmp_20_fu_1500_p2 == 1'd1) & (ap_reg_pp0_iter3_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter3_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter3_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter3_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_670 == 1'd0)) | ((tmp_20_fu_1500_p2 == 1'd1) & (ap_reg_pp0_iter3_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter3_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter3_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter3_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter3_reset_reg_670 == 1'd0)));
end

always @ (*) begin
    ap_condition_626 = (((tmp_32_fu_1823_p2 == 1'd1) & (ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0)) | ((tmp_32_fu_1823_p2 == 1'd1) & (ap_reg_pp0_iter5_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter5_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter5_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter5_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter5_reset_reg_670 == 1'd0)));
end

always @ (*) begin
    ap_condition_645 = (((tmp_45_fu_2136_p2 == 1'd1) & (ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter7_reset_reg_670 == 1'd0)) | ((tmp_45_fu_2136_p2 == 1'd1) & (ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter7_reset_reg_670 == 1'd0)));
end

always @ (*) begin
    ap_condition_653 = (((ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_empty_n_5_reg_2475 == 1'd1) & (tmp_45_fu_2136_p2 == 1'd0) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter7_reset_reg_670 == 1'd0)) | ((ap_reg_pp0_iter7_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter7_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter7_has_is_write_mode_reg_658 == 1'd1) & (tmp_45_fu_2136_p2 == 1'd0) & (ap_reg_pp0_iter7_empty_n_4_reg_2471 == 1'd0) & (ap_reg_pp0_iter7_reset_reg_670 == 1'd0)));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_app_data_0_1_11_reg_732 = 'bx;

assign ap_phi_reg_pp0_iter0_app_data_0_1_24_reg_741 = 'bx;

assign ap_phi_reg_pp0_iter0_app_data_0_1_37_reg_750 = 'bx;

assign ap_phi_reg_pp0_iter0_has_is_write_mode_1_reg_682 = 'bx;

assign ap_phi_reg_pp0_iter0_has_is_write_mode_3_reg_702 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_692 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_3_reg_717 = 'bx;

assign ap_phi_reg_pp0_iter8_app_data_0_1_50_reg_759 = 'bx;

always @ (*) begin
    ap_predicate_op104_write_state4 = (((ap_reg_pp0_iter1_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter1_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter1_has_is_write_mode_reg_658 == 1'd1) & (p_017_load_reg_2566 == 1'd0) & (ap_reg_pp0_iter1_empty_n_4_reg_2471 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op289_write_state12 = (((ap_reg_pp0_iter9_empty_n_5_reg_2475 == 1'd1) & (ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0)) | ((ap_reg_pp0_iter9_p_017_load_reg_2566 == 1'd1) & (ap_reg_pp0_iter9_empty_n_3_reg_2479 == 1'd1) & (ap_reg_pp0_iter9_has_is_write_mode_reg_658 == 1'd1) & (ap_reg_pp0_iter9_empty_n_4_reg_2471 == 1'd0)));
end

assign ap_ready = 1'b0;

assign app_data_0_1_10_fu_1169_p3 = ((tmp_1_fu_1152_p2[0:0] === 1'b1) ? app_data_0_1_s_fu_1144_p3 : p_Result_10_fu_1157_p5);

assign app_data_0_1_12_fu_1211_p3 = ((tmp_7_fu_1194_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732 : p_Result_12_fu_1199_p5);

assign app_data_0_1_13_fu_1236_p3 = ((tmp_10_32_fu_1219_p2[0:0] === 1'b1) ? app_data_0_1_12_fu_1211_p3 : p_Result_13_fu_1224_p5);

assign app_data_0_1_14_fu_1271_p3 = ((icmp3_fu_1253_p2[0:0] === 1'b1) ? app_data_0_1_13_fu_1236_p3 : p_Result_14_fu_1259_p5);

assign app_data_0_1_15_fu_1296_p3 = ((tmp_11_fu_1279_p2[0:0] === 1'b1) ? app_data_0_1_14_fu_1271_p3 : p_Result_15_fu_1284_p5);

assign app_data_0_1_16_fu_1321_p3 = ((tmp_12_fu_1304_p2[0:0] === 1'b1) ? app_data_0_1_15_fu_1296_p3 : p_Result_16_fu_1309_p5);

assign app_data_0_1_17_fu_1346_p3 = ((tmp_13_fu_1329_p2[0:0] === 1'b1) ? app_data_0_1_16_fu_1321_p3 : p_Result_17_fu_1334_p5);

assign app_data_0_1_18_fu_1375_p3 = ((tmp_14_reg_2606[0:0] === 1'b1) ? app_data_0_1_17_reg_2600 : p_Result_18_fu_1364_p5);

assign app_data_0_1_19_fu_1393_p3 = ((tmp_15_reg_2611[0:0] === 1'b1) ? app_data_0_1_18_fu_1375_p3 : p_Result_19_fu_1381_p5);

assign app_data_0_1_1_fu_903_p3 = ((icmp_fu_885_p2[0:0] === 1'b1) ? app_data_0_1_fu_869_p3 : p_Result_1_fu_891_p5);

assign app_data_0_1_20_fu_1417_p3 = ((tmp_16_fu_1400_p2[0:0] === 1'b1) ? app_data_0_1_19_fu_1393_p3 : p_Result_20_fu_1405_p5);

assign app_data_0_1_21_fu_1442_p3 = ((tmp_17_fu_1425_p2[0:0] === 1'b1) ? app_data_0_1_20_fu_1417_p3 : p_Result_21_fu_1430_p5);

assign app_data_0_1_22_fu_1467_p3 = ((tmp_18_fu_1450_p2[0:0] === 1'b1) ? app_data_0_1_21_fu_1442_p3 : p_Result_22_fu_1455_p5);

assign app_data_0_1_23_fu_1492_p3 = ((tmp_19_fu_1475_p2[0:0] === 1'b1) ? app_data_0_1_22_fu_1467_p3 : p_Result_23_fu_1480_p5);

assign app_data_0_1_25_fu_1534_p3 = ((tmp_21_fu_1517_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741 : p_Result_25_fu_1522_p5);

assign app_data_0_1_26_fu_1559_p3 = ((tmp_22_fu_1542_p2[0:0] === 1'b1) ? app_data_0_1_25_fu_1534_p3 : p_Result_26_fu_1547_p5);

assign app_data_0_1_27_fu_1584_p3 = ((tmp_23_fu_1567_p2[0:0] === 1'b1) ? app_data_0_1_26_fu_1559_p3 : p_Result_27_fu_1572_p5);

assign app_data_0_1_28_fu_1609_p3 = ((tmp_24_fu_1592_p2[0:0] === 1'b1) ? app_data_0_1_27_fu_1584_p3 : p_Result_28_fu_1597_p5);

assign app_data_0_1_29_fu_1634_p3 = ((tmp_25_fu_1617_p2[0:0] === 1'b1) ? app_data_0_1_28_fu_1609_p3 : p_Result_29_fu_1622_p5);

assign app_data_0_1_2_fu_928_p3 = ((tmp_2_25_fu_911_p2[0:0] === 1'b1) ? app_data_0_1_1_fu_903_p3 : p_Result_2_fu_916_p5);

assign app_data_0_1_30_fu_1669_p3 = ((icmp4_fu_1651_p2[0:0] === 1'b1) ? app_data_0_1_29_fu_1634_p3 : p_Result_30_fu_1657_p5);

assign app_data_0_1_31_fu_1698_p3 = ((tmp_26_reg_2636[0:0] === 1'b1) ? app_data_0_1_30_reg_2630 : p_Result_31_fu_1687_p5);

assign app_data_0_1_32_fu_1716_p3 = ((tmp_27_reg_2641[0:0] === 1'b1) ? app_data_0_1_31_fu_1698_p3 : p_Result_32_fu_1704_p5);

assign app_data_0_1_33_fu_1740_p3 = ((tmp_28_fu_1723_p2[0:0] === 1'b1) ? app_data_0_1_32_fu_1716_p3 : p_Result_33_fu_1728_p5);

assign app_data_0_1_34_fu_1765_p3 = ((tmp_29_fu_1748_p2[0:0] === 1'b1) ? app_data_0_1_33_fu_1740_p3 : p_Result_34_fu_1753_p5);

assign app_data_0_1_35_fu_1790_p3 = ((tmp_30_fu_1773_p2[0:0] === 1'b1) ? app_data_0_1_34_fu_1765_p3 : p_Result_35_fu_1778_p5);

assign app_data_0_1_36_fu_1815_p3 = ((tmp_31_fu_1798_p2[0:0] === 1'b1) ? app_data_0_1_35_fu_1790_p3 : p_Result_36_fu_1803_p5);

assign app_data_0_1_38_fu_1857_p3 = ((tmp_33_reg_2660[0:0] === 1'b1) ? ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750 : p_Result_38_fu_1845_p5);

assign app_data_0_1_39_fu_1881_p3 = ((tmp_34_fu_1864_p2[0:0] === 1'b1) ? app_data_0_1_38_fu_1857_p3 : p_Result_39_fu_1869_p5);

assign app_data_0_1_3_fu_963_p3 = ((icmp1_fu_945_p2[0:0] === 1'b1) ? app_data_0_1_2_fu_928_p3 : p_Result_3_fu_951_p5);

assign app_data_0_1_40_fu_1906_p3 = ((tmp_35_fu_1889_p2[0:0] === 1'b1) ? app_data_0_1_39_fu_1881_p3 : p_Result_40_fu_1894_p5);

assign app_data_0_1_41_fu_1931_p3 = ((tmp_36_fu_1914_p2[0:0] === 1'b1) ? app_data_0_1_40_fu_1906_p3 : p_Result_41_fu_1919_p5);

assign app_data_0_1_42_fu_1956_p3 = ((tmp_37_fu_1939_p2[0:0] === 1'b1) ? app_data_0_1_41_fu_1931_p3 : p_Result_42_fu_1944_p5);

assign app_data_0_1_43_fu_1981_p3 = ((tmp_38_fu_1964_p2[0:0] === 1'b1) ? app_data_0_1_42_fu_1956_p3 : p_Result_43_fu_1969_p5);

assign app_data_0_1_44_fu_2006_p3 = ((tmp_39_fu_1989_p2[0:0] === 1'b1) ? app_data_0_1_43_fu_1981_p3 : p_Result_44_fu_1994_p5);

assign app_data_0_1_45_fu_2035_p3 = ((tmp_40_reg_2671[0:0] === 1'b1) ? app_data_0_1_44_reg_2665 : p_Result_45_fu_2024_p5);

assign app_data_0_1_46_fu_2053_p3 = ((tmp_41_reg_2676[0:0] === 1'b1) ? app_data_0_1_45_fu_2035_p3 : p_Result_46_fu_2041_p5);

assign app_data_0_1_47_fu_2077_p3 = ((tmp_42_fu_2060_p2[0:0] === 1'b1) ? app_data_0_1_46_fu_2053_p3 : p_Result_47_fu_2065_p5);

assign app_data_0_1_48_fu_2102_p3 = ((tmp_43_fu_2085_p2[0:0] === 1'b1) ? app_data_0_1_47_fu_2077_p3 : p_Result_48_fu_2090_p5);

assign app_data_0_1_49_fu_2127_p3 = ((tmp_44_fu_2110_p2[0:0] === 1'b1) ? app_data_0_1_48_fu_2102_p3 : p_Result_49_fu_2115_p5);

assign app_data_0_1_4_fu_988_p3 = ((tmp_4_26_fu_971_p2[0:0] === 1'b1) ? app_data_0_1_3_fu_963_p3 : p_Result_4_fu_976_p5);

assign app_data_0_1_51_fu_2171_p3 = ((tmp_46_fu_2154_p2[0:0] === 1'b1) ? ap_phi_mux_app_data_0_1_50_phi_fu_762_p4 : p_Result_51_fu_2159_p5);

assign app_data_0_1_52_fu_2195_p3 = ((tmp_47_reg_2691[0:0] === 1'b1) ? app_data_0_1_51_reg_2685 : p_Result_52_fu_2184_p5);

assign app_data_0_1_53_fu_2218_p3 = ((tmp_48_fu_2201_p2[0:0] === 1'b1) ? app_data_0_1_52_fu_2195_p3 : p_Result_53_fu_2206_p5);

assign app_data_0_1_54_fu_2243_p3 = ((tmp_49_fu_2226_p2[0:0] === 1'b1) ? app_data_0_1_53_fu_2218_p3 : p_Result_54_fu_2231_p5);

assign app_data_0_1_55_fu_2268_p3 = ((tmp_50_fu_2251_p2[0:0] === 1'b1) ? app_data_0_1_54_fu_2243_p3 : p_Result_55_fu_2256_p5);

assign app_data_0_1_56_fu_2293_p3 = ((tmp_51_fu_2276_p2[0:0] === 1'b1) ? app_data_0_1_55_fu_2268_p3 : p_Result_56_fu_2281_p5);

assign app_data_0_1_57_fu_2318_p3 = ((tmp_52_fu_2301_p2[0:0] === 1'b1) ? app_data_0_1_56_fu_2293_p3 : p_Result_57_fu_2306_p5);

assign app_data_0_1_58_fu_2343_p3 = ((tmp_53_fu_2326_p2[0:0] === 1'b1) ? app_data_0_1_57_fu_2318_p3 : p_Result_58_fu_2331_p5);

assign app_data_0_1_59_fu_2372_p3 = ((tmp_54_reg_2702[0:0] === 1'b1) ? app_data_0_1_58_reg_2696 : p_Result_59_fu_2361_p5);

assign app_data_0_1_5_fu_1013_p3 = ((tmp_5_27_fu_996_p2[0:0] === 1'b1) ? app_data_0_1_4_fu_988_p3 : p_Result_5_fu_1001_p5);

assign app_data_0_1_60_fu_2390_p3 = ((tmp_55_reg_2707[0:0] === 1'b1) ? app_data_0_1_59_fu_2372_p3 : p_Result_60_fu_2378_p5);

assign app_data_0_1_61_fu_2414_p3 = ((tmp_56_fu_2397_p2[0:0] === 1'b1) ? app_data_0_1_60_fu_2390_p3 : p_Result_61_fu_2402_p5);

assign app_data_0_1_6_fu_1052_p3 = ((tmp_6_reg_2576[0:0] === 1'b1) ? app_data_0_1_5_reg_2570 : p_Result_6_fu_1041_p5);

assign app_data_0_1_7_fu_1070_p3 = ((icmp2_reg_2581[0:0] === 1'b1) ? app_data_0_1_6_fu_1052_p3 : p_Result_7_fu_1058_p5);

assign app_data_0_1_8_fu_1094_p3 = ((tmp_8_fu_1077_p2[0:0] === 1'b1) ? app_data_0_1_7_fu_1070_p3 : p_Result_8_fu_1082_p5);

assign app_data_0_1_9_fu_1119_p3 = ((tmp_9_fu_1102_p2[0:0] === 1'b1) ? app_data_0_1_8_fu_1094_p3 : p_Result_9_fu_1107_p5);

assign app_data_0_1_fu_869_p3 = ((tmp_s_fu_853_p2[0:0] === 1'b1) ? p_Result_s_fu_858_p5 : tmp_data_V_reg_2483);

assign app_data_0_1_s_fu_1144_p3 = ((tmp_s_29_fu_1127_p2[0:0] === 1'b1) ? app_data_0_1_9_fu_1119_p3 : p_Result_s_30_fu_1132_p5);

assign app_output_data_V_data_V_read = app_output_data_V_len0_update;

assign app_output_data_V_eop_read = app_output_data_V_len0_update;

assign app_output_data_V_len_read = app_output_data_V_len0_update;

assign empty_n_4_fu_773_p1 = reset_app_output_data_demux_V_empty_n;

assign empty_n_5_fu_778_p1 = app_is_write_mode_V_empty_n;

assign grp_nbread_fu_622_p4_0 = (app_output_data_V_len_empty_n & app_output_data_V_eop_empty_n & app_output_data_V_data_V_empty_n);

assign icmp1_fu_945_p2 = ((tmp_5_fu_936_p4 != 14'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1035_p2 = ((tmp_6_28_fu_1026_p4 != 13'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1253_p2 = ((tmp_7_33_fu_1244_p4 != 12'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1651_p2 = ((tmp_8_34_fu_1642_p4 != 11'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_2431_p2 = ((tmp_9_35_fu_2422_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp_fu_885_p2 = ((tmp_2_fu_876_p4 != 15'd0) ? 1'b1 : 1'b0);

assign not_s_fu_824_p2 = (tmp_4_fu_818_p2 ^ 1'd1);

assign p_017_load_load_fu_850_p1 = tmp_fu_606;

assign p_Result_10_fu_1157_p5 = {{app_data_0_1_s_fu_1144_p3[511:96]}, {8'd0}, {app_data_0_1_s_fu_1144_p3[87:0]}};

assign p_Result_11_fu_1182_p5 = {{app_data_0_1_10_fu_1169_p3[511:104]}, {8'd0}, {app_data_0_1_10_fu_1169_p3[95:0]}};

assign p_Result_12_fu_1199_p5 = {{ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732[511:112]}, {8'd0}, {ap_phi_reg_pp0_iter3_app_data_0_1_11_reg_732[103:0]}};

assign p_Result_13_fu_1224_p5 = {{app_data_0_1_12_fu_1211_p3[511:120]}, {8'd0}, {app_data_0_1_12_fu_1211_p3[111:0]}};

assign p_Result_14_fu_1259_p5 = {{app_data_0_1_13_fu_1236_p3[511:128]}, {8'd0}, {app_data_0_1_13_fu_1236_p3[119:0]}};

assign p_Result_15_fu_1284_p5 = {{app_data_0_1_14_fu_1271_p3[511:136]}, {8'd0}, {app_data_0_1_14_fu_1271_p3[127:0]}};

assign p_Result_16_fu_1309_p5 = {{app_data_0_1_15_fu_1296_p3[511:144]}, {8'd0}, {app_data_0_1_15_fu_1296_p3[135:0]}};

assign p_Result_17_fu_1334_p5 = {{app_data_0_1_16_fu_1321_p3[511:152]}, {8'd0}, {app_data_0_1_16_fu_1321_p3[143:0]}};

assign p_Result_18_fu_1364_p5 = {{app_data_0_1_17_reg_2600[511:160]}, {8'd0}, {app_data_0_1_17_reg_2600[151:0]}};

assign p_Result_19_fu_1381_p5 = {{app_data_0_1_18_fu_1375_p3[511:168]}, {8'd0}, {app_data_0_1_18_fu_1375_p3[159:0]}};

assign p_Result_1_fu_891_p5 = {{app_data_0_1_fu_869_p3[511:16]}, {8'd0}, {app_data_0_1_fu_869_p3[7:0]}};

assign p_Result_20_fu_1405_p5 = {{app_data_0_1_19_fu_1393_p3[511:176]}, {8'd0}, {app_data_0_1_19_fu_1393_p3[167:0]}};

assign p_Result_21_fu_1430_p5 = {{app_data_0_1_20_fu_1417_p3[511:184]}, {8'd0}, {app_data_0_1_20_fu_1417_p3[175:0]}};

assign p_Result_22_fu_1455_p5 = {{app_data_0_1_21_fu_1442_p3[511:192]}, {8'd0}, {app_data_0_1_21_fu_1442_p3[183:0]}};

assign p_Result_23_fu_1480_p5 = {{app_data_0_1_22_fu_1467_p3[511:200]}, {8'd0}, {app_data_0_1_22_fu_1467_p3[191:0]}};

assign p_Result_24_fu_1505_p5 = {{app_data_0_1_23_fu_1492_p3[511:208]}, {8'd0}, {app_data_0_1_23_fu_1492_p3[199:0]}};

assign p_Result_25_fu_1522_p5 = {{ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741[511:216]}, {8'd0}, {ap_phi_reg_pp0_iter5_app_data_0_1_24_reg_741[207:0]}};

assign p_Result_26_fu_1547_p5 = {{app_data_0_1_25_fu_1534_p3[511:224]}, {8'd0}, {app_data_0_1_25_fu_1534_p3[215:0]}};

assign p_Result_27_fu_1572_p5 = {{app_data_0_1_26_fu_1559_p3[511:232]}, {8'd0}, {app_data_0_1_26_fu_1559_p3[223:0]}};

assign p_Result_28_fu_1597_p5 = {{app_data_0_1_27_fu_1584_p3[511:240]}, {8'd0}, {app_data_0_1_27_fu_1584_p3[231:0]}};

assign p_Result_29_fu_1622_p5 = {{app_data_0_1_28_fu_1609_p3[511:248]}, {8'd0}, {app_data_0_1_28_fu_1609_p3[239:0]}};

assign p_Result_2_fu_916_p5 = {{app_data_0_1_1_fu_903_p3[511:24]}, {8'd0}, {app_data_0_1_1_fu_903_p3[15:0]}};

assign p_Result_30_fu_1657_p5 = {{app_data_0_1_29_fu_1634_p3[511:256]}, {8'd0}, {app_data_0_1_29_fu_1634_p3[247:0]}};

assign p_Result_31_fu_1687_p5 = {{app_data_0_1_30_reg_2630[511:264]}, {8'd0}, {app_data_0_1_30_reg_2630[255:0]}};

assign p_Result_32_fu_1704_p5 = {{app_data_0_1_31_fu_1698_p3[511:272]}, {8'd0}, {app_data_0_1_31_fu_1698_p3[263:0]}};

assign p_Result_33_fu_1728_p5 = {{app_data_0_1_32_fu_1716_p3[511:280]}, {8'd0}, {app_data_0_1_32_fu_1716_p3[271:0]}};

assign p_Result_34_fu_1753_p5 = {{app_data_0_1_33_fu_1740_p3[511:288]}, {8'd0}, {app_data_0_1_33_fu_1740_p3[279:0]}};

assign p_Result_35_fu_1778_p5 = {{app_data_0_1_34_fu_1765_p3[511:296]}, {8'd0}, {app_data_0_1_34_fu_1765_p3[287:0]}};

assign p_Result_36_fu_1803_p5 = {{app_data_0_1_35_fu_1790_p3[511:304]}, {8'd0}, {app_data_0_1_35_fu_1790_p3[295:0]}};

assign p_Result_37_fu_1828_p5 = {{app_data_0_1_36_fu_1815_p3[511:312]}, {8'd0}, {app_data_0_1_36_fu_1815_p3[303:0]}};

assign p_Result_38_fu_1845_p5 = {{ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750[511:320]}, {8'd0}, {ap_phi_reg_pp0_iter7_app_data_0_1_37_reg_750[311:0]}};

assign p_Result_39_fu_1869_p5 = {{app_data_0_1_38_fu_1857_p3[511:328]}, {8'd0}, {app_data_0_1_38_fu_1857_p3[319:0]}};

assign p_Result_3_fu_951_p5 = {{app_data_0_1_2_fu_928_p3[511:32]}, {8'd0}, {app_data_0_1_2_fu_928_p3[23:0]}};

assign p_Result_40_fu_1894_p5 = {{app_data_0_1_39_fu_1881_p3[511:336]}, {8'd0}, {app_data_0_1_39_fu_1881_p3[327:0]}};

assign p_Result_41_fu_1919_p5 = {{app_data_0_1_40_fu_1906_p3[511:344]}, {8'd0}, {app_data_0_1_40_fu_1906_p3[335:0]}};

assign p_Result_42_fu_1944_p5 = {{app_data_0_1_41_fu_1931_p3[511:352]}, {8'd0}, {app_data_0_1_41_fu_1931_p3[343:0]}};

assign p_Result_43_fu_1969_p5 = {{app_data_0_1_42_fu_1956_p3[511:360]}, {8'd0}, {app_data_0_1_42_fu_1956_p3[351:0]}};

assign p_Result_44_fu_1994_p5 = {{app_data_0_1_43_fu_1981_p3[511:368]}, {8'd0}, {app_data_0_1_43_fu_1981_p3[359:0]}};

assign p_Result_45_fu_2024_p5 = {{app_data_0_1_44_reg_2665[511:376]}, {8'd0}, {app_data_0_1_44_reg_2665[367:0]}};

assign p_Result_46_fu_2041_p5 = {{app_data_0_1_45_fu_2035_p3[511:384]}, {8'd0}, {app_data_0_1_45_fu_2035_p3[375:0]}};

assign p_Result_47_fu_2065_p5 = {{app_data_0_1_46_fu_2053_p3[511:392]}, {8'd0}, {app_data_0_1_46_fu_2053_p3[383:0]}};

assign p_Result_48_fu_2090_p5 = {{app_data_0_1_47_fu_2077_p3[511:400]}, {8'd0}, {app_data_0_1_47_fu_2077_p3[391:0]}};

assign p_Result_49_fu_2115_p5 = {{app_data_0_1_48_fu_2102_p3[511:408]}, {8'd0}, {app_data_0_1_48_fu_2102_p3[399:0]}};

assign p_Result_4_fu_976_p5 = {{app_data_0_1_3_fu_963_p3[511:40]}, {8'd0}, {app_data_0_1_3_fu_963_p3[31:0]}};

assign p_Result_50_fu_2141_p5 = {{app_data_0_1_49_fu_2127_p3[511:416]}, {8'd0}, {app_data_0_1_49_fu_2127_p3[407:0]}};

assign p_Result_51_fu_2159_p5 = {{ap_phi_mux_app_data_0_1_50_phi_fu_762_p4[511:424]}, {8'd0}, {ap_phi_mux_app_data_0_1_50_phi_fu_762_p4[415:0]}};

assign p_Result_52_fu_2184_p5 = {{app_data_0_1_51_reg_2685[511:432]}, {8'd0}, {app_data_0_1_51_reg_2685[423:0]}};

assign p_Result_53_fu_2206_p5 = {{app_data_0_1_52_fu_2195_p3[511:440]}, {8'd0}, {app_data_0_1_52_fu_2195_p3[431:0]}};

assign p_Result_54_fu_2231_p5 = {{app_data_0_1_53_fu_2218_p3[511:448]}, {8'd0}, {app_data_0_1_53_fu_2218_p3[439:0]}};

assign p_Result_55_fu_2256_p5 = {{app_data_0_1_54_fu_2243_p3[511:456]}, {8'd0}, {app_data_0_1_54_fu_2243_p3[447:0]}};

assign p_Result_56_fu_2281_p5 = {{app_data_0_1_55_fu_2268_p3[511:464]}, {8'd0}, {app_data_0_1_55_fu_2268_p3[455:0]}};

assign p_Result_57_fu_2306_p5 = {{app_data_0_1_56_fu_2293_p3[511:472]}, {8'd0}, {app_data_0_1_56_fu_2293_p3[463:0]}};

assign p_Result_58_fu_2331_p5 = {{app_data_0_1_57_fu_2318_p3[511:480]}, {8'd0}, {app_data_0_1_57_fu_2318_p3[471:0]}};

assign p_Result_59_fu_2361_p5 = {{app_data_0_1_58_reg_2696[511:488]}, {8'd0}, {app_data_0_1_58_reg_2696[479:0]}};

assign p_Result_5_fu_1001_p5 = {{app_data_0_1_4_fu_988_p3[511:48]}, {8'd0}, {app_data_0_1_4_fu_988_p3[39:0]}};

assign p_Result_60_fu_2378_p5 = {{app_data_0_1_59_fu_2372_p3[511:496]}, {8'd0}, {app_data_0_1_59_fu_2372_p3[487:0]}};

assign p_Result_61_fu_2402_p5 = {{app_data_0_1_60_fu_2390_p3[511:504]}, {8'd0}, {app_data_0_1_60_fu_2390_p3[495:0]}};

assign p_Result_62_fu_2437_p5 = {{8'd0}, {app_data_0_1_61_fu_2414_p3[503:0]}};

assign p_Result_6_fu_1041_p5 = {{app_data_0_1_5_reg_2570[511:56]}, {8'd0}, {app_data_0_1_5_reg_2570[47:0]}};

assign p_Result_7_fu_1058_p5 = {{app_data_0_1_6_fu_1052_p3[511:64]}, {8'd0}, {app_data_0_1_6_fu_1052_p3[55:0]}};

assign p_Result_8_fu_1082_p5 = {{app_data_0_1_7_fu_1070_p3[511:72]}, {8'd0}, {app_data_0_1_7_fu_1070_p3[63:0]}};

assign p_Result_9_fu_1107_p5 = {{app_data_0_1_8_fu_1094_p3[511:80]}, {8'd0}, {app_data_0_1_8_fu_1094_p3[71:0]}};

assign p_Result_s_30_fu_1132_p5 = {{app_data_0_1_9_fu_1119_p3[511:88]}, {8'd0}, {app_data_0_1_9_fu_1119_p3[79:0]}};

assign p_Result_s_fu_858_p5 = {{tmp_data_V_reg_2483[511:8]}, {8'd0}};

assign p_reset_1_fu_830_p2 = (not_s_fu_824_p2 & ap_phi_mux_reset_1_phi_fu_695_p4);

assign p_s_fu_837_p3 = ((tmp_4_fu_818_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_812_p2);

assign read_mode_app_output_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_reg_2483;

assign read_mode_app_output_data_V_data_V_write = read_mode_app_output_data_V_len1_update;

assign read_mode_app_output_data_V_eop_din = ap_reg_pp0_iter1_tmp_eop_reg_2560;

assign read_mode_app_output_data_V_eop_write = read_mode_app_output_data_V_len1_update;

assign read_mode_app_output_data_V_len1_status = (read_mode_app_output_data_V_len_full_n & read_mode_app_output_data_V_eop_full_n & read_mode_app_output_data_V_data_V_full_n);

assign read_mode_app_output_data_V_len_din = ap_reg_pp0_iter1_tmp_len_reg_2490;

assign read_mode_app_output_data_V_len_write = read_mode_app_output_data_V_len1_update;

assign reset_cnt_1_fu_812_p2 = (reset_cnt_fu_602 + 32'd1);

assign tmp_10_32_fu_1219_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd14) ? 1'b1 : 1'b0);

assign tmp_11_fu_1279_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd16) ? 1'b1 : 1'b0);

assign tmp_12_fu_1304_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd17) ? 1'b1 : 1'b0);

assign tmp_13_fu_1329_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd18) ? 1'b1 : 1'b0);

assign tmp_14_fu_1354_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd19) ? 1'b1 : 1'b0);

assign tmp_15_fu_1359_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd20) ? 1'b1 : 1'b0);

assign tmp_16_fu_1400_p2 = ((ap_reg_pp0_iter3_tmp_len_reg_2490 > 16'd21) ? 1'b1 : 1'b0);

assign tmp_17_fu_1425_p2 = ((ap_reg_pp0_iter3_tmp_len_reg_2490 > 16'd22) ? 1'b1 : 1'b0);

assign tmp_18_fu_1450_p2 = ((ap_reg_pp0_iter3_tmp_len_reg_2490 > 16'd23) ? 1'b1 : 1'b0);

assign tmp_19_fu_1475_p2 = ((ap_reg_pp0_iter3_tmp_len_reg_2490 > 16'd24) ? 1'b1 : 1'b0);

assign tmp_1_fu_1152_p2 = ((ap_reg_pp0_iter1_tmp_len_reg_2490 > 16'd11) ? 1'b1 : 1'b0);

assign tmp_20_fu_1500_p2 = ((ap_reg_pp0_iter3_tmp_len_reg_2490 > 16'd25) ? 1'b1 : 1'b0);

assign tmp_21_fu_1517_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd26) ? 1'b1 : 1'b0);

assign tmp_22_fu_1542_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd27) ? 1'b1 : 1'b0);

assign tmp_23_fu_1567_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd28) ? 1'b1 : 1'b0);

assign tmp_24_fu_1592_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd29) ? 1'b1 : 1'b0);

assign tmp_25_fu_1617_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd30) ? 1'b1 : 1'b0);

assign tmp_26_fu_1677_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd32) ? 1'b1 : 1'b0);

assign tmp_27_fu_1682_p2 = ((ap_reg_pp0_iter4_tmp_len_reg_2490 > 16'd33) ? 1'b1 : 1'b0);

assign tmp_28_fu_1723_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd34) ? 1'b1 : 1'b0);

assign tmp_29_fu_1748_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd35) ? 1'b1 : 1'b0);

assign tmp_2_25_fu_911_p2 = ((tmp_len_reg_2490 > 16'd2) ? 1'b1 : 1'b0);

assign tmp_2_fu_876_p4 = {{tmp_len_reg_2490[15:1]}};

assign tmp_30_fu_1773_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd36) ? 1'b1 : 1'b0);

assign tmp_31_fu_1798_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd37) ? 1'b1 : 1'b0);

assign tmp_32_fu_1823_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd38) ? 1'b1 : 1'b0);

assign tmp_33_fu_1840_p2 = ((ap_reg_pp0_iter5_tmp_len_reg_2490 > 16'd39) ? 1'b1 : 1'b0);

assign tmp_34_fu_1864_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd40) ? 1'b1 : 1'b0);

assign tmp_35_fu_1889_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd41) ? 1'b1 : 1'b0);

assign tmp_36_fu_1914_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd42) ? 1'b1 : 1'b0);

assign tmp_37_fu_1939_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd43) ? 1'b1 : 1'b0);

assign tmp_38_fu_1964_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd44) ? 1'b1 : 1'b0);

assign tmp_39_fu_1989_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd45) ? 1'b1 : 1'b0);

assign tmp_3_31_fu_1177_p2 = ((ap_reg_pp0_iter1_tmp_len_reg_2490 > 16'd12) ? 1'b1 : 1'b0);

assign tmp_40_fu_2014_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd46) ? 1'b1 : 1'b0);

assign tmp_41_fu_2019_p2 = ((ap_reg_pp0_iter6_tmp_len_reg_2490 > 16'd47) ? 1'b1 : 1'b0);

assign tmp_42_fu_2060_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd48) ? 1'b1 : 1'b0);

assign tmp_43_fu_2085_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd49) ? 1'b1 : 1'b0);

assign tmp_44_fu_2110_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd50) ? 1'b1 : 1'b0);

assign tmp_45_fu_2136_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd51) ? 1'b1 : 1'b0);

assign tmp_46_fu_2154_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd52) ? 1'b1 : 1'b0);

assign tmp_47_fu_2179_p2 = ((ap_reg_pp0_iter7_tmp_len_reg_2490 > 16'd53) ? 1'b1 : 1'b0);

assign tmp_48_fu_2201_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd54) ? 1'b1 : 1'b0);

assign tmp_49_fu_2226_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd55) ? 1'b1 : 1'b0);

assign tmp_4_26_fu_971_p2 = ((tmp_len_reg_2490 > 16'd4) ? 1'b1 : 1'b0);

assign tmp_4_fu_818_p2 = ((reset_cnt_1_fu_812_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_50_fu_2251_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd56) ? 1'b1 : 1'b0);

assign tmp_51_fu_2276_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd57) ? 1'b1 : 1'b0);

assign tmp_52_fu_2301_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd58) ? 1'b1 : 1'b0);

assign tmp_53_fu_2326_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd59) ? 1'b1 : 1'b0);

assign tmp_54_fu_2351_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd60) ? 1'b1 : 1'b0);

assign tmp_55_fu_2356_p2 = ((ap_reg_pp0_iter8_tmp_len_reg_2490 > 16'd61) ? 1'b1 : 1'b0);

assign tmp_56_fu_2397_p2 = ((ap_reg_pp0_iter9_tmp_len_reg_2490 > 16'd62) ? 1'b1 : 1'b0);

assign tmp_5_27_fu_996_p2 = ((tmp_len_reg_2490 > 16'd5) ? 1'b1 : 1'b0);

assign tmp_5_fu_936_p4 = {{tmp_len_reg_2490[15:2]}};

assign tmp_6_28_fu_1026_p4 = {{tmp_len_reg_2490[15:3]}};

assign tmp_6_fu_1021_p2 = ((tmp_len_reg_2490 > 16'd6) ? 1'b1 : 1'b0);

assign tmp_7_33_fu_1244_p4 = {{ap_reg_pp0_iter2_tmp_len_reg_2490[15:4]}};

assign tmp_7_fu_1194_p2 = ((ap_reg_pp0_iter2_tmp_len_reg_2490 > 16'd13) ? 1'b1 : 1'b0);

assign tmp_8_34_fu_1642_p4 = {{ap_reg_pp0_iter4_tmp_len_reg_2490[15:5]}};

assign tmp_8_fu_1077_p2 = ((ap_reg_pp0_iter1_tmp_len_reg_2490 > 16'd8) ? 1'b1 : 1'b0);

assign tmp_9_35_fu_2422_p4 = {{ap_reg_pp0_iter9_tmp_len_reg_2490[15:6]}};

assign tmp_9_fu_1102_p2 = ((ap_reg_pp0_iter1_tmp_len_reg_2490 > 16'd9) ? 1'b1 : 1'b0);

assign tmp_s_29_fu_1127_p2 = ((ap_reg_pp0_iter1_tmp_len_reg_2490 > 16'd10) ? 1'b1 : 1'b0);

assign tmp_s_fu_853_p2 = ((tmp_len_reg_2490 == 16'd0) ? 1'b1 : 1'b0);

assign write_mode_app_output_data_V_data_V_din = ((icmp5_fu_2431_p2[0:0] === 1'b1) ? app_data_0_1_61_fu_2414_p3 : p_Result_62_fu_2437_p5);

assign write_mode_app_output_data_V_data_V_write = write_mode_app_output_data_V_len1_update;

assign write_mode_app_output_data_V_eop_din = ap_reg_pp0_iter9_tmp_eop_reg_2560;

assign write_mode_app_output_data_V_eop_write = write_mode_app_output_data_V_len1_update;

assign write_mode_app_output_data_V_len1_status = (write_mode_app_output_data_V_len_full_n & write_mode_app_output_data_V_eop_full_n & write_mode_app_output_data_V_data_V_full_n);

assign write_mode_app_output_data_V_len_din = ap_reg_pp0_iter9_tmp_len_reg_2490;

assign write_mode_app_output_data_V_len_write = write_mode_app_output_data_V_len1_update;

endmodule //app_output_data_demux
