set_property PACKAGE_PIN V17 [get_ports {reset}]
set_property PACKAGE_PIN U17 [get_ports {anjian}]

set_property PACKAGE_PIN W7 [get_ports {shuchu[6]}]
set_property PACKAGE_PIN W6 [get_ports {shuchu[5]}]
set_property PACKAGE_PIN U8 [get_ports {shuchu[4]}]
set_property PACKAGE_PIN V8 [get_ports {shuchu[3]}]
set_property PACKAGE_PIN U5 [get_ports {shuchu[2]}]
set_property PACKAGE_PIN V5 [get_ports {shuchu[1]}]
set_property PACKAGE_PIN U7 [get_ports {shuchu[0]}]

set_property PACKAGE_PIN W5 [get_ports clk]

create_clock -period 10.000 -name CLK -waveform {0.000 5.000} [get_ports clk]
#set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]

set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
set_property IOSTANDARD LVCMOS33 [get_ports {anjian}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {shuchu[0]}]
