/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [9:0] _01_;
  wire [22:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_4z[0] & celloutsig_1_1z[15]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[0] & celloutsig_0_0z[1]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | in_data[122]) & celloutsig_1_1z[0]);
  assign celloutsig_0_14z = ~((celloutsig_0_1z | celloutsig_0_9z[0]) & celloutsig_0_4z);
  assign celloutsig_0_3z = in_data[83] | celloutsig_0_0z[2];
  assign celloutsig_1_5z = in_data[164] | celloutsig_1_2z;
  assign celloutsig_1_12z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_0_5z = celloutsig_0_4z | celloutsig_0_0z[1];
  assign celloutsig_0_6z = celloutsig_0_2z[0] | celloutsig_0_1z;
  assign celloutsig_0_13z = celloutsig_0_8z[2] | celloutsig_0_5z;
  assign celloutsig_0_21z = celloutsig_0_17z | celloutsig_0_13z;
  assign celloutsig_0_27z = celloutsig_0_3z | celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_2z[2] | celloutsig_0_12z;
  assign celloutsig_0_30z = celloutsig_0_26z | celloutsig_0_14z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 10'h000;
    else _01_ <= in_data[94:85];
  reg [22:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _18_ <= 23'h000000;
    else _18_ <= { in_data[19:7], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z };
  assign { _02_[22:19], _00_, _02_[17:0] } = _18_;
  assign celloutsig_1_8z = { celloutsig_1_0z[12], celloutsig_1_7z, celloutsig_1_7z } > celloutsig_1_1z[16:14];
  assign celloutsig_1_19z = in_data[133:130] > { celloutsig_1_4z[0], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_0_36z = ! { celloutsig_0_10z[3:1], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_1_6z = ! in_data[156:153];
  assign celloutsig_0_26z = ! celloutsig_0_18z[15:6];
  assign celloutsig_1_10z = { in_data[185:174], celloutsig_1_6z } % { 1'h1, in_data[115:113], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_5z } % { 1'h1, _02_[21:19], _00_, _02_[17:8], celloutsig_0_12z, in_data[0] };
  assign celloutsig_0_2z = in_data[16:13] % { 1'h1, in_data[79:78], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_13z } != in_data[57:54];
  assign celloutsig_0_4z = in_data[53:51] != celloutsig_0_2z[2:0];
  assign celloutsig_1_15z = { celloutsig_1_1z[16:15], celloutsig_1_14z, celloutsig_1_14z } != { celloutsig_1_0z[10:8], celloutsig_1_7z };
  assign celloutsig_0_12z = { _02_[20:19], _00_, _02_[17:14], celloutsig_0_4z } != _02_[16:9];
  assign celloutsig_0_17z = { _02_[14:13], celloutsig_0_12z, celloutsig_0_12z } != celloutsig_0_16z[4:1];
  assign celloutsig_1_0z = - in_data[145:132];
  assign celloutsig_0_9z = - in_data[23:14];
  assign celloutsig_0_16z = - { _02_[11:9], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_14z = { in_data[158:126], celloutsig_1_6z } !== { celloutsig_1_0z[9:7], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_1z = ~ { in_data[187:185], celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ celloutsig_1_1z[13:10];
  assign celloutsig_1_9z = celloutsig_1_1z[9:7] << { celloutsig_1_0z[9], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[74:73], celloutsig_0_5z, celloutsig_0_5z } << { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[71], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } << _01_[3:0];
  assign celloutsig_0_0z = in_data[39:37] >> in_data[50:48];
  assign celloutsig_1_4z = { celloutsig_1_1z[10], celloutsig_1_2z, celloutsig_1_3z } >> celloutsig_1_1z[15:13];
  assign celloutsig_1_18z = { celloutsig_1_10z[6:4], celloutsig_1_2z } <<< { celloutsig_1_1z[4:3], celloutsig_1_6z, celloutsig_1_12z };
  assign _02_[18] = _00_;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
