// Seed: 1409975568
module module_0 ();
  logic [7:0] id_1;
  tri0 id_2;
  assign id_1[1] = id_2 && 1;
  always @(1 or negedge 1) begin
    if (id_2 || 1 || 1) disable id_3;
    else if (id_3++) id_1[1] <= $display;
  end
  wire id_4;
  logic [7:0] id_5 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    inout  wand id_1
);
  for (id_3 = 1; id_3; id_1 = id_3 == 1'b0) always #(1) id_3 <= id_3;
  module_0();
endmodule
