{"vcs1":{"timestamp_begin":1737627897.414442551, "rt":0.22, "ut":0.08, "st":0.10}}
{"vcselab":{"timestamp_begin":1737627897.712464767, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737627897.953471386, "rt":0.20, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737627897.173613226}
{"VCS_COMP_START_TIME": 1737627897.173613226}
{"VCS_COMP_END_TIME": 1737627898.215906288}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261724}}
{"vcselab": {"peak_mem": 133960}}
