<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ScheduleDAGRRList.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_9d1c68ef0dc704dcdd9f5558cbff727e.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_20add21a41e34edf42cde49229be54ad.html">SelectionDAG</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ScheduleDAGRRList.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="SchedulerRegistry_8h_source.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ScheduleDAGSDNodes_8h_source.html">ScheduleDAGSDNodes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ScheduleHazardRecognizer_8h_source.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="DataLayout_8h_source.html">llvm/IR/DataLayout.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="InlineAsm_8h_source.html">llvm/IR/InlineAsm.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/Target/TargetInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/Target/TargetLowering.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/Target/TargetSubtargetInfo.h</a>&quot;</code><br/>
<code>#include &lt;climits&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ScheduleDAGRRList.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="ScheduleDAGRRList_8cpp__incl.png" border="0" usemap="#ScheduleDAGRRList_8cpp" alt=""/></div>
<map name="ScheduleDAGRRList_8cpp" id="ScheduleDAGRRList_8cpp">
<area shape="rect" id="node2" href="SchedulerRegistry_8h.html" title="llvm/CodeGen/SchedulerRegistry.h" alt="" coords="645,87,883,114"/><area shape="rect" id="node7" href="ScheduleDAGSDNodes_8h.html" title="ScheduleDAGSDNodes.h" alt="" coords="1913,87,2095,114"/><area shape="rect" id="node13" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="553,355,759,382"/><area shape="rect" id="node22" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="1477,266,1680,293"/><area shape="rect" id="node24" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="1411,355,1552,382"/><area shape="rect" id="node26" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="3003,355,3160,382"/><area shape="rect" id="node27" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="2083,266,2235,293"/><area shape="rect" id="node31" href="Statistic_8h.html" title="llvm/ADT/Statistic.h" alt="" coords="143,266,289,293"/><area shape="rect" id="node34" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2669,169,2888,211"/><area shape="rect" id="node38" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2890,259,3075,300"/><area shape="rect" id="node39" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="3345,259,3543,300"/><area shape="rect" id="node40" href="ScheduleHazardRecognizer_8h.html" title="llvm/CodeGen/ScheduleHazard\lRecognizer.h" alt="" coords="3618,80,3838,121"/><area shape="rect" id="node41" href="SelectionDAGISel_8h.html" title="llvm/CodeGen/SelectionDAGISel.h" alt="" coords="1414,87,1653,114"/><area shape="rect" id="node45" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="907,87,1061,114"/><area shape="rect" id="node48" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="27,87,189,114"/><area shape="rect" id="node49" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="5,177,208,203"/><area shape="rect" id="node50" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="2187,177,2384,203"/><area shape="rect" id="node3" href="MachinePassRegistry_8h.html" title="llvm/CodeGen/MachinePass\lRegistry.h" alt="" coords="376,169,573,211"/><area shape="rect" id="node4" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="1138,355,1337,382"/><area shape="rect" id="node5" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="1055,437,1148,464"/><area shape="rect" id="node6" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1385,512,1559,539"/><area shape="rect" id="node8" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="2531,348,2733,389"/><area shape="rect" id="node11" href="ScheduleDAG_8h.html" title="llvm/CodeGen/ScheduleDAG.h" alt="" coords="1897,177,2111,203"/><area shape="rect" id="node12" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1857,266,2007,293"/><area shape="rect" id="node16" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2808,355,2979,382"/><area shape="rect" id="node17" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="3190,437,3375,464"/><area shape="rect" id="node23" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="2075,355,2237,382"/><area shape="rect" id="node28" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="2379,355,2507,382"/><area shape="rect" id="node29" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="1880,355,2051,382"/><area shape="rect" id="node32" href="Atomic_8h.html" title="llvm/Support/Atomic.h" alt="" coords="365,355,529,382"/><area shape="rect" id="node33" href="Valgrind_8h.html" title="llvm/Support/Valgrind.h" alt="" coords="119,437,289,464"/><area shape="rect" id="node35" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="3100,266,3271,293"/><area shape="rect" id="node36" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2259,266,2493,293"/><area shape="rect" id="node37" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="2670,259,2866,300"/><area shape="rect" id="node42" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="1157,169,1379,211"/><area shape="rect" id="node43" href="SelectionDAG_8h.html" title="llvm/CodeGen/SelectionDAG.h" alt="" coords="1505,177,1719,203"/><area shape="rect" id="node44" href="BasicBlock_8h.html" title="llvm/IR/BasicBlock.h" alt="" coords="987,177,1133,203"/><area shape="rect" id="node46" href="DerivedTypes_8h.html" title="llvm/IR/DerivedTypes.h" alt="" coords="597,177,760,203"/><area shape="rect" id="node47" href="Type_8h.html" title="llvm/IR/Type.h" alt="" coords="755,266,861,293"/></map>
</div>
</div>
<p><a href="ScheduleDAGRRList_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;pre-RA-sched&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa87be6582ac4eb720bef4f470b961fa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aa87be6582ac4eb720bef4f470b961fa7">STATISTIC</a> (NumBacktracks,&quot;Number of times <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> backtracked&quot;)</td></tr>
<tr class="separator:aa87be6582ac4eb720bef4f470b961fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94495d11764770cad6f4aee2dc4d5ff2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a94495d11764770cad6f4aee2dc4d5ff2">STATISTIC</a> (NumUnfolds,&quot;Number of nodes unfolded&quot;)</td></tr>
<tr class="separator:a94495d11764770cad6f4aee2dc4d5ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f1fe729677cf1e43d92b5be08aabb4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a44f1fe729677cf1e43d92b5be08aabb4">STATISTIC</a> (NumDups,&quot;Number of duplicated nodes&quot;)</td></tr>
<tr class="separator:a44f1fe729677cf1e43d92b5be08aabb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7650464deed5bf68b5f07faac00a780a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a7650464deed5bf68b5f07faac00a780a">STATISTIC</a> (NumPRCopies,&quot;Number of physical register copies&quot;)</td></tr>
<tr class="separator:a7650464deed5bf68b5f07faac00a780a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75eb4d99ebf26777f16034567505166b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a75eb4d99ebf26777f16034567505166b">GetCostForDef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;RegDefPos, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classunsigned.html">unsigned</a> &amp;RegClass, <a class="el" href="classunsigned.html">unsigned</a> &amp;Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:a75eb4d99ebf26777f16034567505166b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf4053dbca77629ac65f4039a774fae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a1bf4053dbca77629ac65f4039a774fae">IsChainDependent</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Outer, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Inner, <a class="el" href="classunsigned.html">unsigned</a> NestLevel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a1bf4053dbca77629ac65f4039a774fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8b52e2dd5ab911c1f8d335fbd16e7efc">FindCallSeqStart</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;NestLevel, <a class="el" href="classunsigned.html">unsigned</a> &amp;MaxNest, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a8b52e2dd5ab911c1f8d335fbd16e7efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420129a3b8db368bc6768ddb7293255d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a420129a3b8db368bc6768ddb7293255d">resetVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a420129a3b8db368bc6768ddb7293255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa405be8f26bc0ffcd089589d15327400"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aa405be8f26bc0ffcd089589d15327400">isOperandOf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:aa405be8f26bc0ffcd089589d15327400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28587903fe646efc2cdcbab03d1dae6f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a28587903fe646efc2cdcbab03d1dae6f">getPhysicalRegisterVT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a28587903fe646efc2cdcbab03d1dae6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4490452879ca657e1d134b6ef149a97"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af4490452879ca657e1d134b6ef149a97">CheckForLiveRegDef</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> Reg, std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;RegAdded, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;LRegs, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:af4490452879ca657e1d134b6ef149a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bbc0a0f7609d0c5a07581e81bccb400"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a7bbc0a0f7609d0c5a07581e81bccb400">CheckForLiveRegDefMasked</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *RegMask, std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;LiveRegDefs, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;RegAdded, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;LRegs)</td></tr>
<tr class="separator:a7bbc0a0f7609d0c5a07581e81bccb400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef20d4ef80e5b83336663bd196754e33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aef20d4ef80e5b83336663bd196754e33">getNodeRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:aef20d4ef80e5b83336663bd196754e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNodeRegMask - Returns the register mask attached to an SDNode, if any.  <a href="#aef20d4ef80e5b83336663bd196754e33">More...</a><br/></td></tr>
<tr class="separator:aef20d4ef80e5b83336663bd196754e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ac49ea8879ebf41e521f4f48838e17b6c">checkSpecialNodes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right)</td></tr>
<tr class="separator:ac49ea8879ebf41e521f4f48838e17b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af1dbaf0e42fc61259e10468caeb7f4b5">CalcNodeSethiUllmanNumber</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;SUNumbers)</td></tr>
<tr class="separator:af1dbaf0e42fc61259e10468caeb7f4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#addc8ecda6f7aec38ce2769862c04eb0f">closestSucc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:addc8ecda6f7aec38ce2769862c04eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07e92d835d198619f6f5c1afd59bd8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af07e92d835d198619f6f5c1afd59bd8a">calcMaxScratches</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:af07e92d835d198619f6f5c1afd59bd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fdb3e37daf197199709a37540402d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a16fdb3e37daf197199709a37540402d0">hasOnlyLiveInOpers</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a16fdb3e37daf197199709a37540402d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c99596004378b139e9ab48fae048dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a22c99596004378b139e9ab48fae048dc">hasOnlyLiveOutUses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a22c99596004378b139e9ab48fae048dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a91d04d52105b5c8ba8626a9a64bffc61">initVRegCycle</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a91d04d52105b5c8ba8626a9a64bffc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a23658447d6c412d2a47f78b465016"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ae9a23658447d6c412d2a47f78b465016">hasVRegCycleUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:ae9a23658447d6c412d2a47f78b465016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8127bf55bc75e880ae5830edbebf065d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8127bf55bc75e880ae5830edbebf065d">BUHasStall</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int Height, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a8127bf55bc75e880ae5830edbebf065d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af872650583e3ccb09205d6a9832026b2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af872650583e3ccb09205d6a9832026b2">BUCompareLatency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, <a class="el" href="classbool.html">bool</a> checkPref, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:af872650583e3ccb09205d6a9832026b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a7c9777fccc67ab82fb3d6067611ba1c2">BURRSort</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *left, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *right, RegReductionPQBase *SPQ)</td></tr>
<tr class="separator:a7c9777fccc67ab82fb3d6067611ba1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a07e9d7ff453553fd3e5e64c9d93d5d07">canEnableCoalescing</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a07e9d7ff453553fd3e5e64c9d93d5d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533e8228c87838f5c738d087a8512fa1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a533e8228c87838f5c738d087a8512fa1">canClobberReachingPhysRegUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *DepSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, ScheduleDAGRRList *scheduleDAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a533e8228c87838f5c738d087a8512fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a6a91ff524836d3fca6cabe37c8fb7dc5">canClobberPhysRegDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)</td></tr>
<tr class="separator:a6a91ff524836d3fca6cabe37c8fb7dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aa0d79047118f41e38751305ccce2b928"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aa0d79047118f41e38751305ccce2b928">burrListDAGScheduler</a> (&quot;list-burr&quot;,&quot;Bottom-up register reduction list scheduling&quot;, createBURRListDAGScheduler)</td></tr>
<tr class="separator:aa0d79047118f41e38751305ccce2b928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab095f9317d3e38ae6d2850d421827bef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ab095f9317d3e38ae6d2850d421827bef">sourceListDAGScheduler</a> (&quot;source&quot;,&quot;Similar to list-burr but schedules in source &quot;&quot;order when possible&quot;, createSourceListDAGScheduler)</td></tr>
<tr class="separator:ab095f9317d3e38ae6d2850d421827bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12de4541484874827ac7bbe4c4ef2f31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a12de4541484874827ac7bbe4c4ef2f31">hybridListDAGScheduler</a> (&quot;list-hybrid&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td></tr>
<tr class="separator:a12de4541484874827ac7bbe4c4ef2f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7bc435596a05626cb965a74b49ee0b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ac7bc435596a05626cb965a74b49ee0b8">ILPListDAGScheduler</a> (&quot;list-ilp&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td></tr>
<tr class="separator:ac7bc435596a05626cb965a74b49ee0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a> (&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td></tr>
<tr class="separator:aba9f86f38dcf5ed3a21d4d0574c468eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a8e3abf3dd5834c82a26255b17ff13aa4">DisableSchedRegPressure</a> (&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a8e3abf3dd5834c82a26255b17ff13aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c324c0df33f17173f929db182c106f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a03c324c0df33f17173f929db182c106f">DisableSchedLiveUses</a> (&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live use priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a03c324c0df33f17173f929db182c106f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad459318e5f05feb310655a5a52ddcf07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a> (&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference checks&quot;))</td></tr>
<tr class="separator:ad459318e5f05feb310655a5a52ddcf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a> (&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-use affinity&quot;))</td></tr>
<tr class="separator:af49b96c6cca1c8f1378366ab5c4e2efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5a6e8aa23b184657052b6b1747cb22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#add5a6e8aa23b184657052b6b1747cb22">DisableSchedStalls</a> (&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:add5a6e8aa23b184657052b6b1747cb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af309d3baca21a07e883cb8e6daa1fccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#af309d3baca21a07e883cb8e6daa1fccc">DisableSchedCriticalPath</a> (&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:af309d3baca21a07e883cb8e6daa1fccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d782823a03fa1138d9f5b427721c868"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a5d782823a03fa1138d9f5b427721c868">DisableSchedHeight</a> (&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a5d782823a03fa1138d9f5b427721c868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a3710fd8a30c5e1ac35c80af278dd1677">Disable2AddrHack</a> (&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td></tr>
<tr class="separator:a3710fd8a30c5e1ac35c80af278dd1677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b70fc7083c7c1b618e5ead164f0a579"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a3b70fc7083c7c1b618e5ead164f0a579">MaxReorderWindow</a> (&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> to allow ahead of the critical path &quot;&quot;in sched=list-ilp&quot;))</td></tr>
<tr class="separator:a3b70fc7083c7c1b618e5ead164f0a579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b893be58b99aa6a21d18351761159f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ScheduleDAGRRList_8cpp.html#a6b893be58b99aa6a21d18351761159f0">AvgIPC</a> (&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td></tr>
<tr class="separator:a6b893be58b99aa6a21d18351761159f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;pre-RA-sched&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00038">38</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="af872650583e3ccb09205d6a9832026b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int BUCompareLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>checkPref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02343">2343</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02333">BUHasStall()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02313">hasVRegCycleUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l00072">llvm::Sched::ILP</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00309">llvm::SUnit::SchedulingPref</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">BURRSort()</a>.</p>

</div>
</div>
<a class="anchor" id="a8127bf55bc75e880ae5830edbebf065d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> BUHasStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02333">2333</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02343">BUCompareLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c9777fccc67ab82fb3d6067611ba1c2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> BURRSort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegReductionPQBase *&#160;</td>
          <td class="paramname"><em>SPQ</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">2394</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02343">BUCompareLatency()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02211">calcMaxScratches()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02192">closestSucc()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#aba9f86f38dcf5ed3a21d4d0574c468eb">DisableSchedCycles</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#af49b96c6cca1c8f1378366ab5c4e2efb">DisableSchedPhysRegJoin</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00423">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00431">llvm::SUnit::getHeight()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00660">llvm::SDNode::getNumValues()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00295">llvm::SUnit::isCallOp</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::NodeQueueId</a>.</p>

</div>
</div>
<a class="anchor" id="af07e92d835d198619f6f5c1afd59bd8a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> calcMaxScratches </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>calcMaxScratches - Returns an cost estimate of the worse case requirement for scratch registers, i.e. number of data dependencies. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02211">2211</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">BURRSort()</a>.</p>

</div>
</div>
<a class="anchor" id="af1dbaf0e42fc61259e10468caeb7f4b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> CalcNodeSethiUllmanNumber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SUNumbers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CalcNodeSethiUllmanNumber - Compute Sethi Ullman number. Smaller number is the higher priority. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01841">1841</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a class="anchor" id="a6a91ff524836d3fca6cabe37c8fb7dc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canClobberPhysRegDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SuccSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canClobberPhysRegDefs - True if SU would clobber one of SuccSU's physical register defs. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">2746</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00471">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01249">getNodeRegMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00660">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00114">llvm::MVT::Glue</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06348">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00398">llvm::TargetRegisterInfo::regsOverlap()</a>.</p>

</div>
</div>
<a class="anchor" id="a533e8228c87838f5c738d087a8512fa1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canClobberReachingPhysRegUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>DepSU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ScheduleDAGRRList *&#160;</td>
          <td class="paramname"><em>scheduleDAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canClobberReachingPhysRegUse - True if SU would clobber one of it's successor's explicit physregs whose definition can reach DepSU. i.e. DepSU should not be scheduled above SU. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02709">2709</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00471">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01249">getNodeRegMask()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00398">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">SI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a class="anchor" id="a07e9d7ff453553fd3e5e64c9d93d5d07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canEnableCoalescing </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02582">2582</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00156">llvm::ISD::CopyToReg</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00041">llvm::TargetOpcode::EXTRACT_SUBREG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00285">llvm::SUnit::NumPreds</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::NumSuccs</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00058">llvm::TargetOpcode::SUBREG_TO_REG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="af4490452879ca657e1d134b6ef149a97"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CheckForLiveRegDef - Return true and update live register vector if the specified register def of the specified SUnit clobbers any "live" registers. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01212">1212</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a7bbc0a0f7609d0c5a07581e81bccb400"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void CheckForLiveRegDefMasked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>LiveRegDefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>RegAdded</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>LRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>CheckForLiveRegDefMasked - Check for any live physregs that are clobbered by RegMask, and add them to LRegs. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01234">1234</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00471">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="SmallSet_8h_source.html#l00069">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, and <a class="el" href="SmallVector_8h_source.html#l00221">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="ac49ea8879ebf41e521f4f48838e17b6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int checkSpecialNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>left</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>right</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01830">1830</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00305">llvm::SUnit::isScheduleLow</a>.</p>

</div>
</div>
<a class="anchor" id="addc8ecda6f7aec38ce2769862c04eb0f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> closestSucc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>closestSucc - Returns the scheduled cycle of the successor which is closest to the current cycle. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02192">2192</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00156">llvm::ISD::CopyToReg</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">BURRSort()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b52e2dd5ab911c1f8d335fbd16e7efc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDNode.html">SDNode</a>* FindCallSeqStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MaxNest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate the corresponding (lowered) CALLSEQ_BEGIN node.</p>
<p>NestLevel and MaxNested are used in recursion to indcate the current level of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum level seen so far.</p>
<p>TODO: It would be better to give CALLSEQ_END an explicit operand to point to the corresponding CALLSEQ_BEGIN to avoid needing to search for it. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00458">458</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00045">llvm::ISD::EntryToken</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00110">llvm::TargetInstrInfo::getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00109">llvm::TargetInstrInfo::getCallFrameSetupOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00114">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="a75eb4d99ebf26777f16034567505166b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void GetCostForDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAGSDNodes_1_1RegDefIter.html">ScheduleDAGSDNodes::RegDefIter</a> &amp;&#160;</td>
          <td class="paramname"><em>RegDefPos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Cost</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>GetCostForDef - Looks up the register class and cost for a given definition. Typically this just means looking up the representative register class, but for untyped values (MVT::Untyped) it means inspecting the node's opcode to determine what register class is being generated. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">275</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00054">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00153">llvm::ScheduleDAGSDNodes::RegDefIter::GetIdx()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00149">llvm::ScheduleDAGSDNodes::RegDefIter::GetNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00043">llvm::TargetInstrInfo::getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00569">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00587">llvm::TargetRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00374">llvm::TargetLoweringBase::getRepRegClassCostFor()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getRepRegClassFor()</a>, <a class="el" href="ScheduleDAGSDNodes_8h_source.html#l00144">llvm::ScheduleDAGSDNodes::RegDefIter::GetValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="DominanceFrontierImpl_8h_source.html#l00037">Node</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, and <a class="el" href="MachineValueType_8h_source.html#l00118">llvm::MVT::Untyped</a>.</p>

</div>
</div>
<a class="anchor" id="aef20d4ef80e5b83336663bd196754e33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t* getNodeRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNodeRegMask - Returns the register mask attached to an SDNode, if any. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01249">1249</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02746">canClobberPhysRegDefs()</a>, and <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02709">canClobberReachingPhysRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a28587903fe646efc2cdcbab03d1dae6f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> getPhysicalRegisterVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getPhysicalRegisterVT - Returns the ValueType of the physical register definition of the specified node. FIXME: Move to SelectionDAG? </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l01191">1191</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00048">llvm::MCInstrInfo::get()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00574">llvm::MCInstrDesc::getImplicitDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00202">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00671">llvm::SDNode::getSimpleValueType()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00151">llvm::MCInstrDesc::ImplicitDefs</a>.</p>

</div>
</div>
<a class="anchor" id="a16fdb3e37daf197199709a37540402d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasOnlyLiveInOpers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOnlyLiveInOpers - Return true if SU has only value predecessors that are CopyFromReg from a virtual register. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02223">2223</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02275">initVRegCycle()</a>.</p>

</div>
</div>
<a class="anchor" id="a22c99596004378b139e9ab48fae048dc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasOnlyLiveOutUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>hasOnlyLiveOutUses - Return true if SU has only value successors that are CopyToReg to a virtual register. This SU def is probably a liveout and it has no other use. It should be scheduled closer to the terminator. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02246">2246</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00156">llvm::ISD::CopyToReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00460">getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00276">llvm::SUnit::Succs</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02275">initVRegCycle()</a>.</p>

</div>
</div>
<a class="anchor" id="ae9a23658447d6c412d2a47f78b465016"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasVRegCycleUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02313">2313</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00293">llvm::SUnit::isVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02343">BUCompareLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a91d04d52105b5c8ba8626a9a64bffc61"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void initVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02275">2275</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="ScheduleDAGRRList_8cpp.html#ad459318e5f05feb310655a5a52ddcf07">DisableSchedVRegCycle</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02223">hasOnlyLiveInOpers()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02246">hasOnlyLiveOutUses()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00293">llvm::SUnit::isVRegCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a class="anchor" id="a1bf4053dbca77629ac65f4039a774fae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsChainDependent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Outer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Inner</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NestLevel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>IsChainDependent - Test if Outer is reachable from Inner through chain dependencies. </p>

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00407">407</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="ISDOpcodes_8h_source.html#l00045">llvm::ISD::EntryToken</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00110">llvm::TargetInstrInfo::getCallFrameDestroyOpcode()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00109">llvm::TargetInstrInfo::getCallFrameSetupOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00437">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00132">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00602">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00608">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00918">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00432">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00038">llvm::MVT::Other</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00114">TII</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00050">llvm::ISD::TokenFactor</a>.</p>

</div>
</div>
<a class="anchor" id="aa405be8f26bc0ffcd089589d15327400"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOperandOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00926">926</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00625">llvm::SDNode::getGluedNode()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>.</p>

</div>
</div>
<a class="anchor" id="a420129a3b8db368bc6768ddb7293255d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resetVRegCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02295">2295</a> of file <a class="el" href="ScheduleDAGRRList_8cpp_source.html">ScheduleDAGRRList.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00161">llvm::ISD::CopyFromReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00388">llvm::SUnit::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00407">llvm::SDNode::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00293">llvm::SUnit::isVRegCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::Preds</a>.</p>

</div>
</div>
<a class="anchor" id="aa87be6582ac4eb720bef4f470b961fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumBacktracks&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of times <a class="el" href="MachineScheduler_8cpp.html#a1d934565f08cba6018cb2349232b7bf3">scheduler</a> backtracked&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a94495d11764770cad6f4aee2dc4d5ff2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumUnfolds&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of nodes unfolded&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a44f1fe729677cf1e43d92b5be08aabb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumDups&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of duplicated nodes&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7650464deed5bf68b5f07faac00a780a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumPRCopies&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of physical register copies&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6b893be58b99aa6a21d18351761159f0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; AvgIPC(&quot;sched-avg-ipc&quot;, cl::Hidden, cl::init(1), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Average inst/cycle whan no target itinerary exists.&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0d79047118f41e38751305ccce2b928"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> burrListDAGScheduler(&quot;list-burr&quot;,&quot;Bottom-up register reduction list scheduling&quot;, createBURRListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3710fd8a30c5e1ac35c80af278dd1677"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; Disable2AddrHack(&quot;disable-2addr-hack&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Disable scheduler's two-address hack&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af309d3baca21a07e883cb8e6daa1fccc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedCriticalPath(&quot;disable-sched-critical-path&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable critical path priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aba9f86f38dcf5ed3a21d4d0574c468eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedCycles(&quot;disable-sched-cycles&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable cycle-level precision during preRA scheduling&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">BURRSort()</a>.</p>

</div>
</div>
<a class="anchor" id="a5d782823a03fa1138d9f5b427721c868"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedHeight(&quot;disable-sched-height&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable scheduled-height priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a03c324c0df33f17173f929db182c106f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedLiveUses(&quot;disable-sched-live-uses&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable live use priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af49b96c6cca1c8f1378366ab5c4e2efb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedPhysRegJoin(&quot;disable-sched-physreg-join&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable physreg def-use affinity&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02394">BURRSort()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e3abf3dd5834c82a26255b17ff13aa4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedRegPressure(&quot;disable-sched-reg-pressure&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable regpressure priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="add5a6e8aa23b184657052b6b1747cb22"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedStalls(&quot;disable-sched-stalls&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable no-stall priority in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad459318e5f05feb310655a5a52ddcf07"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; DisableSchedVRegCycle(&quot;disable-sched-vrcycle&quot;, cl::Hidden, cl::init(<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable virtual register cycle interference checks&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l02275">initVRegCycle()</a>.</p>

</div>
</div>
<a class="anchor" id="a12de4541484874827ac7bbe4c4ef2f31"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> hybridListDAGScheduler(&quot;list-hybrid&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance latency and register pressure&quot;, createHybridListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7bc435596a05626cb965a74b49ee0b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> ILPListDAGScheduler(&quot;list-ilp&quot;,&quot;Bottom-up register pressure aware list scheduling &quot;&quot;which tries to balance ILP and register pressure&quot;, createILPListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b70fc7083c7c1b618e5ead164f0a579"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;int&gt; MaxReorderWindow(&quot;max-sched-reorder&quot;, cl::Hidden, cl::init(6), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Number of <a class="el" href="SimplifyInstructions_8cpp.html#afbf38da490ab8cea559fee0c9081db06">instructions</a> to allow ahead of the critical path &quot;&quot;in sched=list-ilp&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab095f9317d3e38ae6d2850d421827bef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterScheduler.html">RegisterScheduler</a> sourceListDAGScheduler(&quot;source&quot;,&quot;Similar to list-burr but schedules in source &quot;&quot;order when possible&quot;, createSourceListDAGScheduler)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:53 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
