#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan  7 02:10:42 2024
# Process ID: 15444
# Current directory: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_SNAKEGAME2AXIS_0_1_synth_1
# Command line: vivado.exe -log design_1_SNAKEGAME2AXIS_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SNAKEGAME2AXIS_0_1.tcl
# Log file: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_SNAKEGAME2AXIS_0_1_synth_1/design_1_SNAKEGAME2AXIS_0_1.vds
# Journal file: D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_SNAKEGAME2AXIS_0_1_synth_1\vivado.jou
# Running On: grigorev-mp, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16856 MB
#-----------------------------------------------------------
source design_1_SNAKEGAME2AXIS_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 999.176 ; gain = 114.938
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Coding/Vivado/Snake-VGA/Snake_AXIS2VGA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Coding/Vivado/Snake-VGA/SnakeGame2Axis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_SNAKEGAME2AXIS_0_1
Command: synth_design -top design_1_SNAKEGAME2AXIS_0_1 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10800
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1850.535 ; gain = 409.234
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SNAKEGAME2AXIS_0_1' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_SNAKEGAME2AXIS_0_1/synth/design_1_SNAKEGAME2AXIS_0_1.vhd:71]
	Parameter WINDOW_WIDTH bound to: 640 - type: integer 
	Parameter WINDOW_HEIGHT bound to: 480 - type: integer 
	Parameter BLOCK_SIZE_POWER bound to: 4 - type: integer 
	Parameter INT_REQ bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'SNAKEGAME2AXIS' declared at 'd:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/d70b/SNAKEGAME2AXIS.vhd:35' bound to instance 'U0' of component 'SNAKEGAME2AXIS' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_SNAKEGAME2AXIS_0_1/synth/design_1_SNAKEGAME2AXIS_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'SNAKEGAME2AXIS' [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/d70b/SNAKEGAME2AXIS.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'SNAKEGAME2AXIS' (0#1) [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ipshared/d70b/SNAKEGAME2AXIS.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_SNAKEGAME2AXIS_0_1' (0#1) [d:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.gen/sources_1/bd/design_1/ip/design_1_SNAKEGAME2AXIS_0_1/synth/design_1_SNAKEGAME2AXIS_0_1.vhd:71]
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module SNAKEGAME2AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module SNAKEGAME2AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module SNAKEGAME2AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module SNAKEGAME2AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module SNAKEGAME2AXIS is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.504 ; gain = 510.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.504 ; gain = 510.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.504 ; gain = 510.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2040.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2040.160 ; gain = 0.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SNAKEGAME2AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            10000 |                              000
                 waiting |                            00010 |                              001
                 loading |                            01000 |                              010
           sending_first |                            00100 |                              011
                 sending |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SNAKEGAME2AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 60    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_SNAKEGAME2AXIS_0_1 has port m_axis_tdata[0] driven by constant 0
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module design_1_SNAKEGAME2AXIS_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module design_1_SNAKEGAME2AXIS_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module design_1_SNAKEGAME2AXIS_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module design_1_SNAKEGAME2AXIS_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module design_1_SNAKEGAME2AXIS_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     5|
|3     |LUT2   |    25|
|4     |LUT3   |     7|
|5     |LUT4   |    10|
|6     |LUT5   |    16|
|7     |LUT6   |    39|
|8     |MUXF7  |     4|
|9     |MUXF8  |     2|
|10    |FDRE   |   147|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2040.160 ; gain = 510.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2040.160 ; gain = 598.859
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2040.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fa4d4bd3
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 2040.160 ; gain = 999.367
INFO: [Common 17-1381] The checkpoint 'D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_SNAKEGAME2AXIS_0_1_synth_1/design_1_SNAKEGAME2AXIS_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_SNAKEGAME2AXIS_0_1, cache-ID = 06681a19350c0de1
INFO: [Common 17-1381] The checkpoint 'D:/Coding/Vivado/Snake-VGA/Grigorev_VGA/Grigorev_VGA.runs/design_1_SNAKEGAME2AXIS_0_1_synth_1/design_1_SNAKEGAME2AXIS_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SNAKEGAME2AXIS_0_1_utilization_synth.rpt -pb design_1_SNAKEGAME2AXIS_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 02:11:37 2024...
