<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><title>I3C 1-Load 10MHz (Device Down) Topology</title><body><section id="SECTION_2E0125E2-C270-409E-BFF1-280E7A26467C"><fig id="FIG_i3c_1-load_10mhz_device_down_topology_diagram_1"><title>I3C 1-Load 10MHz (Device Down) Topology Diagram</title><image href="FIG_i3c 1-load 10mhz (device down) topology diagram_1.png" scalefit="yes" id="IMG_i3c_1-load_10mhz_device_down_topology_diagram_1_png" /></fig><table id="TABLE_2E0125E2-C270-409E-BFF1-280E7A26467C_1"><title>I3C 1-Load 10MHz (Device Down) Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>R1</p></entry><entry><p>[1] 33 Ω ± 5% for max total length &lt; 127 mm.</p><p>[2] 20 Ω ± 5% for max total length ≥ 127mm. </p><p /><p>Placed within 25.4 mm distance from processor. </p></entry></row><row><entry><p>Rpu</p></entry><entry><p>1 kΩ.</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>10 MHz</p></entry></row><row><entry><p>CPU TX timing register configuration</p></entry><entry><p>SDA_TX_HOLD = 0x2</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Length matching between SDA and SCL signals</p></entry><entry><p>25.4 mm</p></entry></row><row><entry><p>Trace spacing between DATA and DATA signals</p></entry><entry><p>0.250 mm</p></entry></row><row><entry><p>Trace spacing between CLK and DATA/ other signals</p></entry><entry><p>0.375 mm</p></entry></row><row><entry><p>Processor buffer driver strength</p></entry><entry><p>40 Ω. </p></entry></row><row><entry><p>Max device buffer driver strength</p></entry><entry><p>90 Ω</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</p></entry></row></tbody></tgroup></table><table id="TABLE_2E0125E2-C270-409E-BFF1-280E7A26467C_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_E8205DB6-B5C4-425F-8DDB-09C39749CFF7"><title>Segment Lengths</title><table id="TABLE_E8205DB6-B5C4-425F-8DDB-09C39749CFF7_1"><title>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>25.4</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>355.6</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 381</p></section></body></topic>