INFO-FLOW: Workspace /home/meng/HLS/Crypto/Crypto/solution1 opened at Mon Jan 13 00:08:50 HKT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/meng/Software/VIvado/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.83 sec.
Execute       source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.89 sec.
Execute     create_clock -period 8 
INFO: [HLS 200-1510] Running: create_clock -period 8 
Execute       ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Skipped source file 'ret.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'basis.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'poly.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.451 GB.
Execute         set_directive_top Crypto -name=Crypto 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pow_mod.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang pow_mod.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Utils.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Utils.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.66 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen_TB.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AddressGen.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang AddressGen.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto_TB.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto_TB.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.29 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.71 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Arithmetic.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Arithmetic.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.29 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_UNIT.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_UNIT.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.52 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling PE_ARRAY.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang PE_ARRAY.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.54 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling DATAMemory.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang DATAMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.27 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.53 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Crypto.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang Crypto.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.28 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.61 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling TwiddleMemory.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang TwiddleMemory.cpp -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/meng/Software/VIvado/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/.systemc_flag -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/all.directive.json -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot -I /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.99 seconds. CPU system time: 4.09 seconds. Elapsed time: 22.09 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc" "/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc"  
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/pow_mod.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Utils.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/AddressGen.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_TB.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Arithmetic.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_UNIT.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/PE_ARRAY.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/DATAMemory.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.g.bc /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/TwiddleMemory.g.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.88 sec.
Execute         run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Crypto -reflow-float-conversion -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.4 sec.
Execute         run_link_or_opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto 
INFO-FLOW: run_clang exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/meng/Software/VIvado/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Crypto -mllvm -hls-db-dir -mllvm /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 128,777 Compile/Link /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 128,777 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,819 Unroll/Inline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,819 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 809 Performance/Pipeline /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 809 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 858 Optimizations /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 858 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'PE_UNIT(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' into 'PE_ARRAY(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' (PE_ARRAY.cpp:24:29)
INFO: [HLS 214-131] Inlining function 'PE_UNIT(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' into 'PE_ARRAY(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' (PE_ARRAY.cpp:35:29)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.21.44)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:121:5)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:177:17)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:117:25)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:167:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.21)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:119:25)
WARNING: [HLS 214-366] Duplicating function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.21)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:169:25)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:109:5)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:120:5)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:118:25)
WARNING: [HLS 214-366] Duplicating function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Crypto.cpp:168:25)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18)' into 'PE_ARRAY(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' (PE_ARRAY.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.21)' into 'PE_ARRAY(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' (PE_ARRAY.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'bit_reverse(int, int)' into 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' (Utils.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'write_data(int*, ap_int<32>*, int)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'read_data(int*, ap_int<32>*, int)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'write_twiddle_factor(int*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'read_twiddle_factor(int*, ap_int<32>*, Operation)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'PE_ARRAY(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, Operation, int)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'apply_bit_reverse(ap_int<32>*, ap_int<32>*)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.18.146)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-178] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.3.21.143)' into 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:24:0)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15.142)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:167:25)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.15.142)' to improve effectiveness of pipeline pragma in function 'Crypto(ap_int<32>*, int*, ap_int<32>*, int, ap_int<32>*, int*, ap_int<32>*, CryptoOperation, int)' (Crypto.cpp:117:25)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.67 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.62 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Crypto -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.0.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.460 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.g.1.bc to /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_89_1' (Crypto.cpp:89) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (Utils.cpp:22) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_4' (Crypto.cpp:99) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_5' (Crypto.cpp:126) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_7' (Crypto.cpp:138) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_2' (Utils.cpp:22) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_10' (Crypto.cpp:149) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_11' (Crypto.cpp:176) in function 'Crypto' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_12' (Crypto.cpp:180) in function 'Crypto' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_2' (Utils.cpp:22) in function 'Crypto' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_2' (Utils.cpp:22) in function 'Crypto' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_11_1' (Utils.cpp:11) in function 'Crypto' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'temp3' (Crypto.cpp:36) automatically.
INFO: [XFORM 203-102] Partitioning array 'data_ram' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'N_INV' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'N_INV' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DATAMemory.cpp:12:20) to (Crypto.cpp:77:13) in function 'Crypto'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.486 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.2.bc -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_GROUP_LOOP' (Crypto.cpp:108:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_STAGE_LOOP' (Crypto.cpp:104:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_GROUP_LOOP' (Crypto.cpp:158:17) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_STAGE_LOOP' (Crypto.cpp:154:13) in function 'Crypto' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Execute             auto_get_db
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.602 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.31 sec.
Command       elaborate done; 29.02 sec.
Execute       ap_eval exec zip -j /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Crypto' ...
Execute         ap_set_top_model Crypto 
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.1' to 'MUL_MOD_1'.
Execute         get_model_list Crypto -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Crypto 
Execute         preproc_iomode -model MUL_MOD 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         preproc_iomode -model Crypto_Pipeline_NTT_PE_LOOP 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         preproc_iomode -model MUL_MOD.1 
Execute         preproc_iomode -model Crypto_Pipeline_INTT_PE_LOOP 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         preproc_iomode -model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Model list for configure: Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_138_7 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_138_7 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_149_10 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_149_10 
INFO-FLOW: Configuring Module : Crypto_Pipeline_INTT_PE_LOOP ...
Execute         set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute         apply_spec_resource_limit Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Configuring Module : MUL_MOD.1 ...
Execute         set_default_model MUL_MOD.1 
Execute         apply_spec_resource_limit MUL_MOD.1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_176_11 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_176_11 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_180_12 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_180_12 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_89_1 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_99_4 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_99_4 
INFO-FLOW: Configuring Module : Crypto_Pipeline_NTT_PE_LOOP ...
Execute         set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute         apply_spec_resource_limit Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Configuring Module : Crypto_Pipeline_VITIS_LOOP_126_5 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         apply_spec_resource_limit Crypto_Pipeline_VITIS_LOOP_126_5 
INFO-FLOW: Configuring Module : MUL_MOD ...
Execute         set_default_model MUL_MOD 
Execute         apply_spec_resource_limit MUL_MOD 
INFO-FLOW: Configuring Module : Crypto ...
Execute         set_default_model Crypto 
Execute         apply_spec_resource_limit Crypto 
INFO-FLOW: Model list for preprocess: Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_138_7 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_138_7 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_22_21 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_22_21 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_149_10 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_149_10 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_INTT_PE_LOOP ...
Execute         set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute         cdfg_preprocess -model Crypto_Pipeline_INTT_PE_LOOP 
Execute         rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: MUL_MOD.1 ...
Execute         set_default_model MUL_MOD.1 
Execute         cdfg_preprocess -model MUL_MOD.1 
Execute         rtl_gen_preprocess MUL_MOD.1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_176_11 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_176_11 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_180_12 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_180_12 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_89_1 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_89_1 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_22_2 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_99_4 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_99_4 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_NTT_PE_LOOP ...
Execute         set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute         cdfg_preprocess -model Crypto_Pipeline_NTT_PE_LOOP 
Execute         rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
INFO-FLOW: Preprocessing Module: Crypto_Pipeline_VITIS_LOOP_126_5 ...
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         cdfg_preprocess -model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_126_5 
INFO-FLOW: Preprocessing Module: MUL_MOD ...
Execute         set_default_model MUL_MOD 
Execute         cdfg_preprocess -model MUL_MOD 
Execute         rtl_gen_preprocess MUL_MOD 
INFO-FLOW: Preprocessing Module: Crypto ...
Execute         set_default_model Crypto 
Execute         cdfg_preprocess -model Crypto 
Execute         rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for synthesis: Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_138_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_138_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_138_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_138_7.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_138_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_138_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_22_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_22_21.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_22_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_22_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_149_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_149_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_149_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_149_10.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_149_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.604 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_149_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute         schedule -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('res_write_ln40', Arithmetic.cpp:40->Crypto.cpp:168) of variable 'select_ln43', Arithmetic.cpp:43->Crypto.cpp:168 on array 'DataTemp' and 'load' operation ('u', Crypto.cpp:165) on array 'DataTemp'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_INTT_PE_LOOP' (loop 'INTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('res_2_write_ln53', Arithmetic.cpp:53->Crypto.cpp:169) of variable 'select_ln55', Arithmetic.cpp:55->Crypto.cpp:169 on array 'DataTemp' and 'load' operation ('a2', Crypto.cpp:163) on array 'DataTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'INTT_PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (54.207 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Crypto_Pipeline_INTT_PE_LOOP' consists of the following:
	'load' operation ('a2', Crypto.cpp:163) on array 'DataTemp' [51]  (3.254 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:69->Crypto.cpp:167) [66]  (5.580 ns)
	'add' operation of DSP[72] ('add_ln30_7', Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:167) [72]  (3.020 ns)
	'add' operation ('res_mult', Arithmetic.cpp:32->Arithmetic.cpp:69->Crypto.cpp:167) [75]  (3.520 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:75->Crypto.cpp:167) [84]  (5.580 ns)
	'add' operation ('add_ln30_8', Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:167) [92]  (2.552 ns)
	'add' operation ('res_mult_shift', Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:167) [97]  (3.520 ns)
	'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:167) [109]  (5.580 ns)
	'add' operation of DSP[115] ('add_ln30_9', Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:167) [115]  (3.020 ns)
	'sub' operation ('sub_ln85', Arithmetic.cpp:85->Crypto.cpp:167) [119]  (5.307 ns)
	'sub' operation ('sub_ln89', Arithmetic.cpp:89->Crypto.cpp:167) [120]  (3.520 ns)
	'select' operation ('v', Arithmetic.cpp:92->Crypto.cpp:167) [130]  (0.698 ns)
	'add' operation ('add_ln40', Arithmetic.cpp:40->Crypto.cpp:168) [131]  (2.552 ns)
	'icmp' operation ('icmp_ln43', Arithmetic.cpp:43->Crypto.cpp:168) [132]  (2.552 ns)
	'select' operation ('select_ln43', Arithmetic.cpp:43->Crypto.cpp:168) [134]  (0.698 ns)
	'store' operation ('res_write_ln40', Arithmetic.cpp:40->Crypto.cpp:168) of variable 'select_ln43', Arithmetic.cpp:43->Crypto.cpp:168 on array 'DataTemp' [135]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_INTT_PE_LOOP.
Execute         set_default_model Crypto_Pipeline_INTT_PE_LOOP 
Execute         bind -model Crypto_Pipeline_INTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.605 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_INTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MUL_MOD.1 
Execute         schedule -model MUL_MOD.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.1.
Execute         set_default_model MUL_MOD.1 
Execute         bind -model MUL_MOD.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_176_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_176_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_176_11.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_176_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.606 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_176_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_180_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_180_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_180_12.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_180_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_180_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_89_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_89_1.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_89_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_89_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_22_2.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.607 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_99_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_99_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_99_4.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_99_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_99_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute         schedule -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'NTT_PE_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('res_write_ln40', Arithmetic.cpp:40->Crypto.cpp:118) of variable 'select_ln43', Arithmetic.cpp:43->Crypto.cpp:118 on array 'DataTemp' and 'load' operation ('u', Crypto.cpp:115) on array 'DataTemp'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto_Pipeline_NTT_PE_LOOP' (loop 'NTT_PE_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('res_1_write_ln53', Arithmetic.cpp:53->Crypto.cpp:119) of variable 'select_ln55', Arithmetic.cpp:55->Crypto.cpp:119 on array 'DataTemp' and 'load' operation ('a2', Crypto.cpp:113) on array 'DataTemp'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'NTT_PE_LOOP'
WARNING: [HLS 200-871] Estimated clock period (54.207 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Crypto_Pipeline_NTT_PE_LOOP' consists of the following:
	'load' operation ('a2', Crypto.cpp:113) on array 'DataTemp' [51]  (3.254 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:69->Crypto.cpp:117) [65]  (5.580 ns)
	'add' operation of DSP[71] ('add_ln30', Arithmetic.cpp:30->Arithmetic.cpp:69->Crypto.cpp:117) [71]  (3.020 ns)
	'add' operation ('res_mult', Arithmetic.cpp:32->Arithmetic.cpp:69->Crypto.cpp:117) [74]  (3.520 ns)
	'mul' operation ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:75->Crypto.cpp:117) [83]  (5.580 ns)
	'add' operation ('add_ln30_5', Arithmetic.cpp:30->Arithmetic.cpp:75->Crypto.cpp:117) [91]  (2.552 ns)
	'add' operation ('res_mult_shift', Arithmetic.cpp:32->Arithmetic.cpp:75->Crypto.cpp:117) [96]  (3.520 ns)
	'mul' operation ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:81->Crypto.cpp:117) [108]  (5.580 ns)
	'add' operation of DSP[114] ('add_ln30_6', Arithmetic.cpp:30->Arithmetic.cpp:81->Crypto.cpp:117) [114]  (3.020 ns)
	'sub' operation ('sub_ln85', Arithmetic.cpp:85->Crypto.cpp:117) [118]  (5.307 ns)
	'sub' operation ('sub_ln90', Arithmetic.cpp:90->Crypto.cpp:117) [122]  (3.520 ns)
	'select' operation ('select_ln92', Arithmetic.cpp:92->Crypto.cpp:117) [128]  (0.000 ns)
	'select' operation ('v', Arithmetic.cpp:92->Crypto.cpp:117) [129]  (0.698 ns)
	'add' operation ('add_ln40', Arithmetic.cpp:40->Crypto.cpp:118) [130]  (2.552 ns)
	'icmp' operation ('icmp_ln43', Arithmetic.cpp:43->Crypto.cpp:118) [131]  (2.552 ns)
	'select' operation ('select_ln43', Arithmetic.cpp:43->Crypto.cpp:118) [133]  (0.698 ns)
	'store' operation ('res_write_ln40', Arithmetic.cpp:40->Crypto.cpp:118) of variable 'select_ln43', Arithmetic.cpp:43->Crypto.cpp:118 on array 'DataTemp' [134]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_NTT_PE_LOOP.
Execute         set_default_model Crypto_Pipeline_NTT_PE_LOOP 
Execute         bind -model Crypto_Pipeline_NTT_PE_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.608 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_NTT_PE_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto_Pipeline_VITIS_LOOP_126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         schedule -model Crypto_Pipeline_VITIS_LOOP_126_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_126_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto_Pipeline_VITIS_LOOP_126_5.
Execute         set_default_model Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         bind -model Crypto_Pipeline_VITIS_LOOP_126_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.bind.adb -f 
INFO-FLOW: Finish binding Crypto_Pipeline_VITIS_LOOP_126_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MUL_MOD 
Execute         schedule -model MUL_MOD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=temp2_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=temp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.sched.adb -f 
INFO-FLOW: Finish scheduling MUL_MOD.
Execute         set_default_model MUL_MOD 
Execute         bind -model MUL_MOD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.609 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.bind.adb -f 
INFO-FLOW: Finish binding MUL_MOD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Crypto 
Execute         schedule -model Crypto 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.611 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.sched.adb -f 
INFO-FLOW: Finish scheduling Crypto.
Execute         set_default_model Crypto 
Execute         bind -model Crypto 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.611 GB.
Execute         syn_report -verbosereport -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.bind.adb -f 
INFO-FLOW: Finish binding Crypto.
Execute         get_model_list Crypto -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         rtl_gen_preprocess Crypto_Pipeline_INTT_PE_LOOP 
Execute         rtl_gen_preprocess MUL_MOD.1 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         rtl_gen_preprocess Crypto_Pipeline_NTT_PE_LOOP 
Execute         rtl_gen_preprocess Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         rtl_gen_preprocess MUL_MOD 
Execute         rtl_gen_preprocess Crypto 
INFO-FLOW: Model list for RTL generation: Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_138_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_138_7 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_138_7' pipeline 'VITIS_LOOP_138_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_138_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.611 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_138_7 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_138_7 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_138_7 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_138_7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_138_7_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_138_7 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_138_7_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_138_7 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_138_7 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_138_7 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_138_7 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_22_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_22_21 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_22_21' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_22_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.612 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_22_21 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_22_21 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_22_21 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_22_21_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_22_21 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_22_21_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_22_21 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_22_21 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_22_21 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_22_21 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_149_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_149_10 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_149_10' pipeline 'VITIS_LOOP_149_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_149_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.612 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_149_10 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_149_10 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_149_10 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_149_10 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_149_10_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_149_10 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_149_10_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_149_10 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_149_10 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_149_10 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_149_10 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_INTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_INTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_INTT_PE_LOOP' pipeline 'INTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_INTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.614 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute         gen_rtl Crypto_Pipeline_INTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_INTT_PE_LOOP 
Execute         syn_report -csynth -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_INTT_PE_LOOP_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_INTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_INTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.adb 
Execute         db_write -model Crypto_Pipeline_INTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_INTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MUL_MOD.1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_14ns_16ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.617 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl MUL_MOD.1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD_1 
Execute         gen_rtl MUL_MOD.1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD_1 
Execute         syn_report -csynth -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model MUL_MOD.1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model MUL_MOD.1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.adb 
Execute         db_write -model MUL_MOD.1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MUL_MOD.1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_176_11 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_176_11' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_176_11' pipeline 'VITIS_LOOP_176_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_176_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.619 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_176_11 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_176_11 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_176_11 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_176_11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_176_11_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_176_11 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_176_11_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_176_11 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_176_11 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_176_11 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_176_11 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_180_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_180_12 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_180_12' pipeline 'VITIS_LOOP_180_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_180_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.620 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_180_12 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_180_12 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_180_12 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_180_12 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_180_12_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_180_12 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_180_12_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_180_12 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_180_12 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_180_12 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_180_12 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_89_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_89_1 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_89_1' pipeline 'VITIS_LOOP_89_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_89_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.620 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_89_1 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_89_1 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_89_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_89_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_89_1 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_89_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_89_1 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_89_1 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_89_1 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_89_1 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_22_2 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.621 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_22_2 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_22_2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_22_2_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_22_2 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_22_2_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_22_2 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_22_2 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_22_2 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_22_2 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_99_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_99_4 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_99_4' pipeline 'VITIS_LOOP_99_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_99_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.622 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_99_4 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_99_4 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_99_4 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_99_4 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_99_4_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_99_4 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_99_4_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_99_4 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_99_4 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_99_4 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_99_4 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_NTT_PE_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_NTT_PE_LOOP -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_PE_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_NTT_PE_LOOP' pipeline 'NTT_PE_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_NTT_PE_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.623 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute         gen_rtl Crypto_Pipeline_NTT_PE_LOOP -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_NTT_PE_LOOP 
Execute         syn_report -csynth -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_NTT_PE_LOOP_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_NTT_PE_LOOP -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_NTT_PE_LOOP -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.adb 
Execute         db_write -model Crypto_Pipeline_NTT_PE_LOOP -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_NTT_PE_LOOP -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto_Pipeline_VITIS_LOOP_126_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto_Pipeline_VITIS_LOOP_126_5 -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto_Pipeline_VITIS_LOOP_126_5' pipeline 'VITIS_LOOP_126_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto_Pipeline_VITIS_LOOP_126_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.625 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_126_5 -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         gen_rtl Crypto_Pipeline_VITIS_LOOP_126_5 -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_Crypto_Pipeline_VITIS_LOOP_126_5 
Execute         syn_report -csynth -model Crypto_Pipeline_VITIS_LOOP_126_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_126_5_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto_Pipeline_VITIS_LOOP_126_5 -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_Pipeline_VITIS_LOOP_126_5_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto_Pipeline_VITIS_LOOP_126_5 -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_126_5 -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.adb 
Execute         db_write -model Crypto_Pipeline_VITIS_LOOP_126_5 -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto_Pipeline_VITIS_LOOP_126_5 -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model MUL_MOD -top_prefix Crypto_ -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_15ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_32ns_33_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.627 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl MUL_MOD -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto_MUL_MOD 
Execute         gen_rtl MUL_MOD -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto_MUL_MOD 
Execute         syn_report -csynth -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/MUL_MOD_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model MUL_MOD -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model MUL_MOD -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.adb 
Execute         db_write -model MUL_MOD -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info MUL_MOD -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Crypto -top_prefix  -sub_prefix Crypto_ -mg_file /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/Address' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/DataOutput' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/TwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/TwiddleAddress' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/TwiddleOutput' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto/ModIndex' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'DataIn', 'Address', 'DataOutput', 'RAMSel', 'TwiddleIn', 'OP', 'ModIndex' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_15ns_32s_13_19_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto'.
INFO: [RTMG 210-278] Implementing memory 'Crypto_data_ram_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_twiddle_ram_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_DataTemp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto_bit_reversed_input_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.631 GB.
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         gen_rtl Crypto -istop -style xilinx -f -lang vhdl -o /home/meng/HLS/Crypto/Crypto/solution1/syn/vhdl/Crypto 
Execute         gen_rtl Crypto -istop -style xilinx -f -lang vlog -o /home/meng/HLS/Crypto/Crypto/solution1/syn/verilog/Crypto 
Execute         syn_report -csynth -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/Crypto_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Crypto -f -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.adb 
Execute         db_write -model Crypto -bindview -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Crypto -p /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto 
Execute         export_constraint_db -f -tool general -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute         syn_report -designview -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.design.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -csynthDesign -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.rpt -MHOut /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Crypto -o /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.protoinst 
Execute         sc_get_clocks Crypto 
Execute         sc_get_portdomain Crypto 
INFO-FLOW: Model list for RTL component generation: Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD.1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_138_7] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_22_21] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_149_10] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_INTT_PE_LOOP] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model Crypto_mul_16ns_16ns_32_1_1
INFO-FLOW: Found component Crypto_mul_15ns_16ns_31_1_1.
INFO-FLOW: Append model Crypto_mul_15ns_16ns_31_1_1
INFO-FLOW: Found component Crypto_mac_muladd_16ns_16ns_32ns_33_1_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_16ns_32ns_33_1_1
INFO-FLOW: Found component Crypto_mac_muladd_16ns_15ns_32ns_33_1_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_15ns_32ns_33_1_1
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD_1] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
INFO-FLOW: Found component Crypto_mul_14ns_16ns_30_1_1.
INFO-FLOW: Append model Crypto_mul_14ns_16ns_30_1_1
INFO-FLOW: Found component Crypto_mux_3_2_20_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_20_1_1
INFO-FLOW: Found component Crypto_mux_3_2_31_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_31_1_1
INFO-FLOW: Found component Crypto_mac_muladd_14ns_16ns_32ns_33_4_1.
INFO-FLOW: Append model Crypto_mac_muladd_14ns_16ns_32ns_33_4_1
INFO-FLOW: Found component Crypto_mac_muladd_16ns_15ns_32ns_33_4_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_176_11] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_180_12] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_89_1] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_22_2] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_99_4] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_NTT_PE_LOOP] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Crypto_Pipeline_VITIS_LOOP_126_5] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.compgen.tcl 
INFO-FLOW: Found component Crypto_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MUL_MOD] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
INFO-FLOW: Found component Crypto_mac_muladd_16ns_16ns_32ns_33_4_1.
INFO-FLOW: Append model Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
INFO-FLOW: Handling components in module [Crypto] ... 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
INFO-FLOW: Found component Crypto_sdiv_15ns_32s_13_19_seq_1.
INFO-FLOW: Append model Crypto_sdiv_15ns_32s_13_19_seq_1
INFO-FLOW: Found component Crypto_mux_3_2_19_1_1.
INFO-FLOW: Append model Crypto_mux_3_2_19_1_1
INFO-FLOW: Found component Crypto_data_ram_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_data_ram_0_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_twiddle_ram_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_twiddle_ram_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_DataTemp_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_DataTemp_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_bit_reversed_input_RAM_AUTO_1R1W.
INFO-FLOW: Append model Crypto_bit_reversed_input_RAM_AUTO_1R1W
INFO-FLOW: Found component Crypto_control_s_axi.
INFO-FLOW: Append model Crypto_control_s_axi
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_138_7
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_149_10
INFO-FLOW: Append model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: Append model MUL_MOD_1
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_176_11
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_180_12
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_99_4
INFO-FLOW: Append model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: Append model Crypto_Pipeline_VITIS_LOOP_126_5
INFO-FLOW: Append model MUL_MOD
INFO-FLOW: Append model Crypto
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_mul_16ns_16ns_32_1_1 Crypto_mul_15ns_16ns_31_1_1 Crypto_mac_muladd_16ns_16ns_32ns_33_1_1 Crypto_mac_muladd_16ns_15ns_32ns_33_1_1 Crypto_flow_control_loop_pipe_sequential_init Crypto_mul_14ns_16ns_30_1_1 Crypto_mux_3_2_20_1_1 Crypto_mux_3_2_31_1_1 Crypto_mac_muladd_14ns_16ns_32ns_33_4_1 Crypto_mac_muladd_16ns_15ns_32ns_33_4_1 Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_flow_control_loop_pipe_sequential_init Crypto_mac_muladd_16ns_16ns_32ns_33_4_1 Crypto_sdiv_15ns_32s_13_19_seq_1 Crypto_mux_3_2_19_1_1 Crypto_data_ram_0_RAM_AUTO_1R1W Crypto_twiddle_ram_RAM_AUTO_1R1W Crypto_DataTemp_RAM_AUTO_1R1W Crypto_bit_reversed_input_RAM_AUTO_1R1W Crypto_control_s_axi Crypto_Pipeline_VITIS_LOOP_138_7 Crypto_Pipeline_VITIS_LOOP_22_21 Crypto_Pipeline_VITIS_LOOP_149_10 Crypto_Pipeline_INTT_PE_LOOP MUL_MOD_1 Crypto_Pipeline_VITIS_LOOP_176_11 Crypto_Pipeline_VITIS_LOOP_180_12 Crypto_Pipeline_VITIS_LOOP_89_1 Crypto_Pipeline_VITIS_LOOP_22_2 Crypto_Pipeline_VITIS_LOOP_99_4 Crypto_Pipeline_NTT_PE_LOOP Crypto_Pipeline_VITIS_LOOP_126_5 MUL_MOD Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model Crypto_mul_15ns_16ns_31_1_1
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_16ns_32ns_33_1_1
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_15ns_32ns_33_1_1
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mul_14ns_16ns_30_1_1
INFO-FLOW: To file: write model Crypto_mux_3_2_20_1_1
INFO-FLOW: To file: write model Crypto_mux_3_2_31_1_1
INFO-FLOW: To file: write model Crypto_mac_muladd_14ns_16ns_32ns_33_4_1
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
INFO-FLOW: To file: write model Crypto_sdiv_15ns_32s_13_19_seq_1
INFO-FLOW: To file: write model Crypto_mux_3_2_19_1_1
INFO-FLOW: To file: write model Crypto_data_ram_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_twiddle_ram_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_DataTemp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_bit_reversed_input_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Crypto_control_s_axi
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_138_7
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_22_21
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_149_10
INFO-FLOW: To file: write model Crypto_Pipeline_INTT_PE_LOOP
INFO-FLOW: To file: write model MUL_MOD_1
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_176_11
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_180_12
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_89_1
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_22_2
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_99_4
INFO-FLOW: To file: write model Crypto_Pipeline_NTT_PE_LOOP
INFO-FLOW: To file: write model Crypto_Pipeline_VITIS_LOOP_126_5
INFO-FLOW: To file: write model MUL_MOD
INFO-FLOW: To file: write model Crypto
INFO-FLOW: Generating /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/meng/Software/VIvado/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vhdl' dstVlogDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/vlog' tclDir='/home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db' modelList='Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_1_1
Crypto_mul_15ns_16ns_31_1_1
Crypto_mac_muladd_16ns_16ns_32ns_33_1_1
Crypto_mac_muladd_16ns_15ns_32ns_33_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_14ns_16ns_30_1_1
Crypto_mux_3_2_20_1_1
Crypto_mux_3_2_31_1_1
Crypto_mac_muladd_14ns_16ns_32ns_33_4_1
Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
Crypto_sdiv_15ns_32s_13_19_seq_1
Crypto_mux_3_2_19_1_1
Crypto_data_ram_0_RAM_AUTO_1R1W
Crypto_twiddle_ram_RAM_AUTO_1R1W
Crypto_DataTemp_RAM_AUTO_1R1W
Crypto_bit_reversed_input_RAM_AUTO_1R1W
Crypto_control_s_axi
Crypto_Pipeline_VITIS_LOOP_138_7
Crypto_Pipeline_VITIS_LOOP_22_21
Crypto_Pipeline_VITIS_LOOP_149_10
Crypto_Pipeline_INTT_PE_LOOP
MUL_MOD_1
Crypto_Pipeline_VITIS_LOOP_176_11
Crypto_Pipeline_VITIS_LOOP_180_12
Crypto_Pipeline_VITIS_LOOP_89_1
Crypto_Pipeline_VITIS_LOOP_22_2
Crypto_Pipeline_VITIS_LOOP_99_4
Crypto_Pipeline_NTT_PE_LOOP
Crypto_Pipeline_VITIS_LOOP_126_5
MUL_MOD
Crypto
' expOnly='0'
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.compgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.637 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Crypto_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_16ns_16ns_32_1_1
Crypto_mul_15ns_16ns_31_1_1
Crypto_mac_muladd_16ns_16ns_32ns_33_1_1
Crypto_mac_muladd_16ns_15ns_32ns_33_1_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mul_14ns_16ns_30_1_1
Crypto_mux_3_2_20_1_1
Crypto_mux_3_2_31_1_1
Crypto_mac_muladd_14ns_16ns_32ns_33_4_1
Crypto_mac_muladd_16ns_15ns_32ns_33_4_1
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_flow_control_loop_pipe_sequential_init
Crypto_mac_muladd_16ns_16ns_32ns_33_4_1
Crypto_sdiv_15ns_32s_13_19_seq_1
Crypto_mux_3_2_19_1_1
Crypto_data_ram_0_RAM_AUTO_1R1W
Crypto_twiddle_ram_RAM_AUTO_1R1W
Crypto_DataTemp_RAM_AUTO_1R1W
Crypto_bit_reversed_input_RAM_AUTO_1R1W
Crypto_control_s_axi
Crypto_Pipeline_VITIS_LOOP_138_7
Crypto_Pipeline_VITIS_LOOP_22_21
Crypto_Pipeline_VITIS_LOOP_149_10
Crypto_Pipeline_INTT_PE_LOOP
MUL_MOD_1
Crypto_Pipeline_VITIS_LOOP_176_11
Crypto_Pipeline_VITIS_LOOP_180_12
Crypto_Pipeline_VITIS_LOOP_89_1
Crypto_Pipeline_VITIS_LOOP_22_2
Crypto_Pipeline_VITIS_LOOP_99_4
Crypto_Pipeline_NTT_PE_LOOP
Crypto_Pipeline_VITIS_LOOP_126_5
MUL_MOD
Crypto
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.rtl_wrap.cfg.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.compgen.dataonly.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_138_7.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_21.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_149_10.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_INTT_PE_LOOP.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD_1.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_176_11.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_180_12.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_89_1.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_22_2.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_99_4.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_NTT_PE_LOOP.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto_Pipeline_VITIS_LOOP_126_5.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/MUL_MOD.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.tbgen.tcl 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/Crypto.constraint.tcl 
Execute         sc_get_clocks Crypto 
Execute         source /home/meng/HLS/Crypto/Crypto/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Crypto LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Crypto MODULE2INSTS {Crypto Crypto Crypto_Pipeline_VITIS_LOOP_138_7 grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 Crypto_Pipeline_VITIS_LOOP_89_1 grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415 Crypto_Pipeline_VITIS_LOOP_22_21 grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423 Crypto_Pipeline_VITIS_LOOP_22_2 grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429 Crypto_Pipeline_VITIS_LOOP_149_10 grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435 Crypto_Pipeline_VITIS_LOOP_99_4 grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441 Crypto_Pipeline_VITIS_LOOP_176_11 grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 MUL_MOD_1 grp_MUL_MOD_1_fu_71 Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454 Crypto_Pipeline_VITIS_LOOP_180_12 grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471 Crypto_Pipeline_VITIS_LOOP_126_5 grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479 Crypto_Pipeline_NTT_PE_LOOP grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487 MUL_MOD grp_MUL_MOD_fu_504} INST2MODULE {Crypto Crypto grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 Crypto_Pipeline_VITIS_LOOP_138_7 grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415 Crypto_Pipeline_VITIS_LOOP_89_1 grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423 Crypto_Pipeline_VITIS_LOOP_22_21 grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429 Crypto_Pipeline_VITIS_LOOP_22_2 grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435 Crypto_Pipeline_VITIS_LOOP_149_10 grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441 Crypto_Pipeline_VITIS_LOOP_99_4 grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 Crypto_Pipeline_VITIS_LOOP_176_11 grp_MUL_MOD_1_fu_71 MUL_MOD_1 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454 Crypto_Pipeline_INTT_PE_LOOP grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471 Crypto_Pipeline_VITIS_LOOP_180_12 grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479 Crypto_Pipeline_VITIS_LOOP_126_5 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487 Crypto_Pipeline_NTT_PE_LOOP grp_MUL_MOD_fu_504 MUL_MOD} INSTDATA {Crypto {DEPTH 1 CHILDREN {grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415 grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423 grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429 grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435 grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441 grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454 grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471 grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479 grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487 grp_MUL_MOD_fu_504}} grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 {DEPTH 2 CHILDREN grp_MUL_MOD_1_fu_71} grp_MUL_MOD_1_fu_71 {DEPTH 3 CHILDREN {}} grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479 {DEPTH 2 CHILDREN {}} grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487 {DEPTH 2 CHILDREN {}} grp_MUL_MOD_fu_504 {DEPTH 2 CHILDREN {}}} MODULEDATA {Crypto_Pipeline_VITIS_LOOP_138_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_84_p2 SOURCE Crypto.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_90_p2 SOURCE DATAMemory.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_138_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_22_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_78_p2 SOURCE Utils.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_149_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_74_p2 SOURCE Crypto.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_149_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_INTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_260_p2 SOURCE Crypto.cpp:160 VARIABLE add_ln160 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_273_p2 SOURCE Crypto.cpp:162 VARIABLE add_ln162 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_283_p2 SOURCE Crypto.cpp:163 VARIABLE add_ln163 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_293_p2 SOURCE Crypto.cpp:164 VARIABLE add_ln164_1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U8 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U9 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_1_1_U18 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U10 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_1_1_U18 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_7 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_413_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U11 SOURCE Arithmetic.cpp:22 VARIABLE temp1_7 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U12 SOURCE Arithmetic.cpp:23 VARIABLE temp2_7 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U13 SOURCE Arithmetic.cpp:24 VARIABLE temp3_7 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U14 SOURCE Arithmetic.cpp:25 VARIABLE temp4_7 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_496_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_502_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_8 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_536_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_542_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U15 SOURCE Arithmetic.cpp:22 VARIABLE temp1_8 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_1_1_U19 SOURCE Arithmetic.cpp:23 VARIABLE temp2_8 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U16 SOURCE Arithmetic.cpp:24 VARIABLE temp3_8 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_1_U17 SOURCE Arithmetic.cpp:25 VARIABLE temp4_8 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_1_1_U19 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_9 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_652_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_668_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_718_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_729_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_743_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_755_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP INTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} MUL_MOD_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U37 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14ns_16ns_32ns_33_4_1_U48 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U38 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_14ns_16ns_30_1_1_U36 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14ns_16ns_32ns_33_4_1_U48 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_222_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U40 SOURCE Arithmetic.cpp:22 VARIABLE temp1_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U41 SOURCE Arithmetic.cpp:23 VARIABLE temp2_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U42 SOURCE Arithmetic.cpp:24 VARIABLE temp3_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U43 SOURCE Arithmetic.cpp:25 VARIABLE temp4_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_308_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_312_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_380_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_332_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U45 SOURCE Arithmetic.cpp:22 VARIABLE temp1_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U49 SOURCE Arithmetic.cpp:23 VARIABLE temp2_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U46 SOURCE Arithmetic.cpp:24 VARIABLE temp3_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_1_U47 SOURCE Arithmetic.cpp:25 VARIABLE temp4_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U49 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_484_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_500_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_176_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_92_p2 SOURCE Crypto.cpp:176 VARIABLE add_ln176 LOOP VITIS_LOOP_176_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_180_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_84_p2 SOURCE Crypto.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_95_p2 SOURCE DATAMemory.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_180_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_89_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_84_p2 SOURCE Crypto.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_90_p2 SOURCE DATAMemory.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_89_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_78_p2 SOURCE Utils.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_99_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_74_p2 SOURCE Crypto.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Crypto_Pipeline_NTT_PE_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_258_p2 SOURCE Crypto.cpp:110 VARIABLE add_ln110 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_271_p2 SOURCE Crypto.cpp:112 VARIABLE add_ln112 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_281_p2 SOURCE Crypto.cpp:113 VARIABLE add_ln113 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_291_p2 SOURCE Crypto.cpp:114 VARIABLE add_ln114 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U71 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U72 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_1_1_U81 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U73 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_1_1_U81 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_405_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U74 SOURCE Arithmetic.cpp:22 VARIABLE temp1_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U75 SOURCE Arithmetic.cpp:23 VARIABLE temp2_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U76 SOURCE Arithmetic.cpp:24 VARIABLE temp3_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U77 SOURCE Arithmetic.cpp:25 VARIABLE temp4_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_488_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_7 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_494_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_5 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_528_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_534_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U78 SOURCE Arithmetic.cpp:22 VARIABLE temp1_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_1_1_U82 SOURCE Arithmetic.cpp:23 VARIABLE temp2_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U79 SOURCE Arithmetic.cpp:24 VARIABLE temp3_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_1_U80 SOURCE Arithmetic.cpp:25 VARIABLE temp4_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_1_1_U82 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_6 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_644_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_660_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_710_p2 SOURCE Arithmetic.cpp:40 VARIABLE add_ln40 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln44_fu_721_p2 SOURCE Arithmetic.cpp:44 VARIABLE sub_ln44 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_735_p2 SOURCE Arithmetic.cpp:53 VARIABLE sub_ln53 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_747_p2 SOURCE Arithmetic.cpp:56 VARIABLE add_ln56 LOOP NTT_PE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto_Pipeline_VITIS_LOOP_126_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_84_p2 SOURCE Crypto.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_126_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_95_p2 SOURCE DATAMemory.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_126_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} MUL_MOD {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U98 SOURCE Arithmetic.cpp:22 VARIABLE temp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U99 SOURCE Arithmetic.cpp:23 VARIABLE temp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U110 SOURCE Arithmetic.cpp:24 VARIABLE temp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U100 SOURCE Arithmetic.cpp:25 VARIABLE temp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_32ns_33_4_1_U110 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_fu_195_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U102 SOURCE Arithmetic.cpp:22 VARIABLE temp1_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U103 SOURCE Arithmetic.cpp:23 VARIABLE temp2_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U104 SOURCE Arithmetic.cpp:24 VARIABLE temp3_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U105 SOURCE Arithmetic.cpp:25 VARIABLE temp4_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_281_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_285_p2 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME res_mult_shift_fu_353_p2 SOURCE Arithmetic.cpp:32 VARIABLE res_mult_shift LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_305_p2 SOURCE Arithmetic.cpp:74 VARIABLE add_ln74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U107 SOURCE Arithmetic.cpp:22 VARIABLE temp1_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U111 SOURCE Arithmetic.cpp:23 VARIABLE temp2_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U108 SOURCE Arithmetic.cpp:24 VARIABLE temp3_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16ns_31_1_1_U109 SOURCE Arithmetic.cpp:25 VARIABLE temp4_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_15ns_32ns_33_4_1_U111 SOURCE Arithmetic.cpp:30 VARIABLE add_ln30_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_453_p2 SOURCE Arithmetic.cpp:89 VARIABLE sub_ln89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_469_p2 SOURCE Arithmetic.cpp:90 VARIABLE sub_ln90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 12 BRAM 0 URAM 0}} Crypto {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME DataTemp_U SOURCE Crypto.cpp:39 VARIABLE DataTemp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bit_reversed_input_U SOURCE Crypto.cpp:40 VARIABLE bit_reversed_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_fu_723_p2 SOURCE Crypto.cpp:155 VARIABLE sub_ln155 LOOP INTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln155_1_fu_742_p2 SOURCE Crypto.cpp:155 VARIABLE sub_ln155_1 LOOP INTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_801_p2 SOURCE Crypto.cpp:158 VARIABLE add_ln158 LOOP INTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln105_fu_838_p2 SOURCE Crypto.cpp:105 VARIABLE sub_ln105 LOOP NTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln105_1_fu_857_p2 SOURCE Crypto.cpp:105 VARIABLE sub_ln105_1 LOOP NTT_STAGE_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_916_p2 SOURCE Crypto.cpp:108 VARIABLE add_ln108 LOOP NTT_GROUP_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp3_0_3_fu_931_p2 SOURCE Arithmetic.cpp:53 VARIABLE temp3_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp3_0_5_fu_966_p2 SOURCE Arithmetic.cpp:56 VARIABLE temp3_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp3_0_fu_945_p2 SOURCE Arithmetic.cpp:40 VARIABLE temp3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp3_0_1_fu_986_p2 SOURCE Arithmetic.cpp:44 VARIABLE temp3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_1012_p2 SOURCE DATAMemory.cpp:14 VARIABLE add_ln14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_1039_p2 SOURCE DATAMemory.cpp:8 VARIABLE add_ln8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME data_ram_0_U SOURCE {} VARIABLE data_ram_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME twiddle_ram_U SOURCE {} VARIABLE twiddle_ram LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 48 BRAM 48 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.644 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto.
Execute         syn_report -model Crypto -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 18.45 MHz
Command       autosyn done; 3.96 sec.
Command     csynth_design done; 33.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.83 seconds. CPU system time: 4.64 seconds. Elapsed time: 33.04 seconds; current allocated memory: 198.977 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
