// Seed: 3362414878
module module_0 (
    output supply0 id_0
    , id_9,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wand id_7
);
  wire id_10;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    output tri1  id_2,
    output tri   id_3,
    input  wor   id_4
    , id_13,
    input  tri   id_5,
    output logic id_6,
    input  wor   id_7,
    input  tri0  id_8,
    input  tri   id_9,
    output tri1  id_10,
    output tri1  id_11
);
  always @(negedge id_9)
    for (id_13 = 1'b0; id_0; id_2 = id_0) begin : LABEL_0
      if (1'b0) begin : LABEL_0
        id_6 <= id_13;
      end
    end
  assign id_1 = 1'd0;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_8,
      id_9,
      id_7,
      id_10
  );
endmodule
