#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 13 12:12:06 2024
# Process ID: 34249
# Current directory: /home/ICer/xilinx_prj/ahb_lite
# Command line: vivado ahb_lite.xpr
# Log file: /home/ICer/xilinx_prj/ahb_lite/vivado.log
# Journal file: /home/ICer/xilinx_prj/ahb_lite/vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 /home/ICer/xilinx_prj/ahb_lite/ahb_lite.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/ahb_lite' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [Project 1-563] Overriding project part, 'xc7vx485tffg1157-1', with new part: 'xc7k70tfbv676-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6510.855 ; gain = 107.203 ; free physical = 82 ; free virtual = 10461
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property target_simulator VCS [current_project]
set_property compxlib.vcs_compiled_library_dir /home/ICer/xilinx_vcs_lib [current_project]
set_property -name {vcs.simulate.runtime} -value {} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
export_ip_user_files -no_script -force
INFO: [export_ip_user_files-Tcl-2] No IPs found in the project.
export_simulation  -lib_map_path "/home/ICer/xilinx_vcs_lib" -absolute_path -export_source_files -force -directory "/home/ICer/xilinx_prj/ahb_lite" -simulator vcs
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ICer/xilinx_prj/ahb_lite/vcs/top.sh'
export_ip_user_files -no_script -force
INFO: [export_ip_user_files-Tcl-2] No IPs found in the project.
export_simulation  -lib_map_path "/home/ICer/xilinx_vcs_lib" -absolute_path -export_source_files -force -directory "/home/ICer/xilinx_prj/ahb_lite" -simulator vcs
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ICer/xilinx_prj/ahb_lite/vcs/top.sh'
export_ip_user_files -of_objects  [get_files /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_lite_s3.v] -no_script -reset -force -quiet
remove_files  /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_lite_s3.v
file delete -force /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_lite_s3.v
update_compile_order -fileset sources_1
add_files -norecurse /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_decoder_s3.v
WARNING: [filemgmt 56-12] File '/home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_decoder_s3.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sources_1/imports/design/ahb_lite_s3.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sim_1/imports/sim/bfm_ahb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sim_1/imports/sim/bfm_ahb.v
file delete -force /home/ICer/xilinx_prj/ahb_lite/ahb_lite.srcs/sim_1/imports/sim/bfm_ahb.v
export_ip_user_files -no_script -force
INFO: [export_ip_user_files-Tcl-2] No IPs found in the project.
export_simulation  -lib_map_path "/home/ICer/xilinx_vcs_lib" -absolute_path -export_source_files -force -directory "/home/ICer/xilinx_prj/ahb_lite" -simulator vcs
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/ICer/xilinx_prj/ahb_lite/vcs/top.sh'
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 13:49:29 2024...
