INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/stencil_kernel_0_0_hw_emu
	Log files: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/logs/stencil_kernel_0_0_hw_emu
INFO: [v++ 60-1548] Creating build summary session with primary output /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo.compile_summary, at Mon Nov 18 17:06:23 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/stencil_kernel_0_0_hw_emu/v++_compile_stencil_kernel_0_0_hw_emu_guidance.html', at Mon Nov 18 17:06:23 2024
INFO: [v++ 60-895]   Target platform: /home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/xilinx_u250_gen3x16_xdma_4_1_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/rasr/pkgs/vitis_2023.1/Vitis/2023.1/platforms/xilinx_u250_gen3x16_xdma_4_1_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.1
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_u250_gen3x16_xdma_4_1_202210_1
INFO: [v++ 60-242] Creating kernel: 'stencil_kernel_0_0'

===>The following messages were generated while  performing high-level synthesis for kernel: stencil_kernel_0_0 Log file: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/stencil_kernel_0_0_hw_emu/stencil_kernel_0_0/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'.
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_22_4' (loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'): Unable to schedule bus request operation ('gmem0_load_2_req', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:140->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem0' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:140->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_22_4' (loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'): Unable to schedule bus request operation ('gmem0_load_3_req', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:153->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem0' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:153->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_22_4' (loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'): Unable to schedule bus read operation ('gmem0_addr_3_read', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:140->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem0' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:140->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_22_4' (loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'): Unable to schedule bus read operation ('gmem0_addr_4_read', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:153->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem0' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:153->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [v++ 204-61] Discarding stage scheduling solution.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 208, loop 'VITIS_LOOP_20_2_VITIS_LOOP_21_3_VITIS_LOOP_22_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'.
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_220_7' (loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'): Unable to schedule bus request operation ('gmem1_load_2_req', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:338->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem1' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:338->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_220_7' (loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'): Unable to schedule bus request operation ('gmem1_load_3_req', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:351->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem1' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:351->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_220_7' (loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'): Unable to schedule bus read operation ('gmem1_addr_3_read', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:338->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem1' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:338->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] The II Violation in module 'module_stencil_kernel_0_0_Pipeline_VITIS_LOOP_220_7' (loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'): Unable to schedule bus read operation ('gmem1_addr_4_read', /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:351->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) on port 'gmem1' (/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:351->/net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/src/xilinx/device/stencil_kernel_0_0.cpp:425) due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [v++ 204-61] Discarding stage scheduling solution.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 208, loop 'VITIS_LOOP_218_5_VITIS_LOOP_219_6_VITIS_LOOP_220_7'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/_x/reports/stencil_kernel_0_0_hw_emu/system_estimate_stencil_kernel_0_0_hw_emu.xtxt
INFO: [v++ 60-586] Created /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /net/myshella/home/grodzki/PyVectors/.dacecache/stencil_kernel/build/stencil_kernel_0_0_hw_emu.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 27s
