#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Feb 26 11:47:56 2026
# Process ID         : 36264
# Current directory  : C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1
# Command line       : vivado.exe -log project1_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project1_smartconnect_0_0.tcl
# Log file           : C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1/project1_smartconnect_0_0.vds
# Journal file       : C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1\vivado.jou
# Running On         : koyanagi
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 7 PRO 8840HS w/ Radeon 780M Graphics 
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29706 MB
# Swap memory        : 18253 MB
# Total Virtual      : 47960 MB
# Available Virtual  : 10810 MB
#-----------------------------------------------------------
source project1_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 492.844 ; gain = 212.629
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository 'c:/quad_frame_remapper/ip_repo'.
File in use: c:/quad_frame_remapper/ip_repo/ip/if/tmds_v1_0/tmds_rtl.xml
File ignored: c:/quad_frame_remapper/ip_repo/vivado-library-master/if/tmds_v1_0/tmds_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/quad_frame_remapper/vitis_hls_workspace/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 496.781 ; gain = 3.938
Command: synth_design -top project1_smartconnect_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1278.730 ; gain = 492.789
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_173e_rsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_173e_rsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_173e_rsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_173e_bsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_173e_bsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_173e_bsw_0.sv:96]
INFO: [Synth 8-6157] synthesizing module 'project1_smartconnect_0_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/synth/project1_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_12RFQZ0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1336]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_one_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_173e_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_one_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_173e_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_173e_psr_aclk_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_173e_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1243' bound to instance 'U0' of component 'proc_sys_reset' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_173e_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_EXT' of component 'xpm_cdc_single' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:968]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'ACT_LO_AUX' of component 'xpm_cdc_single' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/project9/project1.srcs/sources_1/bd/project1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_173e_psr_aclk_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_173e_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_173e_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1386]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_173e_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1386]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_173e_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1386]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_173e_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1386]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_173e_psr_aclk_0' has 10 connections declared, but only 6 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_12RFQZ0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1336]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_VXTJ13' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1395]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00e_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_173e_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00e_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_173e_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_VXTJ13' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1395]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_9R8H4R' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1693]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00arn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_173e_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00arn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_173e_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00awn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_173e_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00awn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_173e_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00bn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_173e_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00bn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_173e_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00rn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_173e_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00rn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_173e_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00wn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_173e_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00wn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_173e_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_9R8H4R' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1693]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_m00s2a_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_173e_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_m00s2a_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_173e_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s00a2s_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_173e_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s00a2s_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_173e_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1UNDD3O' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1944]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s00mmu_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_173e_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s00mmu_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_173e_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s00sic_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_173e_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s00sic_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_173e_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s00tr_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_173e_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s00tr_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_173e_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_173e_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2157]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_173e_s00tr_0' has 38 connections declared, but only 37 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2157]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1UNDD3O' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1944]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1ROVR7Y' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2197]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sarn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_173e_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sarn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_173e_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_srn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_173e_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_srn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_173e_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1ROVR7Y' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2197]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s01a2s_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_173e_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s01a2s_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_173e_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_TRJSXS' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2304]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s01mmu_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_173e_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s01mmu_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_173e_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s01sic_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_173e_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s01sic_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_173e_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s01tr_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_173e_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s01tr_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_173e_s01tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_173e_s01tr_0' is unconnected for instance 's01_transaction_regulator' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2561]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_173e_s01tr_0' has 46 connections declared, but only 45 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2561]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_TRJSXS' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2304]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_XFSLIW' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2609]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sawn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_173e_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sawn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_173e_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sbn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_173e_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sbn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_173e_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_swn_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_173e_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_swn_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_173e_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_XFSLIW' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2609]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s02a2s_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_173e_s02a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s02a2s_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_173e_s02a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's02_entry_pipeline_imp_881ZEL' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2761]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s02mmu_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_173e_s02mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s02mmu_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_173e_s02mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s02sic_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_173e_s02sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s02sic_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_173e_s02sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s02tr_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_173e_s02tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s02tr_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_173e_s02tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_173e_s02tr_0' is unconnected for instance 's02_transaction_regulator' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2986]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_173e_s02tr_0' has 40 connections declared, but only 39 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2986]
INFO: [Synth 8-6155] done synthesizing module 's02_entry_pipeline_imp_881ZEL' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:2761]
INFO: [Synth 8-6157] synthesizing module 's02_nodes_imp_1CSY03' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3028]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sarn_1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_173e_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sarn_1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_173e_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_srn_1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_173e_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_srn_1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_173e_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's02_nodes_imp_1CSY03' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3028]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s03a2s_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_173e_s03a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s03a2s_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_173e_s03a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's03_entry_pipeline_imp_11EMFU1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3135]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s03mmu_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_173e_s03mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s03mmu_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_173e_s03mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s03sic_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_173e_s03sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s03sic_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_173e_s03sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_s03tr_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_173e_s03tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_s03tr_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_173e_s03tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_173e_s03tr_0' is unconnected for instance 's03_transaction_regulator' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3404]
WARNING: [Synth 8-7023] instance 's03_transaction_regulator' of module 'bd_173e_s03tr_0' has 48 connections declared, but only 47 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3404]
INFO: [Synth 8-6155] done synthesizing module 's03_entry_pipeline_imp_11EMFU1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3135]
INFO: [Synth 8-6157] synthesizing module 's03_nodes_imp_16PJ0ID' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3454]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sawn_1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_173e_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sawn_1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_173e_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_sbn_1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_173e_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_sbn_1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_173e_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_swn_1' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_173e_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_swn_1' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_173e_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's03_nodes_imp_16PJ0ID' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3454]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_13J7TZU' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3606]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_arsw_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_arsw_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_173e_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_awsw_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_awsw_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_173e_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_bsw_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_173e_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_bsw_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_173e_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_rsw_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_173e_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_rsw_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_173e_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_173e_wsw_0' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e_wsw_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_173e_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_13J7TZU' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:3606]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M02_SC_B_info' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M02_SC_B_payld' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M02_SC_B_req' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M02_SC_B_send' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M03_SC_R_info' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M03_SC_R_payld' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M03_SC_R_req' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'M03_SC_R_send' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S02_SC_AW_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S02_SC_W_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7071] port 'S03_SC_AR_recv' of module 'switchboards_imp_13J7TZU' is unconnected for instance 'switchboards' [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_13J7TZU' has 127 connections declared, but only 105 given [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1228]
INFO: [Synth 8-6155] done synthesizing module 'bd_173e' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:10]
INFO: [Synth 8-6155] done synthesizing module 'project1_smartconnect_0_0' (0#1) [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/synth/project1_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_12RFQZ0 does not have driver. [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/synth/bd_173e.v:1364]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module switchboards_imp_13J7TZU is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[159] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[158] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[157] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[156] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[155] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[154] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[153] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[152] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[151] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[150] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[149] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[148] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[147] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[146] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[145] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[144] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[143] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[142] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[141] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[140] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[139] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[138] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[137] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[136] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[135] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[134] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[133] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[132] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[131] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[130] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[129] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[128] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[127] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[126] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[125] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[124] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[123] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[122] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[121] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[120] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[119] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[118] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[117] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[116] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[115] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[114] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[113] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[112] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[111] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[110] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[109] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[108] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[107] in module xpm_memory_base__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[106] in module xpm_memory_base__parameterized10 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1599.172 ; gain = 813.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.172 ; gain = 813.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1599.172 ; gain = 813.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2058.539 ; gain = 8.422
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/bd_173e_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/bd_0/ip/ip_1/bd_173e_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [c:/project9/project1.gen/sources_1/bd/project1/ip/project1_smartconnect_0_0/smartconnect.xdc] for cell 'inst'
Parsing XDC File [C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/project1_smartconnect_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/project1_smartconnect_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 79 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2725.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2747.070 ; gain = 21.438
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__xdcDup__1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_top__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 | 00000000000000000000000000000000
*
                 R_STALL |                             0010 | 00000000000000000000000000000001
               R_PENDING |                             0100 | 00000000000000000000000000000010
                R_DECERR |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_top__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 19    
	   3 Input    8 Bit       Adders := 10    
	   4 Input    8 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 181   
	   2 Input    5 Bit       Adders := 22    
	   3 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 47    
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 270   
+---Registers : 
	             2178 Bit    Registers := 86    
	              512 Bit    Registers := 10    
	              193 Bit    Registers := 2     
	              179 Bit    Registers := 1     
	              174 Bit    Registers := 6     
	              170 Bit    Registers := 2     
	              160 Bit    Registers := 3     
	              152 Bit    Registers := 5     
	               64 Bit    Registers := 20    
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 11    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 60    
	                7 Bit    Registers := 22    
	                6 Bit    Registers := 91    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 83    
	                3 Bit    Registers := 111   
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 861   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 43    
	   2 Input  512 Bit        Muxes := 10    
	   4 Input  174 Bit        Muxes := 2     
	   4 Input  160 Bit        Muxes := 1     
	   2 Input  152 Bit        Muxes := 4     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 24    
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 26    
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 91    
	   7 Input    8 Bit        Muxes := 16    
	   2 Input    7 Bit        Muxes := 60    
	   4 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 32    
	   2 Input    3 Bit        Muxes := 48    
	   2 Input    2 Bit        Muxes := 177   
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 8     
	   7 Input    2 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 332   
	   4 Input    1 Bit        Muxes := 102   
	   7 Input    1 Bit        Muxes := 86    
	  12 Input    1 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 436   
	   3 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:04:27 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M x 33   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M x 33   | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 10              | RAM32M x 2    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M x 26   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M x 30   | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 170             | RAM32M x 29   | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M x 5    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27   | 
|inst/i_0/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 170             | RAM32M x 29   | 
|inst/i_0/\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M x 5    | 
|inst/i_0/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|inst/i_0/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:23 ; elapsed = 00:04:35 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                             | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M x 33   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 193             | RAM32M x 33   | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 10              | RAM32M x 2    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 21              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 152             | RAM32M x 26   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M x 30   | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 170             | RAM32M x 29   | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M x 5    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27   | 
|inst/i_0/\s02_nodes/s02_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s02_nodes/s02_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 170             | RAM32M x 29   | 
|inst/i_0/\s03_nodes/s03_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 174             | RAM32M x 29   | 
|inst/i_0/\s03_nodes/s03_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 28              | RAM32M x 5    | 
|inst/i_0/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3    | 
|inst/i_0/\s03_nodes/s03_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[3]) is unused and will be removed from module sc_mmu_v1_0_15_top.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[3]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_endpoint.r_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:43 ; elapsed = 00:04:57 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:50 ; elapsed = 00:05:04 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:50 ; elapsed = 00:05:04 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:52 ; elapsed = 00:05:06 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:52 ; elapsed = 00:05:06 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:52 ; elapsed = 00:05:07 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    66|
|2     |LUT1     |   265|
|3     |LUT2     |   586|
|4     |LUT3     |  1908|
|5     |LUT4     |  1130|
|6     |LUT5     |   794|
|7     |LUT6     |  1037|
|8     |RAM16X1D |     2|
|9     |RAM32M   |   238|
|10    |RAM32X1D |     2|
|11    |SRL16    |     1|
|12    |SRL16E   |    65|
|13    |FDCE     |   129|
|14    |FDRE     |  6760|
|15    |FDSE     |   225|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 2747.070 ; gain = 1961.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17805 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:00 ; elapsed = 00:03:48 . Memory (MB): peak = 2747.070 ; gain = 813.230
Synthesis Optimization Complete : Time (s): cpu = 00:04:53 ; elapsed = 00:05:07 . Memory (MB): peak = 2747.070 ; gain = 1961.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 2747.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2747.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 243 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 238 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: ffb0b8f9
INFO: [Common 17-83] Releasing license: Synthesis
266 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:05 ; elapsed = 00:05:21 . Memory (MB): peak = 2747.070 ; gain = 2209.328
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2747.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1/project1_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project1_smartconnect_0_0, cache-ID = 39250259c40694af
INFO: [Coretcl 2-1174] Renamed 536 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2747.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/quad_frame_remapper/quad_frame_remapper.runs/project1_smartconnect_0_0_synth_1/project1_smartconnect_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file project1_smartconnect_0_0_utilization_synth.rpt -pb project1_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 11:54:27 2026...
