ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM3_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM3_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM3_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM3 init function */
  31:Core/Src/tim.c **** void MX_TIM3_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 38 3 view .LVU1
  39              		.loc 1 38 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 39 3 is_stmt 1 view .LVU3
  46              		.loc 1 39 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  44:Core/Src/tim.c ****   htim3.Instance = TIM3;
  49              		.loc 1 44 3 is_stmt 1 view .LVU5
  50              		.loc 1 44 18 is_stmt 0 view .LVU6
  51 0012 1548     		ldr	r0, .L9
  52 0014 154A     		ldr	r2, .L9+4
  53 0016 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim3.Init.Prescaler = 7199;
  54              		.loc 1 45 3 is_stmt 1 view .LVU7
  55              		.loc 1 45 24 is_stmt 0 view .LVU8
  56 0018 41F61F42 		movw	r2, #7199
  57 001c 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 46 3 is_stmt 1 view .LVU9
  59              		.loc 1 46 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim3.Init.Period = 4999;
  61              		.loc 1 47 3 is_stmt 1 view .LVU11
  62              		.loc 1 47 21 is_stmt 0 view .LVU12
  63 0020 41F28732 		movw	r2, #4999
  64 0024 C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU13
  66              		.loc 1 48 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 3


  49:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 49 3 is_stmt 1 view .LVU15
  69              		.loc 1 49 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  71              		.loc 1 50 3 is_stmt 1 view .LVU17
  72              		.loc 1 50 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 50 6 view .LVU19
  76 002e 90B9     		cbnz	r0, .L6
  77              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 54 3 is_stmt 1 view .LVU20
  79              		.loc 1 54 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 55 3 is_stmt 1 view .LVU22
  83              		.loc 1 55 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0B48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 55 6 view .LVU24
  89 003e 68B9     		cbnz	r0, .L7
  90              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 59 3 is_stmt 1 view .LVU25
  92              		.loc 1 59 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 60 3 is_stmt 1 view .LVU27
  96              		.loc 1 60 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
  98              		.loc 1 61 3 is_stmt 1 view .LVU29
  99              		.loc 1 61 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0748     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 61 6 view .LVU31
 105 004e 40B9     		cbnz	r0, .L8
 106              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  66:Core/Src/tim.c **** 
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 4


  67:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 107              		.loc 1 69 1 view .LVU32
 108 0050 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
 113 0052 5DF804FB 		ldr	pc, [sp], #4
 114              	.L6:
 115              	.LCFI3:
 116              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 117              		.loc 1 52 5 is_stmt 1 view .LVU33
 118 0056 FFF7FEFF 		bl	Error_Handler
 119              	.LVL3:
 120 005a E9E7     		b	.L2
 121              	.L7:
  57:Core/Src/tim.c ****   }
 122              		.loc 1 57 5 view .LVU34
 123 005c FFF7FEFF 		bl	Error_Handler
 124              	.LVL4:
 125 0060 EEE7     		b	.L3
 126              	.L8:
  63:Core/Src/tim.c ****   }
 127              		.loc 1 63 5 view .LVU35
 128 0062 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130              		.loc 1 69 1 is_stmt 0 view .LVU36
 131 0066 F3E7     		b	.L1
 132              	.L10:
 133              		.align	2
 134              	.L9:
 135 0068 00000000 		.word	.LANCHOR0
 136 006c 00040040 		.word	1073742848
 137              		.cfi_endproc
 138              	.LFE65:
 140              		.section	.text.MX_TIM6_Init,"ax",%progbits
 141              		.align	1
 142              		.global	MX_TIM6_Init
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	MX_TIM6_Init:
 148              	.LFB66:
  70:Core/Src/tim.c **** /* TIM6 init function */
  71:Core/Src/tim.c **** void MX_TIM6_Init(void)
  72:Core/Src/tim.c **** {
 149              		.loc 1 72 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 5


 157 0002 83B0     		sub	sp, sp, #12
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 16
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 160              		.loc 1 78 3 view .LVU38
 161              		.loc 1 78 27 is_stmt 0 view .LVU39
 162 0004 0023     		movs	r3, #0
 163 0006 0093     		str	r3, [sp]
 164 0008 0193     		str	r3, [sp, #4]
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  83:Core/Src/tim.c ****   htim6.Instance = TIM6;
 165              		.loc 1 83 3 is_stmt 1 view .LVU40
 166              		.loc 1 83 18 is_stmt 0 view .LVU41
 167 000a 0E48     		ldr	r0, .L17
 168 000c 0E4A     		ldr	r2, .L17+4
 169 000e 0260     		str	r2, [r0]
  84:Core/Src/tim.c ****   htim6.Init.Prescaler = 0;
 170              		.loc 1 84 3 is_stmt 1 view .LVU42
 171              		.loc 1 84 24 is_stmt 0 view .LVU43
 172 0010 4360     		str	r3, [r0, #4]
  85:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 173              		.loc 1 85 3 is_stmt 1 view .LVU44
 174              		.loc 1 85 26 is_stmt 0 view .LVU45
 175 0012 8360     		str	r3, [r0, #8]
  86:Core/Src/tim.c ****   htim6.Init.Period = 65535;
 176              		.loc 1 86 3 is_stmt 1 view .LVU46
 177              		.loc 1 86 21 is_stmt 0 view .LVU47
 178 0014 4FF6FF72 		movw	r2, #65535
 179 0018 C260     		str	r2, [r0, #12]
  87:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 180              		.loc 1 87 3 is_stmt 1 view .LVU48
 181              		.loc 1 87 32 is_stmt 0 view .LVU49
 182 001a 8361     		str	r3, [r0, #24]
  88:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 183              		.loc 1 88 3 is_stmt 1 view .LVU50
 184              		.loc 1 88 7 is_stmt 0 view .LVU51
 185 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 186              	.LVL6:
 187              		.loc 1 88 6 view .LVU52
 188 0020 50B9     		cbnz	r0, .L15
 189              	.L12:
  89:Core/Src/tim.c ****   {
  90:Core/Src/tim.c ****     Error_Handler();
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 190              		.loc 1 92 3 is_stmt 1 view .LVU53
 191              		.loc 1 92 37 is_stmt 0 view .LVU54
 192 0022 0023     		movs	r3, #0
 193 0024 0093     		str	r3, [sp]
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 6


  93:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 194              		.loc 1 93 3 is_stmt 1 view .LVU55
 195              		.loc 1 93 33 is_stmt 0 view .LVU56
 196 0026 0193     		str	r3, [sp, #4]
  94:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 197              		.loc 1 94 3 is_stmt 1 view .LVU57
 198              		.loc 1 94 7 is_stmt 0 view .LVU58
 199 0028 6946     		mov	r1, sp
 200 002a 0648     		ldr	r0, .L17
 201 002c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 202              	.LVL7:
 203              		.loc 1 94 6 view .LVU59
 204 0030 28B9     		cbnz	r0, .L16
 205              	.L11:
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** }
 206              		.loc 1 102 1 view .LVU60
 207 0032 03B0     		add	sp, sp, #12
 208              	.LCFI6:
 209              		.cfi_remember_state
 210              		.cfi_def_cfa_offset 4
 211              		@ sp needed
 212 0034 5DF804FB 		ldr	pc, [sp], #4
 213              	.L15:
 214              	.LCFI7:
 215              		.cfi_restore_state
  90:Core/Src/tim.c ****   }
 216              		.loc 1 90 5 is_stmt 1 view .LVU61
 217 0038 FFF7FEFF 		bl	Error_Handler
 218              	.LVL8:
 219 003c F1E7     		b	.L12
 220              	.L16:
  96:Core/Src/tim.c ****   }
 221              		.loc 1 96 5 view .LVU62
 222 003e FFF7FEFF 		bl	Error_Handler
 223              	.LVL9:
 224              		.loc 1 102 1 is_stmt 0 view .LVU63
 225 0042 F6E7     		b	.L11
 226              	.L18:
 227              		.align	2
 228              	.L17:
 229 0044 00000000 		.word	.LANCHOR1
 230 0048 00100040 		.word	1073745920
 231              		.cfi_endproc
 232              	.LFE66:
 234              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_TIM_Base_MspInit
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 7


 241              	HAL_TIM_Base_MspInit:
 242              	.LVL10:
 243              	.LFB67:
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 105:Core/Src/tim.c **** {
 244              		.loc 1 105 1 is_stmt 1 view -0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 0, uses_anonymous_args = 0
 248              		.loc 1 105 1 is_stmt 0 view .LVU65
 249 0000 00B5     		push	{lr}
 250              	.LCFI8:
 251              		.cfi_def_cfa_offset 4
 252              		.cfi_offset 14, -4
 253 0002 83B0     		sub	sp, sp, #12
 254              	.LCFI9:
 255              		.cfi_def_cfa_offset 16
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 256              		.loc 1 107 3 is_stmt 1 view .LVU66
 257              		.loc 1 107 20 is_stmt 0 view .LVU67
 258 0004 0368     		ldr	r3, [r0]
 259              		.loc 1 107 5 view .LVU68
 260 0006 174A     		ldr	r2, .L25
 261 0008 9342     		cmp	r3, r2
 262 000a 05D0     		beq	.L23
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 112:Core/Src/tim.c ****     /* TIM3 clock enable */
 113:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 116:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 117:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 121:Core/Src/tim.c ****   }
 122:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 263              		.loc 1 122 8 is_stmt 1 view .LVU69
 264              		.loc 1 122 10 is_stmt 0 view .LVU70
 265 000c 164A     		ldr	r2, .L25+4
 266 000e 9342     		cmp	r3, r2
 267 0010 15D0     		beq	.L24
 268              	.LVL11:
 269              	.L19:
 123:Core/Src/tim.c ****   {
 124:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 127:Core/Src/tim.c ****     /* TIM6 clock enable */
 128:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****     /* TIM6 interrupt Init */
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 8


 131:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 132:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 136:Core/Src/tim.c ****   }
 137:Core/Src/tim.c **** }
 270              		.loc 1 137 1 view .LVU71
 271 0012 03B0     		add	sp, sp, #12
 272              	.LCFI10:
 273              		.cfi_remember_state
 274              		.cfi_def_cfa_offset 4
 275              		@ sp needed
 276 0014 5DF804FB 		ldr	pc, [sp], #4
 277              	.LVL12:
 278              	.L23:
 279              	.LCFI11:
 280              		.cfi_restore_state
 113:Core/Src/tim.c **** 
 281              		.loc 1 113 5 is_stmt 1 view .LVU72
 282              	.LBB2:
 113:Core/Src/tim.c **** 
 283              		.loc 1 113 5 view .LVU73
 113:Core/Src/tim.c **** 
 284              		.loc 1 113 5 view .LVU74
 285 0018 144B     		ldr	r3, .L25+8
 286 001a DA69     		ldr	r2, [r3, #28]
 287 001c 42F00202 		orr	r2, r2, #2
 288 0020 DA61     		str	r2, [r3, #28]
 113:Core/Src/tim.c **** 
 289              		.loc 1 113 5 view .LVU75
 290 0022 DB69     		ldr	r3, [r3, #28]
 291 0024 03F00203 		and	r3, r3, #2
 292 0028 0093     		str	r3, [sp]
 113:Core/Src/tim.c **** 
 293              		.loc 1 113 5 view .LVU76
 294 002a 009B     		ldr	r3, [sp]
 295              	.LBE2:
 113:Core/Src/tim.c **** 
 296              		.loc 1 113 5 view .LVU77
 116:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 297              		.loc 1 116 5 view .LVU78
 298 002c 0022     		movs	r2, #0
 299 002e 0121     		movs	r1, #1
 300 0030 1D20     		movs	r0, #29
 301              	.LVL13:
 116:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 302              		.loc 1 116 5 is_stmt 0 view .LVU79
 303 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 304              	.LVL14:
 117:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 305              		.loc 1 117 5 is_stmt 1 view .LVU80
 306 0036 1D20     		movs	r0, #29
 307 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 308              	.LVL15:
 309 003c E9E7     		b	.L19
 310              	.LVL16:
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 9


 311              	.L24:
 128:Core/Src/tim.c **** 
 312              		.loc 1 128 5 view .LVU81
 313              	.LBB3:
 128:Core/Src/tim.c **** 
 314              		.loc 1 128 5 view .LVU82
 128:Core/Src/tim.c **** 
 315              		.loc 1 128 5 view .LVU83
 316 003e 0B4B     		ldr	r3, .L25+8
 317 0040 DA69     		ldr	r2, [r3, #28]
 318 0042 42F01002 		orr	r2, r2, #16
 319 0046 DA61     		str	r2, [r3, #28]
 128:Core/Src/tim.c **** 
 320              		.loc 1 128 5 view .LVU84
 321 0048 DB69     		ldr	r3, [r3, #28]
 322 004a 03F01003 		and	r3, r3, #16
 323 004e 0193     		str	r3, [sp, #4]
 128:Core/Src/tim.c **** 
 324              		.loc 1 128 5 view .LVU85
 325 0050 019B     		ldr	r3, [sp, #4]
 326              	.LBE3:
 128:Core/Src/tim.c **** 
 327              		.loc 1 128 5 view .LVU86
 131:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 328              		.loc 1 131 5 view .LVU87
 329 0052 0022     		movs	r2, #0
 330 0054 0121     		movs	r1, #1
 331 0056 3620     		movs	r0, #54
 332              	.LVL17:
 131:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_IRQn);
 333              		.loc 1 131 5 is_stmt 0 view .LVU88
 334 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 335              	.LVL18:
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 336              		.loc 1 132 5 is_stmt 1 view .LVU89
 337 005c 3620     		movs	r0, #54
 338 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 339              	.LVL19:
 340              		.loc 1 137 1 is_stmt 0 view .LVU90
 341 0062 D6E7     		b	.L19
 342              	.L26:
 343              		.align	2
 344              	.L25:
 345 0064 00040040 		.word	1073742848
 346 0068 00100040 		.word	1073745920
 347 006c 00100240 		.word	1073876992
 348              		.cfi_endproc
 349              	.LFE67:
 351              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 352              		.align	1
 353              		.global	HAL_TIM_Base_MspDeInit
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 358              	HAL_TIM_Base_MspDeInit:
 359              	.LVL20:
 360              	.LFB68:
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 10


 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 140:Core/Src/tim.c **** {
 361              		.loc 1 140 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365              		.loc 1 140 1 is_stmt 0 view .LVU92
 366 0000 08B5     		push	{r3, lr}
 367              	.LCFI12:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 371              		.loc 1 142 3 is_stmt 1 view .LVU93
 372              		.loc 1 142 20 is_stmt 0 view .LVU94
 373 0002 0368     		ldr	r3, [r0]
 374              		.loc 1 142 5 view .LVU95
 375 0004 0D4A     		ldr	r2, .L33
 376 0006 9342     		cmp	r3, r2
 377 0008 03D0     		beq	.L31
 143:Core/Src/tim.c ****   {
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 147:Core/Src/tim.c ****     /* Peripheral clock disable */
 148:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 151:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 153:Core/Src/tim.c **** 
 154:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 378              		.loc 1 156 8 is_stmt 1 view .LVU96
 379              		.loc 1 156 10 is_stmt 0 view .LVU97
 380 000a 0D4A     		ldr	r2, .L33+4
 381 000c 9342     		cmp	r3, r2
 382 000e 0AD0     		beq	.L32
 383              	.LVL21:
 384              	.L27:
 157:Core/Src/tim.c ****   {
 158:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 159:Core/Src/tim.c **** 
 160:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 161:Core/Src/tim.c ****     /* Peripheral clock disable */
 162:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 163:Core/Src/tim.c **** 
 164:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 165:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_IRQn);
 166:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 169:Core/Src/tim.c ****   }
 170:Core/Src/tim.c **** }
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 11


 385              		.loc 1 170 1 view .LVU98
 386 0010 08BD     		pop	{r3, pc}
 387              	.LVL22:
 388              	.L31:
 148:Core/Src/tim.c **** 
 389              		.loc 1 148 5 is_stmt 1 view .LVU99
 390 0012 02F50332 		add	r2, r2, #134144
 391 0016 D369     		ldr	r3, [r2, #28]
 392 0018 23F00203 		bic	r3, r3, #2
 393 001c D361     		str	r3, [r2, #28]
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 394              		.loc 1 151 5 view .LVU100
 395 001e 1D20     		movs	r0, #29
 396              	.LVL23:
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 397              		.loc 1 151 5 is_stmt 0 view .LVU101
 398 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 399              	.LVL24:
 400 0024 F4E7     		b	.L27
 401              	.LVL25:
 402              	.L32:
 162:Core/Src/tim.c **** 
 403              		.loc 1 162 5 is_stmt 1 view .LVU102
 404 0026 02F50032 		add	r2, r2, #131072
 405 002a D369     		ldr	r3, [r2, #28]
 406 002c 23F01003 		bic	r3, r3, #16
 407 0030 D361     		str	r3, [r2, #28]
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 408              		.loc 1 165 5 view .LVU103
 409 0032 3620     		movs	r0, #54
 410              	.LVL26:
 165:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 411              		.loc 1 165 5 is_stmt 0 view .LVU104
 412 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 413              	.LVL27:
 414              		.loc 1 170 1 view .LVU105
 415 0038 EAE7     		b	.L27
 416              	.L34:
 417 003a 00BF     		.align	2
 418              	.L33:
 419 003c 00040040 		.word	1073742848
 420 0040 00100040 		.word	1073745920
 421              		.cfi_endproc
 422              	.LFE68:
 424              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 425              		.align	1
 426              		.global	HAL_TIM_PeriodElapsedCallback
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	HAL_TIM_PeriodElapsedCallback:
 432              	.LVL28:
 433              	.LFB69:
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 173:Core/Src/tim.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 174:Core/Src/tim.c **** {
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 12


 434              		.loc 1 174 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		.loc 1 174 1 is_stmt 0 view .LVU107
 439 0000 08B5     		push	{r3, lr}
 440              	.LCFI13:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 175:Core/Src/tim.c ****   if(htim->Instance == TIM3)
 444              		.loc 1 175 3 is_stmt 1 view .LVU108
 445              		.loc 1 175 10 is_stmt 0 view .LVU109
 446 0002 0268     		ldr	r2, [r0]
 447              		.loc 1 175 5 view .LVU110
 448 0004 044B     		ldr	r3, .L39
 449 0006 9A42     		cmp	r2, r3
 450 0008 00D0     		beq	.L38
 451              	.LVL29:
 452              	.L35:
 176:Core/Src/tim.c ****   {
 177:Core/Src/tim.c ****     HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 178:Core/Src/tim.c ****   }
 179:Core/Src/tim.c **** }
 453              		.loc 1 179 1 view .LVU111
 454 000a 08BD     		pop	{r3, pc}
 455              	.LVL30:
 456              	.L38:
 177:Core/Src/tim.c ****   }
 457              		.loc 1 177 5 is_stmt 1 view .LVU112
 458 000c 2021     		movs	r1, #32
 459 000e 0348     		ldr	r0, .L39+4
 460              	.LVL31:
 177:Core/Src/tim.c ****   }
 461              		.loc 1 177 5 is_stmt 0 view .LVU113
 462 0010 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 463              	.LVL32:
 464              		.loc 1 179 1 view .LVU114
 465 0014 F9E7     		b	.L35
 466              	.L40:
 467 0016 00BF     		.align	2
 468              	.L39:
 469 0018 00040040 		.word	1073742848
 470 001c 00180140 		.word	1073813504
 471              		.cfi_endproc
 472              	.LFE69:
 474              		.global	htim6
 475              		.global	htim3
 476              		.section	.bss.htim3,"aw",%nobits
 477              		.align	2
 478              		.set	.LANCHOR0,. + 0
 481              	htim3:
 482 0000 00000000 		.space	72
 482      00000000 
 482      00000000 
 482      00000000 
 482      00000000 
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 13


 483              		.section	.bss.htim6,"aw",%nobits
 484              		.align	2
 485              		.set	.LANCHOR1,. + 0
 488              	htim6:
 489 0000 00000000 		.space	72
 489      00000000 
 489      00000000 
 489      00000000 
 489      00000000 
 490              		.text
 491              	.Letext0:
 492              		.file 2 "c:\\env\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\machine\\_default_types.
 493              		.file 3 "c:\\env\\tools\\gnu_gcc\\arm_gcc\\mingw\\arm-none-eabi\\include\\sys\\_stdint.h"
 494              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 495              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 496              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 497              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 498              		.file 8 "Core/Inc/tim.h"
 499              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 500              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 501              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 502              		.file 12 "Core/Inc/main.h"
ARM GAS  C:\Users\15892\AppData\Local\Temp\ccS73xpK.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:18     .text.MX_TIM3_Init:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:24     .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:135    .text.MX_TIM3_Init:00000068 $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:141    .text.MX_TIM6_Init:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:147    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:229    .text.MX_TIM6_Init:00000044 $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:235    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:241    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:345    .text.HAL_TIM_Base_MspInit:00000064 $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:352    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:358    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:419    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:425    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:431    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:469    .text.HAL_TIM_PeriodElapsedCallback:00000018 $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:488    .bss.htim6:00000000 htim6
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:481    .bss.htim3:00000000 htim3
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:477    .bss.htim3:00000000 $d
C:\Users\15892\AppData\Local\Temp\ccS73xpK.s:484    .bss.htim6:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_TogglePin
