Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'LUT_rom_2'...
Applying external generics to 'LUT_rom_2'...
Delivering associated files for 'LUT_rom_2'...
Delivering EJava files for 'LUT_rom_2'...
Generating implementation netlist for 'LUT_rom_2'...
INFO:sim - Pre-processing HDL files for 'LUT_rom_2'...
Running synthesis for 'LUT_rom_2'
Running ngcbuild...
Writing VHO instantiation template for 'LUT_rom_2'...
Writing VHDL behavioral simulation model for 'LUT_rom_2'...
WARNING:sim - Overwriting existing file
   /home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_
   2/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'LUT_rom_2'...
Generating ISE project...
XCO file found: LUT_rom_2.xco
XMDF file found: LUT_rom_2_xmdf.tcl
Adding
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.a
sy -view all -origin_type imported
Adding
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.n
gc -view all -origin_type created
WARNING: it is not supported as a language.  Using usenglish.
Checking file
"/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.
ngc" for project device match ...
File
"/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.
ngc" device information matches project device.
Adding
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.v
hd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom
   _2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/tmp/_cg/LUT_rom_2.v
ho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/LUT_rom_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
