#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Sep 28 11:57:14 2025
# Process ID: 4178819
# Current directory: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: super-test, OS: Linux, CPU Frequency: 2700.001 MHz, CPU Physical cores: 20, Host memory: 134761 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43977
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4178932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2918.035 ; gain = 225.828 ; free physical = 685 ; free virtual = 91027
Synthesis current peak Physical Memory [PSS] (MB): peak = 2366.783; parent = 2158.860; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3903.020; parent = 2937.883; children = 965.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.dat' is read successfully [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_xt_RAM_S2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './activation_accelerator_xt_RAM_S2P_BRAM_1R1W.dat' is read successfully [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_xt_RAM_S2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_402_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_402_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_402_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_402_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_451_4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_451_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_451_4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_451_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_427_3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_427_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_427_3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_427_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_bf16_to_float' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_bf16_to_float.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_325_16_1_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_325_16_1_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_bf16_to_float' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_bf16_to_float.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_silu_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_silu_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_251_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_251_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_251_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_251_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_float_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_465_5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_465_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_465_5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_465_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_control_s_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_control_s_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2224]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1708]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/4c32/hdl/verilog/activation_accelerator_control_s_axi.v:323]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized46 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized193 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized193 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized193 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized193 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized193 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized44 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[8] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized56 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized50 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized38 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3251.480 ; gain = 559.273 ; free physical = 902 ; free virtual = 91061
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.797; parent = 2363.900; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4216.621; parent = 3251.484; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3266.324 ; gain = 574.117 ; free physical = 906 ; free virtual = 91065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.797; parent = 2363.900; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.465; parent = 3266.328; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3266.324 ; gain = 574.117 ; free physical = 907 ; free virtual = 91065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.797; parent = 2363.900; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.465; parent = 3266.328; children = 965.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3280.262 ; gain = 0.000 ; free physical = 830 ; free virtual = 90990
INFO: [Netlist 29-17] Analyzing 2782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3471.043 ; gain = 0.000 ; free physical = 589 ; free virtual = 90761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
  FDE => FDRE: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3493.855 ; gain = 22.812 ; free physical = 581 ; free virtual = 90753
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 3493.855 ; gain = 801.648 ; free physical = 920 ; free virtual = 91094
Synthesis current peak Physical Memory [PSS] (MB): peak = 2671.271; parent = 2463.649; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4426.980; parent = 3461.844; children = 965.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 3493.855 ; gain = 801.648 ; free physical = 919 ; free virtual = 91093
Synthesis current peak Physical Memory [PSS] (MB): peak = 2671.271; parent = 2463.649; children = 207.923
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4445.770; parent = 3465.762; children = 980.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:00:58 . Memory (MB): peak = 3493.855 ; gain = 801.648 ; free physical = 916 ; free virtual = 91090
Synthesis current peak Physical Memory [PSS] (MB): peak = 2671.271; parent = 2463.649; children = 208.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4452.637; parent = 3465.762; children = 986.875
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator_xt_RAM_S2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator_float_safe_softmax_exp_x_RAM_S2P_BRAM_1R1W:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3493.855 ; gain = 801.648 ; free physical = 566 ; free virtual = 89041
Synthesis current peak Physical Memory [PSS] (MB): peak = 5704.563; parent = 2463.649; children = 3550.317
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11370.098; parent = 3465.762; children = 7908.254
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_float_safe_softmax_fu_1085/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U258/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized5) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_activation_accelerator_Pipeline_add_loop_fu_1155/fadd_32ns_32ns_32_4_full_dsp_1_U375/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_activation_accelerator_Pipeline_add_loop_fu_1155/fadd_32ns_32ns_32_4_full_dsp_1_U375/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_activation_accelerator_Pipeline_add_loop_fu_1155/fadd_32ns_32ns_32_4_full_dsp_1_U375/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/grp_activation_accelerator_Pipeline_add_loop_fu_1155/fadd_32ns_32ns_32_4_full_dsp_1_U375/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U480/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U480/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U480/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U480/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U481/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized33) to 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized33) to 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized5) to 'inst/fdiv_32ns_32ns_32_9_no_dsp_1_U482/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized33) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized33) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U483/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized33) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized33) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/fexp_32ns_32ns_32_8_full_dsp_1_U484/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized5) to 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized5) to 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized5) to 'inst/fadd_32ns_32ns_32_4_no_dsp_1_U485/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/i_9_0/grp_float_safe_softmax_fu_1085/exp_x_U/ram_reg"
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/yt_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/xt_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:33 . Memory (MB): peak = 3493.855 ; gain = 801.648 ; free physical = 749 ; free virtual = 86586
Synthesis current peak Physical Memory [PSS] (MB): peak = 10466.115; parent = 2463.649; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16633.996; parent = 3465.762; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:51 . Memory (MB): peak = 3661.465 ; gain = 969.258 ; free physical = 511 ; free virtual = 86237
Synthesis current peak Physical Memory [PSS] (MB): peak = 10930.170; parent = 2720.102; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16833.621; parent = 3661.469; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:03 . Memory (MB): peak = 3743.105 ; gain = 1050.898 ; free physical = 701 ; free virtual = 86326
Synthesis current peak Physical Memory [PSS] (MB): peak = 10982.912; parent = 2772.844; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16915.262; parent = 3743.109; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/xt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:03:13 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10986.925; parent = 2776.884; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:20 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10988.343; parent = 2778.312; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:20 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 705 ; free virtual = 86331
Synthesis current peak Physical Memory [PSS] (MB): peak = 10988.343; parent = 2778.312; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:53 ; elapsed = 00:03:23 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10990.624; parent = 2780.593; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:03:23 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10990.624; parent = 2780.593; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:24 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10990.905; parent = 2780.874; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:54 ; elapsed = 00:03:25 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10990.921; parent = 2780.890; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_319                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_269 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8     | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_177 | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized4     | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5     | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9     | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                     | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    94|
|2     |DSP48E1  |    14|
|3     |LUT1     |   124|
|4     |LUT2     |   576|
|5     |LUT3     |  2345|
|6     |LUT4     |  2085|
|7     |LUT5     |   859|
|8     |LUT6     |  2352|
|9     |MUXCY    |  1430|
|10    |MUXF7    |   340|
|11    |MUXF8    |     3|
|12    |RAMB18E2 |   100|
|17    |RAMB36E2 |    23|
|20    |SRL16E   |   378|
|21    |SRLC32E  |   605|
|22    |XORCY    |  1196|
|23    |FDE      |    24|
|24    |FDRE     |  8306|
|25    |FDSE     |    22|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:54 ; elapsed = 00:03:25 . Memory (MB): peak = 3768.793 ; gain = 1076.586 ; free physical = 704 ; free virtual = 86330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10990.937; parent = 2780.905; children = 8210.184
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16940.949; parent = 3768.797; children = 13172.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:03:11 . Memory (MB): peak = 3772.703 ; gain = 852.965 ; free physical = 8647 ; free virtual = 94273
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:03:30 . Memory (MB): peak = 3772.703 ; gain = 1080.496 ; free physical = 8646 ; free virtual = 94273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3772.703 ; gain = 0.000 ; free physical = 8627 ; free virtual = 94254
INFO: [Netlist 29-17] Analyzing 3101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3834.496 ; gain = 0.000 ; free physical = 8560 ; free virtual = 94187
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 275 instances were transformed.
  (CARRY4) => CARRY8: 237 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
  FDE => FDRE: 24 instances

Synth Design complete, checksum: b3aa30f2
INFO: [Common 17-83] Releasing license: Synthesis
578 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:13 ; elapsed = 00:03:45 . Memory (MB): peak = 3834.496 ; gain = 2051.383 ; free physical = 8794 ; free virtual = 94422
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 54dadaa203655408
INFO: [Coretcl 2-1174] Renamed 705 cell refs.
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 28 12:01:25 2025...
