

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu May  2 16:52:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56785|  64897|  56785|  64897|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  56784|  64896|  14 ~ 16 |          -|          -|  4056|    no    |
        | + W_Row_Loop_W_Col_Loop          |      9|      9|         2|          1|          1|     9|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|      40|   1217|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    469|    -|
|Memory           |        0|      -|      16|      9|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     189|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     375|   1859|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U1  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  130|  469|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_mac_muladd_5neOg_U2  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mul_mul_9s_14fYi_U3  |cnn_mul_mul_9s_14fYi  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_V_U     |conv_1_conv_1_biacud  |        0|  7|   1|    0|     6|    7|     1|           42|
    |conv_1_weights_V_U  |conv_1_conv_1_weibkb  |        0|  9|   8|    0|    54|    9|     1|          486|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 16|   9|    0|    60|   16|     2|          528|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_3_fu_620_p2   |     +    |      0|   0|    8|           7|           7|
    |add_ln1116_fu_588_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_fu_639_p2     |     +    |      0|   0|    8|          11|          11|
    |add_ln11_2_fu_1042_p2    |     +    |      0|   0|   15|           8|           1|
    |add_ln18_2_fu_485_p2     |     +    |      0|   0|   13|           4|           1|
    |add_ln18_fu_545_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln203_7_fu_468_p2    |     +    |      0|   0|    8|          13|          13|
    |add_ln23_fu_630_p2       |     +    |      0|   0|   15|           5|           5|
    |add_ln899_fu_844_p2      |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_344_p2        |     +    |      0|   0|   12|          12|           1|
    |add_ln908_fu_894_p2      |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_975_p2      |     +    |      0|   0|    8|          11|          11|
    |c_fu_400_p2              |     +    |      0|   0|   15|           5|           1|
    |f_fu_1037_p2             |     +    |      0|   0|   12|           3|           1|
    |lsb_index_fu_770_p2      |     +    |      0|   0|   39|           7|          32|
    |m_8_fu_934_p2            |     +    |      0|   0|   71|          64|          64|
    |r_fu_350_p2              |     +    |      0|   0|   15|           5|           1|
    |ret_V_fu_683_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_8_fu_703_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_650_p2             |     +    |      0|   0|   10|           1|           2|
    |wr_fu_491_p2             |     +    |      0|   0|   10|           1|           2|
    |sub_ln1116_2_fu_614_p2   |     -    |      0|   0|    8|           7|           7|
    |sub_ln1116_fu_535_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_574_p2     |     -    |      0|   0|    8|          11|          11|
    |sub_ln203_fu_450_p2      |     -    |      0|   0|    8|          13|          13|
    |sub_ln894_fu_760_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_796_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_909_p2      |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_970_p2      |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_722_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_824_p2              |    and   |      0|   0|    2|           1|           1|
    |and_ln32_fu_394_p2       |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_858_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1031_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_29_fu_812_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_752_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_356_p2      |   icmp   |      0|   0|   11|           8|           8|
    |icmp_ln14_fu_388_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln18_fu_479_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln21_fu_497_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln885_fu_709_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_2_fu_818_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_786_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_338_p2       |   icmp   |      0|   0|   13|          12|           7|
    |icmp_ln908_fu_878_p2     |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_2_fu_1021_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1015_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_806_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_899_p2     |   lshr   |      0|   0|  101|          32|          32|
    |or_ln32_fu_406_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln899_fu_864_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1027_p2      |    or    |      0|   0|    2|           1|           1|
    |m_7_fu_924_p3            |  select  |      0|   0|   64|           1|          64|
    |select_ln11_fu_1048_p3   |  select  |      0|   0|    8|           1|           1|
    |select_ln18_3_fu_511_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln18_fu_503_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln32_1_fu_370_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_2_fu_412_p3  |  select  |      0|   0|    3|           1|           1|
    |select_ln32_3_fu_420_p3  |  select  |      0|   0|    5|           1|           5|
    |select_ln32_fu_362_p3    |  select  |      0|   0|    5|           1|           1|
    |select_ln915_fu_962_p3   |  select  |      0|   0|   10|           1|          10|
    |tmp_V_9_fu_727_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_918_p2      |    shl   |      0|   0|  182|          64|          64|
    |ap_enable_pp0            |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|    2|           2|           1|
    |xor_ln32_fu_382_p2       |    xor   |      0|   0|    2|           1|           2|
    |xor_ln899_fu_838_p2      |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1217|         627|         655|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1              |  15|          3|    1|          3|
    |ap_phi_mux_storemerge_phi_fu_325_p4  |  15|          3|   14|         42|
    |ap_phi_mux_wr_0_phi_fu_292_p4        |   9|          2|    2|          4|
    |c_0_reg_255                          |   9|          2|    5|         10|
    |f_0_reg_266                          |   9|          2|    3|          6|
    |indvar_flatten21_reg_221             |   9|          2|   12|         24|
    |indvar_flatten7_reg_243              |   9|          2|    8|         16|
    |indvar_flatten_reg_277               |   9|          2|    4|          8|
    |p_Val2_21_reg_299                    |   9|          2|   14|         28|
    |r_0_reg_232                          |   9|          2|    5|         10|
    |wc_0_reg_311                         |   9|          2|    2|          4|
    |wr_0_reg_288                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 164|         35|   73|        168|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln8_reg_1076          |  12|   0|   12|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_255               |   5|   0|    5|          0|
    |conv_out_V_addr_reg_1113  |  12|   0|   12|          0|
    |f_0_reg_266               |   3|   0|    3|          0|
    |icmp_ln11_reg_1081        |   1|   0|    1|          0|
    |icmp_ln18_reg_1118        |   1|   0|    1|          0|
    |icmp_ln885_reg_1165       |   1|   0|    1|          0|
    |icmp_ln908_reg_1191       |   1|   0|    1|          0|
    |icmp_ln924_2_reg_1211     |   1|   0|    1|          0|
    |icmp_ln924_reg_1206       |   1|   0|    1|          0|
    |indvar_flatten21_reg_221  |  12|   0|   12|          0|
    |indvar_flatten7_reg_243   |   8|   0|    8|          0|
    |indvar_flatten_reg_277    |   4|   0|    4|          0|
    |or_ln_reg_1186            |   1|   0|   32|         31|
    |p_Result_32_reg_1169      |   1|   0|    1|          0|
    |p_Val2_21_reg_299         |  14|   0|   14|          0|
    |r_0_reg_232               |   5|   0|    5|          0|
    |select_ln18_3_reg_1127    |   2|   0|    2|          0|
    |select_ln32_1_reg_1086    |   5|   0|    5|          0|
    |select_ln32_2_reg_1092    |   3|   0|    3|          0|
    |select_ln32_3_reg_1097    |   5|   0|    5|          0|
    |sub_ln894_reg_1180        |  32|   0|   32|          0|
    |tmp_V_8_reg_1157          |  14|   0|   14|          0|
    |tmp_V_9_reg_1174          |  14|   0|   14|          0|
    |trunc_ln893_reg_1196      |  11|   0|   11|          0|
    |wc_0_reg_311              |   2|   0|    2|          0|
    |wr_0_reg_288              |   2|   0|    2|          0|
    |zext_ln203_14_reg_1108    |   3|   0|    7|          4|
    |zext_ln23_reg_1103        |   3|   0|   64|         61|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 189|   0|  285|         96|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_V_address0     | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0          | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0           |  in |   14|  ap_memory |    input_V   |     array    |
|conv_out_V_address0  | out |   12|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

