// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1561\sampleModel1561_5_sub\Mysubsystem_21.v
// Created: 2024-07-01 06:56:52
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_21
// Source Path: sampleModel1561_5_sub/Subsystem/Mysubsystem_21
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_21
          (In2,
           Out1);


  input   signed [1:0] In2;  // sfix2
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk184_out1;  // uint8


  assign cfblk184_out1 = {{6{In2[1]}}, In2};



  assign Out1 = cfblk184_out1;

endmodule  // Mysubsystem_21

