<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: ADC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ADC</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtypedef__ADC__t.html">typedef_ADC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory arrangement of the ADC peripheral.  <a href="structtypedef__ADC__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="structtypedef__ADC__t.html">typedef_ADC_t</a> *)<a class="el" href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">ADC1_BASEADDR</a>)</td></tr>
<tr class="memdesc:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Registers of the ADC1 peripheral.  <a href="group__ADC.html#ga90d2d5c526ce5c0a551f533eccbee71a">More...</a><br /></td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8cb2010d27e13509d364436256e972c0"></a>Status Register </p>
</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8b7f27694281e4cad956da567e5583b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchog flag  <a href="group__ADC.html#ga8b7f27694281e4cad956da567e5583b2">More...</a><br /></td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3dc295c5253743aeb2cda582953b7b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regular channel end of conversion  <a href="group__ADC.html#ga3dc295c5253743aeb2cda582953b7b53">More...</a><br /></td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gabc9f07589bb1a4e398781df372389b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Injected channel end of conversion  <a href="group__ADC.html#gabc9f07589bb1a4e398781df372389b56">More...</a><br /></td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7340a01ffec051c06e80a037eee58a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Injected channel start flag  <a href="group__ADC.html#ga7340a01ffec051c06e80a037eee58a14">More...</a><br /></td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga45eb11ad986d8220cde9fa47a91ed222"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regular channel start flag  <a href="group__ADC.html#ga45eb11ad986d8220cde9fa47a91ed222">More...</a><br /></td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun  <a href="group__ADC.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">More...</a><br /></td></tr>
<tr class="separator:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga269bd5618ba773d32275b93be004c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Watchdog prescaler value update  <a href="group__ADC.html#ga269bd5618ba773d32275b93be004c554">More...</a><br /></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadffb8339e556a3b10120b15f0dacc232"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1=bit] Watchdog counter reload update  <a href="group__ADC.html#gadffb8339e556a3b10120b15f0dacc232">More...</a><br /></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Early wakeup interrupt flag  <a href="group__ADC.html#ga96cf9ddd91b6079c5aceef6f3e857b69">More...</a><br /></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2400856ce2a616d1196f088343b57064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">SPI_I2S_SR_RXNE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2400856ce2a616d1196f088343b57064"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty  <a href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">More...</a><br /></td></tr>
<tr class="separator:ga2400856ce2a616d1196f088343b57064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4429e351a5f220be611e8e257e52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">SPI_I2S_SR_TXE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga05f4429e351a5f220be611e8e257e52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tx buffer empty  <a href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">More...</a><br /></td></tr>
<tr class="separator:ga05f4429e351a5f220be611e8e257e52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dee882ef25b3553614cb4459563a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">SPI_I2S_SR_CHSIDE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa0dee882ef25b3553614cb4459563a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Channel Side  <a href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">More...</a><br /></td></tr>
<tr class="separator:gaa0dee882ef25b3553614cb4459563a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">SPI_I2S_SR_UDR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7f25268d326a97269b58c86e8f2b03f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Underrun flag  <a href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">More...</a><br /></td></tr>
<tr class="separator:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">SPI_I2S_SR_CRCERR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga71c24a2be86f756e480e4c84bfdc618c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC error flag  <a href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">More...</a><br /></td></tr>
<tr class="separator:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567d256008c6dea51e9ff29662097c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">SPI_I2S_SR_MODF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga567d256008c6dea51e9ff29662097c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Mode fault  <a href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">More...</a><br /></td></tr>
<tr class="separator:ga567d256008c6dea51e9ff29662097c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">SPI_I2S_SR_OVR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga7cc9dbb3e754feea3b94feecbe790460"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun flag  <a href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">More...</a><br /></td></tr>
<tr class="separator:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">SPI_I2S_SR_BSY</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadaffdef7453d8ddc92d86a759759fb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Busy flag  <a href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">More...</a><br /></td></tr>
<tr class="separator:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3363bdabdda6e9f218b569868c2d6891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">SPI_I2S_SR_FRE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga3363bdabdda6e9f218b569868c2d6891"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format error  <a href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">More...</a><br /></td></tr>
<tr class="separator:ga3363bdabdda6e9f218b569868c2d6891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac88be3484245af8c1b271ae5c1b97a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity error  <a href="group__ADC.html#gac88be3484245af8c1b271ae5c1b97a14">More...</a><br /></td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Framing error  <a href="group__ADC.html#ga9eb6fd3f820bd12e0b5a981de1894804">More...</a><br /></td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f38c950c43a4b7342473714886a2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga08f38c950c43a4b7342473714886a2aa">USART_SR_NF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga08f38c950c43a4b7342473714886a2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Noise detected flag  <a href="group__ADC.html#ga08f38c950c43a4b7342473714886a2aa">More...</a><br /></td></tr>
<tr class="separator:ga08f38c950c43a4b7342473714886a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun error  <a href="group__ADC.html#ga4560fc7a60df4bdf402fc7219ae7b558">More...</a><br /></td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga336fa8c9965ce18c10972ac80ded611f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IDLE line detected  <a href="group__ADC.html#ga336fa8c9965ce18c10972ac80ded611f">More...</a><br /></td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Read data register not empty  <a href="group__ADC.html#gaa0c99e2bb265b3d58a91aca7a93f7836">More...</a><br /></td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga76229b05ac37a5a688e6ba45851a29f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmission complete  <a href="group__ADC.html#ga76229b05ac37a5a688e6ba45851a29f1">More...</a><br /></td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga65e9cddf0890113d405342f1d8b5b980"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmit data register empty  <a href="group__ADC.html#ga65e9cddf0890113d405342f1d8b5b980">More...</a><br /></td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5b868b59576f42421226d35628c6b628"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection flag  <a href="group__ADC.html#ga5b868b59576f42421226d35628c6b628">More...</a><br /></td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga9250ae2793db0541e6c4bb8837424541"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CTS flag  <a href="group__ADC.html#ga9250ae2793db0541e6c4bb8837424541">More...</a><br /></td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp67d8b481fc20d8735573d548306a81ba"></a>Control Register 1 </p>
</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Analog watchdog channel select bits  <a href="group__ADC.html#gad8bb755c7059bb2d4f5e2e999d2a2677">More...</a><br /></td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa39fee2e812a7ca45998cccf32e90aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Interrupt enable for EOC  <a href="group__ADC.html#gaa39fee2e812a7ca45998cccf32e90aea">More...</a><br /></td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gacd44f86b189696d5a3780342516de722"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog interrupt enable  <a href="group__ADC.html#gacd44f86b189696d5a3780342516de722">More...</a><br /></td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Interrupt enable for injected channels  <a href="group__ADC.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">More...</a><br /></td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Scan mode  <a href="group__ADC.html#gaaeab75ece0c73dd97e8f21911ed22d06">More...</a><br /></td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga5c9fc31f19c04033dfa98e982519c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Enable the watchdog on a single channel in scan mode  <a href="group__ADC.html#ga5c9fc31f19c04033dfa98e982519c451">More...</a><br /></td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga6353cb0d564410358b3a086dd0241f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Automatic injected group conversion  <a href="group__ADC.html#ga6353cb0d564410358b3a086dd0241f8c">More...</a><br /></td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gabd690297fc73fca40d797f4c90800b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Discontinous mode on regular channels  <a href="group__ADC.html#gabd690297fc73fca40d797f4c90800b9a">More...</a><br /></td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gacd06a2840346bf45ff335707db0b6e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Discontinous mode on injected channels  <a href="group__ADC.html#gacd06a2840346bf45ff335707db0b6e30">More...</a><br /></td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaeaa416a291023449ae82e7ef39844075"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Doscontinous mode channel count  <a href="group__ADC.html#gaeaa416a291023449ae82e7ef39844075">More...</a><br /></td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga4886de74bcd3a1e545094089f76fd0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog enable on injected channels  <a href="group__ADC.html#ga4886de74bcd3a1e545094089f76fd0b3">More...</a><br /></td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog enable on regular channels  <a href="group__ADC.html#ga6e006d43fcb9fe1306745c95a1bdd651">More...</a><br /></td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Resolution  <a href="group__ADC.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">More...</a><br /></td></tr>
<tr class="separator:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaa892fda7c204bf18a33a059f28be0fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun interrupt enable  <a href="group__ADC.html#gaa892fda7c204bf18a33a059f28be0fba">More...</a><br /></td></tr>
<tr class="separator:gaa892fda7c204bf18a33a059f28be0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d9355b161d76a88889b948885ede35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga67d9355b161d76a88889b948885ede35">TIMx_CR1_CEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga67d9355b161d76a88889b948885ede35"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Counter enable  <a href="group__ADC.html#ga67d9355b161d76a88889b948885ede35">More...</a><br /></td></tr>
<tr class="separator:ga67d9355b161d76a88889b948885ede35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga59b01e6e6c86df4e3ad4c9e82569ee07">TIMx_CR1_UDIS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update disable  <a href="group__ADC.html#ga59b01e6e6c86df4e3ad4c9e82569ee07">More...</a><br /></td></tr>
<tr class="separator:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaccb1ee06cbb36b216e58f886d9b110b8">TIMx_CR1_URS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update request source  <a href="group__ADC.html#gaccb1ee06cbb36b216e58f886d9b110b8">More...</a><br /></td></tr>
<tr class="separator:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab836b4bb2a4c13f295f4217ba5a57e02">TIMx_CR1_OPM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] One pulse mode  <a href="group__ADC.html#gab836b4bb2a4c13f295f4217ba5a57e02">More...</a><br /></td></tr>
<tr class="separator:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4695079f22950051d50a457486091b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae4695079f22950051d50a457486091b3">TIMx_CR1_DIR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae4695079f22950051d50a457486091b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Direction  <a href="group__ADC.html#gae4695079f22950051d50a457486091b3">More...</a><br /></td></tr>
<tr class="separator:gae4695079f22950051d50a457486091b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deedb0ed220f08ca4b137326220db49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3deedb0ed220f08ca4b137326220db49">TIMx_CR1_CMS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga3deedb0ed220f08ca4b137326220db49"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM9-10-11] Center-aligned mode selection  <a href="group__ADC.html#ga3deedb0ed220f08ca4b137326220db49">More...</a><br /></td></tr>
<tr class="separator:ga3deedb0ed220f08ca4b137326220db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4b8a49895a1fd42bbe29bb63533db0b2">TIMx_CR1_ARPE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Auto-reload preload enable  <a href="group__ADC.html#ga4b8a49895a1fd42bbe29bb63533db0b2">More...</a><br /></td></tr>
<tr class="separator:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9cda2c8c948dac46c82bc7e59ff858c8">TIMx_CR1_CKD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock division  <a href="group__ADC.html#ga9cda2c8c948dac46c82bc7e59ff858c8">More...</a><br /></td></tr>
<tr class="separator:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga97602d8ded14bbd2c1deadaf308755a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock Phase  <a href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">More...</a><br /></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2616a10f5118cdc68fbdf0582481e124"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock polarity  <a href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">More...</a><br /></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master selection  <a href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">More...</a><br /></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga261af22667719a32b3ce566c1e261936"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Baud rate control  <a href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">More...</a><br /></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI Enable  <a href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">More...</a><br /></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format  <a href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">More...</a><br /></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5f154374b58c0234f82ea326cb303a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal Slave Select  <a href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">More...</a><br /></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0e236047e05106cf1ba7929766311382"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software Slave Management  <a href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">More...</a><br /></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga9ffecf774b84a8cdc11ab1f931791883"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receive Only  <a href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">More...</a><br /></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data frame format  <a href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">More...</a><br /></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga57072f13c2e54c12186ae8c5fdecb250"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC transfer next  <a href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">More...</a><br /></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Hardware CRC calculation enable  <a href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">More...</a><br /></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga378953916b7701bd49f063c0366b703f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output enable in bidirectional mode  <a href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">More...</a><br /></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga43608d3c2959fc9ca64398d61cbf484e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bidirectional data mode enable  <a href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">More...</a><br /></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga953b0d38414808db79da116842ed3262"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral enable  <a href="group__ADC.html#ga953b0d38414808db79da116842ed3262">More...</a><br /></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus mode  <a href="group__ADC.html#ga4cfee7b020a49bd037fa7cf27c796abc">More...</a><br /></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga001198ff898802888edf58f56d5371c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus type  <a href="group__ADC.html#ga001198ff898802888edf58f56d5371c9">More...</a><br /></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4598185d9092edfbf943464bcbb342ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] APR enable  <a href="group__ADC.html#ga4598185d9092edfbf943464bcbb342ac">More...</a><br /></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga40d2eb849f9d55e6298035b61e84ca42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PEC enable  <a href="group__ADC.html#ga40d2eb849f9d55e6298035b61e84ca42">More...</a><br /></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1d8c219193b11f8507d7b85831d14912"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] General call enable  <a href="group__ADC.html#ga1d8c219193b11f8507d7b85831d14912">More...</a><br /></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga197aaca79f64e832af3a0a0864c2a08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock stretching disable  <a href="group__ADC.html#ga197aaca79f64e832af3a0a0864c2a08c">More...</a><br /></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Start generation  <a href="group__ADC.html#ga2ca7f18dd5bc1130dbefae4ff8736143">More...</a><br /></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gace70293f3dfa24d448b600fc58e45223"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stop generation  <a href="group__ADC.html#gace70293f3dfa24d448b600fc58e45223">More...</a><br /></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf933b105259a4bc46a957576adb8d96d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Acknowledge enable  <a href="group__ADC.html#gaf933b105259a4bc46a957576adb8d96d">More...</a><br /></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga34721958229a5983f2e95dfeaa8e55c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Acknowledge/PEC position  <a href="group__ADC.html#ga34721958229a5983f2e95dfeaa8e55c3">More...</a><br /></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab4d0119253d93a106b5ca704e5020c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Packet error checking  <a href="group__ADC.html#gab4d0119253d93a106b5ca704e5020c12">More...</a><br /></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus alert  <a href="group__ADC.html#ga56729ccf93c5d9f5b5b05002e3a2323c">More...</a><br /></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8dc661ef13da02e5bcb943f2003d576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software reset  <a href="group__ADC.html#ga8dc661ef13da02e5bcb943f2003d576d">More...</a><br /></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac457c519baa28359ab7959fbe0c5cda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Send break  <a href="group__ADC.html#gac457c519baa28359ab7959fbe0c5cda1">More...</a><br /></td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receiver wakeup  <a href="group__ADC.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">More...</a><br /></td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gada0d5d407a22264de847bc1b40a17aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receiver enable  <a href="group__ADC.html#gada0d5d407a22264de847bc1b40a17aeb">More...</a><br /></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gade7f090b04fd78b755b43357ecaa9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmitter enable  <a href="group__ADC.html#gade7f090b04fd78b755b43357ecaa9622">More...</a><br /></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga5221d09eebd12445a20f221bf98066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IDLE interrupt enable  <a href="group__ADC.html#ga5221d09eebd12445a20f221bf98066f8">More...</a><br /></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga91118f867adfdb2e805beea86666de04"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RXNE interrupt enable  <a href="group__ADC.html#ga91118f867adfdb2e805beea86666de04">More...</a><br /></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa17130690a1ca95b972429eb64d4254e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmission complete interrupt enable  <a href="group__ADC.html#gaa17130690a1ca95b972429eb64d4254e">More...</a><br /></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga70422871d15f974b464365e7fe1877e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TXE interrupt enable  <a href="group__ADC.html#ga70422871d15f974b464365e7fe1877e9">More...</a><br /></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga27405d413b6d355ccdb076d52fef6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PE interrupt enable  <a href="group__ADC.html#ga27405d413b6d355ccdb076d52fef6875">More...</a><br /></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity selection  <a href="group__ADC.html#ga2e159d36ab2c93a2c1942df60e9eebbe">More...</a><br /></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga60f8fcf084f9a8514efafb617c70b074"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity control enable  <a href="group__ADC.html#ga60f8fcf084f9a8514efafb617c70b074">More...</a><br /></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gad831dfc169fcf14b7284984dbecf322d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup method  <a href="group__ADC.html#gad831dfc169fcf14b7284984dbecf322d">More...</a><br /></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Word length  <a href="group__ADC.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">More...</a><br /></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga2bb650676aaae4a5203f372d497d5947"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART enable  <a href="group__ADC.html#ga2bb650676aaae4a5203f372d497d5947">More...</a><br /></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Oversampling mode  <a href="group__ADC.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">More...</a><br /></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CR2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb83dc565bc871d6e0f8f11afdb9ce715"></a>Control Register 2 </p>
</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga89b646f092b052d8488d2016f6290f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] A/D converter On/Off  <a href="group__ADC.html#ga89b646f092b052d8488d2016f6290f0e">More...</a><br /></td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Continous conversion  <a href="group__ADC.html#ga49bb71a868c9d88a0f7bbe48918b2140">More...</a><br /></td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga017309ac4b532bc8c607388f4e2cbbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA mode  <a href="group__ADC.html#ga017309ac4b532bc8c607388f4e2cbbec">More...</a><br /></td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA disable selection  <a href="group__ADC.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">More...</a><br /></td></tr>
<tr class="separator:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf9dac2004ab20295e04012060ab24aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] End of conversion selection  <a href="group__ADC.html#gaf9dac2004ab20295e04012060ab24aeb">More...</a><br /></td></tr>
<tr class="separator:gaf9dac2004ab20295e04012060ab24aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaf5950b5a7438a447584f6dd86c343362"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data alignment  <a href="group__ADC.html#gaf5950b5a7438a447584f6dd86c343362">More...</a><br /></td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] External event select for injected group  <a href="group__ADC.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">More...</a><br /></td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga07330f702208792faca3a563dc4fd9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External trigger enable for injected channels  <a href="group__ADC.html#ga07330f702208792faca3a563dc4fd9c6">More...</a><br /></td></tr>
<tr class="separator:ga07330f702208792faca3a563dc4fd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Start conversion of injected channels  <a href="group__ADC.html#gac12fe8a6cc24eef2ed2e1f1525855678">More...</a><br /></td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] External event select for regular group  <a href="group__ADC.html#ga6d1054d6cd017e305cf6e8a864ce96c8">More...</a><br /></td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga574b4d8e90655d0432882d620e629234"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External trugger enable for regualr channels  <a href="group__ADC.html#ga574b4d8e90655d0432882d620e629234">More...</a><br /></td></tr>
<tr class="separator:ga574b4d8e90655d0432882d620e629234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga5eae65bad1a6c975e1911eb5ba117468"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Star conversion of regular channels  <a href="group__ADC.html#ga5eae65bad1a6c975e1911eb5ba117468">More...</a><br /></td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46a7794674bd280957f3da940fdf625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae46a7794674bd280957f3da940fdf625">TIMx_CR2_CCPC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae46a7794674bd280957f3da940fdf625"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare preloaded control  <a href="group__ADC.html#gae46a7794674bd280957f3da940fdf625">More...</a><br /></td></tr>
<tr class="separator:gae46a7794674bd280957f3da940fdf625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga56679666772f0811f9f7b09bcc5ac0e9">TIMx_CR2_CCUS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare control updae selection  <a href="group__ADC.html#ga56679666772f0811f9f7b09bcc5ac0e9">More...</a><br /></td></tr>
<tr class="separator:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafc8148aec90fcb8b7b8ccbe0ec1e54b0">TIMx_CR2_CCDS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare DMA selection  <a href="group__ADC.html#gafc8148aec90fcb8b7b8ccbe0ec1e54b0">More...</a><br /></td></tr>
<tr class="separator:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga62b75101cf12634ab38cfdd17fa0fd01">TIMx_CR2_MMS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Master mode selection  <a href="group__ADC.html#ga62b75101cf12634ab38cfdd17fa0fd01">More...</a><br /></td></tr>
<tr class="separator:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7e194e5a6a79b84440729618405f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3c7e194e5a6a79b84440729618405f13">TIMx_CR2_TI1S</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga3c7e194e5a6a79b84440729618405f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TI1 selection  <a href="group__ADC.html#ga3c7e194e5a6a79b84440729618405f13">More...</a><br /></td></tr>
<tr class="separator:ga3c7e194e5a6a79b84440729618405f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1755471d0dec6e40d33c8e608d4bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1755471d0dec6e40d33c8e608d4bd553">TIMx_CR2_OIS1</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga1755471d0dec6e40d33c8e608d4bd553"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 1  <a href="group__ADC.html#ga1755471d0dec6e40d33c8e608d4bd553">More...</a><br /></td></tr>
<tr class="separator:ga1755471d0dec6e40d33c8e608d4bd553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2f99c11e3142f2fbf8c42b79104fd6f7">TIMx_CR2_OIS1N</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 1  <a href="group__ADC.html#ga2f99c11e3142f2fbf8c42b79104fd6f7">More...</a><br /></td></tr>
<tr class="separator:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604a736dd326cf51cdecf30619f617b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga604a736dd326cf51cdecf30619f617b4">TIMx_CR2_OIS2</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga604a736dd326cf51cdecf30619f617b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output Idle state 2  <a href="group__ADC.html#ga604a736dd326cf51cdecf30619f617b4">More...</a><br /></td></tr>
<tr class="separator:ga604a736dd326cf51cdecf30619f617b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8a4a0c5f366b66e375c183628668e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaae8a4a0c5f366b66e375c183628668e4">TIMx_CR2_OIS2N</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaae8a4a0c5f366b66e375c183628668e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 2  <a href="group__ADC.html#gaae8a4a0c5f366b66e375c183628668e4">More...</a><br /></td></tr>
<tr class="separator:gaae8a4a0c5f366b66e375c183628668e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0821b7c129fb67561e9065cb14840510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0821b7c129fb67561e9065cb14840510">TIMx_CR2_OIS3</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga0821b7c129fb67561e9065cb14840510"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 3  <a href="group__ADC.html#ga0821b7c129fb67561e9065cb14840510">More...</a><br /></td></tr>
<tr class="separator:ga0821b7c129fb67561e9065cb14840510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaaac0fcc83e64ae22b3fe510a0d281b3e">TIMx_CR2_OIS3N</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 3  <a href="group__ADC.html#gaaac0fcc83e64ae22b3fe510a0d281b3e">More...</a><br /></td></tr>
<tr class="separator:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf809c5df12552e007d5fe4fe6dada006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf809c5df12552e007d5fe4fe6dada006">TIMx_CR2_OIS4</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaf809c5df12552e007d5fe4fe6dada006"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 4  <a href="group__ADC.html#gaf809c5df12552e007d5fe4fe6dada006">More...</a><br /></td></tr>
<tr class="separator:gaf809c5df12552e007d5fe4fe6dada006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">SPI_I2S_I2S_CR2_RXDMAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacb18030b7909108d4d5d4e9c0633ee30"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer DMA enable  <a href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">More...</a><br /></td></tr>
<tr class="separator:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">SPI_I2S_CR2_TXDMAEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer DMA enable  <a href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">More...</a><br /></td></tr>
<tr class="separator:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101cb85351830aba6e95747d3fe62af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">SPI_I2S_CR2_SSOE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga101cb85351830aba6e95747d3fe62af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SS output enable  <a href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">More...</a><br /></td></tr>
<tr class="separator:ga101cb85351830aba6e95747d3fe62af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">SPI_I2S_CR2_FRF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame Format  <a href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">More...</a><br /></td></tr>
<tr class="separator:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">SPI_I2S_CR2_ERRIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9355f4aeb8d917eb0c680755957cf43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">More...</a><br /></td></tr>
<tr class="separator:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284af0224d21c4870f740adad6596c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">SPI_I2S_CR2_RXNEIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga284af0224d21c4870f740adad6596c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty interrupt enable  <a href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">More...</a><br /></td></tr>
<tr class="separator:ga284af0224d21c4870f740adad6596c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">SPI_I2S_CR2_TXEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer empty interrupt enable  <a href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">More...</a><br /></td></tr>
<tr class="separator:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6-bit] Peripheral clock frequency  <a href="group__ADC.html#ga293fbe15ed5fd1fc95915bd6437859e7">More...</a><br /></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6f14ae48e4609c2b3645211234cba974"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__ADC.html#ga6f14ae48e4609c2b3645211234cba974">More...</a><br /></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga3b1ebaf8173090ec469b055b98e585d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Event interrupt enable  <a href="group__ADC.html#ga3b1ebaf8173090ec469b055b98e585d2">More...</a><br /></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Buffer interrupt enable  <a href="group__ADC.html#ga2efbe5d96ed0ce447a45a62e8317a68a">More...</a><br /></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA request enable  <a href="group__ADC.html#gadb81d5c91486b873bd0bf279a4ffcf69">More...</a><br /></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA last transfer  <a href="group__ADC.html#ga6a0955008cbabbb6b726ba0b4f8da609">More...</a><br /></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3ee77fac25142271ad56d49685e518b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection length  <a href="group__ADC.html#ga3ee77fac25142271ad56d49685e518b3">More...</a><br /></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7f9bc41700717fd93548e0e95b6072ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection interrupt enable  <a href="group__ADC.html#ga7f9bc41700717fd93548e0e95b6072ed">More...</a><br /></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Last bit clock pulse  <a href="group__ADC.html#gaa02ef5d22553f028ea48e5d9f08192b4">More...</a><br /></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4a62e93ae7864e89622bdd92508b615e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Last bit clock pulse  <a href="group__ADC.html#ga4a62e93ae7864e89622bdd92508b615e">More...</a><br /></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga362976ce813e58310399d113d2cf09cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock phase  <a href="group__ADC.html#ga362976ce813e58310399d113d2cf09cb">More...</a><br /></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock polarity  <a href="group__ADC.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">More...</a><br /></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock enable  <a href="group__ADC.html#ga42a396cde02ffa0c4d3fd9817b6af853">More...</a><br /></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaf993e483318ebcecffd18649de766dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] STOP bits  <a href="group__ADC.html#gaf993e483318ebcecffd18649de766dc6">More...</a><br /></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN mode enable  <a href="group__ADC.html#gac8931efa62c29d92f5c0ec5a05f907ef">More...</a><br /></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SMPR1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2dc4604492f645edf1f68b71c6aab16"></a>Sample Time Register 1 </p>
</td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga32242a2c2156a012a7343bcb43d490d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 10 sampling time value  <a href="group__ADC.html#ga32242a2c2156a012a7343bcb43d490d0">More...</a><br /></td></tr>
<tr class="separator:ga32242a2c2156a012a7343bcb43d490d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 11 sampling time value  <a href="group__ADC.html#ga4c74d559f2a70a2e8c807b7bcaccd800">More...</a><br /></td></tr>
<tr class="separator:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga433b5a7d944666fb7abed3b107c352fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 12 sampling time value  <a href="group__ADC.html#ga433b5a7d944666fb7abed3b107c352fc">More...</a><br /></td></tr>
<tr class="separator:ga433b5a7d944666fb7abed3b107c352fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2df120cd93a177ea17946a656259129e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 13 sampling time value  <a href="group__ADC.html#ga2df120cd93a177ea17946a656259129e">More...</a><br /></td></tr>
<tr class="separator:ga2df120cd93a177ea17946a656259129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab1574fc02a40f22fc751073e02ebb781"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 14 sampling time value  <a href="group__ADC.html#gab1574fc02a40f22fc751073e02ebb781">More...</a><br /></td></tr>
<tr class="separator:gab1574fc02a40f22fc751073e02ebb781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga5ae0043ad863f7710834217bc82c8ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 15 sampling time value  <a href="group__ADC.html#ga5ae0043ad863f7710834217bc82c8ecf">More...</a><br /></td></tr>
<tr class="separator:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga2925d05347e46e9c6a970214fa76bbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 16 sampling time value  <a href="group__ADC.html#ga2925d05347e46e9c6a970214fa76bbec">More...</a><br /></td></tr>
<tr class="separator:ga2925d05347e46e9c6a970214fa76bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 17 sampling time value  <a href="group__ADC.html#ga9867370ecef7b99c32b8ecb44ad9e581">More...</a><br /></td></tr>
<tr class="separator:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c7d84a92899d950de236fe9d14df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gac3c7d84a92899d950de236fe9d14df2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 18 sampling time value  <a href="group__ADC.html#gac3c7d84a92899d950de236fe9d14df2c">More...</a><br /></td></tr>
<tr class="separator:gac3c7d84a92899d950de236fe9d14df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SMPR2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6eaa7a22d377991b0435c233b6374b06"></a>Sample Time Register 2 </p>
</td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 0 sampling time value  <a href="group__ADC.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">More...</a><br /></td></tr>
<tr class="separator:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 1 sampling time value  <a href="group__ADC.html#ga5b85dd0b1708cdf1bf403b07ad51da36">More...</a><br /></td></tr>
<tr class="separator:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaea6e1e298372596bcdcdf93e763b3683"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 2 sampling time value  <a href="group__ADC.html#gaea6e1e298372596bcdcdf93e763b3683">More...</a><br /></td></tr>
<tr class="separator:gaea6e1e298372596bcdcdf93e763b3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga081c3d61e5311a11cb046d56630e1fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 3 sampling time value  <a href="group__ADC.html#ga081c3d61e5311a11cb046d56630e1fd0">More...</a><br /></td></tr>
<tr class="separator:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaeab838fcf0aace87b2163b96d208bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 4 sampling time value  <a href="group__ADC.html#gaeab838fcf0aace87b2163b96d208bb64">More...</a><br /></td></tr>
<tr class="separator:gaeab838fcf0aace87b2163b96d208bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga9500281fa740994b9cfa6a7df8227849"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 5 sampling time value  <a href="group__ADC.html#ga9500281fa740994b9cfa6a7df8227849">More...</a><br /></td></tr>
<tr class="separator:ga9500281fa740994b9cfa6a7df8227849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga64cd99c27d07298913541dbdc31aa8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 6 sampling time value  <a href="group__ADC.html#ga64cd99c27d07298913541dbdc31aa8ae">More...</a><br /></td></tr>
<tr class="separator:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 7 sampling time value  <a href="group__ADC.html#ga6ec6ee971fc8b2d1890858df94a5c500">More...</a><br /></td></tr>
<tr class="separator:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga0695c289e658b772070a7f29797e9cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 8 sampling time value  <a href="group__ADC.html#ga0695c289e658b772070a7f29797e9cc3">More...</a><br /></td></tr>
<tr class="separator:ga0695c289e658b772070a7f29797e9cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga5348f83daaa38060702d7b9cfe2e4005"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 9 sampling time value  <a href="group__ADC.html#ga5348f83daaa38060702d7b9cfe2e4005">More...</a><br /></td></tr>
<tr class="separator:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">HTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp896fe90ae71f650f446ab0b4bdb4e06b"></a>Watchdog Higher Threshold Register </p>
</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad685f031174465e636ef75a5bd7b637d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Analog watchdog higher threshold  <a href="group__ADC.html#gad685f031174465e636ef75a5bd7b637d">More...</a><br /></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">LTR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3e35661f311d49f66eccb1bc2ea4de46"></a>Watchod Lower Threshold Register </p>
</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac7ac18b970378acf726f04ae68232c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Analog watchdog lower threshold  <a href="group__ADC.html#gac7ac18b970378acf726f04ae68232c24">More...</a><br /></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SQR1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp636789da86ccaceb9e0c6ee3af250b3a"></a>Regular Sequence Register 1 </p>
</td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1ae1998c0dd11275958e7347a92852fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 13th conversion in regular sequence  <a href="group__ADC.html#ga1ae1998c0dd11275958e7347a92852fc">More...</a><br /></td></tr>
<tr class="separator:ga1ae1998c0dd11275958e7347a92852fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gab0251199146cb3d0d2c1c0608fbca585"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 14th conversion in regular sequence  <a href="group__ADC.html#gab0251199146cb3d0d2c1c0608fbca585">More...</a><br /></td></tr>
<tr class="separator:gab0251199146cb3d0d2c1c0608fbca585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga23222c591c6d926f7a741bc9346f1d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 15th conversion in regular sequence  <a href="group__ADC.html#ga23222c591c6d926f7a741bc9346f1d8f">More...</a><br /></td></tr>
<tr class="separator:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gafecb33099669a080cede6ce0236389e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 16th conversion in regular sequence  <a href="group__ADC.html#gafecb33099669a080cede6ce0236389e7">More...</a><br /></td></tr>
<tr class="separator:gafecb33099669a080cede6ce0236389e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Regular channel sequence length  <a href="group__ADC.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">More...</a><br /></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SQR2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp94a4b3bfdccaf1205d510121c23136f4"></a>Regular Sequence Register 2 </p>
</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa9f66f702fc124040956117f20ef8df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 7th conversion in regular sequence  <a href="group__ADC.html#gaa9f66f702fc124040956117f20ef8df4">More...</a><br /></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 8th conversion in regular sequence  <a href="group__ADC.html#ga308ec58a8d20dcb3a348c30c332a0a8e">More...</a><br /></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 9th conversion in regular sequence  <a href="group__ADC.html#gaf5d91ecfc3d40cc6b1960544e526eb91">More...</a><br /></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 10th conversion in regular sequence  <a href="group__ADC.html#ga22e474b65f217ac21137b1d3f3cbb6bb">More...</a><br /></td></tr>
<tr class="separator:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 11th conversion in regular sequence  <a href="group__ADC.html#ga7bf491b9c1542fb0d0b83fc96166362e">More...</a><br /></td></tr>
<tr class="separator:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga8731660b1710e63d5423cd31c11be184"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 12th conversion in regular sequence  <a href="group__ADC.html#ga8731660b1710e63d5423cd31c11be184">More...</a><br /></td></tr>
<tr class="separator:ga8731660b1710e63d5423cd31c11be184"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">SQR3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp38d219e5f8585cfed762d16f529c6e66"></a>Regular Sequence Register 3 </p>
</td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga52491114e8394648559004f3bae718d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 1th conversion in regular sequence  <a href="group__ADC.html#ga52491114e8394648559004f3bae718d9">More...</a><br /></td></tr>
<tr class="separator:ga52491114e8394648559004f3bae718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga60637fb25c099f8da72a8a36211f7a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 2th conversion in regular sequence  <a href="group__ADC.html#ga60637fb25c099f8da72a8a36211f7a8c">More...</a><br /></td></tr>
<tr class="separator:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 3th conversion in regular sequence  <a href="group__ADC.html#ga601f21b7c1e571fb8c5ff310aca021e1">More...</a><br /></td></tr>
<tr class="separator:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga3fc43f70bb3c67c639678b91d852390b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 4th conversion in regular sequence  <a href="group__ADC.html#ga3fc43f70bb3c67c639678b91d852390b">More...</a><br /></td></tr>
<tr class="separator:ga3fc43f70bb3c67c639678b91d852390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaae841d68049442e4568b86322ed4be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 5th conversion in regular sequence  <a href="group__ADC.html#gaae841d68049442e4568b86322ed4be6f">More...</a><br /></td></tr>
<tr class="separator:gaae841d68049442e4568b86322ed4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga723792274b16b342d16d6a02fce74ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 6th conversion in regular sequence  <a href="group__ADC.html#ga723792274b16b342d16d6a02fce74ba6">More...</a><br /></td></tr>
<tr class="separator:ga723792274b16b342d16d6a02fce74ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">JSQR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp828afbcfd1ecedce13c97add18c07596"></a>Injected Sequence Register </p>
</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 1st conversion in injected sequence  <a href="group__ADC.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">More...</a><br /></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga3e8446a5857e5379cff8cadf822e15d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 2nd conversion in injected sequence  <a href="group__ADC.html#ga3e8446a5857e5379cff8cadf822e15d4">More...</a><br /></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 3rd conversion in injected sequence  <a href="group__ADC.html#gae2fbdc1b854a54c4288402c2d3a7fca9">More...</a><br /></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga39a279051ef198ee34cad73743b996f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 4th conversion in injected sequence  <a href="group__ADC.html#ga39a279051ef198ee34cad73743b996f4">More...</a><br /></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaa624d1fe34014b88873e2dfa91f79232"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Injected sequence length  <a href="group__ADC.html#gaa624d1fe34014b88873e2dfa91f79232">More...</a><br /></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">JDRX</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpce0371f72d7da5cb5e9ccbcc84200a08"></a>Injected Data Register </p>
</td></tr>
<tr class="memitem:ga9ca6d0e8309bc68887f3d9ff510eb4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9ca6d0e8309bc68887f3d9ff510eb4f0">ADC_JDRX_JDATA</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9ca6d0e8309bc68887f3d9ff510eb4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">DR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3754385271c4f2a2648b471683d21149"></a>Data Register </p>
</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gada596183c4087696c486546e88176038"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16-bit] Regular data  <a href="group__CRC.html#gada596183c4087696c486546e88176038">More...</a><br /></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">CCR</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc5b965da416da324ae4d31433eac30d1"></a>Clock Control Register </p>
</td></tr>
<tr class="memitem:ga27a1fd062a3ddcd751e233dd825b410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga27a1fd062a3ddcd751e233dd825b410e">ARC_CCR_ADCPRE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga27a1fd062a3ddcd751e233dd825b410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC prescaler  <a href="group__ADC.html#ga27a1fd062a3ddcd751e233dd825b410e">More...</a><br /></td></tr>
<tr class="separator:ga27a1fd062a3ddcd751e233dd825b410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaded22e80f7681e42b3cb318ccdb6ed47">ARC_CCR_VBATE</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] \(V_{bat}\) enable  <a href="group__ADC.html#gaded22e80f7681e42b3cb318ccdb6ed47">More...</a><br /></td></tr>
<tr class="separator:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5006783427486e5426df6648e8891946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5006783427486e5426df6648e8891946">ARC_CCR_TSVREFE</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5006783427486e5426df6648e8891946"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Temperature sensor \(V_{REFINT}\) enable  <a href="group__ADC.html#ga5006783427486e5426df6648e8891946">More...</a><br /></td></tr>
<tr class="separator:ga5006783427486e5426df6648e8891946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Clock conrol register in Fm/Sm mode  <a href="group__ADC.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">More...</a><br /></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga851c8a6b598d54c1a805b1632a4078e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Fm mode duty cycle  <a href="group__ADC.html#ga851c8a6b598d54c1a805b1632a4078e5">More...</a><br /></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C master mode selection  <a href="group__ADC.html#gaea64e5d7eba609ac9a84964bc0bc2def">More...</a><br /></td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="structtypedef__ADC__t.html">typedef_ADC_t</a> *)<a class="el" href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">ADC1_BASEADDR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad8bb755c7059bb2d4f5e2e999d2a2677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8bb755c7059bb2d4f5e2e999d2a2677">&#9670;&nbsp;</a></span>ADC_CR1_AWDCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDCH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6e006d43fcb9fe1306745c95a1bdd651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e006d43fcb9fe1306745c95a1bdd651">&#9670;&nbsp;</a></span>ADC_CR1_AWDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDEN&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd44f86b189696d5a3780342516de722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd44f86b189696d5a3780342516de722">&#9670;&nbsp;</a></span>ADC_CR1_AWDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDIE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c9fc31f19c04033dfa98e982519c451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9fc31f19c04033dfa98e982519c451">&#9670;&nbsp;</a></span>ADC_CR1_AWDSGL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_AWDSGL&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabd690297fc73fca40d797f4c90800b9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd690297fc73fca40d797f4c90800b9a">&#9670;&nbsp;</a></span>ADC_CR1_DISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeaa416a291023449ae82e7ef39844075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa416a291023449ae82e7ef39844075">&#9670;&nbsp;</a></span>ADC_CR1_DISCNUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_DISCNUM&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa39fee2e812a7ca45998cccf32e90aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa39fee2e812a7ca45998cccf32e90aea">&#9670;&nbsp;</a></span>ADC_CR1_EOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_EOCIE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6353cb0d564410358b3a086dd0241f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6353cb0d564410358b3a086dd0241f8c">&#9670;&nbsp;</a></span>ADC_CR1_JAUTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAUTO&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4886de74bcd3a1e545094089f76fd0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4886de74bcd3a1e545094089f76fd0b3">&#9670;&nbsp;</a></span>ADC_CR1_JAWDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JAWDEN&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd06a2840346bf45ff335707db0b6e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd06a2840346bf45ff335707db0b6e30">&#9670;&nbsp;</a></span>ADC_CR1_JDISCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JDISCEN&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c46fc1dc6c63acf88821f46a8f6d5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c46fc1dc6c63acf88821f46a8f6d5e7">&#9670;&nbsp;</a></span>ADC_CR1_JEOCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_JEOCIE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa892fda7c204bf18a33a059f28be0fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa892fda7c204bf18a33a059f28be0fba">&#9670;&nbsp;</a></span>ADC_CR1_OVRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_OVRIE&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71e4a4c233895a2e7b6dd3ca6ca849e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e4a4c233895a2e7b6dd3ca6ca849e5">&#9670;&nbsp;</a></span>ADC_CR1_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_RES&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaeab75ece0c73dd97e8f21911ed22d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeab75ece0c73dd97e8f21911ed22d06">&#9670;&nbsp;</a></span>ADC_CR1_SCAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR1_SCAN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga89b646f092b052d8488d2016f6290f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b646f092b052d8488d2016f6290f0e">&#9670;&nbsp;</a></span>ADC_CR2_ADON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ADON&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5950b5a7438a447584f6dd86c343362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5950b5a7438a447584f6dd86c343362">&#9670;&nbsp;</a></span>ADC_CR2_ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_ALIGN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49bb71a868c9d88a0f7bbe48918b2140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49bb71a868c9d88a0f7bbe48918b2140">&#9670;&nbsp;</a></span>ADC_CR2_CONT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_CONT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">&#9670;&nbsp;</a></span>ADC_CR2_DDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DDS&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga017309ac4b532bc8c607388f4e2cbbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017309ac4b532bc8c607388f4e2cbbec">&#9670;&nbsp;</a></span>ADC_CR2_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_DMA&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9dac2004ab20295e04012060ab24aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9dac2004ab20295e04012060ab24aeb">&#9670;&nbsp;</a></span>ADC_CR2_EOCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EOCS&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga574b4d8e90655d0432882d620e629234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga574b4d8e90655d0432882d620e629234">&#9670;&nbsp;</a></span>ADC_CR2_EXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTEN&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6d1054d6cd017e305cf6e8a864ce96c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1054d6cd017e305cf6e8a864ce96c8">&#9670;&nbsp;</a></span>ADC_CR2_EXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_EXTSEL&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga07330f702208792faca3a563dc4fd9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07330f702208792faca3a563dc4fd9c6">&#9670;&nbsp;</a></span>ADC_CR2_JEXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTEN&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab3aa5d0e2a4b77960ec8f3b425a3eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3aa5d0e2a4b77960ec8f3b425a3eac">&#9670;&nbsp;</a></span>ADC_CR2_JEXTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JEXTSEL&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac12fe8a6cc24eef2ed2e1f1525855678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12fe8a6cc24eef2ed2e1f1525855678">&#9670;&nbsp;</a></span>ADC_CR2_JSWSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_JSWSTART&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5eae65bad1a6c975e1911eb5ba117468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eae65bad1a6c975e1911eb5ba117468">&#9670;&nbsp;</a></span>ADC_CR2_SWSTART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_CR2_SWSTART&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gada596183c4087696c486546e88176038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada596183c4087696c486546e88176038">&#9670;&nbsp;</a></span>ADC_DR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DR_DATA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad685f031174465e636ef75a5bd7b637d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad685f031174465e636ef75a5bd7b637d">&#9670;&nbsp;</a></span>ADC_HTR_HT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_HTR_HT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ca6d0e8309bc68887f3d9ff510eb4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ca6d0e8309bc68887f3d9ff510eb4f0">&#9670;&nbsp;</a></span>ADC_JDRX_JDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JDRX_JDATA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa624d1fe34014b88873e2dfa91f79232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa624d1fe34014b88873e2dfa91f79232">&#9670;&nbsp;</a></span>ADC_JSQR_JL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JL&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad7fa15dfe51b084b36cb5df2fbf44bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7fa15dfe51b084b36cb5df2fbf44bb2">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e8446a5857e5379cff8cadf822e15d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8446a5857e5379cff8cadf822e15d4">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ2&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2fbdc1b854a54c4288402c2d3a7fca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fbdc1b854a54c4288402c2d3a7fca9">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ3&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39a279051ef198ee34cad73743b996f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39a279051ef198ee34cad73743b996f4">&#9670;&nbsp;</a></span>ADC_JSQR_JSQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_JSQR_JSQ4&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac7ac18b970378acf726f04ae68232c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7ac18b970378acf726f04ae68232c24">&#9670;&nbsp;</a></span>ADC_LTR_LT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_LTR_LT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga32242a2c2156a012a7343bcb43d490d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32242a2c2156a012a7343bcb43d490d0">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP10&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c74d559f2a70a2e8c807b7bcaccd800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c74d559f2a70a2e8c807b7bcaccd800">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP11&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga433b5a7d944666fb7abed3b107c352fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga433b5a7d944666fb7abed3b107c352fc">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP12&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2df120cd93a177ea17946a656259129e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2df120cd93a177ea17946a656259129e">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP13&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab1574fc02a40f22fc751073e02ebb781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1574fc02a40f22fc751073e02ebb781">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP14&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ae0043ad863f7710834217bc82c8ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae0043ad863f7710834217bc82c8ecf">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP15&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2925d05347e46e9c6a970214fa76bbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2925d05347e46e9c6a970214fa76bbec">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP16&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9867370ecef7b99c32b8ecb44ad9e581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9867370ecef7b99c32b8ecb44ad9e581">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP17&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac3c7d84a92899d950de236fe9d14df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3c7d84a92899d950de236fe9d14df2c">&#9670;&nbsp;</a></span>ADC_SMPR1_SMP18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR1_SMP18&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5a13b3c652e5759e2d8bc7e38889bc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a13b3c652e5759e2d8bc7e38889bc5e">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b85dd0b1708cdf1bf403b07ad51da36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b85dd0b1708cdf1bf403b07ad51da36">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP1&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea6e1e298372596bcdcdf93e763b3683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6e1e298372596bcdcdf93e763b3683">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP2&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga081c3d61e5311a11cb046d56630e1fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga081c3d61e5311a11cb046d56630e1fd0">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP3&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeab838fcf0aace87b2163b96d208bb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab838fcf0aace87b2163b96d208bb64">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP4&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9500281fa740994b9cfa6a7df8227849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9500281fa740994b9cfa6a7df8227849">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP5&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga64cd99c27d07298913541dbdc31aa8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64cd99c27d07298913541dbdc31aa8ae">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP6&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ec6ee971fc8b2d1890858df94a5c500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ec6ee971fc8b2d1890858df94a5c500">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP7&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0695c289e658b772070a7f29797e9cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0695c289e658b772070a7f29797e9cc3">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP8&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5348f83daaa38060702d7b9cfe2e4005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5348f83daaa38060702d7b9cfe2e4005">&#9670;&nbsp;</a></span>ADC_SMPR2_SMP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SMPR2_SMP9&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae68a19a18d72f6d87c6f2b8cc8bfc6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">&#9670;&nbsp;</a></span>ADC_SQR1_L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_L&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ae1998c0dd11275958e7347a92852fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae1998c0dd11275958e7347a92852fc">&#9670;&nbsp;</a></span>ADC_SQR1_SQ13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ13&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab0251199146cb3d0d2c1c0608fbca585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0251199146cb3d0d2c1c0608fbca585">&#9670;&nbsp;</a></span>ADC_SQR1_SQ14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ14&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23222c591c6d926f7a741bc9346f1d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23222c591c6d926f7a741bc9346f1d8f">&#9670;&nbsp;</a></span>ADC_SQR1_SQ15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ15&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafecb33099669a080cede6ce0236389e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafecb33099669a080cede6ce0236389e7">&#9670;&nbsp;</a></span>ADC_SQR1_SQ16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR1_SQ16&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22e474b65f217ac21137b1d3f3cbb6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e474b65f217ac21137b1d3f3cbb6bb">&#9670;&nbsp;</a></span>ADC_SQR2_SQ10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ10&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7bf491b9c1542fb0d0b83fc96166362e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf491b9c1542fb0d0b83fc96166362e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ11&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8731660b1710e63d5423cd31c11be184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8731660b1710e63d5423cd31c11be184">&#9670;&nbsp;</a></span>ADC_SQR2_SQ12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ12&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa9f66f702fc124040956117f20ef8df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9f66f702fc124040956117f20ef8df4">&#9670;&nbsp;</a></span>ADC_SQR2_SQ7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ7&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga308ec58a8d20dcb3a348c30c332a0a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga308ec58a8d20dcb3a348c30c332a0a8e">&#9670;&nbsp;</a></span>ADC_SQR2_SQ8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ8&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf5d91ecfc3d40cc6b1960544e526eb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d91ecfc3d40cc6b1960544e526eb91">&#9670;&nbsp;</a></span>ADC_SQR2_SQ9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR2_SQ9&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga52491114e8394648559004f3bae718d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52491114e8394648559004f3bae718d9">&#9670;&nbsp;</a></span>ADC_SQR3_SQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ1&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60637fb25c099f8da72a8a36211f7a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60637fb25c099f8da72a8a36211f7a8c">&#9670;&nbsp;</a></span>ADC_SQR3_SQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ2&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga601f21b7c1e571fb8c5ff310aca021e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601f21b7c1e571fb8c5ff310aca021e1">&#9670;&nbsp;</a></span>ADC_SQR3_SQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ3&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3fc43f70bb3c67c639678b91d852390b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fc43f70bb3c67c639678b91d852390b">&#9670;&nbsp;</a></span>ADC_SQR3_SQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ4&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae841d68049442e4568b86322ed4be6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae841d68049442e4568b86322ed4be6f">&#9670;&nbsp;</a></span>ADC_SQR3_SQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ5&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga723792274b16b342d16d6a02fce74ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga723792274b16b342d16d6a02fce74ba6">&#9670;&nbsp;</a></span>ADC_SQR3_SQ6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SQR3_SQ6&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b7f27694281e4cad956da567e5583b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7f27694281e4cad956da567e5583b2">&#9670;&nbsp;</a></span>ADC_SR_AWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_AWD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dc295c5253743aeb2cda582953b7b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dc295c5253743aeb2cda582953b7b53">&#9670;&nbsp;</a></span>ADC_SR_EOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_EOC&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc9f07589bb1a4e398781df372389b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9f07589bb1a4e398781df372389b56">&#9670;&nbsp;</a></span>ADC_SR_JEOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JEOC&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7340a01ffec051c06e80a037eee58a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7340a01ffec051c06e80a037eee58a14">&#9670;&nbsp;</a></span>ADC_SR_JSTRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_JSTRT&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">&#9670;&nbsp;</a></span>ADC_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_OVR&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga45eb11ad986d8220cde9fa47a91ed222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45eb11ad986d8220cde9fa47a91ed222">&#9670;&nbsp;</a></span>ADC_SR_STRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SR_STRT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27a1fd062a3ddcd751e233dd825b410e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27a1fd062a3ddcd751e233dd825b410e">&#9670;&nbsp;</a></span>ARC_CCR_ADCPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARC_CCR_ADCPRE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5006783427486e5426df6648e8891946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5006783427486e5426df6648e8891946">&#9670;&nbsp;</a></span>ARC_CCR_TSVREFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARC_CCR_TSVREFE&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaded22e80f7681e42b3cb318ccdb6ed47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded22e80f7681e42b3cb318ccdb6ed47">&#9670;&nbsp;</a></span>ARC_CCR_VBATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARC_CCR_VBATE&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">&#9670;&nbsp;</a></span>I2C_CCR_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_CCR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga851c8a6b598d54c1a805b1632a4078e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga851c8a6b598d54c1a805b1632a4078e5">&#9670;&nbsp;</a></span>I2C_CCR_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_DUTY&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaea64e5d7eba609ac9a84964bc0bc2def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea64e5d7eba609ac9a84964bc0bc2def">&#9670;&nbsp;</a></span>I2C_CCR_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CCR_FS&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf933b105259a4bc46a957576adb8d96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf933b105259a4bc46a957576adb8d96d">&#9670;&nbsp;</a></span>I2C_CR1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56729ccf93c5d9f5b5b05002e3a2323c">&#9670;&nbsp;</a></span>I2C_CR1_ALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4598185d9092edfbf943464bcbb342ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4598185d9092edfbf943464bcbb342ac">&#9670;&nbsp;</a></span>I2C_CR1_ENARP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1d8c219193b11f8507d7b85831d14912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d8c219193b11f8507d7b85831d14912">&#9670;&nbsp;</a></span>I2C_CR1_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40d2eb849f9d55e6298035b61e84ca42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d2eb849f9d55e6298035b61e84ca42">&#9670;&nbsp;</a></span>I2C_CR1_ENPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga197aaca79f64e832af3a0a0864c2a08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197aaca79f64e832af3a0a0864c2a08c">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga953b0d38414808db79da116842ed3262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953b0d38414808db79da116842ed3262">&#9670;&nbsp;</a></span>I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab4d0119253d93a106b5ca704e5020c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d0119253d93a106b5ca704e5020c12">&#9670;&nbsp;</a></span>I2C_CR1_PEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga34721958229a5983f2e95dfeaa8e55c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34721958229a5983f2e95dfeaa8e55c3">&#9670;&nbsp;</a></span>I2C_CR1_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga001198ff898802888edf58f56d5371c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001198ff898802888edf58f56d5371c9">&#9670;&nbsp;</a></span>I2C_CR1_SMBTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4cfee7b020a49bd037fa7cf27c796abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfee7b020a49bd037fa7cf27c796abc">&#9670;&nbsp;</a></span>I2C_CR1_SMBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca7f18dd5bc1130dbefae4ff8736143">&#9670;&nbsp;</a></span>I2C_CR1_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gace70293f3dfa24d448b600fc58e45223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace70293f3dfa24d448b600fc58e45223">&#9670;&nbsp;</a></span>I2C_CR1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8dc661ef13da02e5bcb943f2003d576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc661ef13da02e5bcb943f2003d576d">&#9670;&nbsp;</a></span>I2C_CR1_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb81d5c91486b873bd0bf279a4ffcf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb81d5c91486b873bd0bf279a4ffcf69">&#9670;&nbsp;</a></span>I2C_CR2_DMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_DMAEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga293fbe15ed5fd1fc95915bd6437859e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga293fbe15ed5fd1fc95915bd6437859e7">&#9670;&nbsp;</a></span>I2C_CR2_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_FREQ&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2efbe5d96ed0ce447a45a62e8317a68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efbe5d96ed0ce447a45a62e8317a68a">&#9670;&nbsp;</a></span>I2C_CR2_ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITBUFEN&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6f14ae48e4609c2b3645211234cba974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f14ae48e4609c2b3645211234cba974">&#9670;&nbsp;</a></span>I2C_CR2_ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITERREN&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b1ebaf8173090ec469b055b98e585d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1ebaf8173090ec469b055b98e585d2">&#9670;&nbsp;</a></span>I2C_CR2_ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_ITEVTEN&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6a0955008cbabbb6b726ba0b4f8da609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0955008cbabbb6b726ba0b4f8da609">&#9670;&nbsp;</a></span>I2C_CR2_LAST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR2_LAST&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga269bd5618ba773d32275b93be004c554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269bd5618ba773d32275b93be004c554">&#9670;&nbsp;</a></span>IWDG_SR_PVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_PVU&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadffb8339e556a3b10120b15f0dacc232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadffb8339e556a3b10120b15f0dacc232">&#9670;&nbsp;</a></span>IWDG_SR_RVU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_SR_RVU&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43608d3c2959fc9ca64398d61cbf484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43608d3c2959fc9ca64398d61cbf484e">&#9670;&nbsp;</a></span>SPI_CR1_BIDIMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIMODE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga378953916b7701bd49f063c0366b703f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378953916b7701bd49f063c0366b703f">&#9670;&nbsp;</a></span>SPI_CR1_BIDIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BIDIOE&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga261af22667719a32b3ce566c1e261936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga261af22667719a32b3ce566c1e261936">&#9670;&nbsp;</a></span>SPI_CR1_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_BR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga97602d8ded14bbd2c1deadaf308755a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97602d8ded14bbd2c1deadaf308755a3">&#9670;&nbsp;</a></span>SPI_CR1_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPHA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2616a10f5118cdc68fbdf0582481e124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2616a10f5118cdc68fbdf0582481e124">&#9670;&nbsp;</a></span>SPI_CR1_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CPOL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac9339b7c6466f09ad26c26b3bb81c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9339b7c6466f09ad26c26b3bb81c51b">&#9670;&nbsp;</a></span>SPI_CR1_CRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCEN&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57072f13c2e54c12186ae8c5fdecb250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57072f13c2e54c12186ae8c5fdecb250">&#9670;&nbsp;</a></span>SPI_CR1_CRCNEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_CRCNEXT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ffabea0de695a19198d906bf6a1d9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ffabea0de695a19198d906bf6a1d9fd">&#9670;&nbsp;</a></span>SPI_CR1_DFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_DFF&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab929e9d5ddbb66f229c501ab18d0e6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab929e9d5ddbb66f229c501ab18d0e6e8">&#9670;&nbsp;</a></span>SPI_CR1_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_LSBFIRST&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b3b6ae107fc37bf18e14506298d7a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3b6ae107fc37bf18e14506298d7a55">&#9670;&nbsp;</a></span>SPI_CR1_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_MSTR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9ffecf774b84a8cdc11ab1f931791883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffecf774b84a8cdc11ab1f931791883">&#9670;&nbsp;</a></span>SPI_CR1_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_RXONLY&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5a646d978d3b98eb7c6a5d95d75c3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a646d978d3b98eb7c6a5d95d75c3f9">&#9670;&nbsp;</a></span>SPI_CR1_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SPE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f154374b58c0234f82ea326cb303a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f154374b58c0234f82ea326cb303a1e">&#9670;&nbsp;</a></span>SPI_CR1_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSI&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0e236047e05106cf1ba7929766311382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e236047e05106cf1ba7929766311382">&#9670;&nbsp;</a></span>SPI_CR1_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR1_SSM&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9355f4aeb8d917eb0c680755957cf43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9355f4aeb8d917eb0c680755957cf43c">&#9670;&nbsp;</a></span>SPI_I2S_CR2_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_ERRIE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4cfcc6dd1bb399a14fed4d42277daf68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfcc6dd1bb399a14fed4d42277daf68">&#9670;&nbsp;</a></span>SPI_I2S_CR2_FRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_FRF&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga284af0224d21c4870f740adad6596c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga284af0224d21c4870f740adad6596c75">&#9670;&nbsp;</a></span>SPI_I2S_CR2_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_RXNEIE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga101cb85351830aba6e95747d3fe62af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101cb85351830aba6e95747d3fe62af4">&#9670;&nbsp;</a></span>SPI_I2S_CR2_SSOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_SSOE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc076b1d18d869e1fb21c9740e6cf1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc076b1d18d869e1fb21c9740e6cf1e7">&#9670;&nbsp;</a></span>SPI_I2S_CR2_TXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_TXDMAEN&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e2fbc54eb43c6284effae663c3a3c2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e2fbc54eb43c6284effae663c3a3c2b">&#9670;&nbsp;</a></span>SPI_I2S_CR2_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_CR2_TXEIE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb18030b7909108d4d5d4e9c0633ee30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb18030b7909108d4d5d4e9c0633ee30">&#9670;&nbsp;</a></span>SPI_I2S_I2S_CR2_RXDMAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_I2S_CR2_RXDMAEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadaffdef7453d8ddc92d86a759759fb4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaffdef7453d8ddc92d86a759759fb4f">&#9670;&nbsp;</a></span>SPI_I2S_SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_BSY&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0dee882ef25b3553614cb4459563a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0dee882ef25b3553614cb4459563a45">&#9670;&nbsp;</a></span>SPI_I2S_SR_CHSIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_CHSIDE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71c24a2be86f756e480e4c84bfdc618c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c24a2be86f756e480e4c84bfdc618c">&#9670;&nbsp;</a></span>SPI_I2S_SR_CRCERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_CRCERR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3363bdabdda6e9f218b569868c2d6891"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3363bdabdda6e9f218b569868c2d6891">&#9670;&nbsp;</a></span>SPI_I2S_SR_FRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_FRE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga567d256008c6dea51e9ff29662097c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga567d256008c6dea51e9ff29662097c81">&#9670;&nbsp;</a></span>SPI_I2S_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_MODF&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7cc9dbb3e754feea3b94feecbe790460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cc9dbb3e754feea3b94feecbe790460">&#9670;&nbsp;</a></span>SPI_I2S_SR_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_OVR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2400856ce2a616d1196f088343b57064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2400856ce2a616d1196f088343b57064">&#9670;&nbsp;</a></span>SPI_I2S_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_RXNE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05f4429e351a5f220be611e8e257e52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05f4429e351a5f220be611e8e257e52c">&#9670;&nbsp;</a></span>SPI_I2S_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_TXE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f25268d326a97269b58c86e8f2b03f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f25268d326a97269b58c86e8f2b03f6">&#9670;&nbsp;</a></span>SPI_I2S_SR_UDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_I2S_SR_UDR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4b8a49895a1fd42bbe29bb63533db0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b8a49895a1fd42bbe29bb63533db0b2">&#9670;&nbsp;</a></span>TIMx_CR1_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_ARPE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga67d9355b161d76a88889b948885ede35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67d9355b161d76a88889b948885ede35">&#9670;&nbsp;</a></span>TIMx_CR1_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_CEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9cda2c8c948dac46c82bc7e59ff858c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cda2c8c948dac46c82bc7e59ff858c8">&#9670;&nbsp;</a></span>TIMx_CR1_CKD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_CKD&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3deedb0ed220f08ca4b137326220db49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3deedb0ed220f08ca4b137326220db49">&#9670;&nbsp;</a></span>TIMx_CR1_CMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_CMS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae4695079f22950051d50a457486091b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4695079f22950051d50a457486091b3">&#9670;&nbsp;</a></span>TIMx_CR1_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_DIR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab836b4bb2a4c13f295f4217ba5a57e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab836b4bb2a4c13f295f4217ba5a57e02">&#9670;&nbsp;</a></span>TIMx_CR1_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_OPM&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59b01e6e6c86df4e3ad4c9e82569ee07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b01e6e6c86df4e3ad4c9e82569ee07">&#9670;&nbsp;</a></span>TIMx_CR1_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_UDIS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccb1ee06cbb36b216e58f886d9b110b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccb1ee06cbb36b216e58f886d9b110b8">&#9670;&nbsp;</a></span>TIMx_CR1_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR1_URS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc8148aec90fcb8b7b8ccbe0ec1e54b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc8148aec90fcb8b7b8ccbe0ec1e54b0">&#9670;&nbsp;</a></span>TIMx_CR2_CCDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_CCDS&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae46a7794674bd280957f3da940fdf625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae46a7794674bd280957f3da940fdf625">&#9670;&nbsp;</a></span>TIMx_CR2_CCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_CCPC&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga56679666772f0811f9f7b09bcc5ac0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56679666772f0811f9f7b09bcc5ac0e9">&#9670;&nbsp;</a></span>TIMx_CR2_CCUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_CCUS&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga62b75101cf12634ab38cfdd17fa0fd01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62b75101cf12634ab38cfdd17fa0fd01">&#9670;&nbsp;</a></span>TIMx_CR2_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_MMS&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1755471d0dec6e40d33c8e608d4bd553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1755471d0dec6e40d33c8e608d4bd553">&#9670;&nbsp;</a></span>TIMx_CR2_OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS1&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f99c11e3142f2fbf8c42b79104fd6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f99c11e3142f2fbf8c42b79104fd6f7">&#9670;&nbsp;</a></span>TIMx_CR2_OIS1N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS1N&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga604a736dd326cf51cdecf30619f617b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga604a736dd326cf51cdecf30619f617b4">&#9670;&nbsp;</a></span>TIMx_CR2_OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS2&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaae8a4a0c5f366b66e375c183628668e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae8a4a0c5f366b66e375c183628668e4">&#9670;&nbsp;</a></span>TIMx_CR2_OIS2N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS2N&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0821b7c129fb67561e9065cb14840510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0821b7c129fb67561e9065cb14840510">&#9670;&nbsp;</a></span>TIMx_CR2_OIS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS3&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaac0fcc83e64ae22b3fe510a0d281b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac0fcc83e64ae22b3fe510a0d281b3e">&#9670;&nbsp;</a></span>TIMx_CR2_OIS3N</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS3N&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf809c5df12552e007d5fe4fe6dada006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf809c5df12552e007d5fe4fe6dada006">&#9670;&nbsp;</a></span>TIMx_CR2_OIS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_OIS4&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3c7e194e5a6a79b84440729618405f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c7e194e5a6a79b84440729618405f13">&#9670;&nbsp;</a></span>TIMx_CR2_TI1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CR2_TI1S&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5221d09eebd12445a20f221bf98066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5221d09eebd12445a20f221bf98066f8">&#9670;&nbsp;</a></span>USART_CR1_IDLEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_IDLEIE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga95f0288b9c6aaeca7cb6550a2e6833e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f0288b9c6aaeca7cb6550a2e6833e2">&#9670;&nbsp;</a></span>USART_CR1_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_M&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed6caeb0cb48f1a7b34090f31a92a8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6caeb0cb48f1a7b34090f31a92a8e2">&#9670;&nbsp;</a></span>USART_CR1_OVER8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_OVER8&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga60f8fcf084f9a8514efafb617c70b074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60f8fcf084f9a8514efafb617c70b074">&#9670;&nbsp;</a></span>USART_CR1_PCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PCE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27405d413b6d355ccdb076d52fef6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27405d413b6d355ccdb076d52fef6875">&#9670;&nbsp;</a></span>USART_CR1_PEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PEIE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2e159d36ab2c93a2c1942df60e9eebbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e159d36ab2c93a2c1942df60e9eebbe">&#9670;&nbsp;</a></span>USART_CR1_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_PS&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gada0d5d407a22264de847bc1b40a17aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada0d5d407a22264de847bc1b40a17aeb">&#9670;&nbsp;</a></span>USART_CR1_RE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa7d61ab5a4e2beaa3f591c56bd15a27b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7d61ab5a4e2beaa3f591c56bd15a27b">&#9670;&nbsp;</a></span>USART_CR1_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RWU&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga91118f867adfdb2e805beea86666de04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91118f867adfdb2e805beea86666de04">&#9670;&nbsp;</a></span>USART_CR1_RXNEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_RXNEIE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac457c519baa28359ab7959fbe0c5cda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac457c519baa28359ab7959fbe0c5cda1">&#9670;&nbsp;</a></span>USART_CR1_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_SBK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa17130690a1ca95b972429eb64d4254e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa17130690a1ca95b972429eb64d4254e">&#9670;&nbsp;</a></span>USART_CR1_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TCIE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade7f090b04fd78b755b43357ecaa9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade7f090b04fd78b755b43357ecaa9622">&#9670;&nbsp;</a></span>USART_CR1_TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70422871d15f974b464365e7fe1877e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70422871d15f974b464365e7fe1877e9">&#9670;&nbsp;</a></span>USART_CR1_TXEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_TXEIE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2bb650676aaae4a5203f372d497d5947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb650676aaae4a5203f372d497d5947">&#9670;&nbsp;</a></span>USART_CR1_UE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_UE&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad831dfc169fcf14b7284984dbecf322d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad831dfc169fcf14b7284984dbecf322d">&#9670;&nbsp;</a></span>USART_CR1_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR1_WAKE&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ee77fac25142271ad56d49685e518b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ee77fac25142271ad56d49685e518b3">&#9670;&nbsp;</a></span>USART_CR2_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_ADD&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42a396cde02ffa0c4d3fd9817b6af853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a396cde02ffa0c4d3fd9817b6af853">&#9670;&nbsp;</a></span>USART_CR2_CLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CLKEN&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga362976ce813e58310399d113d2cf09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362976ce813e58310399d113d2cf09cb">&#9670;&nbsp;</a></span>USART_CR2_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPHA&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafbb4336ac93d94d4e78f9fb7b3a0dc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbb4336ac93d94d4e78f9fb7b3a0dc68">&#9670;&nbsp;</a></span>USART_CR2_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_CPOL&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a62e93ae7864e89622bdd92508b615e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a62e93ae7864e89622bdd92508b615e">&#9670;&nbsp;</a></span>USART_CR2_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBCL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa02ef5d22553f028ea48e5d9f08192b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02ef5d22553f028ea48e5d9f08192b4">&#9670;&nbsp;</a></span>USART_CR2_LBDIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDIE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f9bc41700717fd93548e0e95b6072ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9bc41700717fd93548e0e95b6072ed">&#9670;&nbsp;</a></span>USART_CR2_LBDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LBDL&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac8931efa62c29d92f5c0ec5a05f907ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8931efa62c29d92f5c0ec5a05f907ef">&#9670;&nbsp;</a></span>USART_CR2_LINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_LINEN&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf993e483318ebcecffd18649de766dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf993e483318ebcecffd18649de766dc6">&#9670;&nbsp;</a></span>USART_CR2_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_CR2_STOP&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9250ae2793db0541e6c4bb8837424541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9250ae2793db0541e6c4bb8837424541">&#9670;&nbsp;</a></span>USART_SR_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_CTS&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9eb6fd3f820bd12e0b5a981de1894804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9eb6fd3f820bd12e0b5a981de1894804">&#9670;&nbsp;</a></span>USART_SR_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_FE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga336fa8c9965ce18c10972ac80ded611f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336fa8c9965ce18c10972ac80ded611f">&#9670;&nbsp;</a></span>USART_SR_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_IDLE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5b868b59576f42421226d35628c6b628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b868b59576f42421226d35628c6b628">&#9670;&nbsp;</a></span>USART_SR_LBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_LBD&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08f38c950c43a4b7342473714886a2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f38c950c43a4b7342473714886a2aa">&#9670;&nbsp;</a></span>USART_SR_NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_NF&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4560fc7a60df4bdf402fc7219ae7b558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4560fc7a60df4bdf402fc7219ae7b558">&#9670;&nbsp;</a></span>USART_SR_ORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_ORE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac88be3484245af8c1b271ae5c1b97a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac88be3484245af8c1b271ae5c1b97a14">&#9670;&nbsp;</a></span>USART_SR_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_PE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0c99e2bb265b3d58a91aca7a93f7836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0c99e2bb265b3d58a91aca7a93f7836">&#9670;&nbsp;</a></span>USART_SR_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_RXNE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76229b05ac37a5a688e6ba45851a29f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76229b05ac37a5a688e6ba45851a29f1">&#9670;&nbsp;</a></span>USART_SR_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TC&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga65e9cddf0890113d405342f1d8b5b980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65e9cddf0890113d405342f1d8b5b980">&#9670;&nbsp;</a></span>USART_SR_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_SR_TXE&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga96cf9ddd91b6079c5aceef6f3e857b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cf9ddd91b6079c5aceef6f3e857b69">&#9670;&nbsp;</a></span>WWDG_SR_EWIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_SR_EWIF&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
