INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Emilio/OneDrive/Documents/DSDII/Lab05/lab05/lab05.sim/sim_1/impl/timing/xsim/MemoryStageTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WritebackStage
INFO: [VRFC 10-311] analyzing module glbl
