/*-----------------------TestBench for up/down count---------------*/
module DataPath_controller_tb ();

//define registers and wires
reg clk;
reg reset;
wire [WIDTH-1:0] count;

//define the units under test UUT
DataPath_controller #(WIDTH, CYCLES) UUT (
														.clk(clk),
														.reset(reset),
														.count(count)
														);
														
//clock cycle
initial 
	begin
		clk = 0;
		forever #10 clk = ~clk;
	end
	
//count output is base on posedge of clk and reset
//initialie reset and run enough clk cycle to get all desired counts
initial	
	begin
		reset = 1;
		#10 reset = 0; 
		#100 $stop; 			//run clk for 100 time units change if necessary
	end
	
//display results for each change in count
initial
	begin
		$monitor ("Time: %0t	|	count: %b", $time, count);
	end
endmodule