// Seed: 1852842725
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri id_7
);
  reg id_9, id_10;
  always_latch
    while (1 && 1 > 1) begin
      if (1'b0) id_9 <= 1;
    end
  wire id_11;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_0, id_0, id_4, id_5, id_6, id_1
  );
endmodule
