// Seed: 1677133592
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  input wire id_1;
  assign id_2 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    output tri  id_0,
    input  tri0 _id_1
);
  tri0 [id_1 : -1] id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output logic id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  always begin : LABEL_0
    if (-1'h0 ^ 1);
    else $signed(30);
    ;
  end
  final id_0 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
