{
  "Top": "example",
  "RtlTop": "example",
  "RtlPrefix": "",
  "RtlSubPrefix": "example_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7v585t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "A_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "B": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "B_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top example -name example"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "example"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "Uncertainty": "3.59991",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "29"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example",
    "Version": "1.0",
    "DisplayName": "Example",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_example_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/example.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_fifo_w32_d1_S.vhd",
      "impl\/vhdl\/example_fifo_w32_d1_S_x.vhd",
      "impl\/vhdl\/example_fifo_w32_d1_S_x0.vhd",
      "impl\/vhdl\/example_fifo_w32_d10_S.vhd",
      "impl\/vhdl\/example_fifo_w32_d10_S_x.vhd",
      "impl\/vhdl\/example_fifo_w32_d10_S_x0.vhd",
      "impl\/vhdl\/example_proc_1.vhd",
      "impl\/vhdl\/example_proc_1_1.vhd",
      "impl\/vhdl\/example_proc_1_2.vhd",
      "impl\/vhdl\/example_proc_2.vhd",
      "impl\/vhdl\/example_proc_2_1.vhd",
      "impl\/vhdl\/example_proc_2_2.vhd",
      "impl\/vhdl\/example_start_for_proc_1_2_U0.vhd",
      "impl\/vhdl\/example_start_for_proc_2_2_U0.vhd",
      "impl\/vhdl\/example_start_for_proc_2_U0.vhd",
      "impl\/vhdl\/example.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_fifo_w32_d1_S.v",
      "impl\/verilog\/example_fifo_w32_d1_S_x.v",
      "impl\/verilog\/example_fifo_w32_d1_S_x0.v",
      "impl\/verilog\/example_fifo_w32_d10_S.v",
      "impl\/verilog\/example_fifo_w32_d10_S_x.v",
      "impl\/verilog\/example_fifo_w32_d10_S_x0.v",
      "impl\/verilog\/example_proc_1.v",
      "impl\/verilog\/example_proc_1_1.v",
      "impl\/verilog\/example_proc_1_2.v",
      "impl\/verilog\/example_proc_2.v",
      "impl\/verilog\/example_proc_2_1.v",
      "impl\/verilog\/example_proc_2_2.v",
      "impl\/verilog\/example_start_for_proc_1_2_U0.v",
      "impl\/verilog\/example_start_for_proc_2_2_U0.v",
      "impl\/verilog\/example_start_for_proc_2_U0.v",
      "impl\/verilog\/example.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/example.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/E\/HLS\/Lab\/Lab_B\/03-dataflow_debug_and_optimization\/reference_files\/deadlock\/proj\/solution1\/.debug\/example.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "A_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "A_V_",
      "portMap": {
        "A_V_dout": "RD_DATA",
        "A_V_empty_n": "EMPTY_N",
        "A_V_read": "RD_EN"
      },
      "ports": [
        "A_V_dout",
        "A_V_empty_n",
        "A_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "B_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "B_V_",
      "portMap": {
        "B_V_din": "WR_DATA",
        "B_V_full_n": "FULL_N",
        "B_V_write": "WR_EN"
      },
      "ports": [
        "B_V_din",
        "B_V_full_n",
        "B_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "B"
        }]
    }
  },
  "RtlPorts": {
    "A_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "A_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "A_V_read": {
      "dir": "out",
      "width": "1"
    },
    "B_V_din": {
      "dir": "out",
      "width": "32"
    },
    "B_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "B_V_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example",
      "Instances": [
        {
          "ModuleName": "proc_1",
          "InstanceName": "proc_1_U0",
          "Instances": [
            {
              "ModuleName": "proc_1_2",
              "InstanceName": "proc_1_2_U0"
            },
            {
              "ModuleName": "proc_1_1",
              "InstanceName": "proc_1_1_U0"
            }
          ]
        },
        {
          "ModuleName": "proc_2",
          "InstanceName": "proc_2_U0",
          "Instances": [
            {
              "ModuleName": "proc_2_1",
              "InstanceName": "proc_2_1_U0"
            },
            {
              "ModuleName": "proc_2_2",
              "InstanceName": "proc_2_2_U0"
            }
          ]
        }
      ]
    },
    "Info": {
      "proc_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "example": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "proc_1_1": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "4.918"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_45_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_49_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "53",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "176",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "proc_1_2": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.222"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_58_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_62_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "52",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "215",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "proc_1": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.222"
        },
        "Area": {
          "FF": "304",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "537",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_1": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.222"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_81_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_85_2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "53",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "224",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "proc_2_2": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.507"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "146",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "proc_2": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.507"
        },
        "Area": {
          "FF": "262",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "507",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "example": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "6.507"
        },
        "Area": {
          "FF": "764",
          "AVAIL_FF": "728400",
          "UTIL_FF": "~0",
          "LUT": "1181",
          "AVAIL_LUT": "364200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1590",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1260",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-23 11:02:43 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
