
寄存器描述
====================

+-----------------------+------+
| 名称                  | 描述 |
+-----------------------+------+
| `audpdm_top`_         |      |
+-----------------------+------+
| `audpdm_itf`_         |      |
+-----------------------+------+
| `pdm_adc_0`_          |      |
+-----------------------+------+
| `pdm_adc_1`_          |      |
+-----------------------+------+
| `pdm_dac_0`_          |      |
+-----------------------+------+
| `pdm_pdm_0`_          |      |
+-----------------------+------+
| `pdm_rsvd0`_          |      |
+-----------------------+------+
| `pdm_dbg_0`_          |      |
+-----------------------+------+
| `pdm_dbg_1`_          |      |
+-----------------------+------+
| `pdm_dbg_2`_          |      |
+-----------------------+------+
| `pdm_dbg_3`_          |      |
+-----------------------+------+
| `pdm_dbg_4`_          |      |
+-----------------------+------+
| `pdm_adc_s0`_         |      |
+-----------------------+------+
| `pdm_adc_s1`_         |      |
+-----------------------+------+
| `pdm_adc_s2`_         |      |
+-----------------------+------+
| `pdm_rx_fifo_ctrl`_   |      |
+-----------------------+------+
| `pdm_rx_fifo_status`_ |      |
+-----------------------+------+
| `pdm_rx_fifo_data`_   |      |
+-----------------------+------+

audpdm_top
------------
 
**地址：**  0x2000ac00
 
.. figure:: ../../picture/pdm_audpdm_top.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                           |
    +==========+==============================+========+=============+================================================================================================+
    | 31       | RSVD                         |        |             |                                                                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 30:28    | adc_rate                     | r/w    | 3'd1        | adc fs 0:8kHz,1:16kHz, 2:24kHz(22.05k), 3:32kHz, 4:48kHz(44.1k), 5:96kHz, 6:reserved, 7:manual |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 27       | RSVD                         |        |             |                                                                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 26:24    | dac_rate                     | r/w    | 3'd4        | dac fs 0:8kHz,1:16kHz, 2:24kHz(22.05k), 3:32kHz, 4:48kHz(44.1k), 5:96kHz, 6:192kHz, 7:manual   |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 23:4     | RSVD                         |        |             |                                                                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 3        | pdm_itf_inv_sel              | r/w    | 1'd0        | 1:invert clk_pdm_inf                                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 2        | adc_itf_inv_sel              | r/w    | 1'd0        | 1:invert clk_adc_itf                                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 1        | dac_itf_inv_sel              | r/w    | 1'd1        | 1:invert clk_dac_itf                                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+
    | 0        | audio_ckg_en                 | r/w    | 1'd0        | 1:enable audio clock generator                                                                 |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------+

audpdm_itf
------------
 
**地址：**  0x2000ac04
 
.. figure:: ../../picture/pdm_audpdm_itf.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                           |
    +==========+==============================+========+=============+================================================================================+
    | 31       | dac_itf_en                   | r/w    | 1'd0        | 1:enable dac to audio dma interface                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 30       | adc_itf_en                   | r/w    | 1'd0        | 1:enable adc to audio dma interface                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 29       | aud_tx1_sel                  | r/w    | 1'd1        | audio tx1 source select; 0:dac ch0, 1:dac ch1                                  |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 28       | aud_tx0_sel                  | r/w    | 1'd0        | audio tx0 source select; 0:dac ch0, 1:dac ch1                                  |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 27:25    | aud_rx4_sel                  | r/w    | 3'd4        | audio rx4 source select; 0:adc ch0, 1:adc ch1, 2:adc ch2, 3:aec ch0, 4:aec ch1 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 24:22    | aud_rx3_sel                  | r/w    | 3'd3        | audio rx3 source select; 0:adc ch0, 1:adc ch1, 2:adc ch2, 3:aec ch0, 4:aec ch1 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 21:19    | aud_rx2_sel                  | r/w    | 3'd2        | audio rx2 source select; 0:adc ch0, 1:adc ch1, 2:adc ch2, 3:aec ch0, 4:aec ch1 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 18:16    | aud_rx1_sel                  | r/w    | 3'd1        | audio rx1 source select; 0:adc ch0, 1:adc ch1, 2:adc ch2, 3:aec ch0, 4:aec ch1 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 15:13    | aud_rx0_sel                  | r/w    | 3'd0        | audio rx0 source select; 0:adc ch0, 1:adc ch1, 2:adc ch2, 3:aec ch0, 4:aec ch1 |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 12:7     | RSVD                         |        |             |                                                                                |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 6        | aec_1_en                     | r/w    | 1'd0        | 1:enable aec ch1                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 5        | aec_0_en                     | r/w    | 1'd0        | 1:enable aec ch0                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 4        | dac_1_en                     | r/w    | 1'd0        | 1:enable dac ch1                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 3        | dac_0_en                     | r/w    | 1'd0        | 1:enable dac ch0                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 2        | adc_2_en                     | r/w    | 1'd0        | 1:enable adc ch2                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 1        | adc_1_en                     | r/w    | 1'd0        | 1:enable adc ch1                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+
    | 0        | adc_0_en                     | r/w    | 1'd0        | 1:enable adc ch0                                                               |
    +----------+------------------------------+--------+-------------+--------------------------------------------------------------------------------+

pdm_adc_0
-----------
 
**地址：**  0x2000ac08
 
.. figure:: ../../picture/pdm_pdm_adc_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                   |
    +==========+==============================+========+=============+========================================+
    | 31:30    | adc_lfsr_mode                | r/w    | 2'd0        | 0:LFSR32, 1:LFSR24, 2:LFSR16, 3:LFSR12 |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 29       | adc_dither_data              | r      | 1'd1        | read LFSR out                          |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 28:21    | RSVD                         |        |             |                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 20:15    | adc_2_scal                   | r/w    | 6'd32       | adc ch2 scaling value; u6.5            |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 14:9     | adc_1_scal                   | r/w    | 6'd32       | adc ch1 scaling value; u6.5            |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 8:3      | adc_0_scal                   | r/w    | 6'd32       | adc ch0 scaling value; u6.5            |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 2        | adc_2_fir_mode               | r/w    | 1'd0        | adc fir mode                           |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 1        | adc_1_fir_mode               | r/w    | 1'd0        | adc fir mode                           |
    +----------+------------------------------+--------+-------------+----------------------------------------+
    | 0        | adc_0_fir_mode               | r/w    | 1'd0        | adc fir mode                           |
    +----------+------------------------------+--------+-------------+----------------------------------------+

pdm_adc_1
-----------
 
**地址：**  0x2000ac0c
 
.. figure:: ../../picture/pdm_pdm_adc_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                            |
    +==========+==============================+========+=============+=================================+
    | 31:30    | RSVD                         |        |             |                                 |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 29       | adc_2_k2_en                  | r/w    | 1'd0        | adc ch2 hpf parameter k2 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 28:25    | adc_2_k2                     | r/w    | 4'd13       | adc ch2 hpf parameter k2        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 24       | adc_2_k1_en                  | r/w    | 1'd1        | adc ch2 hpf parameter k1 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 23:20    | adc_2_k1                     | r/w    | 4'd8        | adc ch2 hpf parameter k1        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 19       | adc_1_k2_en                  | r/w    | 1'd0        | adc ch1 hpf parameter k2 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 18:15    | adc_1_k2                     | r/w    | 4'd13       | adc ch1 hpf parameter k2        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 14       | adc_1_k1_en                  | r/w    | 1'd1        | adc ch1 hpf parameter k1 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 13:10    | adc_1_k1                     | r/w    | 4'd8        | adc ch1 hpf parameter k1        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 9        | adc_0_k2_en                  | r/w    | 1'd0        | adc ch0 hpf parameter k2 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 8:5      | adc_0_k2                     | r/w    | 4'd13       | adc ch0 hpf parameter k2        |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 4        | adc_0_k1_en                  | r/w    | 1'd1        | adc ch0 hpf parameter k1 enable |
    +----------+------------------------------+--------+-------------+---------------------------------+
    | 3:0      | adc_0_k1                     | r/w    | 4'd8        | adc ch0 hpf parameter k1        |
    +----------+------------------------------+--------+-------------+---------------------------------+

pdm_dac_0
-----------
 
**地址：**  0x2000ac10
 
.. figure:: ../../picture/pdm_pdm_dac_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                                      |
    +==========+==============================+========+=============+===========================================================================================================================+
    | 31       | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | mix_0_att_mode2              | r/w    | 3'd0        | 0: 0db,1:6db, 2:12db, 3:18db, 4:36db, 5:54db, 6:72db, 7:mute                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 27:25    | mix_0_att_mode1              | r/w    | 3'd0        | 0: 0db,1:6db, 2:12db, 3:18db, 4:36db, 5:54db, 6:72db, 7:mute                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 24:23    | mix_0_mode                   | r/w    | 2'd0        | 0: no mix, 1: mix second input, 2: mix sidetone/loopback                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | mix_0_sel                    | r/w    | 2'd0        | 0: 0, 1:adc ch0, 2: adc ch1, 3:adc ch2                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 20       | adc_2_mash_bit_swap          | r/w    | 1'd0        | 1:swap adc1_do1 and adc1_do2                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 19       | adc_2_pdm_lvl_swap           | r/w    | 1'd0        | 1:invert pdm input data                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 18       | adc_2_src                    | r/w    | 1'd0        | 0:adc, 1:pdm                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 17       | adc_1_mash_bit_swap          | r/w    | 1'd0        | 1:swap adc2_do1 and adc2_do2                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 16       | adc_1_pdm_lvl_swap           | r/w    | 1'd0        | 1:invert pdm input data                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 15       | adc_1_src                    | r/w    | 1'd0        | 0:adc, 1:pdm                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 14       | adc_0_mash_bit_swap          | r/w    | 1'd0        | 1:swap adc3_do1 and adc3_do2                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 13       | adc_0_pdm_lvl_swap           | r/w    | 1'd0        | 1:invert pdm input data                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 12       | adc_0_src                    | r/w    | 1'd0        | 0:adc, 1:pdm                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 11:6     | adc_pdm_l                    | r/w    | 6'h3f       | pdm low value                                                                                                             |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 5:0      | adc_pdm_h                    | r/w    | 6'h1        | pdm high value                                                                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | -1:31    | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | mix_1_att_mode2              | r/w    | 3'd0        | 0: 0db,1:6db, 2:12db, 3:18db, 4:36db, 5:54db, 6:72db, 7:mute                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 27:25    | mix_1_att_mode1              | r/w    | 3'd0        | 0: 0db,1:6db, 2:12db, 3:18db, 4:36db, 5:54db, 6:72db, 7:mute                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 24:23    | mix_1_mode                   | r/w    | 2'd0        | 0: no mix, 1: mix second input, 2: mix sidetone/loopback                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | mix_1_sel                    | r/w    | 2'd0        | 0: 0, 1:adc ch0, 2: adc ch1, 3:adc ch2                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 20:17    | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | dac_dsm_dither_prbs_mode     | r/w    | 1'd0        | dac dsm dither lfsr mode:0:LFSR32, 1:LFSR24, 2:LFSR16, 3:LFSR12                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 14       | dac_dsm_dither_en            | r/w    | 1'd1        | 1:enable dac dsm dither                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 13:11    | dac_dsm_dither_amp           | r/w    | 3'd0        | dac dsm dither amplitue                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 10       | dac_dsm_scaling_en           | r/w    | 1'd1        | 1:enable dac dsm scaling                                                                                                  |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 9:6      | dac_dsm_scaling_factor       | r/w    | 4'd15       | dac dsm scaling value;  u4.4                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 5        | dac_dsm_order                | r/w    | 1'd0        | 0: 2-order, 1: 3-order                                                                                                    |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 4:2      | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 1        | dac_dem_out_swap             | r/w    | 1'd0        | 1:swap dacldata and dacrdata                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 0        | dac_dem_bypass               | r/w    | 1'd0        | 1:bypass dac dwa                                                                                                          |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | -1:14    | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 13       | aec_record_vld_4s_en         | r/w    | 1'd0        | 0:aec record vld auto controlled by dac_rate, 1:enable aec record vld manual mode                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 12:11    | aec_record_vld_4s_div        | r/w    | 2'd0        | aec record vld manual divide rate                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | aec_1_atten_mode             | r/w    | 3'd0        | aec ch1 attenuation mode: 0:no attenuation, 1:drop 1LSB, 2:drop 2LSB, 3:drop 3LSB, 4:drop 6LSB, 5:drop 9LSB, 6:drop 12LSB |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 7:5      | aec_0_atten_mode             | r/w    | 3'd0        | aec ch0 attenuation mode: 0:no attenuation, 1:drop 1LSB, 2:drop 2LSB, 3:drop 3LSB, 4:drop 6LSB, 5:drop 9LSB, 6:drop 12LSB |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+
    | 4:0      | RSVD                         |        |             |                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------+

pdm_pdm_0
-----------
 
**地址：**  0x2000ac1c
 
.. figure:: ../../picture/pdm_pdm_pdm_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                    |
    +==========+==============================+========+=============+=========================================================================================+
    | 31:12    | RSVD                         |        |             |                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 11:9     | adc_2_pdm_sel                | r/w    | 3'd2        | adc ch2 source select: 0:pdm_0_l, 1:pdm_0_r, 2:pdm_1_l, 3:pdm_1_r, 4:pdm_2_l, 5:pdm_2_r |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 8:6      | adc_1_pdm_sel                | r/w    | 3'd1        | adc ch1 source select: 0:pdm_0_l, 1:pdm_0_r, 2:pdm_1_l, 3:pdm_1_r, 4:pdm_2_l, 5:pdm_2_r |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 5:3      | adc_0_pdm_sel                | r/w    | 3'd0        | adc ch0 source select: 0:pdm_0_l, 1:pdm_0_r, 2:pdm_1_l, 3:pdm_1_r, 4:pdm_2_l, 5:pdm_2_r |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 2        | pdm_2_en                     | r/w    | 1'd0        | 1:enable pdm_2                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 1        | pdm_1_en                     | r/w    | 1'd0        | 1:enable pdm_1                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+
    | 0        | pdm_0_en                     | r/w    | 1'd0        | 1:enable pdm_0                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------+

pdm_rsvd0
-----------
 
**地址：**  0x2000ac20
 
.. figure:: ../../picture/pdm_pdm_rsvd0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+==+
    | 31:0     | rsvd0                        | r/w    | 32'hffff    |  |
    +----------+------------------------------+--------+-------------+--+

pdm_dbg_0
-----------
 
**地址：**  0x2000ac24
 
.. figure:: ../../picture/pdm_pdm_dbg_0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                   |
    +==========+==============================+========+=============+========================================================================================+
    | 31:30    | RSVD                         |        |             |                                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 29:24    | aud_test_read_sel            | r/w    | 6'd0        | select aud_test_read(0x28) test point                                                  |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 23       | adc_test_din_en              | r/w    | 1'd0        | 1:enable adc test data input from GPIO                                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 22       | dac_test_din_en              | r/w    | 1'd0        | 1:enable dac test data input from GPIO                                                 |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 21       | adc_test_clkin_en            | r/w    | 1'd0        | 1:enable adc test clcok input from GPIO                                                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 20       | dac_test_clkin_en            | r/w    | 1'd0        | 1:enable dac test clcok input from GPIO                                                |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 19:18    | audio_test_out_sel           | r/w    | 2'd0        | audio test data to GPIO select: 0:no data, 1:adc ch0/1/2, 2:dac ch0 dwa, 2:dac ch1 dwa |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 17:4     | RSVD                         |        |             |                                                                                        |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 3:1      | aud_sin_step                 | r/w    | 3'd2        | step of dac audio sin table @FS=192k                                                   |
    +          +                              +        +             +                                                                                        +
    |          |                              |        |             | 0:div1, 1:div2, 2:div4, 3:div6, 4:div8, 5:div12, 6:div24                               |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+
    | 0        | aud_sin_en                   | r/w    | 1'd0        | 1:enable audio dac sin generator                                                       |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------+

pdm_dbg_1
-----------
 
**地址：**  0x2000ac28
 
.. figure:: ../../picture/pdm_pdm_dbg_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                  |
    +==========+==============================+========+=============+=======================+
    | 31:0     | aud_test_read                | r      | 32'd0       | audio test read value |
    +----------+------------------------------+--------+-------------+-----------------------+

pdm_dbg_2
-----------
 
**地址：**  0x2000ac2c
 
.. figure:: ../../picture/pdm_pdm_dbg_2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                        |
    +==========+==============================+========+=============+=============================================================================+
    | 31:26    | RSVD                         |        |             |                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 25       | adc_in_2_test_sel            | r/w    | 1'd0        | adc ch2 test data select; 1:from adc sin generator, 0:from fir force value  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 24       | adc_in_1_test_sel            | r/w    | 1'd0        | adc ch1 test data select; 1:from adc sin generator, 0:from fir force value  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 23       | adc_in_0_test_sel            | r/w    | 1'd0        | adc ch0 test data select; 1:from adc sin generator, 0:from fir force value  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 22       | adc_2_fir_4s_en              | r/w    | 1'd0        | 1:force adc ch2 fir output                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 21       | adc_1_fir_4s_en              | r/w    | 1'd0        | 1:force adc ch1 fir output                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 20       | adc_0_fir_4s_en              | r/w    | 1'd0        | 1:force adc ch0 fir output                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+
    | 19:0     | adc_fir_4s_val               | r/w    | 20'd0       | force value of adc fir output                                               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------+

pdm_dbg_3
-----------
 
**地址：**  0x2000ac30
 
.. figure:: ../../picture/pdm_pdm_dbg_3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                       |
    +==========+==============================+========+=============+============================================================================+
    | 31:24    | RSVD                         |        |             |                                                                            |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 23       | dac_in_1_test_sel            | r/w    | 1'd0        | dac ch1 test data select; 0:from dac sin generator, 1:from dac force value |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 22       | dac_in_0_test_sel            | r/w    | 1'd0        | dac ch0 test data select; 0:from dac sin generator, 1:from dac force value |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 21       | dac_dwa_1_4s_en              | r/w    | 1'd0        | 1:force dac ch1 dwa data from dac_4s_val[6:0]                              |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 20       | dac_dwa_0_4s_en              | r/w    | 1'd0        | 1:force dac ch0 dwa data from dac_4s_val[6:0]                              |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | 19:0     | dac_4s_val                   | r/w    | 20'd0       | dac force value                                                            |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+

pdm_dbg_4
-----------
 
**地址：**  0x2000ac34
 
.. figure:: ../../picture/pdm_pdm_dbg_4.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---+
    | 位       | 名称                         |权限    | 复位值      | 描述|
    +==========+==============================+========+=============+===+
    | 31:11    | RSVD                         |        |             |   |
    +----------+------------------------------+--------+-------------+---+
    | 10:8     | aec_fs_rate_4s_val           | r/w    | 3'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 7:6      | dac_out_ratio_4s_val         | r/w    | 2'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 5        | pdm_in_ratio_4s              | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 4        | pdm_in_ratio_4s_val          | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 3        | adc_in_ch2_ratio_4s_val      | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 2        | adc_in_ch1_ratio_4s_val      | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 1        | adc_in_ch0_ratio_4s_val      | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+
    | 0        | adc_in_ratio_4s_val          | r/w    | 1'd0        |   |
    +----------+------------------------------+--------+-------------+---+

pdm_adc_s0
------------
 
**地址：**  0x2000ac38
 
.. figure:: ../../picture/pdm_pdm_adc_s0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                       |
    +==========+==============================+========+=============+============================================+
    | 31:9     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 8:0      | adc_s0_volume                | r/w    | 9'd0        | volume s9.1, -95.5dB ~ +18dB in 0.5dB step |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

pdm_adc_s1
------------
 
**地址：**  0x2000ac3c
 
.. figure:: ../../picture/pdm_pdm_adc_s1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                       |
    +==========+==============================+========+=============+============================================+
    | 31:9     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 8:0      | adc_s1_volume                | r/w    | 9'd0        | volume s9.1, -95.5dB ~ +18dB in 0.5dB step |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

pdm_adc_s2
------------
 
**地址：**  0x2000ac40
 
.. figure:: ../../picture/pdm_pdm_adc_s2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                       |
    +==========+==============================+========+=============+============================================+
    | 31:9     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 8:0      | adc_s2_volume                | r/w    | 9'd0        | volume s9.1, -95.5dB ~ +18dB in 0.5dB step |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

pdm_rx_fifo_ctrl
------------------
 
**地址：**  0x2000ac80
 
.. figure:: ../../picture/pdm_pdm_rx_fifo_ctrl.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                                   |
    +==========+==============================+========+=============+========================================================================================================================+
    | 31:26    | RSVD                         |        |             |                                                                                                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 25:24    | rx_data_mode                 | r/w    | 2'b0        | RX_FIFO_DATOUT_MODE.                                                                                                   |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | RX FIFO DATA Output Mode (Mode 0, 1, 2, 3)                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 0: Valid data's MSB is at [31] of RX_FIFO register                                                                |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 1: Valid data's MSB is at [23] of RX_FIFO register                                                                |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 2: Valid data's MSB is at [19] of RX_FIFO register                                                                |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 3: Valid data's MSB is at [15] of RX_FIFO register                                                                |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Note: Expanding ‘0’ at LSB of RX FIFO register (data invalid region)                                                   |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             |            Expanding sign bit at MSB of RX FIFO register (data invalid region)                                         |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | For 20-bit received audio sample resolution:                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 0: RXDATA[31:0] = {FIFO_O[19:0], 12’h0}                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 1: RXDATA[31:0] = {8{FIFO_O[19]}, FIFO_O[19:0], 4’h0}                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 2: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}                                                                  |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 3: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}                                                                  |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | For 16-bit received audio sample resolution:                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 0: RXDATA[31:0] = {FIFO_O[19:4], 16’h0}                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 1: RXDATA[31:0] = {8{FIFO_O[19]}, FIFO_O[19:4], 8’h0}                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 2: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:4], 4'h0}                                                            |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Mode 3: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}                                                                  |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 23:22    | RSVD                         |        |             |                                                                                                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 21:16    | rx_trg_level                 | r/w    | 6'd23       | RX_FIFO_TRG_LEVEL.                                                                                                     |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | RX FIFO Trigger Level (RXTL[5:0])                                                                                      |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Interrupt and DMA request trigger level for RX FIFO Data Available condition                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | IRQ/DRQ Generated when WLEVEL > RXTL[5:0]                                                                              |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Notes:                                                                                                                 |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | WLEVEL represents the number of valid samples in the RX FIFO                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 15:14    | rx_drq_cnt                   | r/w    | 2'b0        | RX_DRQ_CLR_CNT.                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | When RX FIFO available data less than or equal N, DRQ Request will be de-asserted. N is defined here:                  |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 00: IRQ/DRQ de-asserted when WLEVEL <= RXTL[5:0]                                                                       |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 01: IRQ/DRQ de-asserted when WLEVEL < 8                                                                                |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 10: IRQ/DRQ de-asserted when WLEVEL < 16                                                                               |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 11: IRQ/DRQ de-asserted when WLEVEL < 32                                                                               |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | WLEVEL represents the number of valid samples in the RX FIFO                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 13:11    | RSVD                         |        |             |                                                                                                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | rx_ch_en                     | r/w    | 3'b0        | RX_FIFO_DATIN_SRC.                                                                                                     |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | RX FIFO Data Input Source Select.                                                                                      |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: Disable 1: Enable                                                                                                   |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Bit10: ADC3 data                                                                                                       |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Bit9: ADC2 data                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Bit8: ADC1 data                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | When some of the above bits set to ’1’, these data are always arranged in order from low-bit to high-bit.(bit8->bit10) |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 7:6      | RSVD                         |        |             |                                                                                                                        |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 5        | rx_data_res                  | r/w    | 1'b0        | RX_SAMPLE_BITS.                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Receiving Audio Sample Resolution                                                                                      |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: 16 bits                                                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 1: 20 bits                                                                                                             |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 4        | rx_drq_en                    | r/w    | 1'b0        | ADC_DRQ_EN.                                                                                                            |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | ADC FIFO Data Available DRQ Enable.                                                                                    |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: Disable                                                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 1: Enable                                                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 3        | rxa_int_en                   | r/w    | 1'b0        | ADC_IRQ_EN.                                                                                                            |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | ADC FIFO Data Available IRQ Enable.                                                                                    |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: Disable                                                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 1: Enable                                                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 2        | rxu_int_en                   | r/w    | 1'b0        | ADC_UNDERRUN_IRQ_EN.                                                                                                   |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | ADC FIFO Under Run IRQ Enable                                                                                          |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: Disable                                                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 1: Enable                                                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 1        | rxo_int_en                   | r/w    | 1'b0        | ADC_OVERRUN_IRQ_EN.                                                                                                    |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | ADC FIFO Over Run IRQ Enable                                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 0: Disable                                                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | 1: Enable                                                                                                              |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | 0        | rx_fifo_flush                | w1c    | 1'b0        | ADC_FIFO_FLUSH.                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | ADC FIFO Flush.                                                                                                        |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Write ‘1’ to flush TX FIFO, self clear to ‘0’.                                                                         |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+

pdm_rx_fifo_status
--------------------
 
**地址：**  0x2000ac84
 
.. figure:: ../../picture/pdm_pdm_rx_fifo_status.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                           |
    +==========+==============================+========+=============+================================================+
    | 31:25    | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 24       | rxa                          | r      | 1'b0        | RXA.                                           |
    +          +                              +        +             +                                                +
    |          |                              |        |             | RX FIFO Available                              |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 0: No available data in RX FIFO                |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 1: More than one sample in RX FIFO (>= 1 word) |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 23:22    | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 21:16    | rxa_cnt                      | r      | 6'h0        | RXA_CNT.                                       |
    +          +                              +        +             +                                                +
    |          |                              |        |             | RX FIFO Available Sample Word Counter          |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 15:5     | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 4        | rxa_int                      | r      | 1'b0        | RXA_INT.                                       |
    +          +                              +        +             +                                                +
    |          |                              |        |             | RX FIFO Data Available Pending Interrupt       |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 0: No Pending IRQ                              |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 1: Data Available Pending IRQ                  |
    +          +                              +        +             +                                                +
    |          |                              |        |             | Automatic clear if interrupt condition fails.  |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 3        | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 2        | rxu_int                      | r      | 1'b0        | RXU_INT.                                       |
    +          +                              +        +             +                                                +
    |          |                              |        |             | RX FIFO Underrun Pending Interrupt             |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 0: No Pending IRQ                              |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 1: FIFO Underrun Pending IRQ                   |
    +          +                              +        +             +                                                +
    |          |                              |        |             | Write ‘1’ to clear this interrupt              |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 1        | rxo_int                      | r      | 1'b0        | RXO_INT.                                       |
    +          +                              +        +             +                                                +
    |          |                              |        |             | RX FIFO Overrun Pending Interrupt              |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 0: No Pending IRQ                              |
    +          +                              +        +             +                                                +
    |          |                              |        |             | 1: FIFO Overrun Pending IRQ                    |
    +          +                              +        +             +                                                +
    |          |                              |        |             | Write ‘1’ to clear this interrupt              |
    +----------+------------------------------+--------+-------------+------------------------------------------------+
    | 0        | RSVD                         |        |             |                                                |
    +----------+------------------------------+--------+-------------+------------------------------------------------+

pdm_rx_fifo_data
------------------
 
**地址：**  0x2000ac88
 
.. figure:: ../../picture/pdm_pdm_rx_fifo_data.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------+
    | 位       | 名称                         |权限    | 复位值      | 描述                                                                                                                       |
    +==========+==============================+========+=============+============================================================================================================================+
    | 31:0     | rx_data                      | r      | 32'h0       | RX_DATA.                                                                                                                   |
    +          +                              +        +             +                                                                                                                            +
    |          |                              |        |             | RX Sample                                                                                                                  |
    +          +                              +        +             +                                                                                                                            +
    |          |                              |        |             | Host can get one sample by reading this register. The left channel sample data is first and then the right channel sample. |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------+

