$date
	Sun Oct 23 10:07:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#96296
b100 !
1"
#96298
b100 &
b100 %
1$
#96299
0"
#96302
b10 &
b10 %
#96306
b1 &
b1 %
1#
#96310
b0 &
0#
b0 %
0$
#1107353
b10110 !
1"
#1107354
b10110 &
b10110 %
1$
#1107355
0"
#1107358
b1011 &
b1011 %
#1107362
b100010 &
b100010 %
#1107366
b10001 &
b10001 %
#1107370
b110100 &
b110100 %
#1107374
b11010 &
b11010 %
#1107378
b1101 &
b1101 %
#1107382
b101000 &
b101000 %
#1107386
b10100 &
b10100 %
#1107390
b1010 &
b1010 %
#1107394
b101 &
b101 %
#1107398
b10000 &
b10000 %
#1107402
b1000 &
b1000 %
#1107406
b100 &
b100 %
#1107410
b10 &
b10 %
#1107414
b1 &
1#
b1 %
#1107418
b0 &
b0 %
0#
0$
#2124705
b1111 !
1"
#2124706
b1111 &
b1111 %
1$
#2124707
0"
#2124710
b101110 &
b101110 %
#2124714
b10111 &
b10111 %
#2124718
b1000110 &
b1000110 %
#2124722
b100011 &
b100011 %
#2124726
b1101010 &
b1101010 %
#2124730
b110101 &
b110101 %
#2124734
b10100000 &
b10100000 %
#2124738
b1010000 &
b1010000 %
#2124742
b101000 &
b101000 %
#2124746
b10100 &
b10100 %
#2124750
b1010 &
b1010 %
#2124754
b101 &
b101 %
#2124758
b10000 &
b10000 %
#2124762
b1000 &
b1000 %
#2124766
b100 &
b100 %
#2124770
b10 &
b10 %
#2124774
b1 &
1#
b1 %
#2124778
b0 &
b0 %
0#
0$
#4500012
