728 0.0 0.4 3:42.66
728 0.0 0.4 3:42.72
728 5.6 0.4 3:42.78
728 5.0 0.4 3:42.83
728 15.8 0.4 3:42.92
728 10.5 0.4 3:42.99
728 5.6 0.4 3:43.04
728 5.6 0.4 3:43.10
728 5.6 0.4 3:43.15
728 5.6 0.4 3:43.21
728 5.6 0.4 3:43.27
728 5.6 0.4 3:43.32
728 5.6 0.4 3:43.38
728 5.3 0.4 3:43.43
728 4.2 0.4 3:43.49
728 5.6 0.4 3:43.54
728 4.8 0.4 3:43.60
728 5.6 0.4 3:43.65
728 4.5 0.4 3:43.73
728 11.1 0.4 3:43.78
728 5.0 0.4 3:43.83
728 5.6 0.4 3:43.89
728 5.6 0.4 3:43.94
728 5.6 0.4 3:44.00
728 10.5 0.4 3:44.07
728 5.6 0.4 3:44.12
728 11.1 0.4 3:44.18
728 5.6 0.4 3:44.23
728 11.1 0.4 3:44.30
728 11.8 0.4 3:44.36
728 11.1 0.4 3:44.42
728 5.6 0.4 3:44.46
728 5.6 0.4 3:44.52
728 0.0 0.4 3:44.58
KiB used, 436144 buff/cache
728 5.6 0.4 3:44.69
728 10.5 0.4 3:44.76
728 5.6 0.4 3:44.82
728 5.3 0.4 3:44.87
728 11.1 0.4 3:44.93
728 5.6 0.4 3:44.98
728 5.6 0.4 3:45.04
728 5.3 0.4 3:45.09
728 5.9 0.4 3:45.14
728 5.3 0.4 3:45.21
728 5.3 0.4 3:45.26
728 5.6 0.4 3:45.31
728 5.0 0.4 3:45.37
728 5.6 0.4 3:45.43
728 11.1 0.4 3:45.49
728 5.6 0.4 3:45.53
728 5.3 0.4 3:45.59
728 5.3 0.4 3:45.65
728 5.6 0.4 3:45.71
728 5.3 0.4 3:45.76
728 5.6 0.4 3:45.82
728 0.0 0.4 3:45.88
728 5.3 0.4 3:45.93
728 5.0 0.4 3:46.01
728 5.6 0.4 3:46.07
728 5.6 0.4 3:46.12
728 5.6 0.4 3:46.18
728 5.6 0.4 3:46.24
728 5.6 0.4 3:46.31
728 0.0 0.4 3:46.36
728 4.5 0.4 3:46.42
728 5.6 0.4 3:46.46
728 5.6 0.4 3:46.52
728 5.3 0.4 3:46.57
728 5.3 0.4 3:46.62
728 5.6 0.4 3:46.68
728 10.5 0.4 3:46.74
728 5.6 0.4 3:46.79
728 5.3 0.4 3:46.85
KiB used, 437196 buff/cache
728 4.5 0.4 3:46.97
728 5.3 0.4 3:47.02
728 5.6 0.4 3:47.08
728 4.8 0.4 3:47.13
728 0.0 0.4 3:47.14
KiB 1524728 avail Mem
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
728 0.0 0.4 3:47.14
