(define-fun assumption.0 ((RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))
(define-fun assumption.1 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))))
(define-fun assumption.2 ((RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))
(define-fun assumption.3 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= RTL.mem_instr (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.is_alu_reg_reg) (_ bv1 1)) (and (= RTL.is_alu_reg_imm (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger) (_ bv1 1)) (and (and (= (_ bv64 8) RTL.cpu_state) (= (bvnot RTL.compressed_instr) (_ bv1 1))) (= RTL.decoded_rd (_ bv24 5))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state)))) (_ bv1 1))))
(define-fun assumption.4 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (bvnot (bvand RTL.is_alu_reg_reg (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))))))
(define-fun assumption.5 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))))))))))))))))
(define-fun assumption.6 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_rinst) (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger)))))))))))))))))))))
(define-fun assumption.7 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1))) Bool (and (not (and (= (bvnot RTL.trap) (_ bv1 1)) (and (= RTL.mem_valid (_ bv1 1)) (and (= (_ bv3 2) RTL.mem_state) (and (= RTL.mem_instr (_ bv1 1)) (and (= (bvnot RTL.mem_do_wdata) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rinst) (_ bv1 1)) (and (= (bvnot RTL.mem_do_rdata) (_ bv1 1)) (and (= (bvnot RTL.latched_store) (_ bv1 1)) (and (= (bvnot RTL.latched_branch) (_ bv1 1)) (and (= (bvnot RTL.is_sb_sh_sw) (_ bv1 1)) (and (= (bvnot RTL.is_lb_lh_lw_lbu_lhu) (_ bv1 1)) (and (= (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (_ bv1 1)) (and (= (bvnot RTL.is_alu_reg_reg) (_ bv1 1)) (and (= RTL.is_alu_reg_imm (_ bv1 1)) (and (= (bvnot RTL.instr_waitirq) (_ bv1 1)) (and (= (bvnot RTL.instr_retirq) (_ bv1 1)) (and (= (bvnot RTL.instr_lui) (_ bv1 1)) (and (= (bvnot RTL.instr_jalr) (_ bv1 1)) (and (= (bvnot RTL.instr_jal) (_ bv1 1)) (and (= (bvnot RTL.instr_auipc) (_ bv1 1)) (and (= RTL.decoder_trigger (_ bv1 1)) (and (= (bvnot RTL.decoder_pseudo_trigger) (_ bv1 1)) (and (= (_ bv64 8) RTL.cpu_state) (= RTL.decoded_rd (_ bv24 5)))))))))))))))))))))))))) (= (bvand (bvnot (bvand RTL.trap ((_ extract 6 6) RTL.cpu_state))) (bvnot (bvand RTL.trap ((_ extract 3 3) RTL.cpu_state)))) (_ bv1 1))))
(define-fun assumption.8 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.is_alu_reg_imm) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_instr)))))
(define-fun assumption.9 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid RTL.mem_instr)))))
(define-fun assumption.10 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.11 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))
(define-fun assumption.12 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))))
(define-fun assumption.13 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_rdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.is_alu_reg_imm) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))
(define-fun assumption.14 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_wdata (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand RTL.is_sb_sh_sw (bvand RTL.is_lb_lh_lw_lbu_lhu (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.15 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (bvand (bvnot (bvand (bvnot RTL.trap) (bvand RTL.mem_valid (bvand RTL.mem_instr (bvand RTL.mem_do_wdata (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand (bvnot RTL.decoder_pseudo_trigger) RTL.decoder_trigger))))))))))))))))))) (bvand (bvnot (bvand RTL.mem_valid RTL.decoder_pseudo_trigger)) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid (bvnot RTL.mem_do_wdata)))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand RTL.mem_valid ((_ extract 0 0) RTL.mem_state)))) (bvand (bvnot (bvand RTL.trap ((_ extract 0 0) RTL.cpu_state))) (bvand (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 1 1) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.mem_do_prefetch))))) (bvand (bvnot (bvand RTL.trap ((_ extract 1 1) RTL.cpu_state))) (bvnot (bvand ((_ extract 1 1) RTL.mem_state) (bvand ((_ extract 0 0) RTL.mem_wordsize) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_valid RTL.mem_do_prefetch)))))))))))))
(define-fun assumption.16 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.is_alu_reg_imm) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))))
(define-fun assumption.17 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))))
(define-fun assumption.18 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand RTL.mem_do_rinst (bvand (bvnot RTL.mem_do_rdata) (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))
(define-fun assumption.19 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.is_alu_reg_imm) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.20 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.21 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_instr) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))))
(define-fun assumption.22 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand RTL.is_alu_reg_reg (bvand (bvnot RTL.is_alu_reg_imm) (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.23 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_sb_sh_sw) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr))))))))))))))))))))))))
(define-fun assumption.24 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (bvnot (bvand (bvnot RTL.trap) (bvand (bvnot RTL.mem_valid) (bvand (bvnot RTL.mem_do_wdata) (bvand (bvnot RTL.mem_do_rinst) (bvand (bvnot RTL.mem_do_rdata) (bvand RTL.mem_do_prefetch (bvand (bvnot RTL.latched_store) (bvand (bvnot RTL.latched_branch) (bvand (bvnot RTL.is_lb_lh_lw_lbu_lhu) (bvand (bvnot RTL.is_beq_bne_blt_bge_bltu_bgeu) (bvand (bvnot RTL.is_alu_reg_reg) (bvand RTL.is_alu_reg_imm (bvand (bvnot RTL.instr_waitirq) (bvand (bvnot RTL.instr_retirq) (bvand (bvnot RTL.instr_lui) (bvand (bvnot RTL.instr_jalr) (bvand (bvnot RTL.instr_jal) (bvand (bvnot RTL.instr_auipc) (bvand RTL.decoder_trigger (bvand (bvnot RTL.decoder_pseudo_trigger) (bvnot RTL.compressed_instr)))))))))))))))))))))))
