ila_32.v,verilog,xil_defaultlib,../../../../project.srcs/sources_1/ip/ila_32/sim/ila_32.v,incdir="../../../../project.srcs/sources_1/ip/ila_32/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
