[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  20941       tick       4374183       1906012       1846151       4374183 
      2  20941       tick       5832291       2647673       2628389       5832291 
      3  20941       tick       5837350       2647046       2627565       5837350 
      4  20941       tick       5812069       2639756       2615003       5812069 
      5  20941       tick       5831259       2647450       2630658       5831259 
      6  20941       tick       5812676       2640927       2612562       5812676 
      7  20941       tick       5823154       2644250       2620461       5823154 
      8  20941       tick       5821312       2643440       2625891       5821312 
      9  20941       tick       5820498       2641538       2615662       5820498 
     10  20941       tick       5837621       2649681       2633620       5837621 
     11  20941       tick       5842292       2650702       2634202       5842292 
     12  20941       tick       5828444       2643292       2621408       5828444 
     13  20941       tick       5785589       2626400       2610479       5785589 
     14  20941       tick       5851797       2657021       2628620       5851797 
     15  20941       tick       5821383       2645263       2627709       5821383 
     16  20941       tick       5817572       2643808       2626152       5817572 
     17  20941       tick       5815308       2640685       2616034       5815308 
     18  20941       tick       5825424       2644315       2626926       5825424 
     19  20941       tick       5818980       2640407       2614146       5818980 
     20  20941       exit       4482507       2035189       2019479       4482507 
