[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677909 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677909 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677909 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12730396 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22791723 heartbeat IPC: 0.9939 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33902699 heartbeat IPC: 0.9 cumulative IPC: 0.9926 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39159155 cumulative IPC: 1.021 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39159155 cumulative IPC: 1.021 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.021 instructions: 40000000 cycles: 39159155
CPU 0 Branch Prediction Accuracy: 96.09% MPKI: 10.9 Average ROB Occupancy at Mispredict: 36.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.359
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457631 HIT:     419905 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457631 HIT:     419905 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685305 HIT:     467161 MISS:     218144 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359640 HIT:     291724 MISS:      67916 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96901 HIT:       6359 MISS:      90542 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142890 HIT:     142562 MISS:        328 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85874 HIT:      26516 MISS:      59358 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6346796 HIT:    6262165 MISS:      84631 MSHR_MERGE:      27499
cpu0->cpu0_L1I LOAD         ACCESS:    6346796 HIT:    6262165 MISS:      84631 MSHR_MERGE:      27499
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.38 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13162513 HIT:   12148216 MISS:    1014297 MSHR_MERGE:     529007
cpu0->cpu0_L1D LOAD         ACCESS:    8076071 HIT:    7545914 MISS:     530157 MSHR_MERGE:     227645
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992784 HIT:    4596042 MISS:     396742 MSHR_MERGE:     299838
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93658 HIT:       6260 MISS:      87398 MSHR_MERGE:       1524
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5453160 HIT:    5341354 MISS:     111806 MSHR_MERGE:      50632
cpu0->cpu0_ITLB LOAD         ACCESS:    5453160 HIT:    5341354 MISS:     111806 MSHR_MERGE:      50632
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.368 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12466031 HIT:   11745626 MISS:     720405 MSHR_MERGE:     323948
cpu0->cpu0_DTLB LOAD         ACCESS:   12466031 HIT:   11745626 MISS:     720405 MSHR_MERGE:     323948
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.05 cycles
cpu0->LLC TOTAL        ACCESS:     335990 HIT:     194769 MISS:     141221 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67916 HIT:      36759 MISS:      31157 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90542 HIT:      10933 MISS:      79609 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118174 HIT:     118073 MISS:        101 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59358 HIT:      29004 MISS:      30354 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1293
  ROW_BUFFER_MISS:     139823
  AVG DBUS CONGESTED CYCLE: 11.4
Channel 0 WQ ROW_BUFFER_HIT:      11336
  ROW_BUFFER_MISS:      73717
  FULL:          0
Channel 0 REFRESHES ISSUED:       3263
