Return-Path: <kvm+bounces-36760-lists+kvm=lfdr.de@vger.kernel.org>
X-Original-To: lists+kvm@lfdr.de
Delivered-To: lists+kvm@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 57863A20A74
	for <lists+kvm@lfdr.de>; Tue, 28 Jan 2025 13:17:20 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 7CA2C3A564C
	for <lists+kvm@lfdr.de>; Tue, 28 Jan 2025 12:17:12 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 24B06198E91;
	Tue, 28 Jan 2025 12:17:13 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="jvNDeJYN"
X-Original-To: kvm@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4AD392B9B7;
	Tue, 28 Jan 2025 12:17:11 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1738066632; cv=none; b=NQScPcK6qhFFMumhYkoxKWHKNO3d681P83Wy49k/jf7v59tdozW/65PqQRekKuEhU93xTLy8FHrpIWCKselXpa+MRyfq8P01FzUIO8fjpTHn4ML6Cgrtf5Ml58/Y+XyBvqGEedlZA4x9Gauq0CvjWQIo00+89qmSBRJ6PYLsjKo=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1738066632; c=relaxed/simple;
	bh=aPed4LKSjoWxpMGVoNy5sasqIn2K/FIq0hJuTdo35Ug=;
	h=Date:Message-ID:From:To:Cc:Subject:In-Reply-To:References:
	 MIME-Version:Content-Type; b=rXCmFLerGT9XjcSmdKqjEJqrzZwEqqZ0rwaNh0YasuxGlg17AMCvyadGGJEJz5eqZ1LOEqcPDk7UVYlrc+aMjeOY+wwe0LwWY+P1moBhGdzOU5eTTFjMVQcX7jegiNzyrdItBgb0fvlI2AgBoGqNxdh4kOv5KNMZnMPYQOHpEwQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=jvNDeJYN; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id B3AB8C4CED3;
	Tue, 28 Jan 2025 12:17:11 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1738066631;
	bh=aPed4LKSjoWxpMGVoNy5sasqIn2K/FIq0hJuTdo35Ug=;
	h=Date:From:To:Cc:Subject:In-Reply-To:References:From;
	b=jvNDeJYNrvbjkJk8xHGyWH8h+jOimMJyLhoQ0ZzeU7Bld7VjEPGHN80BIh9KvLvYc
	 Sz4xJ97iDDPSi7kdzjj7NSj81g5cEf18laHx1CUGmJK1JxcZptf+6f17N5+kFYFPLa
	 bK3Z4DWtmtwV5UGb1sbF5bp86x11yKzjUvL0DI5fgYF2ujqYTHE/J0j4hLbspGJV8D
	 c9zWWejaHuT8G0fNGblIuCuuuDnoATZohhJKrptGwGLLo6PDJQsTOyCJbsU/0olLHd
	 +XQUPYrDnbgKWzfJrrQF9i0g+1UqHqdNaktMUvZJ4ieXmCl5bMu9gJWgiv8Qk/VA+x
	 RTEN98AyF66MQ==
Received: from sofa.misterjones.org ([185.219.108.64] helo=goblin-girl.misterjones.org)
	by disco-boy.misterjones.org with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.95)
	(envelope-from <maz@kernel.org>)
	id 1tckWj-00G399-G3;
	Tue, 28 Jan 2025 12:17:09 +0000
Date: Tue, 28 Jan 2025 12:17:09 +0000
Message-ID: <86frl3uo8q.wl-maz@kernel.org>
From: Marc Zyngier <maz@kernel.org>
To: Volodymyr Babchuk <Volodymyr_Babchuk@epam.com>
Cc: "kvmarm@lists.linux.dev" <kvmarm@lists.linux.dev>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>,
	"kvm@vger.kernel.org"
	<kvm@vger.kernel.org>,
	Joey Gouly <joey.gouly@arm.com>,
	Suzuki K Poulose
	<suzuki.poulose@arm.com>,
	Oliver Upton <oliver.upton@linux.dev>,
	Zenghui Yu
	<yuzenghui@huawei.com>,
	Bjorn Andersson <andersson@kernel.org>,
	Christoffer
 Dall <christoffer.dall@arm.com>,
	Ganapatrao Kulkarni
	<gankulkarni@os.amperecomputing.com>,
	Chase Conklin <chase.conklin@arm.com>,
	Eric Auger <eauger@redhat.com>,
	Dmytro Terletskyi
	<Dmytro_Terletskyi@epam.com>,
	Wei-Lin Chang <r09922117@csie.ntu.edu.tw>
Subject: Re: [PATCH v2 02/12] KVM: arm64: nv: Sync nested timer state with FEAT_NV2
In-Reply-To: <87a5bb18j7.fsf@epam.com>
References: <20241217142321.763801-1-maz@kernel.org>
	<20241217142321.763801-3-maz@kernel.org>
	<87frl51tse.fsf@epam.com>
	<86h65kuqia.wl-maz@kernel.org>
	<87a5bb18j7.fsf@epam.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL-LB/10.8 EasyPG/1.0.0 Emacs/29.4
 (aarch64-unknown-linux-gnu) MULE/6.0 (HANACHIRUSATO)
Precedence: bulk
X-Mailing-List: kvm@vger.kernel.org
List-Id: <kvm.vger.kernel.org>
List-Subscribe: <mailto:kvm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:kvm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-SA-Exim-Connect-IP: 185.219.108.64
X-SA-Exim-Rcpt-To: Volodymyr_Babchuk@epam.com, kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org, kvm@vger.kernel.org, joey.gouly@arm.com, suzuki.poulose@arm.com, oliver.upton@linux.dev, yuzenghui@huawei.com, andersson@kernel.org, christoffer.dall@arm.com, gankulkarni@os.amperecomputing.com, chase.conklin@arm.com, eauger@redhat.com, Dmytro_Terletskyi@epam.com, r09922117@csie.ntu.edu.tw
X-SA-Exim-Mail-From: maz@kernel.org
X-SA-Exim-Scanned: No (on disco-boy.misterjones.org); SAEximRunCond expanded to false

On Tue, 28 Jan 2025 11:29:18 +0000,
Volodymyr Babchuk <Volodymyr_Babchuk@epam.com> wrote:
> 
> 
> Hi Marc,
> 
> 
> Marc Zyngier <maz@kernel.org> writes:
> 
> > + Wei-Lin Chang, who spotted something similar 3 weeks ago, that I
> > didn't manage to investigate in time.
> >
> > On Sun, 26 Jan 2025 15:25:39 +0000,
> > Volodymyr Babchuk <Volodymyr_Babchuk@epam.com> wrote:
> >> 
> >> 
> >> Hi Marc,
> >> 
> >> Thank you for these patches. We (myself and Dmytro Terletskyi) are
> >> trying to use this series to launch up Xen on Amazon Graviton 4 platform.
> >> Graviton 4 is built on Neoverse V2 cores and does **not** support
> >> FEAT_ECV. Looks like we have found issue in this particular patch on
> >> this particular setup.
> >> 
> >> Marc Zyngier <maz@kernel.org> writes:
> >> 
> >> > Emulating the timers with FEAT_NV2 is a bit odd, as the timers
> >> > can be reconfigured behind our back without the hypervisor even
> >> > noticing. In the VHE case, that's an actual regression in the
> >> > architecture...
> >> >
> >> > Co-developed-by: Christoffer Dall <christoffer.dall@arm.com>
> >> > Signed-off-by: Christoffer Dall <christoffer.dall@arm.com>
> >> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> >> > ---
> >> >  arch/arm64/kvm/arch_timer.c  | 44 ++++++++++++++++++++++++++++++++++++
> >> >  arch/arm64/kvm/arm.c         |  3 +++
> >> >  include/kvm/arm_arch_timer.h |  1 +
> >> >  3 files changed, 48 insertions(+)
> >> >
> >> > diff --git a/arch/arm64/kvm/arch_timer.c b/arch/arm64/kvm/arch_timer.c
> >> > index 1215df5904185..ee5f732fbbece 100644
> >> > --- a/arch/arm64/kvm/arch_timer.c
> >> > +++ b/arch/arm64/kvm/arch_timer.c
> >> > @@ -905,6 +905,50 @@ void kvm_timer_vcpu_put(struct kvm_vcpu *vcpu)
> >> >  		kvm_timer_blocking(vcpu);
> >> >  }
> >> >  
> >> > +void kvm_timer_sync_nested(struct kvm_vcpu *vcpu)
> >> > +{
> >> > +	/*
> >> > +	 * When NV2 is on, guest hypervisors have their EL1 timer register
> >> > +	 * accesses redirected to the VNCR page. Any guest action taken on
> >> > +	 * the timer is postponed until the next exit, leading to a very
> >> > +	 * poor quality of emulation.
> >> > +	 */
> >> > +	if (!is_hyp_ctxt(vcpu))
> >> > +		return;
> >> > +
> >> > +	if (!vcpu_el2_e2h_is_set(vcpu)) {
> >> > +		/*
> >> > +		 * A non-VHE guest hypervisor doesn't have any direct access
> >> > +		 * to its timers: the EL2 registers trap (and the HW is
> >> > +		 * fully emulated), while the EL0 registers access memory
> >> > +		 * despite the access being notionally direct. Boo.
> >> > +		 *
> >> > +		 * We update the hardware timer registers with the
> >> > +		 * latest value written by the guest to the VNCR page
> >> > +		 * and let the hardware take care of the rest.
> >> > +		 */
> >> > +		write_sysreg_el0(__vcpu_sys_reg(vcpu, CNTV_CTL_EL0),  SYS_CNTV_CTL);
> >> > +		write_sysreg_el0(__vcpu_sys_reg(vcpu, CNTV_CVAL_EL0), SYS_CNTV_CVAL);
> >> > +		write_sysreg_el0(__vcpu_sys_reg(vcpu, CNTP_CTL_EL0),  SYS_CNTP_CTL);
> >> > +		write_sysreg_el0(__vcpu_sys_reg(vcpu, CNTP_CVAL_EL0), SYS_CNTP_CVAL);
> >> 
> >> 
> >> Here you are overwriting trapped/emulated state of  EL2 vtimer with EL0
> >> vtimer, which renders all writes to EL2 timer registers useless.
> >> 
> >> This is the behavior we observed:
> >> 
> >>  1. Xen writes to CNTHP_CVAL_EL2, which is trapped and handled in
> >>     kvm_arm_timer_write_sysreg().
> >> 
> >>  2. timer_set_cval() updates __vcpu_sys_reg(vcpu, CNTHP_CVAL_EL2)
> >> 
> >>  3. timer_restore_state() updates real CNTP_CVAL_EL0 with value from
> >>    __vcpu_sys_reg(vcpu, CNTHP_CVAL_EL2)
> >> 
> >>  (so far so good)
> >> 
> >>  4. kvm_timer_sync_nested() is called and it updates real CNTP_CVAL_EL0
> >>  with __vcpu_sys_reg(vcpu, CNTP_CVAL_EL0), overwriting value that we got
> >>  from Xen.
> >> 
> >> The same stands for other hypervisor timer registers of course.
> >> 
> >> I am wondering, what is the correct fix for this issue?
> >> 
> >> Also, we are observing issues with timers in Dom0, which seems related
> >> to this, but we didn't pinpoint exact problem yet.
> >
> > Thanks for the great debug above, much appreciated.
> >
> > As Wei-Lin pointed out in their email[1], there is a copious amount of
> > nonsense here. This is due to leftovers from the mix of NV+NV2 that
> > KVM was initially trying to handle before switching to NV2 only.
> >
> > The whole VHE vs nVHE makes no sense at all, and both should have the
> > same behaviour. The only difference is around what gets trapped, and
> > what doesn't.
> >
> > Finally, this crap is masking a subtle bug in timer_emulate(), where
> > we return too early on updating the IRQ state, hence failing to
> > publish the interrupt state.
> >
> > Could you please give the hack below a go with your setup and report
> > whether it solves this particular issue?
> 
> Thanks! This is exactly what we needed. Your suggested changes fixed
> both issues: in Xen and in Dom0.

Great, thanks for letting me know.

I'll shortly post the fixes on the list, and would appreciate it if
you could reply with a Tested-by: tag.

Thanks again,

	M.

-- 
Without deviation from the norm, progress is not possible.

