<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.
 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at
  http://www.apache.org/licenses/LICENSE-2.0
 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<instruction_file>
<I name="FADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FADD.D"/>
  </I>
  
<I name="FCLASS.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCLASS.D"/>
  </I>
  
<I name="FCVT.D.L" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.L"/>
  </I>
  
<I name="FCVT.D.LU" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.LU"/>
  </I>
  
<I name="FCVT.D.S" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.S"/>
  </I>
  
<I name="FCVT.D.W" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.W"/>
  </I>
  
<I name="FCVT.D.WU" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.WU"/>
  </I>
  
<I name="FCVT.L.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.L.D"/>
  </I>
  
<I name="FCVT.LU.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.LU.D"/>
  </I>
  
<I name="FCVT.S.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.D"/>
  </I>
  
<I name="FCVT.W.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.W.D"/>
  </I>
  
<I name="FCVT.WU.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.WU.D"/>
  </I>
  
<I name="FDIV.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FDIV.D"/>
  </I>
  
<I name="FEQ.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FEQ.D"/>
  </I>
  
<I name="FLD" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110000111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLD"/>
  </I>
  
<I name="FLE.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLE.D"/>
  </I>
  
<I name="FLT.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLT.D"/>
  </I>
  
<I name="FMADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMADD.D"/>
  </I>
  
<I name="FMAX.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMAX.D"/>
  </I>
  
<I name="FMIN.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMIN.D"/>
  </I>
  
<I name="FMSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMSUB.D"/>
  </I>
  
<I name="FMUL.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMUL.D"/>
  </I>
  
<I name="FMV.D.X" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111001000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.D.X"/>
  </I>
  
<I name="FMV.X.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.X.D"/>
  </I>
  
<I name="FNMADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMADD.D"/>
  </I>
  
<I name="FNMSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMSUB.D"/>
  </I>
  
<I name="FSD" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110100111"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="FSD"/>
  </I>
  
<I name="FSGNJ.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJ.D"/>
  </I>
  
<I name="FSGNJN.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJN.D"/>
  </I>
  
<I name="FSGNJX.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJX.D"/>
  </I>
  
<I name="FSQRT.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101101000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSQRT.D"/>
  </I>
  
<I name="FSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSUB.D"/>
  </I>
  
</instruction_file>