# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:58:16 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# ** Error: (vlog-13069) AND.v(8): near "supply1": syntax error, unexpected supply1, expecting ';'.
# -- Compiling module AND_tb
# ** Error: (vlog-13069) AND.v(23): near "reg": syntax error, unexpected reg, expecting ';'.
# End time: 10:58:16 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog AND.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:58:54 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# ** Error: (vlog-13069) AND.v(23): near "reg": syntax error, unexpected reg, expecting ';'.
# End time: 10:58:54 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog AND.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:59:13 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# 
# Top level modules:
# 	AND_tb
# End time: 10:59:13 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim AND_tb 
# Start time: 10:59:13 on Oct 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.AND_tb(fast)
# Loading work.AND(fast)
# ** Error: wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
# Error in macro ./run.do line 3
# wrong number of args for "add wave".
# Usage: add wave [-allowconstants] [-clampanalog {0|1}] [-color <standard_color_name>] [-depth <level>] [-divider <divider_name>...] [-expand <signal_name>] [-filter <f> | -nofilter <f>] [-format <type> | -<format>] [-group <group_name> [<sig_name1>...]] [-height <pixels>] [[-in] [-out] [-inout] | [-ports]] [-internal] [-label <name>] [-max <real_num>] [-min <real_num>] [-mvcall] [-mvcovm] [-mvcreccomplete] [-noupdate] [-numdynitem <int>] [-optcells] [-position <location>] [-queueends] [-radix <type> | -<radix_type>] [-radixenumnumeric | -radixenumsymbolic] [-recursive] [-startdynitem <int>] [-time] [-window <wname>] [<object_name>...] [{<object_name> {sig1 sig2 ...}}] 
#     while executing
# "add wave "
vlog AND.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:00:10 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# 
# Top level modules:
# 	AND_tb
# End time: 11:00:10 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim AND_tb
# End time: 11:00:20 on Oct 11,2025, Elapsed time: 0:01:07
# Errors: 3, Warnings: 0
# vsim AND_tb 
# Start time: 11:00:20 on Oct 11,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.AND_tb(fast)
# Loading work.AND(fast)
add wave *
run -all
# a=0,b=1,y=x,time=0000000000000000000000000000000000000000000000000000000000000000
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000001010
# a=1,b=0,y=z,time=0000000000000000000000000000000000000000000000000000000000011110
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000101000
# a=0,b=1,y=x,time=0000000000000000000000000000000000000000000000000000000000110010
# a=1,b=0,y=z,time=0000000000000000000000000000000000000000000000000000000000111100
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000001011010
run -all
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:03:50 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# 
# Top level modules:
# 	AND_tb
# End time: 11:03:50 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:51 on Oct 11,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 0
# vsim AND_tb 
# Start time: 11:03:52 on Oct 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.AND_tb(fast)
# Loading work.AND(fast)
# a=0,b=1,y=x,time=0000000000000000000000000000000000000000000000000000000000000000
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000001010
# a=1,b=0,y=z,time=0000000000000000000000000000000000000000000000000000000000011110
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000101000
# a=0,b=1,y=x,time=0000000000000000000000000000000000000000000000000000000000110010
# a=1,b=0,y=z,time=0000000000000000000000000000000000000000000000000000000000111100
# a=1,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000001011010
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:06:58 on Oct 11,2025
# vlog -reportprogress 300 AND.v "+acc" 
# -- Compiling module AND
# -- Compiling module AND_tb
# 
# Top level modules:
# 	AND_tb
# End time: 11:06:58 on Oct 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:59 on Oct 11,2025, Elapsed time: 0:03:07
# Errors: 0, Warnings: 0
# vsim AND_tb 
# Start time: 11:06:59 on Oct 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.AND_tb(fast)
# Loading work.AND(fast)
# a=0,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000000000
# a=1,b=1,y=1,time=0000000000000000000000000000000000000000000000000000000000001010
# a=1,b=0,y=0,time=0000000000000000000000000000000000000000000000000000000000011110
# a=1,b=1,y=1,time=0000000000000000000000000000000000000000000000000000000000101000
# a=0,b=1,y=0,time=0000000000000000000000000000000000000000000000000000000000110010
# a=1,b=0,y=0,time=0000000000000000000000000000000000000000000000000000000000111100
# a=1,b=1,y=1,time=0000000000000000000000000000000000000000000000000000000001011010
quit -sim
# End time: 11:17:04 on Oct 11,2025, Elapsed time: 0:10:05
# Errors: 0, Warnings: 0
