// Seed: 2088448536
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2
);
  wire id_4;
  assign module_1.id_5 = 0;
  `define pp_5 0
endmodule
program module_1 (
    output logic id_0,
    input uwire id_1,
    inout wire id_2,
    output uwire id_3,
    input wand id_4,
    output wor id_5,
    output uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input supply1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wire id_12,
    output supply0 id_13,
    input supply0 id_14,
    output logic id_15,
    inout wire id_16
);
  initial id_0 <= -1;
  always_latch
    if (-1'b0)
      if ("")
        if (-1) begin : LABEL_0
          id_13 = 1'b0;
        end
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_4
  );
endmodule
