Active-HDL 13.0.375.8320 2024-04-26 16:03:39

Elaboration top modules:
Architecture                  tb(tb_clock)


-------------------------------------------------------------------------------------------
Entity   | Architecture | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
tb_clock | tb           | clock   |      | 13.0.375.8320 (Windows64) | -dbg
clock    | Behavioral   | clock   |      | 13.0.375.8320 (Windows64) | -dbg
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Package            | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
standard                | std     |      |                           | <unavailable>
TEXTIO                  | std     |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164          | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith         | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED      | ieee    |      | 13.0.375.8320 (Windows64) | <unavailable>
NUMERIC_STD             | ieee    |      | 13.0.375.8320 (Windows64) |  -2008
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
clock                   | None
ieee                    | Standard IEEE packages library
std                     | Standard VHDL library
-------------------------------------------------------------------------------------------
