ring	,	V_26
R200_VTX_N0	,	V_8
DIV_ROUND_UP	,	F_3
RADEON_CRTC_GUI_TRIG_VLINE	,	V_53
R200_VTX_N1	,	V_17
tex_size	,	V_36
r100	,	V_223
R200_SE_VTX_FMT_1	,	V_134
"No support for depth xy offset in kms\n"	,	L_4
R200_SE_VTX_FMT_0	,	V_133
PACKET0	,	F_7
r200_packet0_check	,	F_11
RADEON_Z_ENABLE	,	V_123
R200_TXFORMAT_NON_POWER2	,	V_183
height	,	V_143
RADEON_TXFORMAT_HEIGHT_MASK	,	V_188
num_gpu_pages	,	V_22
R200_PP_TXFORMAT_X_0	,	V_169
ARRAY_SIZE	,	F_19
R200_PP_TXFORMAT_X_2	,	V_171
R200_PP_TXFORMAT_X_1	,	V_170
r100_reloc_pitch_offset	,	F_15
RADEON_SRC_PITCH_OFFSET	,	V_55
R200_PP_TXFORMAT_X_4	,	V_173
RADEON_TXFORMAT_WIDTH_MASK	,	V_186
radeon_fence	,	V_23
R200_PP_TXFORMAT_X_3	,	V_172
R200_PP_TXFORMAT_X_5	,	V_174
cube_info	,	V_104
R200_TXFORMAT_BGR111110	,	V_209
use_pitch	,	V_184
size	,	V_28
RADEON_RB3D_CNTL	,	V_117
radeon_cs_reloc	,	V_43
max_indx	,	V_132
reg_safe_bm	,	V_224
r100_cs_packet_parse_vline	,	F_13
R200_TXFORMAT_DVDU88	,	V_204
dst_offset	,	V_21
RADEON_GPU_PAGE_SHIFT	,	V_32
"radeon: moving bo (%d).\n"	,	L_1
rdev	,	V_19
R200_TXFORMAT_RGB565	,	V_199
reloc	,	V_44
RADEON_TXFORMAT_WIDTH_SHIFT	,	V_185
R200_TXFORMAT_VYUY422	,	V_201
RADEON_RB3D_COLOROFFSET	,	V_63
cb	,	V_64
num_texture	,	V_128
RADEON_TEX_VSIZE_MASK	,	V_144
"No reloc for ib[%d]=0x%04X\n"	,	L_2
uint32_t	,	T_1
i	,	V_3
radeon_cs_packet	,	V_39
vap_vf_cntl	,	V_131
p	,	V_38
RADEON_WAIT_DMA_GUI_IDLE	,	V_34
r	,	V_31
face	,	V_49
txdepth	,	V_175
R100_TRACK_COMP_DXT1	,	V_212
config	,	V_222
r200_copy_dma	,	F_2
RADEON_TILING_MACRO	,	V_109
R200_TXFORMAT_RGB332	,	V_193
RADEON_RB3D_DEPTHOFFSET	,	V_56
radeon_ring_lock	,	F_4
textures	,	V_72
radeon_device	,	V_18
R200_TXFORMAT_ARGB4444	,	V_200
lookup_disable	,	V_190
R200_PP_CUBIC_OFFSET_F1_5	,	V_99
RADEON_TEX_USIZE_MASK	,	V_142
R200_TXFORMAT_DXT1	,	V_211
vtx_fmt_0	,	V_1
reg	,	V_42
RADEON_COLORPITCH_MASK	,	V_114
RADEON_PP_CNTL	,	V_126
radeon_ring	,	V_25
vtx_fmt_1	,	V_35
RADEON_TXFORMAT_HEIGHT_SHIFT	,	V_187
"Forbidden register 0x%04X in cs at %d\n"	,	L_5
R200_PP_CUBIC_OFFSET_F1_0	,	V_74
R200_PP_CUBIC_OFFSET_F1_1	,	V_79
R200_PP_CUBIC_OFFSET_F1_2	,	V_84
R200_PP_CUBIC_OFFSET_F1_3	,	V_89
R200_PP_CUBIC_OFFSET_F1_4	,	V_94
tile_flags	,	V_50
DRM_ERROR	,	F_5
R200_VTX_Z0	,	V_4
zb_dirty	,	V_60
R200_VTX_Z1	,	V_15
R200_VTX_WEIGHT_COUNT_SHIFT	,	V_6
idx	,	V_41
radeon_get_ib_value	,	F_12
RADEON_TXFORMAT_FORMAT_MASK	,	V_191
printk	,	F_17
R200_TXFORMAT_LOOKUP_DISABLE	,	V_189
R200_PP_CUBIC_OFFSET_F2_4	,	V_95
R200_MAX_MIP_LEVEL_SHIFT	,	V_160
R200_PP_CUBIC_OFFSET_F2_5	,	V_100
R200_PP_CUBIC_OFFSET_F2_0	,	V_75
R200_PP_CUBIC_OFFSET_F2_1	,	V_80
R200_PP_CUBIC_OFFSET_F2_2	,	V_85
R200_PP_CUBIC_OFFSET_F2_3	,	V_90
R200_TXFORMAT_AVYU4444	,	V_205
RADEON_DST_PITCH_OFFSET	,	V_54
R200_PP_TXMULTI_CTL_4	,	V_167
R200_VTX_PV_MATRIX_SEL	,	V_7
R200_PP_TXMULTI_CTL_5	,	V_168
R200_PP_TXMULTI_CTL_2	,	V_165
R200_PP_TXMULTI_CTL_3	,	V_166
radeon_cs_parser	,	V_37
RADEON_DEPTHPITCH_MASK	,	V_116
R200_PP_TXMULTI_CTL_0	,	V_163
R200_PP_TXMULTI_CTL_1	,	V_164
ptr	,	V_52
RADEON_RB3D_COLOR_FORMAT_SHIFT	,	V_118
tex_coord_type	,	V_176
"Invalid color buffer format (%d) !\n"	,	L_3
R200_TXFORMAT_LDVDU655	,	V_203
uint64_t	,	T_2
R200_TXFORMAT_ABGR8888	,	V_208
R200_PP_CUBIC_OFFSET_F3_3	,	V_91
R200_PP_CUBIC_OFFSET_F3_4	,	V_96
R200_PP_CUBIC_OFFSET_F3_5	,	V_101
RADEON_RB3D_DEPTHPITCH	,	V_115
tmp	,	V_48
ib	,	V_47
pitch	,	V_113
R200_VTX_W0	,	V_5
R200_PP_CUBIC_OFFSET_F3_0	,	V_76
R200_VTX_W1	,	V_16
R200_PP_CUBIC_OFFSET_F3_1	,	V_81
RADEON_RING_TYPE_GFX_INDEX	,	V_27
R200_PP_CUBIC_OFFSET_F3_2	,	V_86
r200_get_vtx_size_0	,	F_1
R200_PP_TXFILTER_3	,	V_155
R200_PP_TXFILTER_4	,	V_156
R200_PP_TXFILTER_5	,	V_157
r100_cs_track	,	V_45
zb	,	V_57
tex_dirty	,	V_73
R100_TRACK_COMP_NONE	,	V_196
RADEON_RB3D_ZPASS_ADDR	,	V_125
R200_VTX_POINT_SIZE	,	V_9
RADEON_SE_VF_CNTL	,	V_130
radeon_ring_unlock_commit	,	F_9
R200_VTX_DISCRETE_FOG	,	V_10
lobj	,	V_61
R200_PP_TXFILTER_0	,	V_152
R200_PP_TXFILTER_1	,	V_153
R200_PP_TXFILTER_2	,	V_154
z_enabled	,	V_122
R200_TXFORMAT_ARGB1555	,	V_198
R200_PP_CUBIC_FACES_1	,	V_216
R200_PP_CUBIC_FACES_0	,	V_215
R200_PP_CUBIC_FACES_5	,	V_220
R200_TXFORMAT_AI88	,	V_197
R200_PP_CUBIC_FACES_4	,	V_219
enabled	,	V_129
R200_PP_CUBIC_FACES_3	,	V_218
R200_PP_CUBIC_FACES_2	,	V_217
R200_PP_CUBIC_OFFSET_F4_2	,	V_87
R200_PP_CUBIC_OFFSET_F4_3	,	V_92
R200_VTX_SHININESS_1	,	V_12
R200_PP_CUBIC_OFFSET_F4_4	,	V_97
R200_PP_CUBIC_OFFSET_F4_5	,	V_102
R200_VTX_SHININESS_0	,	V_11
r200_reg_safe_bm	,	V_225
R200_PP_CUBIC_OFFSET_F4_0	,	V_77
R200_PP_CUBIC_OFFSET_F4_1	,	V_82
RADEON_RB3D_COLORPITCH	,	V_107
radeon_fence_emit	,	F_8
RADEON_RB3D_ZSTENCILCNTL	,	V_124
R200_TXFORMAT_LDVDU8888	,	V_210
robj	,	V_58
EINVAL	,	V_120
width	,	V_141
compress_format	,	V_195
RADEON_TILING_MICRO	,	V_111
src_offset	,	V_20
r100_cs_dump_packet	,	F_14
num_levels	,	V_158
RADEON_DEPTHXY_OFFSET_ENABLE	,	V_121
color_size	,	V_13
R200_TXFORMAT_DXT45	,	V_214
R200_PP_TXPITCH_5	,	V_151
R200_PP_TXPITCH_4	,	V_150
gpu_offset	,	V_62
R200_PP_TXPITCH_3	,	V_149
R200_TXFORMAT_ARGB8888	,	V_206
r100_cs_packet_next_reloc	,	F_16
R200_PP_CUBIC_OFFSET_F5_1	,	V_83
roundup_h	,	V_162
RADEON_WAIT_UNTIL	,	V_33
R200_PP_CUBIC_OFFSET_F5_2	,	V_88
R200_PP_CUBIC_OFFSET_F5_3	,	V_93
R200_PP_CUBIC_OFFSET_F5_4	,	V_98
R200_PP_CUBIC_OFFSET_F5_5	,	V_103
R200_PP_TXPITCH_2	,	V_148
u32	,	T_3
RADEON_COLOR_TILE_ENABLE	,	V_110
R200_PP_TXPITCH_1	,	V_147
R200_PP_TXPITCH_0	,	V_146
tiling_flags	,	V_108
R200_PP_CUBIC_OFFSET_F5_0	,	V_78
R200_PP_TXFORMAT_2	,	V_179
R200_PP_TXFORMAT_3	,	V_180
r200_set_safe_registers	,	F_18
cpp	,	V_119
R200_PP_TXFORMAT_0	,	V_177
R200_VTX_XY1	,	V_14
roundup_w	,	V_161
R200_PP_TXFORMAT_1	,	V_178
offset	,	V_59
maxy	,	V_106
R200_TXFORMAT_Y8	,	V_194
radeon_ring_write	,	F_6
R200_TXFORMAT_RGBA8888	,	V_207
reg_safe_bm_size	,	V_226
RADEON_RE_WIDTH_HEIGHT	,	V_105
R200_TXFORMAT_I8	,	V_192
RADEON_TEX_VSIZE_SHIFT	,	V_145
R200_PP_TXFORMAT_4	,	V_181
R200_PP_TXFORMAT_5	,	V_182
R200_TXFORMAT_DXT23	,	V_213
num_loops	,	V_30
idx_value	,	V_51
R200_TXFORMAT_YVYU422	,	V_202
pkt	,	V_40
track	,	V_46
r200_get_vtx_size_1	,	F_10
temp	,	V_127
cur_size	,	V_29
R200_MAX_MIP_LEVEL_MASK	,	V_159
R200_PP_TXOFFSET_4	,	V_70
R200_PP_TXOFFSET_5	,	V_71
cb_dirty	,	V_65
R200_PP_TXOFFSET_0	,	V_66
R200_PP_TXSIZE_5	,	V_140
vtx_size	,	V_2
R200_PP_TXOFFSET_1	,	V_67
R200_PP_TXSIZE_4	,	V_139
R200_PP_TXOFFSET_2	,	V_68
R200_PP_TXSIZE_3	,	V_138
KERN_ERR	,	V_221
R200_PP_TXOFFSET_3	,	V_69
R200_PP_TXSIZE_2	,	V_137
R200_PP_TXSIZE_1	,	V_136
R200_PP_TXSIZE_0	,	V_135
fence	,	V_24
RADEON_COLOR_MICROTILE_ENABLE	,	V_112
