ðŸ§ª ISCAS Structural Simulator
ðŸ“Œ Course: Testability

Instructor: Dr. Shahin Hesabi
Contributors: Zahra Mirzaei
ðŸ“„ Project Description

This project implements a structural-level simulator for ISCAS benchmark combinational circuits.
It parses netlists written in the ISCAS format and simulates the circuit behavior gate-by-gate using Python.

The simulator supports a variety of logic gates and reads custom input values to compute the final logic state of all nodes.
ðŸ“‚ Repository Structure

.
â”œâ”€â”€ iscas_structural_simulator.py   # Main Python script for simulation
â”œâ”€â”€ sample_input.isc                # Example ISCAS-format circuit netlist (e.g., c17.isc)
â”œâ”€â”€ input_values.txt                # Input values for simulation
â”œâ”€â”€ final.txt                       # Simulation results
â””â”€â”€ README.md                       # Project description

ðŸ›  How to Use

    Download an ISCAS-format .isc netlist file from a trusted source like:
    ISCAS-85 Benchmark Circuits

    Prepare an input file containing logic values in this format:

node_address value
...

Run the simulator:

    python iscas_structural_simulator.py

    Provide the required filenames when prompted.

    The output will be saved in final.txt, showing each nodeâ€™s logic value and stuck-at faults (if any).

ðŸ”§ Supported Logic Gates

    AND

    NAND

    OR

    NOR

    XOR

    XNOR

    NOT

    BUF

    FANOUT

ðŸ“‹ Sample Output

Node Address     Value
1                1
2                0
...

For each node, the simulator also reports:

    Address

    Type

    Fan-ins and fan-outs

    Fault information (stuck-at-0 / stuck-at-1)

ðŸ”— Useful Resources

    ISCAS Benchmark Info

    Netlist Downloads

