INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_serial'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/TTL_user_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TTL_Serial_user_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_TTL_Serial_user_logic_0_0/sim/User_Logic_Diagram_TTL_Serial_user_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'User_Logic_Diagram_TTL_Serial_user_logic_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/sim/User_Logic_Diagram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'User_Logic_Diagram'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sources_1/bd/User_Logic_Diagram/hdl/User_Logic_Diagram_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'User_Logic_Diagram_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/My_DevOps/Fall_2022/EE365/EE365_Labs/Lab5/7_Segment_Display.srcs/sim_1/new/7_Segment_Display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Segment_Display_tb'
