Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 17:03:04 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.550        0.000                      0                  407        0.090        0.000                      0                  407        3.500        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.550        0.000                      0                  407        0.090        0.000                      0                  407        3.500        0.000                       0                   143  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 2.302ns (43.440%)  route 2.997ns (56.560%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.756     5.424    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDSE (Prop_fdse_C_Q)         0.456     5.880 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/Q
                         net (fo=2, routed)           1.157     7.037    SKINNY_64_DUT/INST_IS_REG/TW_REG_OUT[17]
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.161 r  SKINNY_64_DUT/INST_IS_REG/Q[33]_i_1/O
                         net (fo=4, routed)           0.717     7.878    SKINNY_64_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[49]
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.002 r  SKINNY_64_DUT/INST_IS_REG/Q[1]_i_1/O
                         net (fo=2, routed)           0.812     8.814    SKINNY_64_DUT/INST_IS_REG/mixcolumns_out[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.938 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_34/O
                         net (fo=1, routed)           0.000     8.938    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_34_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.470 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.470    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_25_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.584    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.698    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.001     9.813    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.927    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.084 f  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.311    10.395    SKINNY_64_DUT/INST_LFSR/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.329    10.724 r  SKINNY_64_DUT/INST_LFSR/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.724    SKINNY_64_DUT_n_1
    SLICE_X42Y51         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.564    12.955    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)        0.077    13.274    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.302ns (43.464%)  route 2.994ns (56.536%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.756     5.424    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDSE (Prop_fdse_C_Q)         0.456     5.880 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/Q
                         net (fo=2, routed)           1.157     7.037    SKINNY_64_DUT/INST_IS_REG/TW_REG_OUT[17]
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.161 r  SKINNY_64_DUT/INST_IS_REG/Q[33]_i_1/O
                         net (fo=4, routed)           0.717     7.878    SKINNY_64_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[49]
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.002 r  SKINNY_64_DUT/INST_IS_REG/Q[1]_i_1/O
                         net (fo=2, routed)           0.812     8.814    SKINNY_64_DUT/INST_IS_REG/mixcolumns_out[1]
    SLICE_X41Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.938 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_34/O
                         net (fo=1, routed)           0.000     8.938    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_34_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.470 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.470    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_25_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000     9.584    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_20_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.698 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.698    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_12_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.001     9.813    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.927 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.927    SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.084 r  SKINNY_64_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.308    10.392    SKINNY_64_DUT/INST_LFSR/CO[0]
    SLICE_X42Y51         LUT6 (Prop_lut6_I4_O)        0.329    10.721 r  SKINNY_64_DUT/INST_LFSR/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    10.721    SKINNY_64_DUT_n_0
    SLICE_X42Y51         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.564    12.955    clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)        0.081    13.278    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.580ns (16.565%)  route 2.921ns (83.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.195     8.911    SKINNY_64_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X40Y47         FDSE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y47         FDSE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[28]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDSE (Setup_fdse_C_S)       -0.429    12.784    SKINNY_64_DUT/INST_IS_REG/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.580ns (16.565%)  route 2.921ns (83.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.195     8.911    SKINNY_64_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X40Y47         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[31]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    12.784    SKINNY_64_DUT/INST_IS_REG/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.580ns (16.565%)  route 2.921ns (83.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.195     8.911    SKINNY_64_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X40Y47         FDSE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y47         FDSE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[4]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDSE (Setup_fdse_C_S)       -0.429    12.784    SKINNY_64_DUT/INST_IS_REG/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.580ns (16.565%)  route 2.921ns (83.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.195     8.911    SKINNY_64_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]_0
    SLICE_X40Y47         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[6]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    12.784    SKINNY_64_DUT/INST_IS_REG/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.911    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.580ns (16.585%)  route 2.917ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.190     8.906    SKINNY_64_DUT/INST_TW_REG/Q_reg[59]_0
    SLICE_X41Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[14]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y47         FDRE (Setup_fdre_C_R)       -0.429    12.784    SKINNY_64_DUT/INST_TW_REG/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.580ns (16.585%)  route 2.917ns (83.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.741     5.409    SKINNY_64_DUT/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=7, routed)           0.727     6.592    SKINNY_64_DUT/INST_TW_REG/out[1]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.716 r  SKINNY_64_DUT/INST_TW_REG/Q[59]_i_1__0/O
                         net (fo=128, routed)         2.190     8.906    SKINNY_64_DUT/INST_TW_REG/Q_reg[59]_0
    SLICE_X41Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[38]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X41Y47         FDRE (Setup_fdre_C_R)       -0.429    12.784    SKINNY_64_DUT/INST_TW_REG/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/INST_IS_REG/Q_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.016ns (27.039%)  route 2.742ns (72.961%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.758     5.426    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y47         FDSE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDSE (Prop_fdse_C_Q)         0.518     5.944 r  SKINNY_64_DUT/INST_IS_REG/Q_reg[18]/Q
                         net (fo=8, routed)           0.972     6.917    SKINNY_64_DUT/INST_IS_REG/IS_REG_OUT[18]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.150     7.067 r  SKINNY_64_DUT/INST_IS_REG/Q[27]_i_2/O
                         net (fo=3, routed)           0.590     7.657    SKINNY_64_DUT/INST_IS_REG/INST_SUBCELLS/subcells_gen[4].subcells/p_1_out__0[0]
    SLICE_X39Y49         LUT5 (Prop_lut5_I0_O)        0.348     8.005 r  SKINNY_64_DUT/INST_IS_REG/Q[11]_i_1/O
                         net (fo=4, routed)           1.179     9.184    SKINNY_64_DUT/INST_IS_REG/mixcolumns_out[11]
    SLICE_X41Y50         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.564    12.955    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[11]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X41Y50         FDRE (Setup_fdre_C_D)       -0.105    13.092    SKINNY_64_DUT/INST_IS_REG/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.704ns (18.221%)  route 3.160ns (81.779%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.756     5.424    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y48         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDSE (Prop_fdse_C_Q)         0.456     5.880 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[49]/Q
                         net (fo=2, routed)           1.157     7.037    SKINNY_64_DUT/INST_IS_REG/TW_REG_OUT[17]
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.161 r  SKINNY_64_DUT/INST_IS_REG/Q[33]_i_1/O
                         net (fo=4, routed)           0.717     7.878    SKINNY_64_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[49]
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.002 r  SKINNY_64_DUT/INST_IS_REG/Q[1]_i_1/O
                         net (fo=2, routed)           1.285     9.288    SKINNY_64_DUT/INST_IS_REG/mixcolumns_out[1]
    SLICE_X41Y48         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.580    12.972    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[1]/C
                         clock pessimism              0.391    13.363    
                         clock uncertainty           -0.035    13.328    
    SLICE_X41Y48         FDRE (Setup_fdre_C_D)       -0.105    13.223    SKINNY_64_DUT/INST_IS_REG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  3.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.352%)  route 0.269ns (65.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.501    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[55]/Q
                         net (fo=3, routed)           0.269     1.911    SKINNY_64_DUT/INST_TW_REG/TW_REG_OUT[23]
    SLICE_X40Y46         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.863     2.022    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[23]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.046     1.821    SKINNY_64_DUT/INST_TW_REG/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.505    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[29]/Q
                         net (fo=1, routed)           0.056     1.702    SKINNY_64_DUT/INST_TW_REG/Q_reg_n_0_[29]
    SLICE_X37Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X37Y49         FDSE (Hold_fdse_C_D)         0.075     1.580    SKINNY_64_DUT/INST_TW_REG/Q_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_IS_REG/Q_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_IS_REG/Q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.622%)  route 0.296ns (61.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.587     1.499    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  SKINNY_64_DUT/INST_IS_REG/Q_reg[60]/Q
                         net (fo=4, routed)           0.167     1.807    SKINNY_64_DUT/INST_IS_REG/IS_REG_OUT[60]
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.852 r  SKINNY_64_DUT/INST_IS_REG/Q[47]_i_1/O
                         net (fo=2, routed)           0.128     1.980    SKINNY_64_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[63]
    SLICE_X40Y49         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.864     2.023    SKINNY_64_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  SKINNY_64_DUT/INST_IS_REG/Q_reg[47]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.072     1.848    SKINNY_64_DUT/INST_IS_REG/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.359%)  route 0.313ns (65.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.587     1.499    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y50         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDSE (Prop_fdse_C_Q)         0.164     1.663 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[12]/Q
                         net (fo=1, routed)           0.313     1.976    SKINNY_64_DUT/INST_TW_REG/Q_reg_n_0_[12]
    SLICE_X38Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[36]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.063     1.837    SKINNY_64_DUT/INST_TW_REG/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.589     1.501    SKINNY_64_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=4, routed)           0.078     1.719    SKINNY_64_DUT/INST_LFSR/Q[0]
    SLICE_X40Y51         FDRE                                         r  SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.859     2.018    SKINNY_64_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.075     1.576    SKINNY_64_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.505    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[41]/Q
                         net (fo=2, routed)           0.078     1.723    SKINNY_64_DUT/INST_TW_REG/TW_REG_OUT[9]
    SLICE_X36Y47         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y47         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[9]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X36Y47         FDSE (Hold_fdse_C_D)         0.075     1.580    SKINNY_64_DUT/INST_TW_REG/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[50]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.445%)  route 0.113ns (44.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.505    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[50]/Q
                         net (fo=2, routed)           0.113     1.759    SKINNY_64_DUT/INST_TW_REG/TW_REG_OUT[18]
    SLICE_X38Y49         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[18]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.075     1.596    SKINNY_64_DUT/INST_TW_REG/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.505    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[53]/Q
                         net (fo=2, routed)           0.075     1.708    SKINNY_64_DUT/INST_TW_REG/TW_REG_OUT[21]
    SLICE_X36Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[21]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X36Y49         FDSE (Hold_fdse_C_D)         0.016     1.534    SKINNY_64_DUT/INST_TW_REG/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.587     1.499    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y51         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[26]/Q
                         net (fo=1, routed)           0.110     1.750    SKINNY_64_DUT/INST_TW_REG/Q_reg_n_0_[26]
    SLICE_X38Y51         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.857     2.016    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[62]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X38Y51         FDSE (Hold_fdse_C_D)         0.063     1.575    SKINNY_64_DUT/INST_TW_REG/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SKINNY_64_DUT/INST_TW_REG/Q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_64_DUT/INST_TW_REG/Q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.593     1.505    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y49         FDSE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  SKINNY_64_DUT/INST_TW_REG/Q_reg[22]/Q
                         net (fo=1, routed)           0.119     1.765    SKINNY_64_DUT/INST_TW_REG/Q_reg_n_0_[22]
    SLICE_X37Y49         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.862     2.021    SKINNY_64_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  SKINNY_64_DUT/INST_TW_REG/Q_reg[46]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     1.588    SKINNY_64_DUT/INST_TW_REG/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    SKINNY_64_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y51    SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X37Y48    SKINNY_64_DUT/INST_IS_REG/Q_reg[14]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    SKINNY_64_DUT/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    SKINNY_64_DUT/INST_IS_REG/Q_reg[62]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    SKINNY_64_DUT/INST_IS_REG/Q_reg[63]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    FSM_onehot_current_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    SKINNY_64_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y51    SKINNY_64_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X37Y48    SKINNY_64_DUT/INST_IS_REG/Q_reg[14]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X43Y48    SKINNY_64_DUT/INST_IS_REG/Q_reg[15]/C



