
*** Running vivado
    with args -log narrator.rds -m64 -mode batch -messageDb vivado.pb -source narrator.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source narrator.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/phonemes/phonemes.coe
# add_files /home/andrew/vivadoprojects/lab6/files/phonemes/phonemes.coe
# add_files /home/andrew/vivadoprojects/lab6/lab6.runs/phonemes_synth_1/phonemes.dcp
# set_property used_in_implementation false [get_files /home/andrew/vivadoprojects/lab6/lab6.runs/phonemes_synth_1/phonemes.dcp]
# set_property use_blackbox_stub false [get_files /home/andrew/vivadoprojects/lab6/lab6.runs/phonemes_synth_1/phonemes.dcp]
# read_verilog {
#   /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v
#   /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v
#   /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v
#   /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v
#   /home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/phonemes_stub.v
# }
# read_xdc /home/andrew/vivadoprojects/lab6/lab6.srcs/constrs_1/imports/files/narrator.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/andrew/vivadoprojects/lab6/lab6.srcs/constrs_1/imports/files/narrator.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/andrew/vivadoprojects/lab6/lab6.data/wt [current_project]
# set_property parent.project_dir /home/andrew/vivadoprojects/lab6 [current_project]
# synth_design -top narrator -part xc7a100tcsg324-1
Command: synth_design -top narrator -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 768.621 ; gain = 146.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'narrator' [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v:13]
INFO: [Synth 8-638] synthesizing module 'chatter' [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v:13]
INFO: [Synth 8-638] synthesizing module 'phonemes' [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/ip/phonemes_1/phonemes_stub.v:16]
INFO: [Synth 8-638] synthesizing module 'dac' [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v:13]
INFO: [Synth 8-256] done synthesizing module 'dac' (1#1) [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v:13]
INFO: [Synth 8-638] synthesizing module 'fsm' [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v:13]
	Parameter state_idle bound to: 3'b000 
	Parameter state_load bound to: 3'b001 
	Parameter state_wait bound to: 3'b010 
	Parameter state_incr bound to: 3'b011 
	Parameter state_capt bound to: 3'b100 
	Parameter state_delay bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/fsm.v:13]
INFO: [Synth 8-226] default block is never used [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v:67]
INFO: [Synth 8-256] done synthesizing module 'chatter' (3#1) [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/chatter.v:13]
INFO: [Synth 8-256] done synthesizing module 'narrator' (4#1) [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/narrator.v:13]
WARNING: [Synth 8-3917] design narrator has port vcc driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 803.441 ; gain = 181.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/andrew/vivadoprojects/lab6/lab6.srcs/constrs_1/imports/files/narrator.xdc]
Finished Parsing XDC File [/home/andrew/vivadoprojects/lab6/lab6.srcs/constrs_1/imports/files/narrator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/andrew/vivadoprojects/lab6/lab6.srcs/constrs_1/imports/files/narrator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/andrew/vivadoprojects/lab6/lab6.runs/synth_1/.Xil/narrator_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/andrew/vivadoprojects/lab6/lab6.runs/synth_1/.Xil/narrator_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/andrew/vivadoprojects/lab6/lab6.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/andrew/vivadoprojects/lab6/lab6.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/andrew/vivadoprojects/lab6/lab6.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.164 ; gain = 421.934
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.164 ; gain = 421.934
---------------------------------------------------------------------------------

INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v:30]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v:30]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/andrew/vivadoprojects/lab6/lab6.srcs/sources_1/imports/files/dac.v:30]
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'fsm'
INFO: [Synth 8-3969] The signal end_val_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1116.188 ; gain = 493.957
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      7 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module narrator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	  12 Input      6 Bit        Muxes := 1     
Module dac 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module chatter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  64 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3969] The signal chatter_inst/end_val_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3917] design narrator has port vcc driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.215 ; gain = 512.984
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\chatter_inst/fsm_inst/FSM_onehot_next_state_reg[6] )
WARNING: [Synth 8-3332] Sequential element (\chatter_inst/fsm_inst/FSM_onehot_next_state_reg[6] ) is unused and will be removed from module narrator.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------

INFO: [Synth 8-3969] The signal chatter_inst/end_val_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \chatter_inst/end_val_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |phonemes      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |phonemes_bbox |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    13|
|4     |LUT1          |    15|
|5     |LUT2          |    17|
|6     |LUT3          |    21|
|7     |LUT4          |     7|
|8     |LUT5          |    17|
|9     |LUT6          |    31|
|10    |RAMB18E1_1    |     1|
|11    |FDRE          |    88|
|12    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   221|
|2     |  chatter_inst |chatter |   203|
|3     |    fsm_inst   |fsm     |    58|
|4     |    dac_inst   |dac     |    30|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1148.254 ; gain = 526.023
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1509.676 ; gain = 793.051
# write_checkpoint narrator.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file narrator_utilization_synth.rpt -pb narrator_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1511.691 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 15:46:05 2014...
