# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Oct 04,2025
# vlog -reportprogress 300 tb_d_latch.v 
# -- Compiling module d_latch
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:23:23 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 17:23:23 on Oct 04,2025
# Loading work.top
# Loading work.d_latch
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:16 on Oct 04,2025
# vlog -reportprogress 300 tb_d_latch.v 
# -- Compiling module d_latch
# ** Error: (vlog-13069) ** while parsing file included at tb_d_latch.v(2)
# ** at d_latch.v(7): near "and": syntax error, unexpected and, expecting ';' or ','.
# -- Compiling module top
# End time: 17:38:16 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog tb_d_latch.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:32 on Oct 04,2025
# vlog -reportprogress 300 tb_d_latch.v 
# -- Compiling module d_latch
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:38:32 on Oct 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:38:35 on Oct 04,2025, Elapsed time: 0:15:12
# Errors: 4, Warnings: 0
# vsim top 
# Start time: 17:38:35 on Oct 04,2025
# Loading work.top
# Loading work.d_latch
# ** Note: $finish    : tb_d_latch.v(19)
#    Time: 45 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_d_latch.v line 19
# End time: 17:44:59 on Oct 04,2025, Elapsed time: 0:06:24
# Errors: 0, Warnings: 0
