directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/VEC_LOOP:j.sva REGISTER_NAME VEC_LOOP:j.sva
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/VEC_LOOP:j.sva#1 REGISTER_NAME VEC_LOOP:j.sva
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/VEC_LOOP:slc(VEC_LOOP:acc)(22).itm REGISTER_NAME VEC_LOOP:slc(VEC_LOOP:acc)(22).itm
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/run_ac_sync_tmp_dobj.sva REGISTER_NAME VEC_LOOP:slc(VEC_LOOP:acc)(22).itm
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/mult:x.sva REGISTER_NAME mult:x.sva
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32).itm REGISTER_NAME mult:x.sva
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/VEC_LOOP:modulo_sub(return).sva REGISTER_NAME VEC_LOOP:modulo_sub(return).sva
directive set /inPlaceNTT_DIT_precomp/inPlaceNTT_DIT_precomp:core/core/factor1.sva REGISTER_NAME VEC_LOOP:modulo_sub(return).sva
