;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	SLT 20, @12
	ADD 940, 60
	ADD #270, <1
	SLT 172, @10
	DJN 172, <10
	DJN 172, <10
	DJN 172, <10
	SUB @0, @-2
	SPL @72, <-3
	ADD @121, 100
	SUB @0, @-2
	MOV -7, -28
	JMZ <107, 106
	SLT 172, @10
	MOV -7, -28
	SPL @12, #262
	DJN @12, #202
	JMZ <107, 106
	SPL @72, <-3
	SLT 172, @10
	ADD @12, @10
	MOV @107, 106
	MOV 0, @12
	SUB @0, @-2
	SLT @12, @10
	MOV @107, 106
	SLT 20, @12
	SLT 20, @12
	SPL @12, #262
	MOV -7, -28
	CMP @-127, 100
	SPL @12, #262
	SUB 940, 60
	SUB -7, <-125
	MOV #72, @-3
	SUB -7, <-125
	MOV #72, @-3
	SUB @-127, 100
	SUB 12, @10
	SPL @72, <-3
	SPL 0, <402
	SPL 0, <402
	SUB @-127, 100
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	MOV -4, <-20
	MOV -4, <-20
