---
title: "3.1 Early Vector Supercomputers"
description: "An analysis of early vector supercomputers, focusing on the architecture of the Cray-1."
---
import cdc1604 from '../../../assets/cdc1604.jpeg';
import cdc6600 from '../../../assets/cdc6600.jpg';
import star100_1 from '../../../assets/star100-1.png';
import star100_2 from '../../../assets/star100-2.png';
import cray1 from '../../../assets/cray-1.jpg';
import cray1Arch from '../../../assets/cray1-arch.gif';

The first era of commercially successful parallel computing was significantly influenced by the work of Seymour Cray. His name became associated with supercomputing, and his design philosophy influenced high-performance computing for nearly two decades.

### The Architect: Seymour Cray

Seymour Cray's career began at Control Data Corporation (CDC), where he established his reputation as an architect of high-speed computers.[^8] His designs, like the CDC 1604 and the CDC 6600, were the fastest of their time.[^9] The CDC 6600, released in 1964, is widely considered the first supercomputer.[^8]

<div style="display: flex; gap: 1rem; justify-content: center; flex-wrap: wrap; margin-top: 1.5rem; margin-bottom: 1.5rem;">
    <figure style="margin: 0; text-align: center;">
        <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
            <img src={cdc1604.src} alt="The CDC 1604 computer system with a large central console and tape drives." width="400" />
        </div>
        <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The CDC 1604. Credit: <a href="https://thisdayintechhistory.com/10/16/cdc-1604-released/" target="_blank" rel="noopener noreferrer">Marcel Brown</a></figcaption>
    </figure>
    <figure style="margin: 0; text-align: center;">
        <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
            <img src={cdc6600.src} alt="Two men operating the dual-console of the CDC 6600, with tape drives in the background." width="400" />
        </div>
        <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The CDC 6600. Credit: <a href="https://www.computerhistory.org/timeline/1964/" target="_blank" rel="noopener noreferrer">Computer History Museum</a></figcaption>
    </figure>
</div>

> Cray's design philosophy focused on performance, achieved through minimalist designs that utilized the fastest available components.

He left CDC in 1972 to found Cray Research, a company focused on building high-performance computers.[^9]

---

### Case Study: The CDC STAR-100

Before Cray Research released its first system, other companies had attempted to utilize vector processing. The concept was to perform a single operation on an entire array ("vector") of numbers at once.[^9] However, early attempts were an example of unbalanced design.

| Architecture Type | **Memory-to-Memory** (e.g., CDC STAR-100) |
| :--- | :--- |
| **Concept** | Vector instructions stream data directly from main memory, through the arithmetic units, and back to memory.[^3] |
| **Strength** | Potentially high peak performance on highly vectorized problems. |
| **Limitations** | 1.  **High Startup Overhead:** High setup time for vector operations.[^11] <br/> 2. **Poor Scalar Performance:** Poor performance on non-vector code.[^3] |
| **Outcome** | Often performed worse than contemporary scalar machines on real-world scientific programs, which are a mix of vector and scalar work.[^3] |

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem; max-width: 100%;">
        <img src={star100_1.src} alt="Diagram of the CDC STAR-100 CPU and memory layout." style="max-width: 100%; height: auto;" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Architectural diagram of the CDC STAR-100 CPU and memory. Credit: <a href="https://api.semanticscholar.org/CorpusID:43509695" target="_blank" rel="noopener noreferrer">Purcell, 2010</a>[^19]</figcaption>
</figure>

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem; max-width: 100%;">
        <img src={star100_2.src} alt="Block diagram of the CDC STAR-100 system architecture." style="max-width: 100%; height: auto;" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Architectural diagram of the CDC STAR-100 system. Credit: <a href="https://api.semanticscholar.org/CorpusID:43509695" target="_blank" rel="noopener noreferrer">Purcell, 2010</a>[^19]</figcaption>
</figure>


These early machines demonstrated the importance of balanced performance; a supercomputer must perform well on both scalar and vector operations.[^11]

---

### The Cray-1 Architecture (1976)

In 1976, Cray Research released the Cray-1.[^9] It was a balanced architecture that addressed the limitations of earlier vector machines.

> The design reflected the principle later formalized as Amdahl's Law: the speedup of a program is ultimately limited by its sequential, non-parallelizable fraction.[^13]

The Cray-1's design was a balanced architecture, ensuring efficient performance on the scalar portions of a program.

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={cray1.src} alt="The C-shaped Cray-1 supercomputer with its distinctive cylindrical design and padded bench seating around the base." width="400" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">The Cray-1 supercomputer with its distinctive C-shaped chassis. Image Credit: <a href="https://www.computerhistory.org/revolution/supercomputers/10/7/3" target="_blank" rel="noopener noreferrer">Computer History Museum</a></figcaption>
</figure>

#### Key Architectural Innovations:

*   **High-Speed Scalar Unit:** The Cray-1 included one of the fastest scalar processors of its time. This ensured high performance on the non-vectorizable parts of any code.[^3]
*   **Register-to-Register Architecture:** Instead of streaming from main memory, the Cray-1 used eight 64-element vector registers. Data was loaded into these high-speed registers, operated on, and then written back to memory. This significantly reduced memory traffic.[^11][^12]
*   **Vector Chaining:** This feature allowed the result of one vector operation to be "chained" directly into the next functional unit as an operand, without waiting to be written back to a register. This design allowed multiple floating-point operations per clock cycle, enabling high peak performance.[^9][^12]

| Feature | CDC STAR-100 | Cray-1 |
| :--- | :--- | :--- |
| **Architecture** | Memory-to-Memory | Register-to-Register |
| **Vector Data** | Streamed from Main Memory | Held in 8 Vector Registers |
| **Scalar Speed** | Poor | Excellent |
| **Pipelining** | Single vector pipeline | "Chained" vector pipelines |
| **Peak Performance** | 100 MFLOPS (theoretical) | 160 MFLOPS (sustained) [^11] |

<figure style="margin: 2rem 0; text-align: center;">
    <div style="background-color: white; padding: 1rem; display: inline-block; border-radius: 0.25rem;">
        <img src={cray1Arch.src} alt="Block diagram showing the Cray-1 architecture with vector registers, functional units, and memory organization." width="600" />
    </div>
    <figcaption style="margin-top: 0.5rem; font-size: 0.85rem; color: #666;">Architectural diagram of the Cray-1 showing its register-to-register vector processing design. Image Credit: <a href="https://www.chrisfenton.com/homebrew-cray-1a/" target="_blank" rel="noopener noreferrer">Chris Fenton via Homebrew Cray-1A</a></figcaption>
</figure>

---

### Physical Design and Engineering

The physical design of the Cray-1 was as notable as its internal architecture. Every aspect of its physical form was a solution to an engineering challenge.

*   **C-Shaped Chassis:** This shape was a solution to signal propagation delays.[^14] To achieve a clock cycle of 12.5 nanoseconds, all wires had to be extremely short. The cylindrical design minimized the maximum wire length.[^16][^17]
*   **Dense, High-Speed Logic:** The system was built with high-power Emitter-Coupled Logic (ECL) chips, the fastest available.[^18]
*   **Cooling System:** To dissipate the 115 kW of heat generated by the ECL logic, a novel cooling system was developed. Copper plates drew heat away from the circuit boards to aluminum bars cooled by liquid Freon refrigerant circulating through embedded stainless steel tubes.[^14]

| Cray-1 Specification | Value |
| :--- | :--- |
| **Clock Speed** | 80 MHz (12.5 ns cycle time) |
| **Peak Performance** | 160 MFLOPS |
| **Memory** | Up to 1 million 64-bit words |
| **Power Consumption** | 115 kW |
| **Cost** | $5 to $8 million USD [^11] |

---

### Impact and Legacy

The Cray-1 was a commercial success, with over 80 systems sold.[^11] It became an important tool for national laboratories and research universities, enabling research in:
*   Nuclear weapons simulation
*   Cryptography
*   Weather forecasting
*   Computational fluid dynamics[^8]

Its successors, the Cray X-MP and Y-MP, introduced shared-memory multiprocessing, allowing multiple vector processors to work in parallel on a single problem and increasing performance into the gigaflops range.[^8] For more than a decade, Seymour Cray's design philosophy represented high-performance computing, creating a legacy of custom, high-performance, and balanced architectural design.

## References

[^3]: Vector Architectures: Past, Present and Future, accessed October 2, 2025, [https://www.cs.cmu.edu/afs/cs/academic/class/15740-f03/public/doc/discussions/uniprocessors/vector/vector-past-present-future-supercomputing98.pdf](https://www.cs.cmu.edu/afs/cs/academic/class/15740-f03/public/doc/discussions/uniprocessors/vector/vector-past-present-future-supercomputing98.pdf)
[^8]: Cray-1 | computer - Britannica, accessed October 2, 2025, [https://www.britannica.com/topic/Cray-1](https://www.britannica.com/topic/Cray-1)
[^9]: History of supercomputing - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/History_of_supercomputing](https://en.wikipedia.org/wiki/History_of_supercomputing)
[^11]: Cray-1 - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/Cray-1](https://en.wikipedia.org/wiki/Cray-1)
[^12]: I INM MoRY J - Cray simulator, accessed October 2, 2025, [https://cray.modularcircuits.com/cray_docs/articles/an_analysis_of_the_cray1_computer.PDF](https://cray.modularcircuits.com/cray_docs/articles/an_analysis_of_the_cray1_computer.PDF)
[^13]: History of computer clusters - Wikipedia, accessed October 2, 2025, [https://en.wikipedia.org/wiki/History_of_computer_clusters](https://en.wikipedia.org/wiki/History_of_computer_clusters)
[^14]: The CRAY-1 Computer System^, accessed October 2, 2025, [https://tcm.computerhistory.org/ComputerTimeline/Chap44_cray1_CS2.pdf](https://tcm.computerhistory.org/ComputerTimeline/Chap44_cray1_CS2.pdf)
[^16]: The Cray-1 Computer System, 1977, accessed October 2, 2025, [https://s3data.computerhistory.org/brochures/cray.cray1.1977.102638650.pdf](https://s3data.computerhistory.org/brochures/cray.cray1.1977.102638650.pdf)
[^17]: The Cray-1 Supercomputer - CHM Revolution - Computer History Museum, accessed October 2, 2025, [https://www.computerhistory.org/revolution/supercomputers/10/7](https://www.computerhistory.org/revolution/supercomputers/10/7)
[^18]: The CRAY- 1 Computer System, accessed October 2, 2025, [https://www.cs.auckland.ac.nz/courses/compsci703s1c/archive/2008/resources/Russell.pdf](https://www.cs.auckland.ac.nz/courses/compsci703s1c/archive/2008/resources/Russell.pdf)
[^19]: The control data STAR-IOO-Performance measurements, accessed October 16, 2025, [https://api.semanticscholar.org/CorpusID:43509695](https://api.semanticscholar.org/CorpusID:43509695)
