{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670602992114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670602992139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 17:23:11 2022 " "Processing started: Fri Dec 09 17:23:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670602992139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670602992139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_voilier -c TP_voilier " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_voilier -c TP_voilier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670602992139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670602993917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670602993917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_f7-rtl " "Found design unit 1: tb_f7-rtl" {  } { { "tb_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_f7 " "Found entity 1: tb_f7" {  } { { "tb_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_temps_appui_bouton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_temps_appui_bouton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_temps_appui_bouton-rtl " "Found design unit 1: gestion_temps_appui_bouton-rtl" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_temps_appui_bouton " "Found entity 1: gestion_temps_appui_bouton" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_etat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine_etat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Machine_etat-rtl " "Found design unit 1: Machine_etat-rtl" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Machine_etat " "Found entity 1: Machine_etat" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_leds-rtl " "Found design unit 1: gestion_leds-rtl" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011306 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_leds " "Found entity 1: gestion_leds" {  } { { "gestion_leds.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_leds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_bip-rtl " "Found design unit 1: gestion_bip-rtl" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011306 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_bip " "Found entity 1: gestion_bip" {  } { { "gestion_bip.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_bip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_barre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_barre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_barre-rtl " "Found design unit 1: gestion_barre-rtl" {  } { { "gestion_barre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011317 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_barre " "Found entity 1: gestion_barre" {  } { { "gestion_barre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon-rtl " "Found design unit 1: bus_avalon-rtl" {  } { { "bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011322 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon " "Found entity 1: bus_avalon" {  } { { "bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f7-rtl " "Found design unit 1: bus_avalon_f7-rtl" {  } { { "bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011322 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f7 " "Found entity 1: bus_avalon_f7" {  } { { "bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc-rtl " "Found design unit 1: soc-rtl" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc/synthesis/soc.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller-rtl " "Found design unit 1: soc_rst_controller-rtl" {  } { { "soc/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller " "Found entity 1: soc_rst_controller" {  } { { "soc/synthesis/soc_rst_controller.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/soc_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_rst_controller_001-rtl " "Found design unit 1: soc_rst_controller_001-rtl" {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_rst_controller_001 " "Found entity 1: soc_rst_controller_001" {  } { { "soc/synthesis/soc_rst_controller_001.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_irq_mapper " "Found entity 1: soc_irq_mapper" {  } { { "soc/synthesis/submodules/soc_irq_mapper.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_mux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011406 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_mm_interconnect_0_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: soc_mm_interconnect_0_cmd_mux_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_demux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_mm_interconnect_0_router_010_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011445 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_010 " "Found entity 2: soc_mm_interconnect_0_router_010" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_mm_interconnect_0_router_006_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_006 " "Found entity 2: soc_mm_interconnect_0_router_006" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_mm_interconnect_0_router_002_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_002 " "Found entity 2: soc_mm_interconnect_0_router_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_mm_interconnect_0_router_001_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_001 " "Found entity 2: soc_mm_interconnect_0_router_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670603011477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011477 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_ram " "Found entity 1: soc_ram" {  } { { "soc/synthesis/submodules/soc_ram.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_leds " "Found entity 1: soc_leds" {  } { { "soc/synthesis/submodules/soc_leds.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_jtag_uart_sim_scfifo_w " "Found entity 1: soc_jtag_uart_sim_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_jtag_uart_scfifo_w " "Found entity 2: soc_jtag_uart_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_jtag_uart_sim_scfifo_r " "Found entity 3: soc_jtag_uart_sim_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_jtag_uart_scfifo_r " "Found entity 4: soc_jtag_uart_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_jtag_uart " "Found entity 5: soc_jtag_uart" {  } { { "soc/synthesis/submodules/soc_jtag_uart.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu " "Found entity 1: soc_cpu" {  } { { "soc/synthesis/submodules/soc_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_register_bank_a_module " "Found entity 1: soc_cpu_cpu_register_bank_a_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_cpu_cpu_register_bank_b_module " "Found entity 2: soc_cpu_cpu_register_bank_b_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_cpu_cpu_nios2_oci_debug " "Found entity 3: soc_cpu_cpu_nios2_oci_debug" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_cpu_cpu_nios2_oci_break " "Found entity 4: soc_cpu_cpu_nios2_oci_break" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_cpu_cpu_nios2_oci_xbrk " "Found entity 5: soc_cpu_cpu_nios2_oci_xbrk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_cpu_cpu_nios2_oci_dbrk " "Found entity 6: soc_cpu_cpu_nios2_oci_dbrk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_cpu_cpu_nios2_oci_itrace " "Found entity 7: soc_cpu_cpu_nios2_oci_itrace" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_cpu_cpu_nios2_oci_td_mode " "Found entity 8: soc_cpu_cpu_nios2_oci_td_mode" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_cpu_cpu_nios2_oci_dtrace " "Found entity 9: soc_cpu_cpu_nios2_oci_dtrace" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_cpu_cpu_nios2_oci_fifo " "Found entity 13: soc_cpu_cpu_nios2_oci_fifo" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_cpu_cpu_nios2_oci_pib " "Found entity 14: soc_cpu_cpu_nios2_oci_pib" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_cpu_cpu_nios2_oci_im " "Found entity 15: soc_cpu_cpu_nios2_oci_im" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_cpu_cpu_nios2_performance_monitors " "Found entity 16: soc_cpu_cpu_nios2_performance_monitors" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_cpu_cpu_nios2_avalon_reg " "Found entity 17: soc_cpu_cpu_nios2_avalon_reg" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_cpu_cpu_ociram_sp_ram_module " "Found entity 18: soc_cpu_cpu_ociram_sp_ram_module" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_cpu_cpu_nios2_ocimem " "Found entity 19: soc_cpu_cpu_nios2_ocimem" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_cpu_cpu_nios2_oci " "Found entity 20: soc_cpu_cpu_nios2_oci" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_cpu_cpu " "Found entity 21: soc_cpu_cpu" {  } { { "soc/synthesis/submodules/soc_cpu_cpu.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_sysclk " "Found entity 1: soc_cpu_cpu_debug_slave_sysclk" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_tck " "Found entity 1: soc_cpu_cpu_debug_slave_tck" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_debug_slave_wrapper " "Found entity 1: soc_cpu_cpu_debug_slave_wrapper" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_cpu_cpu_test_bench " "Found entity 1: soc_cpu_cpu_test_bench" {  } { { "soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_buttons " "Found entity 1: soc_buttons" {  } { { "soc/synthesis/submodules/soc_buttons.v" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/soc_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon_f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f7-rtl " "Found design unit 1: bus_avalon_f7-rtl" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011665 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f7 " "Found entity 1: bus_avalon_f7" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f2-rtl " "Found design unit 1: bus_avalon_f2-rtl" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011681 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f2 " "Found entity 1: bus_avalon_f2" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/bus_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/synthesis/submodules/bus_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon-rtl " "Found design unit 1: bus_avalon-rtl" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011681 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon " "Found entity 1: bus_avalon" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cap-rtl " "Found design unit 1: tb_cap-rtl" {  } { { "tb_cap.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011697 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cap " "Found entity 1: tb_cap" {  } { { "tb_cap.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-rtl " "Found design unit 1: registre-rtl" {  } { { "registre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011697 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/registre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011718 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "def_etats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file def_etats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 def_etats-rtl " "Found design unit 1: def_etats-rtl" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011718 ""} { "Info" "ISGN_ENTITY_NAME" "1 def_etats " "Found entity 1: def_etats" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011729 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversionvitessevent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversionvitessevent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversionVitesseVent-rtl " "Found design unit 1: ConversionVitesseVent-rtl" {  } { { "ConversionVitesseVent.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversionVitesseVent " "Found entity 1: ConversionVitesseVent" {  } { { "ConversionVitesseVent.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion_degres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversion_degres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversion_degres-rtl " "Found design unit 1: conversion_degres-rtl" {  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversion_degres " "Found entity 1: conversion_degres" {  } { { "conversion_degres.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/conversion_degres.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversion_adaptation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversion_adaptation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conversion_Adaptation-rtl " "Found design unit 1: Conversion_Adaptation-rtl" {  } { { "Conversion_Adaptation.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conversion_Adaptation " "Found entity 1: Conversion_Adaptation" {  } { { "Conversion_Adaptation.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cascadecompteurs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cascadecompteurs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cascadeCompteurs-rtl " "Found design unit 1: cascadeCompteurs-rtl" {  } { { "cascadeCompteurs.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""} { "Info" "ISGN_ENTITY_NAME" "1 cascadeCompteurs " "Found entity 1: cascadeCompteurs" {  } { { "cascadeCompteurs.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basculed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basculed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basculeD-rtl " "Found design unit 1: basculeD-rtl" {  } { { "basculeD.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""} { "Info" "ISGN_ENTITY_NAME" "1 basculeD " "Found entity 1: basculeD" {  } { { "basculeD.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/basculeD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_f2-rtl " "Found design unit 1: tb_f2-rtl" {  } { { "tb_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_f2 " "Found entity 1: tb_f2" {  } { { "tb_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/tb_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_avalon_f2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_avalon_f2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_avalon_f2-rtl " "Found design unit 1: bus_avalon_f2-rtl" {  } { { "bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_avalon_f2 " "Found entity 1: bus_avalon_f2" {  } { { "bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/bus_avalon_f2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670603011760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603011760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670603012258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon bus_avalon:bus_avalon_0 " "Elaborating entity \"bus_avalon\" for hierarchy \"bus_avalon:bus_avalon_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_1s bus_avalon.vhd(32) " "Verilog HDL or VHDL warning at bus_avalon.vhd(32): object \"out_1s\" assigned a value but never read" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670603012306 "|soc|bus_avalon:bus_avalon_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "valid_compas\[31..10\] bus_avalon.vhd(36) " "Using initial value X (don't care) for net \"valid_compas\[31..10\]\" at bus_avalon.vhd(36)" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012306 "|soc|bus_avalon:bus_avalon_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conversion_Adaptation bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst " "Elaborating entity \"Conversion_Adaptation\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon.vhd" "cap_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversion_degres bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst " "Elaborating entity \"conversion_degres\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|conversion_degres:conversion_degres_inst\"" {  } { { "Conversion_Adaptation.vhd" "conversion_degres_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basculeD bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|basculeD:basculeD_inst " "Elaborating entity \"basculeD\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|basculeD:basculeD_inst\"" {  } { { "Conversion_Adaptation.vhd" "basculeD_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cascadeCompteurs bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst " "Elaborating entity \"cascadeCompteurs\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\"" {  } { { "Conversion_Adaptation.vhd" "cascadeCompteurs_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_cascade " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_cascade\"" {  } { { "cascadeCompteurs.vhd" "counter_inst_cascade" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_horloge " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|cascadeCompteurs:cascadeCompteurs_inst\|counter:counter_inst_horloge\"" {  } { { "cascadeCompteurs.vhd" "counter_inst_horloge" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/cascadeCompteurs.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|edge_detector:edge_detector_inst " "Elaborating entity \"edge_detector\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|edge_detector:edge_detector_inst\"" {  } { { "Conversion_Adaptation.vhd" "edge_detector_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|registre:registre_inst " "Elaborating entity \"registre\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|registre:registre_inst\"" {  } { { "Conversion_Adaptation.vhd" "registre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|counter:counter_seconde_inst " "Elaborating entity \"counter\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|counter:counter_seconde_inst\"" {  } { { "Conversion_Adaptation.vhd" "counter_seconde_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "def_etats bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst " "Elaborating entity \"def_etats\" for hierarchy \"bus_avalon:bus_avalon_0\|Conversion_Adaptation:cap_inst\|def_etats:def_etats_inst\"" {  } { { "Conversion_Adaptation.vhd" "def_etats_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Conversion_Adaptation.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_st def_etats.vhd(24) " "VHDL Process Statement warning at def_etats.vhd(24): inferring latch(es) for signal or variable \"next_st\", which holds its previous value in one or more paths through the process" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_stop_aq def_etats.vhd(24) " "Inferred latch for \"next_st.st_stop_aq\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_acquisition def_etats.vhd(24) " "Inferred latch for \"next_st.st_acquisition\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_start_aq def_etats.vhd(24) " "Inferred latch for \"next_st.st_start_aq\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_continu def_etats.vhd(24) " "Inferred latch for \"next_st.st_continu\" at def_etats.vhd(24)" {  } { { "def_etats.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/def_etats.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012638 "|soc|bus_avalon:bus_avalon_0|Conversion_Adaptation:cap_inst|def_etats:def_etats_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon_f2 bus_avalon_f2:bus_avalon_f2_0 " "Elaborating entity \"bus_avalon_f2\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_f2_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012720 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "valid_data\[31..9\] bus_avalon_f2.vhd(34) " "Using initial value X (don't care) for net \"valid_data\[31..9\]\" at bus_avalon_f2.vhd(34)" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 34 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012726 "|soc|bus_avalon_f2:bus_avalon_f2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversionVitesseVent bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst " "Elaborating entity \"ConversionVitesseVent\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon_f2.vhd" "anemometre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|counter:inst_cascade " "Elaborating entity \"counter\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|counter:inst_cascade\"" {  } { { "ConversionVitesseVent.vhd" "inst_cascade" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|registre:inst_registre " "Elaborating entity \"registre\" for hierarchy \"bus_avalon_f2:bus_avalon_f2_0\|ConversionVitesseVent:anemometre_inst\|registre:inst_registre\"" {  } { { "ConversionVitesseVent.vhd" "inst_registre" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/ConversionVitesseVent.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_avalon_f7 bus_avalon_f7:bus_avalon_f7_0 " "Elaborating entity \"bus_avalon_f7\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\"" {  } { { "soc/synthesis/soc.vhd" "bus_avalon_f7_0" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/soc.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012903 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "code_fonction_envoie\[31..4\] bus_avalon_f7.vhd(41) " "Using initial value X (don't care) for net \"code_fonction_envoie\[31..4\]\" at bus_avalon_f7.vhd(41)" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012903 "|soc|bus_avalon_f7:bus_avalon_f7_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_barre bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst " "Elaborating entity \"gestion_barre\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\"" {  } { { "soc/synthesis/submodules/bus_avalon_f7.vhd" "barre_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/soc/synthesis/submodules/bus_avalon_f7.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Machine_etat bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst " "Elaborating entity \"Machine_etat\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|Machine_etat:Machine_etat_inst\"" {  } { { "gestion_barre.vhd" "Machine_etat_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_st Machine_etat.vhd(28) " "VHDL Process Statement warning at Machine_etat.vhd(28): inferring latch(es) for signal or variable \"next_st\", which holds its previous value in one or more paths through the process" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[0\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[0\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[1\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[1\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[2\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[2\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "codeFonction_o\[3\] Machine_etat.vhd(102) " "Inferred latch for \"codeFonction_o\[3\]\" at Machine_etat.vhd(102)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode_leds_o Machine_etat.vhd(93) " "Inferred latch for \"mode_leds_o\" at Machine_etat.vhd(93)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_tribord_10 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_tribord_10\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_babord_10 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_babord_10\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_tribord_1 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_tribord_1\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO_babord_1 Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO_babord_1\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY_tribord Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY_tribord\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY_babord Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY_babord\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_AUTO Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_AUTO\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_st.st_STBY Machine_etat.vhd(28) " "Inferred latch for \"next_st.st_STBY\" at Machine_etat.vhd(28)" {  } { { "Machine_etat.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/Machine_etat.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012959 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|Machine_etat:Machine_etat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_temps_appui_bouton bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst " "Elaborating entity \"gestion_temps_appui_bouton\" for hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst\"" {  } { { "gestion_barre.vhd" "gestion_btn_auto_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_i gestion_temps_appui_bouton.vhd(55) " "VHDL Process Statement warning at gestion_temps_appui_bouton.vhd(55): signal \"btn_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_comp gestion_temps_appui_bouton.vhd(47) " "VHDL Process Statement warning at gestion_temps_appui_bouton.vhd(47): inferring latch(es) for signal or variable \"rst_comp\", which holds its previous value in one or more paths through the process" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_comp gestion_temps_appui_bouton.vhd(47) " "Inferred latch for \"rst_comp\" at gestion_temps_appui_bouton.vhd(47)" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "tempo_appui_btn\[0\] gestion_temps_appui_bouton.vhd(71) " "Can't infer register for \"tempo_appui_btn\[0\]\" at gestion_temps_appui_bouton.vhd(71) because it does not hold its value outside the clock edge" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 71 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_appui_btn\[0\] gestion_temps_appui_bouton.vhd(47) " "Inferred latch for \"tempo_appui_btn\[0\]\" at gestion_temps_appui_bouton.vhd(47)" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "tempo_appui_btn\[1\] gestion_temps_appui_bouton.vhd(71) " "Can't infer register for \"tempo_appui_btn\[1\]\" at gestion_temps_appui_bouton.vhd(71) because it does not hold its value outside the clock edge" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 71 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempo_appui_btn\[1\] gestion_temps_appui_bouton.vhd(47) " "Inferred latch for \"tempo_appui_btn\[1\]\" at gestion_temps_appui_bouton.vhd(47)" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 "|soc|bus_avalon_f7:bus_avalon_f7_0|gestion_barre:barre_inst|gestion_temps_appui_bouton:gestion_btn_auto_inst"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "gestion_temps_appui_bouton.vhd(71) " "HDL error at gestion_temps_appui_bouton.vhd(71): couldn't implement registers for assignments on this clock edge" {  } { { "gestion_temps_appui_bouton.vhd" "" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_temps_appui_bouton.vhd" 71 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst " "Can't elaborate user hierarchy \"bus_avalon_f7:bus_avalon_f7_0\|gestion_barre:barre_inst\|gestion_temps_appui_bouton:gestion_btn_auto_inst\"" {  } { { "gestion_barre.vhd" "gestion_btn_auto_inst" { Text "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/gestion_barre.vhd" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670603012977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg " "Generated suppressed messages file C:/Users/luluj/Downloads/TP_BE_voilier/TP_BE_voilier/output_files/TP_voilier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603013248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670603015185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 09 17:23:35 2022 " "Processing ended: Fri Dec 09 17:23:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670603015185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670603015185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670603015185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603015185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670603015900 ""}
