NET "RESET_P" TIG;

NET "OSC_50MHZ" TNM_NET = "OSC_50MHZ";
TIMESPEC TS_OSC_50MHZ = PERIOD "OSC_50MHZ" 20 ns HIGH 50 % INPUT_JITTER 300 ps;

NET "DCOP[1]" TNM_NET = "DCOP1";
TIMESPEC TS_DCO1 = PERIOD "DCOP1" 5552 ps HIGH 50 %;
#TIMESPEC TS_DCO1 = PERIOD "DCOP1" 6000 ps HIGH 50 %;

NET "DCOP[2]" TNM_NET = "DCOP2";
TIMESPEC TS_DCO1 = PERIOD "DCOP1" 5552 ps HIGH 50 %;
#TIMESPEC TS_DCO2 = PERIOD "DCOP2" 6000 ps HIGH 50 %;

NET "DCOP[3]" TNM_NET = "DCOP3";
TIMESPEC TS_DCO1 = PERIOD "DCOP1" 5552 ps HIGH 50 %;
#TIMESPEC TS_DCO3 = PERIOD "DCOP3" 6000 ps HIGH 50 %;

NET "DCOP[4]" TNM_NET = "DCOP4";
TIMESPEC TS_DCO1 = PERIOD "DCOP1" 5552 ps HIGH 50 %;
#TIMESPEC TS_DCO4 = PERIOD "DCOP4" 6000 ps HIGH 50 %;

NET "OSC_50MHZ" IOSTANDARD = LVCMOS33;

# ADC 1
NET "DCOP[1]" LOC = AF16;
NET "DCOP[1]" IOSTANDARD = LVDS_33;
NET "DCON[1]" LOC = AG16;
NET "DCON[1]" IOSTANDARD = LVDS_33;
NET "FCOP[1]" LOC = AE23;
NET "FCOP[1]" IOSTANDARD = LVDS_33;
NET "FCON[1]" LOC = AF23;
NET "FCON[1]" IOSTANDARD = LVDS_33;
NET "SDATAP[1]" LOC = AD22;
NET "SDATAP[1]" IOSTANDARD = LVDS_33;
NET "SDATAN[1]" LOC = AE22;
NET "SDATAN[1]" IOSTANDARD = LVDS_33;
NET "SDATAP[2]" LOC = AE21;
NET "SDATAP[2]" IOSTANDARD = LVDS_33;
NET "SDATAN[2]" LOC = AF21;
NET "SDATAN[2]" IOSTANDARD = LVDS_33;
NET "SDATAP[3]" LOC = AE19;
NET "SDATAP[3]" IOSTANDARD = LVDS_33;
NET "SDATAN[3]" LOC = AF19;
NET "SDATAN[3]" IOSTANDARD = LVDS_33;
NET "SDATAP[4]" LOC = AE17;
NET "SDATAP[4]" IOSTANDARD = LVDS_33;
NET "SDATAN[4]" LOC = AF17;
NET "SDATAN[4]" IOSTANDARD = LVDS_33;
NET "SDATAP[5]" LOC = AE24;
NET "SDATAP[5]" IOSTANDARD = LVDS_33;
NET "SDATAN[5]" LOC = AF24;
NET "SDATAN[5]" IOSTANDARD = LVDS_33;
#fixed
#NET "SDATAP[6]" LOC = AE15;
NET "SDATAP[6]" IOSTANDARD = LVDS_33;
#fixed
#NET "SDATAN[6]" LOC = AF15;
NET "SDATAN[6]" IOSTANDARD = LVDS_33;
NET "SDATAP[7]" LOC = AF25;
NET "SDATAP[7]" IOSTANDARD = LVDS_33;
NET "SDATAN[7]" LOC = AG25;
NET "SDATAN[7]" IOSTANDARD = LVDS_33;
NET "SDATAP[8]" LOC = AG24;
NET "SDATAP[8]" IOSTANDARD = LVDS_33;
NET "SDATAN[8]" LOC = AH24;
NET "SDATAN[8]" IOSTANDARD = LVDS_33;

# ADC 2
NET "DCOP[2]" LOC = AB28;
NET "DCOP[2]" IOSTANDARD = LVDS_33;
NET "DCON[2]" LOC = AB30;
NET "DCON[2]" IOSTANDARD = LVDS_33;
NET "FCOP[2]" LOC = AE29;
NET "FCOP[2]" IOSTANDARD = LVDS_33;
NET "FCON[2]" LOC = AE30;
NET "FCON[2]" IOSTANDARD = LVDS_33;

NET "SDATAP[9]" LOC = AG29;
NET "SDATAP[9]" IOSTANDARD = LVDS_33;
NET "SDATAN[9]" LOC = AG30;
NET "SDATAN[9]" IOSTANDARD = LVDS_33;
NET "SDATAP[10]" LOC = AH30;
NET "SDATAP[10]" IOSTANDARD = LVDS_33;
NET "SDATAN[10]" LOC = AJ30;
NET "SDATAN[10]" IOSTANDARD = LVDS_33;
NET "SDATAP[11]" LOC = AJ29;
NET "SDATAP[11]" IOSTANDARD = LVDS_33;
NET "SDATAN[11]" LOC = AK29;
NET "SDATAN[11]" IOSTANDARD = LVDS_33;
NET "SDATAP[12]" LOC = AJ28;
NET "SDATAP[12]" IOSTANDARD = LVDS_33;
NET "SDATAN[12]" LOC = AK28;
NET "SDATAN[12]" IOSTANDARD = LVDS_33;
NET "SDATAP[13]" LOC = Y28;
NET "SDATAP[13]" IOSTANDARD = LVDS_33;
NET "SDATAN[13]" LOC = Y30;
NET "SDATAN[13]" IOSTANDARD = LVDS_33;
NET "SDATAP[14]" LOC = AA29;
NET "SDATAP[14]" IOSTANDARD = LVDS_33;
NET "SDATAN[14]" LOC = AA30;
NET "SDATAN[14]" IOSTANDARD = LVDS_33;
NET "SDATAP[15]" LOC = AC29;
NET "SDATAP[15]" IOSTANDARD = LVDS_33;
NET "SDATAN[15]" LOC = AC30;
NET "SDATAN[15]" IOSTANDARD = LVDS_33;
NET "SDATAP[16]" LOC = AD28;
NET "SDATAP[16]" IOSTANDARD = LVDS_33;
NET "SDATAN[16]" LOC = AD30;
NET "SDATAN[16]" IOSTANDARD = LVDS_33;

# ADC 3
NET "DCOP[3]" LOC = V26;
NET "DCOP[3]" IOSTANDARD = LVDS_33;
NET "DCON[3]" LOC = V27;
NET "DCON[3]" IOSTANDARD = LVDS_33;
NET "FCOP[3]" LOC = N29;
NET "FCOP[3]" IOSTANDARD = LVDS_33;
NET "FCON[3]" LOC = N30;
NET "FCON[3]" IOSTANDARD = LVDS_33;

NET "SDATAP[17]" LOC = P28;
NET "SDATAP[17]" IOSTANDARD = LVDS_33;
NET "SDATAN[17]" LOC = P30;
NET "SDATAN[17]" IOSTANDARD = LVDS_33;
NET "SDATAP[18]" LOC = R29;
NET "SDATAP[18]" IOSTANDARD = LVDS_33;
NET "SDATAN[18]" LOC = R30;
NET "SDATAN[18]" IOSTANDARD = LVDS_33;
NET "SDATAP[19]" LOC = T28;
NET "SDATAP[19]" IOSTANDARD = LVDS_33;
NET "SDATAN[19]" LOC = T30;
NET "SDATAN[19]" IOSTANDARD = LVDS_33;
NET "SDATAP[20]" LOC = U29;
NET "SDATAP[20]" IOSTANDARD = LVDS_33;
NET "SDATAN[20]" LOC = U30;
NET "SDATAN[20]" IOSTANDARD = LVDS_33;
NET "SDATAP[21]" LOC = J29;
NET "SDATAP[21]" IOSTANDARD = LVDS_33;
NET "SDATAN[21]" LOC = J30;
NET "SDATAN[21]" IOSTANDARD = LVDS_33;
NET "SDATAP[22]" LOC = K28;
NET "SDATAP[22]" IOSTANDARD = LVDS_33;
NET "SDATAN[22]" LOC = K30;
NET "SDATAN[22]" IOSTANDARD = LVDS_33;
NET "SDATAP[23]" LOC = L29;
NET "SDATAP[23]" IOSTANDARD = LVDS_33;
NET "SDATAN[23]" LOC = L30;
NET "SDATAN[23]" IOSTANDARD = LVDS_33;
NET "SDATAP[24]" LOC = M28;
NET "SDATAP[24]" IOSTANDARD = LVDS_33;
NET "SDATAN[24]" LOC = M30;
NET "SDATAN[24]" IOSTANDARD = LVDS_33;

# ADC 4
NET "DCOP[4]" LOC = W27;
NET "DCOP[4]" IOSTANDARD = LVDS_33;
NET "DCON[4]" LOC = W28;
NET "DCON[4]" IOSTANDARD = LVDS_33;
NET "FCOP[4]" LOC = D28;
NET "FCOP[4]" IOSTANDARD = LVDS_33;
NET "FCON[4]" LOC = D30;
NET "FCON[4]" IOSTANDARD = LVDS_33;
NET "SDATAP[25]" LOC = E29;
NET "SDATAP[25]" IOSTANDARD = LVDS_33;
NET "SDATAN[25]" LOC = E30;
NET "SDATAN[25]" IOSTANDARD = LVDS_33;
NET "SDATAP[26]" LOC = F28;
NET "SDATAP[26]" IOSTANDARD = LVDS_33;
NET "SDATAN[26]" LOC = F30;
NET "SDATAN[26]" IOSTANDARD = LVDS_33;
NET "SDATAP[27]" LOC = G29;
NET "SDATAP[27]" IOSTANDARD = LVDS_33;
NET "SDATAN[27]" LOC = G30;
NET "SDATAN[27]" IOSTANDARD = LVDS_33;
NET "SDATAP[28]" LOC = H28;
NET "SDATAP[28]" IOSTANDARD = LVDS_33;
NET "SDATAN[28]" LOC = H30;
NET "SDATAN[28]" IOSTANDARD = LVDS_33;
NET "SDATAP[29]" LOC = B27;
NET "SDATAP[29]" IOSTANDARD = LVDS_33;
NET "SDATAN[29]" LOC = A27;
NET "SDATAN[29]" IOSTANDARD = LVDS_33;
NET "SDATAP[30]" LOC = A28;
NET "SDATAP[30]" IOSTANDARD = LVDS_33;
NET "SDATAN[30]" LOC = A29;
NET "SDATAN[30]" IOSTANDARD = LVDS_33;
NET "SDATAP[31]" LOC = B29;
NET "SDATAP[31]" IOSTANDARD = LVDS_33;
NET "SDATAN[31]" LOC = B30;
NET "SDATAN[31]" IOSTANDARD = LVDS_33;
NET "SDATAP[32]" LOC = C29;
NET "SDATAP[32]" IOSTANDARD = LVDS_33;
NET "SDATAN[32]" LOC = C30;
NET "SDATAN[32]" IOSTANDARD = LVDS_33;




NET "FADC_SDIR" LOC = U27;
NET "FADC_SDIR" IOSTANDARD = LVCMOS33;
NET "FADC_CSB[1]" LOC = W30;
NET "FADC_CSB[2]" LOC = W29;
NET "FADC_CSB[3]" LOC = V30;
NET "FADC_CSB[4]" LOC = V28;
NET "FADC_SCLK" LOC = R28;
NET "FADC_SDIO" LOC = U28;

NET "TP[3]" LOC = R1;
NET "TP[4]" LOC = T1;
NET "TP[5]" LOC = U1;
NET "TP[6]" LOC = V1;
NET "TP[7]" LOC = W1;
NET "TP[8]" LOC = Y1;


NET "FADC_CSB[1]" IOSTANDARD = LVCMOS33;
NET "FADC_CSB[2]" IOSTANDARD = LVCMOS33;
NET "FADC_CSB[3]" IOSTANDARD = LVCMOS33;
NET "FADC_CSB[4]" IOSTANDARD = LVCMOS33;
NET "FADC_SCLK" IOSTANDARD = LVCMOS33;
NET "FADC_SDIO" IOSTANDARD = LVCMOS33;
#NET "TP[1]" IOSTANDARD = LVCMOS33;
#NET "TP[2]" IOSTANDARD = LVCMOS33;
NET "TP[3]" IOSTANDARD = LVCMOS33;
NET "TP[4]" IOSTANDARD = LVCMOS33;
NET "TP[5]" IOSTANDARD = LVCMOS33;
NET "TP[6]" IOSTANDARD = LVCMOS33;
NET "TP[7]" IOSTANDARD = LVCMOS33;
NET "TP[8]" IOSTANDARD = LVCMOS33;


NET "ETH_MDC" LOC = C24;
NET "ETH_MDINT" LOC = E23;
NET "ETH_MDIO" LOC = J18;
#NET "ETH_MII_TX_CLK" LOC = E16;
NET "ETH_RST_B" LOC = E24;
NET "ETH_RXD[0]" LOC = G17;
NET "ETH_RXD[1]" LOC = K19;
NET "ETH_RXD[2]" LOC = J19;
NET "ETH_RXD[3]" LOC = H17;
NET "ETH_RXD[4]" LOC = F18;
NET "ETH_RXD[5]" LOC = G18;
NET "ETH_RXD[6]" LOC = H18;
NET "ETH_RXD[7]" LOC = E19;
#NET "ETH_RX_CLK" LOC = A15;
NET "ETH_RX_DV" LOC = G19;
NET "ETH_RX_ER" LOC = F19;
NET "ETH_TXD[0]" LOC = H22;
NET "ETH_TXD[1]" LOC = J22;
NET "ETH_TXD[2]" LOC = G21;
NET "ETH_TXD[3]" LOC = H21;
NET "ETH_TXD[4]" LOC = K21;
NET "ETH_TXD[5]" LOC = J20;
NET "ETH_TXD[6]" LOC = G20;
NET "ETH_TXD[7]" LOC = F20;
NET "ETH_TX_CLK" LOC = D25;
NET "ETH_TX_EN" LOC = H19;
NET "ETH_TX_ER" LOC = K20;
NET "IIC_SCL" LOC = L24;
NET "IIC_SDA" LOC = L25;
NET "II_SPI_CS_B" LOC = AK6;
NET "II_SPI_MISO" LOC = AH7;
NET "II_SPI_MOSI" LOC = AK7;
# fixed
NET "II_SPI_SCK" LOC = AJ26;


NET "II_SPI_CS_B" IOSTANDARD = LVCMOS33;
NET "II_SPI_MISO" IOSTANDARD = LVCMOS33;
NET "II_SPI_MOSI" IOSTANDARD = LVCMOS33;
NET "II_SPI_SCK" IOSTANDARD = LVCMOS33;


NET "CLK_MODE" LOC = G9;
NET "CLK_MODE" IOSTANDARD = LVCMOS33;
NET "CLK_MODE" TIG;

NET "CPU_JMP[0]" LOC = F23;
NET "CPU_JMP[1]" LOC = F24;

NET "CPU_LED" LOC = V2;
NET "RESET_P" LOC = D24;
NET "SYS_RST" LOC = E25;

NET "PG[1]" LOC = AA10;
NET "PG[1]" IOSTANDARD = LVCMOS33;
NET "PG[2]" LOC = AA9;
NET "PG[2]" IOSTANDARD = LVCMOS33;
NET "PG[3]" LOC = AD7;
NET "PG[3]" IOSTANDARD = LVCMOS33;
NET "PG[4]" LOC = AE7;
NET "PG[4]" IOSTANDARD = LVCMOS33;
NET "PG[5]" LOC = Y9;
NET "PG[5]" IOSTANDARD = LVCMOS33;


#NET "ADC_CLKN" IOSTANDARD = LVDS_33;
#NET "ADC_CLKP" IOSTANDARD = LVDS_33;
NET "CPU_JMP[0]" IOSTANDARD = LVCMOS33;
NET "CPU_JMP[1]" IOSTANDARD = LVCMOS33;
NET "CPU_LED" IOSTANDARD = LVCMOS33;
NET "RESET_P" IOSTANDARD = LVCMOS33;
NET "SYS_RST" IOSTANDARD = LVCMOS33;
#NET "osc_50mhz" IOSTANDARD = LVCMOS33;



NET "OSC_50MHZ" LOC = AB1;
NET "ETH_RX_CLK" LOC = A16;


NET "DDR3_A[0]" LOC = D4;
NET "DDR3_A[1]" LOC = D3;
NET "DDR3_A[2]" LOC = A3;
NET "DDR3_A[3]" LOC = E5;
NET "DDR3_A[4]" LOC = C5;
NET "DDR3_A[5]" LOC = F2;
NET "DDR3_A[6]" LOC = F1;
NET "DDR3_A[7]" LOC = B3;
NET "DDR3_A[8]" LOC = B2;
NET "DDR3_A[9]" LOC = A2;
NET "DDR3_A[10]" LOC = D5;
NET "DDR3_A[11]" LOC = G4;
NET "DDR3_A[12]" LOC = A4;
NET "DDR3_BA[0]" LOC = D2;
NET "DDR3_BA[1]" LOC = D1;
NET "DDR3_BA[2]" LOC = F3;
NET "DDR3_CAS_B" LOC = B1;
NET "DDR3_CKE" LOC = C4;
NET "DDR3_CLK_N" LOC = E1;
NET "DDR3_CLK_P" LOC = E3;
NET "DDR3_DQ[0]" LOC = H4;
NET "DDR3_DQ[1]" LOC = H3;
NET "DDR3_DQ[2]" LOC = J3;
NET "DDR3_DQ[3]" LOC = J1;
NET "DDR3_DQ[4]" LOC = G3;
NET "DDR3_DQ[5]" LOC = G1;
NET "DDR3_DQ[6]" LOC = H2;
NET "DDR3_DQ[7]" LOC = H1;
NET "DDR3_DQ[8]" LOC = M4;
NET "DDR3_DQ[9]" LOC = M3;
NET "DDR3_DQ[10]" LOC = L5;
NET "DDR3_DQ[11]" LOC = L4;
NET "DDR3_DQ[12]" LOC = L3;
NET "DDR3_DQ[13]" LOC = L1;
NET "DDR3_DQ[14]" LOC = M2;
NET "DDR3_DQ[15]" LOC = M1;
NET "DDR3_LDM" LOC = K3;
NET "DDR3_LDQS_N" LOC = J4;
NET "DDR3_LDQS_P" LOC = J5;
NET "DDR3_ODT" LOC = E4;
NET "DDR3_RAS_B" LOC = C1;
NET "DDR3_RST_B" LOC = G5;
NET "DDR3_RZQ" LOC = L7;
NET "DDR3_UDM" LOC = K4;
NET "DDR3_UDQS_N" LOC = K1;
NET "DDR3_UDQS_P" LOC = K2;
NET "DDR3_WE_B" LOC = F4;
NET "DDR3_ZIO" LOC = J6;

#INST "system_i/Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_CLOCK_INST_0/V6V5V4S6.BUFGMUX_SPEED_CLK" LOC = BUFGMUX_X3Y7;
#INST "system_i/Soft_TEMAC/Soft_TEMAC/SOFT_SYS.I_TEMAC/GMII0.I_GMII_INTERFACE_0/S60.bufio_gmii_rx_clk" LOC = BUFIO2_X4Y27; # from collector


# copy/paste from eclcollector
NET "ETH_MII_TX_CLK" TNM_NET = "ETH_MII_TX_CLK";
TIMESPEC TS_ETH_MII_TX_CLK = PERIOD 7.83 ns;

NET "ETH_RX_CLK" TNM_NET = "ETH_RX_CLK";
TIMESPEC TS_ETH_RX_CLK = PERIOD 7.84 ns;



NET "ETH_MII_TX_CLK" IOSTANDARD = LVCMOS25;




NET "ETH_MII_TX_CLK" LOC = D16;


#
#NET "map_b2tt/map_encode/map_od/outn" LOC = AK15;
#NET "map_b2tt/map_encode/map_od/outp" LOC = AJ15;
#NET "map_b2tt/map_clk/clkn" LOC = AK17;
#NET "map_b2tt/map_clk/clkp" LOC = AJ17;
#NET "TTD_RSV_N" LOC = AF15;
#NET "TTD_RSV_P" LOC = AE15;
#NET "map_b2tt/map_decode/map_is/inn" LOC = AF13;
#NET "map_b2tt/map_decode/map_is/inp" LOC = AE13;

NET "VETO" LOC = AD1;


NET "ADC_CLKP[1]" LOC = AD20;
NET "ADC_CLKP[1]" IOSTANDARD = LVDS_33;
NET "ADC_CLKN[1]" LOC = AE20;
NET "ADC_CLKN[1]" IOSTANDARD = LVDS_33;

NET "ADC_CLKP[2]" LOC = AB21;
NET "ADC_CLKP[2]" IOSTANDARD = LVDS_33;
NET "ADC_CLKN[2]" LOC = AC21;
NET "ADC_CLKN[2]" IOSTANDARD = LVDS_33;

NET "ADC_CLKP[3]" LOC = AA22;
NET "ADC_CLKP[3]" IOSTANDARD = LVDS_33;
NET "ADC_CLKN[3]" LOC = AC22;
NET "ADC_CLKN[3]" IOSTANDARD = LVDS_33;

NET "ADC_CLKP[4]" LOC = AC24;
NET "ADC_CLKP[4]" IOSTANDARD = LVDS_33;
NET "ADC_CLKN[4]" LOC = AD24;
NET "ADC_CLKN[4]" IOSTANDARD = LVDS_33;


NET "VETO" IOSTANDARD = LVCMOS33;

# PlanAhead Generated physical constraints 

INST "system_i/Soft_TEMAC" AREA_GROUP = "pblock_system_i_Soft_TEMAC";
INST "system_i/MCB_DDR3" AREA_GROUP = "pblock_system_i_MCB_DDR3";
INST "system_i/microblaze_0" AREA_GROUP = "pblock_systm_i_mcrblz_0";
INST "system_i/mb_eth_ifc_0" AREA_GROUP = "pblock_systm_i_mb_eth_ifc_0";
INST "system_i/xps_iic_0" AREA_GROUP = "pblock_system_i_xps_iic_0";
INST "system_i/xps_timer_0" AREA_GROUP = "pblock_system_i_xps_timer_0";
INST "system_i/mb_plb" AREA_GROUP = "pblock_system_i_mb_plb";
INST "system_i/Generic_SPI" AREA_GROUP = "pblock_system_i_Generic_SPI";
INST "system_i/FADC_SPI" AREA_GROUP = "pblock_system_i_FADC_SPI";
INST "system_i/LEDS" AREA_GROUP = "pblock_system_i_LEDS";
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_F" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_G" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1" BEL = F7BMUX;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_F" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_G" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1" LOC = SLICE_X100Y30;

# PlanAhead Generated physical constraints 

INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[3]_Bus2IP_Data[28]_MUX_276_o1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_d2" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS_glue_set" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT2" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT3" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT4" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT5" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT6" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT7" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_irpt_read_data41" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d1_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[7]_Bus2IP_Data[24]_MUX_284_o1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1_1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1_2" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_01" BEL = A5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<27>1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<27>2" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_6" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_7" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<4>11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT81" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int_rstpot1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT111" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Dout_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0408_inv2" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/wrack_ff_chain1" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_4" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_5" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_6" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_7" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count21" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_272_o11" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count31" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<2>11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS_glue_set" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_d1" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count41" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_do_the_cmd_GND_15_o_MUX_221_o11" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count51" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<2>1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_205_o1" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_fe_transfer_start_AND_150_o1" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_RdAck" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<3>1" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_6" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_7" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<24>" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<26>" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_WrAck_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Din" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW0" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1_rstpot_SW0" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW2" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<5>1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i_SPIXfer_done_AND_4_o1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/Wr_ce_reduce_ack_gen_Bus2IP_Slave_Sel_Reg_WrCE_AND_122_o1" BEL = A5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/FF_WRACK" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[2]_Bus2IP_Data[29]_MUX_274_o11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i_glue_rst" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_3" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_4" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_5" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_6" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_7" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_8" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_9" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<6>1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_d1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GEN_FOR_SHARED.addr_cntl_ns_GND_15_o_MUX_226_o11" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv11" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS12" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<7>1" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig_rstpot_SW0" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_SW0" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_270_o11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_addrack_i" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT111" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT121" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_inv_01" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<8>1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT211" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_fe1_transfer_start_AND_152_o1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0448_inv1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT221" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count31" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_irpt_rdack11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_96_o1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_rstpot_SW0" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_bits34_Reset1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int_SW0" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int_SW1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT311" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS_glue_set" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT321" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Dout" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe_sr_7_Rx_Empty_i_AND_22_o1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count_xor<0>11_INV_0" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT411" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition1_SW1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/data_timeout" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT421" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_7" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Control_Reg<0>_mmx_out71" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_RdAck_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4_rstpot1_SW0" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT12" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy_glue_set" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT22" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT32" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_0" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_1" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_glue_set" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT42" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS111" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_2" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Reg2SA_Control_Reg_Data<0>1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS112" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_3" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS113" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS114" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT51" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS115" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_6" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_7" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT61" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT71" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int_glue_set" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count_xor<1>11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT81" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS_glue_set" BEL = D5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_WrAck" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Reg2SA_Control_Reg_Data<1>1" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i_glue_rst" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_0" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_1" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_rdack_d1" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_2" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_3" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_rstpot_SW0" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_4" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_5" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_6" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_7" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition2" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Din_rstpot" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/modf_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_280_o11" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d1" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d2" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_cy<2>1" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<24>_SW0" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Wr_ce_reduce_ack_gen_Bus2IP_Transmit_Reg_WrCE_AND_23_o1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4_rstpot1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no_d1" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS_glue_set" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_val1" BEL = A5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Reset_Mst_N_Slv_OR_267_o1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_4" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_5" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_6" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21_rstpot" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16_rstpot" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_7" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>2" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>3" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_wrack1" BEL = A5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<26>_SW0" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_169_o1" BEL = B5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/tx_Reg_Reset1" BEL = A5LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>2" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>3" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS_glue_set" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_d1" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_1" BEL = B5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_2" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_3" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_4" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_5" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/wr_ce_or_reduce_fifo_no<17>1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<0>11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no_d1" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>2" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>3" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/modf" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Interrupt_WrCE[10]_column_sel[0]_AND_91_o1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SS_Asserted_1dly" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>1" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>2" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>3" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[4]_Bus2IP_Data[27]_MUX_278_o11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv2" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv3" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7" BEL = D5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_3" BEL = C5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_0" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_1" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_2" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_3" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_4" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_5" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_7" BEL = CFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_glue_set" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr1" BEL = D6LUT;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/decode_s_h_cs1" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en11" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<1>11" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/rd_ce_or_reduce_fifo_no<16>1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3_rstpot" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18" BEL = DFF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19" BEL = BFF;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<25>1" BEL = A6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Reset_OR_DriverANDClockEnable2" BEL = C6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_wrack_d1" BEL = A5FF;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_50_o_inv_01" BEL = B6LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1" BEL = C5LUT;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_d1" BEL = AFF;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Interrupt_WrCE[10]_column_sel[0]_AND_91_o1" LOC = SLICE_X86Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/modf" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>3" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SS_Asserted_1dly" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>2" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17_rstpot" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<28>1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>2" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no_d1" LOC = SLICE_X84Y38;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<29>3" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[4]_Bus2IP_Data[27]_MUX_278_o11" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<0>11" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv2" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv3" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_rstpot" LOC = SLICE_X106Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/wr_ce_or_reduce_fifo_no<17>1" LOC = SLICE_X84Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3" LOC = SLICE_X84Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_2" LOC = SLICE_X91Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_3" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_5" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_0" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_4" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_5" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[3]_Bus2IP_Data[28]_MUX_276_o1" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_d2" LOC = SLICE_X103Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_d1" LOC = SLICE_X103Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_wrack_i1" LOC = SLICE_X73Y54;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_50_o_inv_01" LOC = SLICE_X85Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_wrack_d1" LOC = SLICE_X86Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Reset_OR_DriverANDClockEnable2" LOC = SLICE_X106Y27;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<25>1" LOC = SLICE_X88Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_3_rstpot" LOC = SLICE_X84Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/rd_ce_or_reduce_fifo_no<16>1" LOC = SLICE_X85Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<1>11" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_INCLUDE_DATA_PHASE_WDT.dpto_cntr_ld_en11" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/decode_s_h_cs1" LOC = SLICE_X74Y46;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i" LOC = SLICE_X90Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr1" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0" LOC = SLICE_X84Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_7" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_4_rstpot" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_5" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_1" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_6" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_3" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_18_rstpot" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_7" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_2" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_4" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_3" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_2" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_1" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_status_reg_0" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4" LOC = SLICE_X105Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_8" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_2" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_3" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT1" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT2" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT3" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT4" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT5" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT6" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT7" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_irpt_read_data41" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1" LOC = SLICE_X85Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d1_rstpot" LOC = SLICE_X97Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[7]_Bus2IP_Data[24]_MUX_284_o1" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1_1" LOC = SLICE_X100Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1_2" LOC = SLICE_X89Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_rstpot" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs_01" LOC = SLICE_X85Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<27>1" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<27>2" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_0" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_1" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_2" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_3" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_4" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_5" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_6" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Shift_Reg_7" LOC = SLICE_X99Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int" LOC = SLICE_X103Y28;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<4>11" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT81" LOC = SLICE_X100Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_rstpot" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int_rstpot1" LOC = SLICE_X103Y28;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Shift_Reg[0]_Shift_Reg[0]_mux_50_OUT111" LOC = SLICE_X101Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Dout_rstpot" LOC = SLICE_X101Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0408_inv2" LOC = SLICE_X101Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/wrack_ff_chain1" LOC = SLICE_X94Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS" LOC = SLICE_X94Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/Reset2IP_Reset1" LOC = SLICE_X85Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_0" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_1" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_2" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_3" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_4" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_5" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_6" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_20_rstpot" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Register_Data_7" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_1_rstpot" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count21" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[1]_Bus2IP_Data[30]_MUX_272_o11" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count31" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_xor<2>11" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_d1" LOC = SLICE_X100Y30;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no_rstpot" LOC = SLICE_X86Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count41" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_do_the_cmd_GND_15_o_MUX_221_o11" LOC = SLICE_X78Y44;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count51" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10_rstpot" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<2>1" LOC = SLICE_X91Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_data_ack_OR_205_o1" LOC = SLICE_X85Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_fe_transfer_start_AND_150_o1" LOC = SLICE_X102Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7_rstpot" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_rstpot" LOC = SLICE_X86Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_RdAck" LOC = SLICE_X85Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_0" LOC = SLICE_X90Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_1" LOC = SLICE_X90Y36;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<3>1" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_2" LOC = SLICE_X90Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_3" LOC = SLICE_X90Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_4" LOC = SLICE_X91Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_5" LOC = SLICE_X91Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_6" LOC = SLICE_X91Y36;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/register_Data_r_7" LOC = SLICE_X91Y36;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_be_i_0_rstpot" LOC = SLICE_X84Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_0" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_2" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/register_Data_int_3" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<24>" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<26>" LOC = SLICE_X88Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_WrAck_rstpot" LOC = SLICE_X87Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Din" LOC = SLICE_X97Y33;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW0" LOC = SLICE_X76Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW1" LOC = SLICE_X79Y44;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1_rstpot_SW0" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1_SW2" LOC = SLICE_X76Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_wrdack_i" LOC = SLICE_X73Y54;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<5>1" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i_SPIXfer_done_AND_4_o1" LOC = SLICE_X90Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/Wr_ce_reduce_ack_gen_Bus2IP_Slave_Sel_Reg_WrCE_AND_122_o1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16_rstpot" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21_rstpot" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/FF_WRACK" LOC = SLICE_X94Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[2]_Bus2IP_Data[29]_MUX_274_o11" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_0" LOC = SLICE_X83Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_1" LOC = SLICE_X83Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_2" LOC = SLICE_X83Y43;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_5_Tx_Empty_i_glue_rst" LOC = SLICE_X90Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_3" LOC = SLICE_X89Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_4" LOC = SLICE_X89Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_5" LOC = SLICE_X93Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_6" LOC = SLICE_X93Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_7" LOC = SLICE_X93Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_8" LOC = SLICE_X93Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_register_data_int_9" LOC = SLICE_X92Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" LOC = SLICE_X85Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<6>1" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_d1" LOC = SLICE_X101Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Mmux_GEN_FOR_SHARED.addr_cntl_ns_GND_15_o_MUX_226_o11" LOC = SLICE_X77Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0440_inv11" LOC = SLICE_X103Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_17_rstpot" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS12" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<7>1" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig_rstpot_SW0" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Loading_SR_Reg_int1_SW0" LOC = SLICE_X101Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[0]_Bus2IP_Data[31]_MUX_270_o11" LOC = SLICE_X91Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_addrack_i" LOC = SLICE_X78Y44;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig_rstpot" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT111" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT121" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_inv_01" LOC = SLICE_X105Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg" LOC = SLICE_X86Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out[8]_GND_43_o_mux_5_OUT<8>1" LOC = SLICE_X88Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT211" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_fe1_transfer_start_AND_152_o1" LOC = SLICE_X102Y29;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/_n0448_inv1" LOC = SLICE_X106Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT221" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count31" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_irpt_rdack11" LOC = SLICE_X84Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_96_o1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_rstpot_SW0" LOC = SLICE_X96Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/control_bits34_Reset1" LOC = SLICE_X85Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_22" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int_SW0" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_23" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_24" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int_SW1" LOC = SLICE_X84Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_25" LOC = SLICE_X88Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_26" LOC = SLICE_X88Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" LOC = SLICE_X89Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT311" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_27" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[7].RST_FLOPS_glue_set" LOC = SLICE_X94Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" LOC = SLICE_X90Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT321" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start_rstpot" LOC = SLICE_X96Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Dout" LOC = SLICE_X101Y31;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe_sr_7_Rx_Empty_i_AND_22_o1" LOC = SLICE_X89Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count_xor<0>11_INV_0" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_0" LOC = SLICE_X91Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT411" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_1" LOC = SLICE_X91Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/reset_trig" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_2" LOC = SLICE_X91Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_3" LOC = SLICE_X91Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition1_SW1" LOC = SLICE_X75Y46;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_4" LOC = SLICE_X88Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/data_timeout" LOC = SLICE_X87Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_5" LOC = SLICE_X88Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT421" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/ip_irpt_enable_reg_7" LOC = SLICE_X88Y42;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_int" LOC = SLICE_X85Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Control_Reg<0>_mmx_out71" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_rstpot" LOC = SLICE_X84Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_RdAck_rstpot" LOC = SLICE_X85Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4_rstpot1_SW0" LOC = SLICE_X105Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT12" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy_glue_set" LOC = SLICE_X77Y44;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0" LOC = SLICE_X84Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1" LOC = SLICE_X84Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2" LOC = SLICE_X84Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT22" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_3" LOC = SLICE_X84Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_0" LOC = SLICE_X72Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_be_reg_3" LOC = SLICE_X72Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT32" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_0" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_1" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_glue_set" LOC = SLICE_X101Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT42" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS111" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_2" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Reg2SA_Control_Reg_Data<0>1" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS112" LOC = SLICE_X64Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_3" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS113" LOC = SLICE_X67Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_rstpot" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i" LOC = SLICE_X88Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_4" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS114" LOC = SLICE_X69Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_19_rstpot" LOC = SLICE_X85Y38;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_5" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT51" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I/Mmux_CS115" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_6" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0110_7" LOC = SLICE_X97Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_rddbus_i_0" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT61" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_rstpot" LOC = SLICE_X85Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int" LOC = SLICE_X101Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT71" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/sck_o_int_glue_set" LOC = SLICE_X102Y28;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Ratio_Count_xor<1>11" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mmux_Receive_Data[0]_rx_shft_reg[0]_mux_5_OUT81" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no" LOC = SLICE_X85Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[6].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Intr2Bus_WrAck" LOC = SLICE_X87Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_CONTROL_REG_1/Reg2SA_Control_Reg_Data<1>1" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/INFERRED_GEN.icount_out_0_rstpot" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/sr_7_Rx_Empty_i_glue_rst" LOC = SLICE_X88Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/drr_Overrun_strobe" LOC = SLICE_X89Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_0" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_1" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_rdack_d1" LOC = SLICE_X84Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_2" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_3" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/I_OR_CS/USE_MUXCY_OR_GEN.BUS_WIDTH_FOR_GEN[0].OR_BITS_I/LESSTHAN4_GEN.or_tmp<2><1>1" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger_rstpot_SW0" LOC = SLICE_X106Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_4" LOC = SLICE_X94Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_5" LOC = SLICE_X95Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_6" LOC = SLICE_X96Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Receive_Data_7" LOC = SLICE_X95Y31;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_WrAck_fifo_no_rstpot" LOC = SLICE_X85Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/ip2bus_rdack_i1" LOC = SLICE_X73Y54;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.rearbitrate_condition2" LOC = SLICE_X74Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Serial_Din_rstpot" LOC = SLICE_X97Y33;
INST "system_i/FADC_SPI/FADC_SPI/I_STATUS_REG/modf_rstpot" LOC = SLICE_X90Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/Mmux_ip_irpt_status_reg[5]_Bus2IP_Data[26]_MUX_280_o11" LOC = SLICE_X89Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d1" LOC = SLICE_X97Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_pulse_d2" LOC = SLICE_X93Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_cy<2>1" LOC = SLICE_X104Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_10" LOC = SLICE_X68Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_11" LOC = SLICE_X68Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_12" LOC = SLICE_X66Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_13" LOC = SLICE_X66Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_14" LOC = SLICE_X66Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8" LOC = SLICE_X86Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_20" LOC = SLICE_X65Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_15" LOC = SLICE_X66Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_21" LOC = SLICE_X65Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_16" LOC = SLICE_X64Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_22" LOC = SLICE_X65Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_17" LOC = SLICE_X64Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_23" LOC = SLICE_X65Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_18" LOC = SLICE_X64Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_24" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_19" LOC = SLICE_X64Y50;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_25" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<24>_SW0" LOC = SLICE_X85Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_26" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_27" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_28" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_29" LOC = SLICE_X75Y47;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/Wr_ce_reduce_ack_gen_Bus2IP_Transmit_Reg_WrCE_AND_23_o1" LOC = SLICE_X98Y34;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_4_rstpot1" LOC = SLICE_X105Y26;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h" LOC = SLICE_X84Y44;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no_d1" LOC = SLICE_X85Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[5].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/transfer_start" LOC = SLICE_X96Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22" LOC = SLICE_X80Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23" LOC = SLICE_X80Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20_rstpot" LOC = SLICE_X85Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24" LOC = SLICE_X80Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29" LOC = SLICE_X89Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Mcount_Count_val1" LOC = SLICE_X105Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Reset_Mst_N_Slv_OR_267_o1" LOC = SLICE_X103Y28;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_0" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_1" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_2" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/ip2Bus_RdAck_fifo_no" LOC = SLICE_X86Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_3" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_4" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_rstpot" LOC = SLICE_X84Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_5" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/sw_rst_cond_d1_rstpot" LOC = SLICE_X91Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_6" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_21_rstpot" LOC = SLICE_X84Y42;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_16_rstpot" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/rx_shft_reg_mode_0011_7" LOC = SLICE_X94Y31;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" LOC = SLICE_X73Y54;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>1" LOC = SLICE_X91Y38;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>2" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_0" LOC = SLICE_X72Y47;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<30>3" LOC = SLICE_X90Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_INTERRUPT_CONTROL/irpt_wrack1" LOC = SLICE_X86Y40;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_1" LOC = SLICE_X72Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/sl_busy" LOC = SLICE_X77Y44;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_2" LOC = SLICE_X72Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_3" LOC = SLICE_X72Y47;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_4" LOC = SLICE_X69Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_5" LOC = SLICE_X69Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_6" LOC = SLICE_X69Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_7" LOC = SLICE_X69Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_8" LOC = SLICE_X68Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_abus_reg_9" LOC = SLICE_X68Y49;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" LOC = SLICE_X80Y43;
INST "system_i/FADC_SPI/FADC_SPI/_n0137<26>_SW0" LOC = SLICE_X88Y43;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/Bus_Reset_clear_sl_busy_OR_169_o1" LOC = SLICE_X74Y46;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Count_trigger" LOC = SLICE_X106Y27;
INST "system_i/FADC_SPI/FADC_SPI/MAP_SIGNALS_AND_REG_WITHOUT_FIFOS.I_RECEIVE_REG/tx_Reg_Reset1" LOC = SLICE_X89Y40;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>1" LOC = SLICE_X89Y39;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>2" LOC = SLICE_X89Y39;
INST "system_i/FADC_SPI/FADC_SPI/_n0133<31>3" LOC = SLICE_X89Y39;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_8_rstpot" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/plb_rnw_reg" LOC = SLICE_X82Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_SOFT_RESET/RESET_FLOPS[4].RST_FLOPS_glue_set" LOC = SLICE_X95Y37;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/SPIXfer_done_int_d1" LOC = SLICE_X98Y32;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/GEN_FOR_SHARED.addr_cntl_cs" LOC = SLICE_X77Y45;
INST "system_i/FADC_SPI/FADC_SPI/I_PLBv46_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_10" LOC = SLICE_X87Y41;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_0" LOC = SLICE_X107Y27;
INST "system_i/FADC_SPI/FADC_SPI/I_SPI_MODULE/Ratio_Count_1" LOC = SLICE_X107Y27;


