![image](https://github.com/Sneha-Sri-dulam/Single_cycle_codes/assets/142168940/fb93de21-9d48-45d6-aaa2-5d78cf25a53d)
RISC_V_SINGLE_CYCLE_PROCESSOR

Implemented

R	:ADD, SUB, SLL, SLT, XOR, SRL,OR, AND

I :ADDI,LW

S:	SW

B	:BEQ

U:	LUI

J:	JAL

