

================================================================
== Vitis HLS Report for 'projPos22_Pipeline_projPos'
================================================================
* Date:           Fri Jan  9 14:30:15 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.235 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- projPos  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      787|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       96|     -|
|Register             |        -|      -|     1102|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1102|      883|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_1_no_dsp_1_U478  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U479  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U480  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U481  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U482  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U483  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U484  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    |dcmp_64ns_64ns_1_1_no_dsp_1_U485  |dcmp_64ns_64ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln393_fu_217_p2        |         +|   0|  0|  31|          31|           1|
    |and_ln401_1_fu_670_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_2_fu_679_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_3_fu_688_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_4_fu_697_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_5_fu_706_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_6_fu_715_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_7_fu_724_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln401_fu_661_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln393_fu_211_p2       |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln401_10_fu_485_p2    |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_11_fu_491_p2    |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_12_fu_517_p2    |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_13_fu_523_p2    |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_14_fu_549_p2    |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_15_fu_555_p2    |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_1_fu_331_p2     |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_2_fu_357_p2     |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_3_fu_363_p2     |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_4_fu_389_p2     |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_5_fu_395_p2     |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_6_fu_421_p2     |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_7_fu_427_p2     |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_8_fu_453_p2     |      icmp|   0|  0|   4|          11|           2|
    |icmp_ln401_9_fu_459_p2     |      icmp|   0|  0|  26|          52|           1|
    |icmp_ln401_fu_325_p2       |      icmp|   0|  0|   4|          11|           2|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |or_ln401_1_fu_666_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_2_fu_675_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_3_fu_684_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_4_fu_693_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_5_fu_702_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_6_fu_711_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_7_fu_720_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln401_fu_657_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln404_1_fu_736_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_2_fu_743_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_3_fu_750_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_4_fu_757_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_5_fu_764_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_6_fu_771_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_7_fu_778_p3   |    select|   0|  0|  58|           1|           1|
    |select_ln404_fu_729_p3     |    select|   0|  0|  58|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 787|         593|          84|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load            |  32|          2|   31|         62|
    |i_fu_124                           |  32|          2|   31|         62|
    |primalInfeasBound_fifo_ub_i_blk_n  |   8|          2|    1|          2|
    |primalInfeasRay_SVfifo_ub_i_blk_n  |   8|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  96|         12|   66|        132|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |i_fu_124                             |  31|   0|   31|          0|
    |icmp_ln401_10_reg_922                |   1|   0|    1|          0|
    |icmp_ln401_10_reg_922_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_11_reg_927                |   1|   0|    1|          0|
    |icmp_ln401_11_reg_927_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_12_reg_932                |   1|   0|    1|          0|
    |icmp_ln401_12_reg_932_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_13_reg_937                |   1|   0|    1|          0|
    |icmp_ln401_13_reg_937_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_14_reg_942                |   1|   0|    1|          0|
    |icmp_ln401_14_reg_942_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_15_reg_947                |   1|   0|    1|          0|
    |icmp_ln401_15_reg_947_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln401_1_reg_877                 |   1|   0|    1|          0|
    |icmp_ln401_1_reg_877_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_2_reg_882                 |   1|   0|    1|          0|
    |icmp_ln401_2_reg_882_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_3_reg_887                 |   1|   0|    1|          0|
    |icmp_ln401_3_reg_887_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_4_reg_892                 |   1|   0|    1|          0|
    |icmp_ln401_4_reg_892_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_5_reg_897                 |   1|   0|    1|          0|
    |icmp_ln401_5_reg_897_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_6_reg_902                 |   1|   0|    1|          0|
    |icmp_ln401_6_reg_902_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_7_reg_907                 |   1|   0|    1|          0|
    |icmp_ln401_7_reg_907_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_8_reg_912                 |   1|   0|    1|          0|
    |icmp_ln401_8_reg_912_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_9_reg_917                 |   1|   0|    1|          0|
    |icmp_ln401_9_reg_917_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln401_reg_872                   |   1|   0|    1|          0|
    |icmp_ln401_reg_872_pp0_iter2_reg     |   1|   0|    1|          0|
    |tmp_10_reg_977                       |   1|   0|    1|          0|
    |tmp_12_reg_982                       |   1|   0|    1|          0|
    |tmp_14_reg_987                       |   1|   0|    1|          0|
    |tmp_1_reg_952                        |   1|   0|    1|          0|
    |tmp_3_reg_957                        |   1|   0|    1|          0|
    |tmp_5_reg_962                        |   1|   0|    1|          0|
    |tmp_7_reg_967                        |   1|   0|    1|          0|
    |tmp_9_reg_972                        |   1|   0|    1|          0|
    |trunc_ln395_1_reg_854                |  64|   0|   64|          0|
    |trunc_ln395_1_reg_854_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_2_reg_860                |  64|   0|   64|          0|
    |trunc_ln395_2_reg_860_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_3_reg_866                |  64|   0|   64|          0|
    |trunc_ln395_3_reg_866_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_7_reg_830                |  64|   0|   64|          0|
    |trunc_ln395_7_reg_830_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_8_reg_836                |  64|   0|   64|          0|
    |trunc_ln395_8_reg_836_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_9_reg_842                |  64|   0|   64|          0|
    |trunc_ln395_9_reg_842_pp0_iter2_reg  |  64|   0|   64|          0|
    |trunc_ln395_reg_824                  |  64|   0|   64|          0|
    |trunc_ln395_reg_824_pp0_iter2_reg    |  64|   0|   64|          0|
    |trunc_ln395_s_reg_848                |  64|   0|   64|          0|
    |trunc_ln395_s_reg_848_pp0_iter2_reg  |  64|   0|   64|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1102|   0| 1102|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|   projPos22_Pipeline_projPos|  return value|
|primalInfeasRay_SVfifo_ub_i_dout            |   in|  512|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_empty_n         |   in|    1|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasRay_SVfifo_ub_i_read            |  out|    1|     ap_fifo|  primalInfeasRay_SVfifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_din             |  out|  512|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_num_data_valid  |   in|    3|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_fifo_cap        |   in|    3|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_full_n          |   in|    1|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|primalInfeasBound_fifo_ub_i_write           |  out|    1|     ap_fifo|  primalInfeasBound_fifo_ub_i|       pointer|
|p_read                                      |   in|   32|     ap_none|                       p_read|        scalar|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

