// Seed: 1224875205
module module_0;
  logic id_1;
  ;
  wire id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_7 = 32'd26,
    parameter id_9 = 32'd72
) (
    _id_1,
    id_2,
    id_3[(id_7) : id_1],
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10
);
  output wire id_10;
  inout wire _id_9;
  input wire id_8;
  input wire _id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire _id_1;
  assign id_5[1 : id_9] = id_1;
endmodule
