Analysis & Synthesis report for msx_Mister
Thu Dec 26 09:38:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |Mister_top|hdmi:hdmi|state
 11. State Machine - |Mister_top|keyboard:keyb|keymap_seq_s
 12. State Machine - |Mister_top|ssdram256Mb:ram|SdrRoutine_v
 13. State Machine - |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated
 22. Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated
 23. Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated
 24. Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_q7h1:auto_generated
 25. Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated
 26. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated
 27. Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated
 28. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_2l71:auto_generated
 29. Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_oe71:auto_generated
 30. Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_bc01:auto_generated
 31. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_v311:auto_generated
 32. Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_0411:auto_generated
 33. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_9901:auto_generated
 34. Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_a901:auto_generated
 35. Parameter Settings for User Entity Instance: pll1:pll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: msx:the_msx
 38. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu
 39. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0
 40. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode
 41. Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu
 42. Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp
 43. Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo
 44. Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem
 45. Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl
 46. Parameter Settings for User Entity Instance: ssdram256Mb:ram
 47. Parameter Settings for User Entity Instance: spram:vram
 48. Parameter Settings for User Entity Instance: dac:audiol
 49. Parameter Settings for User Entity Instance: dac:audior
 50. Parameter Settings for User Entity Instance: debounce:btnscl
 51. Parameter Settings for User Entity Instance: vga:vga|dpram:frbuff
 52. Parameter Settings for User Entity Instance: hdmi:hdmi
 53. Parameter Settings for User Entity Instance: hdmi:hdmi|hdmi_delay_line:delay_line
 54. Parameter Settings for User Entity Instance: hdmi:hdmi|hdmidataencoder:dataenc
 55. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A
 56. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B
 57. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo
 58. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
 59. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
 60. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
 61. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
 62. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
 63. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
 64. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
 65. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
 66. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
 67. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
 68. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
 69. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
 70. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
 71. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
 72. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
 73. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg
 74. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh
 75. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh
 76. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg
 77. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding
 78. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh
 79. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh
 80. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh
 81. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh
 82. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh
 83. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh
 84. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer
 85. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer
 86. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer
 87. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh
 88. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding
 89. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit
 90. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
 91. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc
 92. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr
 93. Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
 94. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0
 95. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2
 96. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5
 97. Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8
 98. Parameter Settings for Inferred Entity Instance: vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0
 99. Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0
100. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0
101. Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0
102. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0
103. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0
104. Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1
105. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0
106. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0
107. Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0
108. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0
109. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0
110. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0
111. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0
112. Parameter Settings for Inferred Entity Instance: vga:vga|lpm_mult:Mult0
113. Parameter Settings for Inferred Entity Instance: vga:vga|lpm_mult:Mult1
114. Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0
115. Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0
116. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0
117. Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1
118. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult5
119. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult6
120. Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0
121. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult4
122. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult3
123. Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0
124. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult2
125. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult0
126. Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult1
127. Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0
128. altpll Parameter Settings by Entity Instance
129. altsyncram Parameter Settings by Entity Instance
130. lpm_mult Parameter Settings by Entity Instance
131. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"
132. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op"
133. Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B"
134. Port Connectivity Checks: "jt51_wrapper:jt51"
135. Port Connectivity Checks: "hdmi:hdmi"
136. Port Connectivity Checks: "vga:vga|dpram:frbuff"
137. Port Connectivity Checks: "vga:vga"
138. Port Connectivity Checks: "dac:audior"
139. Port Connectivity Checks: "dac:audiol"
140. Port Connectivity Checks: "mixeru:mixer"
141. Port Connectivity Checks: "keyboard:keyb|keymap:keymap"
142. Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port"
143. Port Connectivity Checks: "keyboard:keyb"
144. Port Connectivity Checks: "ssdram256Mb:ram"
145. Port Connectivity Checks: "msx:the_msx|memoryctl:memctl"
146. Port Connectivity Checks: "msx:the_msx|escci:escci"
147. Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"
148. Port Connectivity Checks: "msx:the_msx|swioports:swiop"
149. Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"
150. Port Connectivity Checks: "msx:the_msx|YM2149:psg"
151. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"
152. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b"
153. Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"
154. Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"
155. Port Connectivity Checks: "msx:the_msx|T80a:cpu"
156. Port Connectivity Checks: "msx:the_msx"
157. Port Connectivity Checks: "clocks:clks"
158. Port Connectivity Checks: "pll2:pll2"
159. Post-Synthesis Netlist Statistics for Top Partition
160. Elapsed Time Per Partition
161. Analysis & Synthesis Messages
162. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 26 09:38:29 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; msx_Mister                                  ;
; Top-level Entity Name              ; Mister_top                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 17,027                                      ;
;     Total combinational functions  ; 11,926                                      ;
;     Dedicated logic registers      ; 7,980                                       ;
; Total registers                    ; 7980                                        ;
; Total pins                         ; 86                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 475,602                                     ;
; Embedded Multiplier 9-bit elements ; 21                                          ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C8       ;                    ;
; Top-level entity name                                            ; Mister_top         ; msx_Mister         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Power-Up Don't Care                                              ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; ../../src/syn-Mister/Mister_top.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd                                ;         ;
; ../../src/syn-Mister/pll1.vhd                                                       ; yes             ; User Wizard-Generated File                            ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd                                      ;         ;
; ../../src/syn-Mister/pll2.vhd                                                       ; yes             ; User Wizard-Generated File                            ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd                                      ;         ;
; ../../src/msx_pack.vhd                                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx_pack.vhd                                             ;         ;
; ../../src/msx.vhd                                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd                                                  ;         ;
; ../../src/clocks.vhd                                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd                                               ;         ;
; ../../src/cpu/t80a.vhd                                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd                                             ;         ;
; ../../src/cpu/t80_reg.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd                                          ;         ;
; ../../src/cpu/t80_pack.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_pack.vhd                                         ;         ;
; ../../src/cpu/t80_mcode.vhd                                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd                                        ;         ;
; ../../src/cpu/t80_alu.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd                                          ;         ;
; ../../src/cpu/t80.vhd                                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd                                              ;         ;
; ../../src/rom/ipl_rom.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd                                          ;         ;
; ../../src/ram/spram.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd                                            ;         ;
; ../../src/ram/dpram.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd                                            ;         ;
; ../../src/ram/ssdram256Mb.vhd                                                       ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd                                      ;         ;
; ../../src/audio/YM2149.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd                                         ;         ;
; ../../src/audio/mixeru.vhd                                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd                                         ;         ;
; ../../src/audio/dac.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd                                            ;         ;
; ../../src/video/vdp18/vdp18_core.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd                               ;         ;
; ../../src/video/vdp18/vdp18_pack-p.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd                             ;         ;
; ../../src/video/vdp18/vdp18_sprite.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd                             ;         ;
; ../../src/video/vdp18/vdp18_pattern.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd                            ;         ;
; ../../src/video/vdp18/vdp18_hor_vert.vhd                                            ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd                           ;         ;
; ../../src/video/vdp18/vdp18_ctrl.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd                               ;         ;
; ../../src/video/vdp18/vdp18_cpuio.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd                              ;         ;
; ../../src/video/vdp18/vdp18_col_mux.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd                            ;         ;
; ../../src/video/vdp18/vdp18_clk_gen.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd                            ;         ;
; ../../src/video/vdp18/vdp18_addr_mux.vhd                                            ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd                           ;         ;
; ../../src/video/vdp18/vdp18_palette.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd                            ;         ;
; ../../src/video/dblscan.vhd                                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd                                        ;         ;
; ../../src/video/vga.vhd                                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd                                            ;         ;
; ../../src/hdmi2/hdmidelay.vhd                                                       ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd                                      ;         ;
; ../../src/hdmi2/hdmidataencoder.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v                                  ;         ;
; ../../src/hdmi2/hdmi.vhd                                                            ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd                                           ;         ;
; ../../src/hdmi2/encoder.vhd                                                         ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd                                        ;         ;
; ../../src/shared/debounce.vhd                                                       ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd                                      ;         ;
; ../../src/shared/fifo.vhd                                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd                                          ;         ;
; ../../src/peripheral/memoryctl.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd                                 ;         ;
; ../../src/peripheral/keyboard.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd                                  ;         ;
; ../../src/peripheral/keymap.vhd                                                     ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd                                    ;         ;
; ../../src/peripheral/ps2_iobase.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd                                ;         ;
; ../../src/peripheral/pio.vhd                                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd                                       ;         ;
; ../../src/peripheral/spi.vhd                                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd                                       ;         ;
; ../../src/peripheral/swioports.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd                                 ;         ;
; ../../src/peripheral/exp_slot.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd                                  ;         ;
; ../../src/peripheral/romnextor.vhd                                                  ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd                                 ;         ;
; ../../src/peripheral/escci/escci.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd                               ;         ;
; ../../src/peripheral/escci/scc_wave.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd                            ;         ;
; ../../src/audio/jt51/jt51_wrapper.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd                              ;         ;
; ../../src/audio/jt51/jt51_timers.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v                                 ;         ;
; ../../src/audio/jt51/jt51_sh.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v                                     ;         ;
; ../../src/audio/jt51/jt51_reg.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v                                    ;         ;
; ../../src/audio/jt51/jt51_pm.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v                                     ;         ;
; ../../src/audio/jt51/jt51_phrom.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v                                  ;         ;
; ../../src/audio/jt51/jt51_phinc_rom.v                                               ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v                              ;         ;
; ../../src/audio/jt51/jt51_pg.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v                                     ;         ;
; ../../src/audio/jt51/jt51_op.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v                                     ;         ;
; ../../src/audio/jt51/jt51_noise_lfsr.v                                              ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v                             ;         ;
; ../../src/audio/jt51/jt51_noise.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v                                  ;         ;
; ../../src/audio/jt51/jt51_mod.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v                                    ;         ;
; ../../src/audio/jt51/jt51_mmr.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v                                    ;         ;
; ../../src/audio/jt51/jt51_lin2exp.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v                                ;         ;
; ../../src/audio/jt51/jt51_lfo_lfsr.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v                               ;         ;
; ../../src/audio/jt51/jt51_lfo.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v                                    ;         ;
; ../../src/audio/jt51/jt51_kon.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v                                    ;         ;
; ../../src/audio/jt51/jt51_exprom.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v                                 ;         ;
; ../../src/audio/jt51/jt51_exp2lin.v                                                 ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v                                ;         ;
; ../../src/audio/jt51/jt51_eg.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v                                     ;         ;
; ../../src/audio/jt51/jt51_acc.v                                                     ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v                                    ;         ;
; ../../src/audio/jt51/jt51.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v                                        ;         ;
; ../../src/audio/vm2413/OPLL.vhd                                                     ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd                                    ;         ;
; ../../src/audio/vm2413/VoiceRom.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd                                ;         ;
; ../../src/audio/vm2413/VoiceMemory.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd                             ;         ;
; ../../src/audio/vm2413/vm2413.vhd                                                   ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd                                  ;         ;
; ../../src/audio/vm2413/SumMixer.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd                                ;         ;
; ../../src/audio/vm2413/SlotCounter.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd                             ;         ;
; ../../src/audio/vm2413/SineTable.vhd                                                ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd                               ;         ;
; ../../src/audio/vm2413/RegisterMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd                          ;         ;
; ../../src/audio/vm2413/PhaseMemory.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd                             ;         ;
; ../../src/audio/vm2413/PhaseGenerator.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd                          ;         ;
; ../../src/audio/vm2413/OutputMemory.vhd                                             ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd                            ;         ;
; ../../src/audio/vm2413/OutputGenerator.vhd                                          ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd                         ;         ;
; ../../src/audio/vm2413/Operator.vhd                                                 ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd                                ;         ;
; ../../src/audio/vm2413/LinearTableMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd                          ;         ;
; ../../src/audio/vm2413/LinearTable.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd                             ;         ;
; ../../src/audio/vm2413/InterpolateMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd                          ;         ;
; ../../src/audio/vm2413/FeedbackMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd                          ;         ;
; ../../src/audio/vm2413/EnvelopeMemory.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd                          ;         ;
; ../../src/audio/vm2413/EnvelopeGenerator.vhd                                        ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd                       ;         ;
; ../../src/audio/vm2413/Controller.vhd                                               ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd                              ;         ;
; ../../src/audio/vm2413/AttackTableMul.vhd                                           ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd                          ;         ;
; ../../src/audio/vm2413/AttackTable.vhd                                              ; yes             ; User VHDL File                                        ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd                             ;         ;
; /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/phinc_lut.vh ; yes             ; Auto-Found Unspecified File                           ; /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/phinc_lut.vh                                    ;         ;
; altpll.tdf                                                                          ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf                                                              ;         ;
; aglobal181.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                          ;         ;
; stratix_pll.inc                                                                     ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                         ;         ;
; stratixii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                       ;         ;
; cycloneii_pll.inc                                                                   ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                       ;         ;
; db/pll1_altpll.v                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v                                ;         ;
; db/pll2_altpll.v                                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v                                ;         ;
; altsyncram.tdf                                                                      ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;         ;
; stratix_ram_block.inc                                                               ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;         ;
; lpm_mux.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;         ;
; lpm_decode.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;         ;
; a_rdenreg.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;         ;
; altrom.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altrom.inc                                                              ;         ;
; altram.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altram.inc                                                              ;         ;
; altdpram.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altdpram.inc                                                            ;         ;
; db/altsyncram_u9d1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_u9d1.tdf                          ;         ;
; db/decode_rsa.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_rsa.tdf                               ;         ;
; db/decode_k8a.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_k8a.tdf                               ;         ;
; db/mux_7nb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mux_7nb.tdf                                  ;         ;
; db/altsyncram_li41.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_li41.tdf                          ;         ;
; db/decode_jsa.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_jsa.tdf                               ;         ;
; db/decode_c8a.tdf                                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_c8a.tdf                               ;         ;
; db/mux_3nb.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mux_3nb.tdf                                  ;         ;
; db/altsyncram_edu1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_edu1.tdf                          ;         ;
; db/altsyncram_q7h1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_q7h1.tdf                          ;         ;
; db/msx_Mister.ram0_keymap_db786545.hdl.mif                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.ram0_keymap_db786545.hdl.mif      ;         ;
; db/altsyncram_1ci1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_1ci1.tdf                          ;         ;
; db/altsyncram_4tg1.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_4tg1.tdf                          ;         ;
; db/altsyncram_2l71.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_2l71.tdf                          ;         ;
; db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;         ;
; db/altsyncram_oe71.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_oe71.tdf                          ;         ;
; db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif  ;         ;
; db/altsyncram_bc01.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_bc01.tdf                          ;         ;
; msx_Mister.Mister_top0.rtl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.Mister_top0.rtl.mif               ;         ;
; db/altsyncram_v311.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_v311.tdf                          ;         ;
; msx_Mister.Mister_top1.rtl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.Mister_top1.rtl.mif               ;         ;
; db/altsyncram_0411.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_0411.tdf                          ;         ;
; msx_Mister.Mister_top2.rtl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.Mister_top2.rtl.mif               ;         ;
; db/altsyncram_9901.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_9901.tdf                          ;         ;
; msx_Mister.Mister_top3.rtl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.Mister_top3.rtl.mif               ;         ;
; db/altsyncram_a901.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_a901.tdf                          ;         ;
; msx_Mister.Mister_top4.rtl.mif                                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/msx_Mister.Mister_top4.rtl.mif               ;         ;
; lpm_mult.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;         ;
; lpm_add_sub.inc                                                                     ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;         ;
; multcore.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/multcore.inc                                                            ;         ;
; bypassff.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/bypassff.inc                                                            ;         ;
; altshift.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altshift.inc                                                            ;         ;
; multcore.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/multcore.tdf                                                            ;         ;
; csa_add.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/csa_add.inc                                                             ;         ;
; mpar_add.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                            ;         ;
; muleabz.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/muleabz.inc                                                             ;         ;
; mul_lfrg.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                            ;         ;
; mul_boothc.inc                                                                      ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                          ;         ;
; alt_ded_mult.inc                                                                    ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                        ;         ;
; alt_ded_mult_y.inc                                                                  ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                      ;         ;
; dffpipe.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                             ;         ;
; mpar_add.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                            ;         ;
; lpm_add_sub.tdf                                                                     ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                         ;         ;
; addcore.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/addcore.inc                                                             ;         ;
; look_add.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/look_add.inc                                                            ;         ;
; alt_stratix_add_sub.inc                                                             ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                 ;         ;
; db/add_sub_mgh.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/add_sub_mgh.tdf                              ;         ;
; altshift.tdf                                                                        ; yes             ; Megafunction                                          ; c:/altera/18.1/quartus/libraries/megafunctions/altshift.tdf                                                            ;         ;
; db/mult_p5t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_p5t.tdf                                 ;         ;
; db/mult_fbt.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf                                 ;         ;
; db/mult_6at.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_6at.tdf                                 ;         ;
; db/add_sub_tvi.tdf                                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/add_sub_tvi.tdf                              ;         ;
; db/mult_mbt.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_mbt.tdf                                 ;         ;
; db/mult_93t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_93t.tdf                                 ;         ;
; db/mult_h4t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_h4t.tdf                                 ;         ;
; db/mult_kbt.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_kbt.tdf                                 ;         ;
; db/mult_13t.tdf                                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_13t.tdf                                 ;         ;
+-------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                       ;
+---------------------------------------------+-------------------------------------+
; Resource                                    ; Usage                               ;
+---------------------------------------------+-------------------------------------+
; Estimated Total logic elements              ; 17,027                              ;
;                                             ;                                     ;
; Total combinational functions               ; 11926                               ;
; Logic element usage by number of LUT inputs ;                                     ;
;     -- 4 input functions                    ; 7223                                ;
;     -- 3 input functions                    ; 2562                                ;
;     -- <=2 input functions                  ; 2141                                ;
;                                             ;                                     ;
; Logic elements by mode                      ;                                     ;
;     -- normal mode                          ; 10188                               ;
;     -- arithmetic mode                      ; 1738                                ;
;                                             ;                                     ;
; Total registers                             ; 7980                                ;
;     -- Dedicated logic registers            ; 7980                                ;
;     -- I/O registers                        ; 0                                   ;
;                                             ;                                     ;
; I/O pins                                    ; 86                                  ;
; Total memory bits                           ; 475602                              ;
;                                             ;                                     ;
; Embedded Multiplier 9-bit elements          ; 21                                  ;
;                                             ;                                     ;
; Total PLLs                                  ; 2                                   ;
;     -- PLLs                                 ; 2                                   ;
;                                             ;                                     ;
; Maximum fan-out node                        ; jt51_wrapper:jt51|jt51:jt51_inst|p1 ;
; Maximum fan-out                             ; 3900                                ;
; Total fan-out                               ; 68480                               ;
; Average fan-out                             ; 3.35                                ;
+---------------------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name       ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Mister_top                                        ; 11926 (62)          ; 7980 (22)                 ; 475602      ; 21           ; 3       ; 9         ; 86   ; 0            ; |Mister_top                                                                                                                                     ; Mister_top        ; work         ;
;    |OPLL:opll1|                                    ; 2434 (5)            ; 1632 (17)                 ; 8306        ; 6            ; 2       ; 2         ; 0    ; 0            ; |Mister_top|OPLL:opll1                                                                                                                          ; OPLL              ; work         ;
;       |EnvelopeGenerator:eg|                       ; 632 (417)           ; 265 (138)                 ; 450         ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg                                                                                                     ; EnvelopeGenerator ; work         ;
;          |AttackTable:u_attack_table|              ; 146 (146)           ; 35 (35)                   ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table                                                                          ; AttackTable       ; work         ;
;             |AttackTableMul:u_attack_table_mul|    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul                                        ; AttackTableMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0                         ; lpm_mult          ; work         ;
;                   |mult_93t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0|mult_93t:auto_generated ; mult_93t          ; work         ;
;          |EnvelopeMemory:u_envelope_memory|        ; 69 (69)             ; 92 (92)                   ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory                                                                    ; EnvelopeMemory    ; work         ;
;             |altsyncram:egdata_set_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0                                        ; altsyncram        ; work         ;
;                |altsyncram_1ci1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 450         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated         ; altsyncram_1ci1   ; work         ;
;       |Operator:op|                                ; 192 (143)           ; 74 (49)                   ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op                                                                                                              ; Operator          ; work         ;
;          |SineTable:u_sine_table|                  ; 49 (49)             ; 25 (25)                   ; 2816        ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table                                                                                       ; SineTable         ; work         ;
;             |InterpolateMul:u_interpolate_mul|     ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul                                                      ; InterpolateMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0                                       ; lpm_mult          ; work         ;
;                   |mult_p5t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0|mult_p5t:auto_generated               ; mult_p5t          ; work         ;
;             |altsyncram:Mux10_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                                                                ; altsyncram        ; work         ;
;                |altsyncram_0411:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_0411:auto_generated                                 ; altsyncram_0411   ; work         ;
;             |altsyncram:Mux21_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                                                                ; altsyncram        ; work         ;
;                |altsyncram_v311:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_v311:auto_generated                                 ; altsyncram_v311   ; work         ;
;       |OutputGenerator:og|                         ; 504 (63)            ; 362 (31)                  ; 2304        ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og                                                                                                       ; OutputGenerator   ; work         ;
;          |FeedbackMemory:Fmem|                     ; 98 (98)             ; 104 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem                                                                                   ; FeedbackMemory    ; work         ;
;          |LinearTable:Ltbl|                        ; 35 (35)             ; 17 (17)                   ; 2304        ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl                                                                                      ; LinearTable       ; work         ;
;             |LinearTableMul:u_linear_table_mul|    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul                                                    ; LinearTableMul    ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0                                     ; lpm_mult          ; work         ;
;                   |mult_h4t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0|mult_h4t:auto_generated             ; mult_h4t          ; work         ;
;             |altsyncram:Mux17_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                                                               ; altsyncram        ; work         ;
;                |altsyncram_9901:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_9901:auto_generated                                ; altsyncram_9901   ; work         ;
;             |altsyncram:Mux8_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                                                                ; altsyncram        ; work         ;
;                |altsyncram_a901:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_a901:auto_generated                                 ; altsyncram_a901   ; work         ;
;          |OutputMemory:Mmem|                       ; 308 (308)           ; 210 (210)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem                                                                                     ; OutputMemory      ; work         ;
;       |PhaseGenerator:pg|                          ; 406 (95)            ; 395 (53)                  ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg                                                                                                        ; PhaseGenerator    ; work         ;
;          |PhaseMemory:MEM|                         ; 263 (263)           ; 342 (342)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM                                                                                        ; PhaseMemory       ; work         ;
;          |lpm_add_sub:Add1|                        ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1                                                                                       ; lpm_add_sub       ; work         ;
;             |add_sub_tvi:auto_generated|           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1|add_sub_tvi:auto_generated                                                            ; add_sub_tvi       ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                                         ; lpm_mult          ; work         ;
;             |mult_6at:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0|mult_6at:auto_generated                                                                 ; mult_6at          ; work         ;
;       |SlotCounter:s0|                             ; 11 (11)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|SlotCounter:s0                                                                                                           ; SlotCounter       ; work         ;
;       |SlotCounter:s2|                             ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|SlotCounter:s2                                                                                                           ; SlotCounter       ; work         ;
;       |SlotCounter:s5|                             ; 12 (12)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|SlotCounter:s5                                                                                                           ; SlotCounter       ; work         ;
;       |SlotCounter:s8|                             ; 14 (14)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|SlotCounter:s8                                                                                                           ; SlotCounter       ; work         ;
;       |SumMixer:sm|                                ; 96 (96)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|SumMixer:sm                                                                                                              ; SumMixer          ; work         ;
;       |controller:ct|                              ; 551 (214)           ; 434 (164)                 ; 2736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct                                                                                                            ; controller        ; work         ;
;          |RegisterMemory:u_register_memory|        ; 177 (177)           ; 220 (220)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|RegisterMemory:u_register_memory                                                                           ; RegisterMemory    ; work         ;
;          |VoiceMemory:vmem|                        ; 160 (53)            ; 50 (15)                   ; 2736        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem                                                                                           ; VoiceMemory       ; work         ;
;             |VoiceRom:ROM2413|                     ; 107 (107)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413                                                                          ; VoiceRom          ; work         ;
;             |altsyncram:voices_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                                                                   ; altsyncram        ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated                                    ; altsyncram_4tg1   ; work         ;
;             |altsyncram:voices_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                                                                   ; altsyncram        ; work         ;
;                |altsyncram_4tg1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1368        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated                                    ; altsyncram_4tg1   ; work         ;
;    |clocks:clks|                                   ; 15 (15)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|clocks:clks                                                                                                                         ; clocks            ; work         ;
;    |dac:audiol|                                    ; 17 (17)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|dac:audiol                                                                                                                          ; dac               ; work         ;
;    |dac:audior|                                    ; 17 (17)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|dac:audior                                                                                                                          ; dac               ; work         ;
;    |debounce:btnscl|                               ; 37 (37)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|debounce:btnscl                                                                                                                     ; debounce          ; work         ;
;    |jt51_wrapper:jt51|                             ; 3901 (1)            ; 4215 (0)                  ; 2912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51                                                                                                                   ; jt51_wrapper      ; work         ;
;       |jt51:jt51_inst|                             ; 3900 (16)           ; 4215 (28)                 ; 2912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst                                                                                                    ; jt51              ; work         ;
;          |jt51_acc:u_acc|                          ; 148 (146)           ; 191 (63)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc                                                                                     ; jt51_acc          ; work         ;
;             |jt51_sh:u_acc|                        ; 2 (2)               ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc                                                                       ; jt51_sh           ; work         ;
;          |jt51_eg:u_eg|                            ; 357 (357)           ; 542 (74)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg                                                                                       ; jt51_eg           ; work         ;
;             |jt51_sh:u_aroffsh|                    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh                                                                     ; jt51_sh           ; work         ;
;             |jt51_sh:u_cntsh|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh                                                                       ; jt51_sh           ; work         ;
;             |jt51_sh:u_eg1sh|                      ; 0 (0)               ; 270 (270)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh                                                                       ; jt51_sh           ; work         ;
;             |jt51_sh:u_eg2sh|                      ; 0 (0)               ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh                                                                       ; jt51_sh           ; work         ;
;             |jt51_sh:u_egpadding|                  ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding                                                                   ; jt51_sh           ; work         ;
;             |jt51_sh:u_konsh|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh                                                                       ; jt51_sh           ; work         ;
;             |jt51_sh:u_statesh|                    ; 0 (0)               ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh                                                                     ; jt51_sh           ; work         ;
;          |jt51_lfo:u_lfo|                          ; 647 (344)           ; 353 (67)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo                                                                                     ; jt51_lfo          ; work         ;
;             |jt51_lfo_lfsr:amnoise[0].u_noise_am|  ; 21 (21)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[1].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[2].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[3].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[4].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[5].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:amnoise[6].u_noise_am|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[0].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[1].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[2].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[3].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[4].u_noise_pm|  ; 22 (22)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[5].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[6].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;             |jt51_lfo_lfsr:pmnoise[7].u_noise_pm|  ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm                                                 ; jt51_lfo_lfsr     ; work         ;
;          |jt51_mmr:u_mmr|                          ; 1268 (68)           ; 1746 (84)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr                                                                                     ; jt51_mmr          ; work         ;
;             |jt51_reg:u_reg|                       ; 1200 (1185)         ; 1662 (1629)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg                                                                      ; jt51_reg          ; work         ;
;                |jt51_kon:u_kon|                    ; 6 (6)               ; 33 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon                                                       ; jt51_kon          ; work         ;
;                   |jt51_sh:u_konch|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch                                       ; jt51_sh           ; work         ;
;                |jt51_mod:u_mod|                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod                                                       ; jt51_mod          ; work         ;
;          |jt51_noise:u_noise|                      ; 36 (18)             ; 33 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise                                                                                 ; jt51_noise        ; work         ;
;             |jt51_noise_lfsr:u_lfsr|               ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr                                                          ; jt51_noise_lfsr   ; work         ;
;          |jt51_op:u_op|                            ; 318 (295)           ; 514 (39)                  ; 2912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op                                                                                       ; jt51_op           ; work         ;
;             |jt51_exprom:u_exprom|                 ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom                                                                  ; jt51_exprom       ; work         ;
;                |altsyncram:explut_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0                                          ; altsyncram        ; work         ;
;                   |altsyncram_2l71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1440        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_2l71:auto_generated           ; altsyncram_2l71   ; work         ;
;             |jt51_phrom:u_phrom|                   ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom                                                                    ; jt51_phrom        ; work         ;
;                |altsyncram:sinetable_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0                                         ; altsyncram        ; work         ;
;                   |altsyncram_oe71:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1472        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_oe71:auto_generated          ; altsyncram_oe71   ; work         ;
;             |jt51_sh:out_padding|                  ; 14 (14)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding                                                                   ; jt51_sh           ; work         ;
;             |jt51_sh:phasemod_sh|                  ; 9 (9)               ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh                                                                   ; jt51_sh           ; work         ;
;             |jt51_sh:prev1_buffer|                 ; 0 (0)               ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer                                                                  ; jt51_sh           ; work         ;
;             |jt51_sh:prev2_buffer|                 ; 0 (0)               ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer                                                                  ; jt51_sh           ; work         ;
;             |jt51_sh:prevprev1_buffer|             ; 0 (0)               ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer                                                              ; jt51_sh           ; work         ;
;             |jt51_sh:shsignbit|                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit                                                                     ; jt51_sh           ; work         ;
;          |jt51_pg:u_pg|                            ; 1034 (301)          ; 770 (186)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg                                                                                       ; jt51_pg           ; work         ;
;             |jt51_phinc_rom:u_phinctable|          ; 484 (484)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable                                                           ; jt51_phinc_rom    ; work         ;
;             |jt51_pm:u_pm|                         ; 155 (155)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm                                                                          ; jt51_pm           ; work         ;
;             |jt51_sh:u_pgrstsh|                    ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh                                                                     ; jt51_sh           ; work         ;
;             |jt51_sh:u_phsh|                       ; 0 (0)               ; 580 (580)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh                                                                        ; jt51_sh           ; work         ;
;             |lpm_mult:Mult0|                       ; 94 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                                        ; lpm_mult          ; work         ;
;                |mult_fbt:auto_generated|           ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated                                                ; mult_fbt          ; work         ;
;          |jt51_timers:timers|                      ; 76 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers                                                                                 ; jt51_timers       ; work         ;
;             |jt51_timer:timer_A|                   ; 36 (36)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A                                                              ; jt51_timer        ; work         ;
;             |jt51_timer:timer_B|                   ; 40 (40)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B                                                              ; jt51_timer        ; work         ;
;    |keyboard:keyb|                                 ; 433 (311)           ; 283 (177)                 ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|keyboard:keyb                                                                                                                       ; keyboard          ; work         ;
;       |keymap:keymap|                              ; 20 (20)             ; 33 (33)                   ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|keyboard:keyb|keymap:keymap                                                                                                         ; keymap            ; work         ;
;          |altsyncram:ram_q_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                                                                  ; altsyncram        ; work         ;
;             |altsyncram_q7h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 3584        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_q7h1:auto_generated                                                   ; altsyncram_q7h1   ; work         ;
;       |ps2_iobase:ps2_port|                        ; 102 (102)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|keyboard:keyb|ps2_iobase:ps2_port                                                                                                   ; ps2_iobase        ; work         ;
;    |mixeru:mixer|                                  ; 105 (105)           ; 0 (0)                     ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |Mister_top|mixeru:mixer                                                                                                                        ; mixeru            ; work         ;
;       |lpm_mult:Mult0|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult0                                                                                                         ; lpm_mult          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult0|mult_kbt:auto_generated                                                                                 ; mult_kbt          ; work         ;
;       |lpm_mult:Mult1|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult1                                                                                                         ; lpm_mult          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult1|mult_kbt:auto_generated                                                                                 ; mult_kbt          ; work         ;
;       |lpm_mult:Mult2|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult2                                                                                                         ; lpm_mult          ; work         ;
;          |mult_kbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult2|mult_kbt:auto_generated                                                                                 ; mult_kbt          ; work         ;
;       |lpm_mult:Mult3|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult3                                                                                                         ; lpm_mult          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult3|mult_mbt:auto_generated                                                                                 ; mult_mbt          ; work         ;
;       |lpm_mult:Mult4|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult4                                                                                                         ; lpm_mult          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult4|mult_mbt:auto_generated                                                                                 ; mult_mbt          ; work         ;
;       |lpm_mult:Mult5|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult5                                                                                                         ; lpm_mult          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult5|mult_mbt:auto_generated                                                                                 ; mult_mbt          ; work         ;
;       |lpm_mult:Mult6|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult6                                                                                                         ; lpm_mult          ; work         ;
;          |mult_mbt:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Mister_top|mixeru:mixer|lpm_mult:Mult6|mult_mbt:auto_generated                                                                                 ; mult_mbt          ; work         ;
;    |msx:the_msx|                                   ; 4491 (236)          ; 1530 (43)                 ; 67584       ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx                                                                                                                         ; msx               ; work         ;
;       |PIO:pio|                                    ; 45 (45)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|PIO:pio                                                                                                                 ; PIO               ; work         ;
;       |T80a:cpu|                                   ; 2166 (18)           ; 359 (16)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|T80a:cpu                                                                                                                ; T80a              ; work         ;
;          |T80:u0|                                  ; 2148 (862)          ; 343 (215)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0                                                                                                         ; T80               ; work         ;
;             |T80_ALU:alu|                          ; 544 (544)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu                                                                                             ; T80_ALU           ; work         ;
;             |T80_MCode:mcode|                      ; 483 (483)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode                                                                                         ; T80_MCode         ; work         ;
;             |T80_Reg:Regs|                         ; 259 (259)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs                                                                                            ; T80_Reg           ; work         ;
;       |YM2149:psg|                                 ; 427 (427)           ; 215 (215)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|YM2149:psg                                                                                                              ; YM2149            ; work         ;
;       |escci:escci|                                ; 325 (93)            ; 259 (38)                  ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci                                                                                                             ; escci             ; work         ;
;          |scc_wave:SccWave|                        ; 232 (232)           ; 221 (221)                 ; 2048        ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave                                                                                            ; scc_wave          ; work         ;
;             |dpram:wavemem|                        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem                                                                              ; dpram             ; work         ;
;                |altsyncram:ram_q_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                                                       ; altsyncram        ; work         ;
;                   |altsyncram_edu1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated                        ; altsyncram_edu1   ; work         ;
;             |scc_wave_mul:u_mul|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul                                                                         ; scc_wave_mul      ; work         ;
;                |lpm_mult:Mult0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                                          ; lpm_mult          ; work         ;
;                   |mult_13t:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0|mult_13t:auto_generated                                  ; mult_13t          ; work         ;
;       |exp_slot:exp1|                              ; 2 (2)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|exp_slot:exp1                                                                                                           ; exp_slot          ; work         ;
;       |exp_slot:exp3|                              ; 25 (25)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|exp_slot:exp3                                                                                                           ; exp_slot          ; work         ;
;       |ipl_rom:ipl|                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|ipl_rom:ipl                                                                                                             ; ipl_rom           ; work         ;
;          |altsyncram:Mux7_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                                                       ; altsyncram        ; work         ;
;             |altsyncram_bc01:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_bc01:auto_generated                                                        ; altsyncram_bc01   ; work         ;
;       |memoryctl:memctl|                           ; 86 (86)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|memoryctl:memctl                                                                                                        ; memoryctl         ; work         ;
;       |romnextor:nxt|                              ; 17 (17)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|romnextor:nxt                                                                                                           ; romnextor         ; work         ;
;       |spi:spi|                                    ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|spi:spi                                                                                                                 ; spi               ; work         ;
;       |swioports:swiop|                            ; 410 (272)           ; 255 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|swioports:swiop                                                                                                         ; swioports         ; work         ;
;          |fifo:ps2fifo|                            ; 138 (138)           ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|swioports:swiop|fifo:ps2fifo                                                                                            ; fifo              ; work         ;
;       |vdp18_core:vdp|                             ; 729 (0)             ; 341 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp                                                                                                          ; vdp18_core        ; work         ;
;          |vdp18_addr_mux:addr_mux_b|               ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b                                                                                ; vdp18_addr_mux    ; work         ;
;          |vdp18_clk_gen:clk_gen_b|                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b                                                                                  ; vdp18_clk_gen     ; work         ;
;          |vdp18_col_mux:col_mux_b|                 ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b                                                                                  ; vdp18_col_mux     ; work         ;
;          |vdp18_cpuio:cpu_io_b|                    ; 100 (100)           ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b                                                                                     ; vdp18_cpuio       ; work         ;
;          |vdp18_ctrl:ctrl_b|                       ; 129 (129)           ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b                                                                                        ; vdp18_ctrl        ; work         ;
;          |vdp18_hor_vert:hor_vert_b|               ; 65 (65)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b                                                                                ; vdp18_hor_vert    ; work         ;
;          |vdp18_pattern:pattern_b|                 ; 68 (68)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b                                                                                  ; vdp18_pattern     ; work         ;
;          |vdp18_sprite:sprite_b|                   ; 250 (250)           ; 160 (160)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b                                                                                    ; vdp18_sprite      ; work         ;
;    |pll1:pll|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll1:pll                                                                                                                            ; pll1              ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll1:pll|altpll:altpll_component                                                                                                    ; altpll            ; work         ;
;          |pll1_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated                                                                         ; pll1_altpll       ; work         ;
;    |pll2:pll2|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll2:pll2                                                                                                                           ; pll2              ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll2:pll2|altpll:altpll_component                                                                                                   ; altpll            ; work         ;
;          |pll2_altpll:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated                                                                        ; pll2_altpll       ; work         ;
;    |spram:vram|                                    ; 10 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|spram:vram                                                                                                                          ; spram             ; work         ;
;       |altsyncram:ram_q_rtl_0|                     ; 10 (0)              ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|spram:vram|altsyncram:ram_q_rtl_0                                                                                                   ; altsyncram        ; work         ;
;          |altsyncram_li41:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated                                                                    ; altsyncram_li41   ; work         ;
;             |decode_jsa:decode3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|decode_jsa:decode3                                                 ; decode_jsa        ; work         ;
;             |mux_3nb:mux2|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|mux_3nb:mux2                                                       ; mux_3nb           ; work         ;
;    |ssdram256Mb:ram|                               ; 187 (187)           ; 178 (178)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|ssdram256Mb:ram                                                                                                                     ; ssdram256Mb       ; work         ;
;    |vga:vga|                                       ; 217 (149)           ; 52 (49)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga                                                                                                                             ; vga               ; work         ;
;       |dpram:frbuff|                               ; 16 (0)              ; 3 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|dpram:frbuff                                                                                                                ; dpram             ; work         ;
;          |altsyncram:ram_q_rtl_0|                  ; 16 (0)              ; 3 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0                                                                                         ; altsyncram        ; work         ;
;             |altsyncram_u9d1:auto_generated|       ; 16 (0)              ; 3 (3)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated                                                          ; altsyncram_u9d1   ; work         ;
;                |decode_k8a:rden_decode_b|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated|decode_k8a:rden_decode_b                                 ; decode_k8a        ; work         ;
;                |decode_rsa:decode2|                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated|decode_rsa:decode2                                       ; decode_rsa        ; work         ;
;       |lpm_mult:Mult0|                             ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult0                                                                                                              ; lpm_mult          ; work         ;
;          |multcore:mult_core|                      ; 26 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult0|multcore:mult_core                                                                                           ; multcore          ; work         ;
;             |mpar_add:padder|                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                           ; mpar_add          ; work         ;
;                |lpm_add_sub:adder[0]|              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                      ; lpm_add_sub       ; work         ;
;                   |add_sub_mgh:auto_generated|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                           ; add_sub_mgh       ; work         ;
;       |lpm_mult:Mult1|                             ; 26 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult1                                                                                                              ; lpm_mult          ; work         ;
;          |multcore:mult_core|                      ; 26 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult1|multcore:mult_core                                                                                           ; multcore          ; work         ;
;             |mpar_add:padder|                      ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                           ; mpar_add          ; work         ;
;                |lpm_add_sub:adder[0]|              ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                      ; lpm_add_sub       ; work         ;
;                   |add_sub_mgh:auto_generated|     ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mister_top|vga:vga|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                           ; add_sub_mgh       ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 18           ; 25           ; 18           ; 25           ; 450    ; None                                            ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_0411:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_Mister.Mister_top2.rtl.mif                  ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_v311:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 128          ; 11           ; --           ; --           ; 1408   ; msx_Mister.Mister_top1.rtl.mif                  ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_9901:auto_generated|ALTSYNCRAM                        ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_Mister.Mister_top3.rtl.mif                  ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_a901:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 128          ; 9            ; --           ; --           ; 1152   ; msx_Mister.Mister_top4.rtl.mif                  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                            ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 38           ; 36           ; 38           ; 36           ; 1368   ; None                                            ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_2l71:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 32           ; 45           ; --           ; --           ; 1440   ; db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_oe71:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 32           ; 46           ; --           ; --           ; 1472   ; db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif  ;
; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_q7h1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; db/msx_Mister.ram0_keymap_db786545.hdl.mif      ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                                            ;
; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_bc01:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; msx_Mister.Mister_top0.rtl.mif                  ;
; spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None                                            ;
; vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 65536        ; 4            ; 65536        ; 4            ; 262144 ; None                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 21          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mister_top|hdmi:hdmi|state                                                                                                                                                                               ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; Name                      ; state.videoData ; state.dataIsland ; state.dataIslandPostGuard ; state.dataIslandPreGuard ; state.dataIslandPreamble ; state.videoDataGuardBand ; state.videoDataPreamble ; state.controlData ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+
; state.controlData         ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 0                 ;
; state.videoDataPreamble   ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 1                       ; 1                 ;
; state.videoDataGuardBand  ; 0               ; 0                ; 0                         ; 0                        ; 0                        ; 1                        ; 0                       ; 1                 ;
; state.dataIslandPreamble  ; 0               ; 0                ; 0                         ; 0                        ; 1                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPreGuard  ; 0               ; 0                ; 0                         ; 1                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIslandPostGuard ; 0               ; 0                ; 1                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.dataIsland          ; 0               ; 1                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
; state.videoData           ; 1               ; 0                ; 0                         ; 0                        ; 0                        ; 0                        ; 0                       ; 1                 ;
+---------------------------+-----------------+------------------+---------------------------+--------------------------+--------------------------+--------------------------+-------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Mister_top|keyboard:keyb|keymap_seq_s                                   ;
+----------------------+---------------------+----------------------+----------------------+
; Name                 ; keymap_seq_s.KM_END ; keymap_seq_s.KM_READ ; keymap_seq_s.KM_IDLE ;
+----------------------+---------------------+----------------------+----------------------+
; keymap_seq_s.KM_IDLE ; 0                   ; 0                    ; 0                    ;
; keymap_seq_s.KM_READ ; 0                   ; 1                    ; 1                    ;
; keymap_seq_s.KM_END  ; 1                   ; 0                    ; 1                    ;
+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mister_top|ssdram256Mb:ram|SdrRoutine_v                                                                                                                                                                                  ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; Name                               ; SdrRoutine_v.SdrRoutine_WriteOne ; SdrRoutine_v.SdrRoutine_ReadOne ; SdrRoutine_v.SdrRoutine_RefreshAll ; SdrRoutine_v.SdrRoutine_Idle ; SdrRoutine_v.SdrRoutine_Init ; SdrRoutine_v.SdrRoutine_Null ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+
; SdrRoutine_v.SdrRoutine_Null       ; 0                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 0                            ;
; SdrRoutine_v.SdrRoutine_Init       ; 0                                ; 0                               ; 0                                  ; 0                            ; 1                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_Idle       ; 0                                ; 0                               ; 0                                  ; 1                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_RefreshAll ; 0                                ; 0                               ; 1                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_ReadOne    ; 0                                ; 1                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
; SdrRoutine_v.SdrRoutine_WriteOne   ; 1                                ; 0                               ; 0                                  ; 0                            ; 0                            ; 1                            ;
+------------------------------------+----------------------------------+---------------------------------+------------------------------------+------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                                                                                                                                                                                                   ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; Name                           ; state_q.ST_WR_PALETTE ; state_q.ST_WR_MODE1_2ND_RWRITE ; state_q.ST_WR_MODE1_2ND_VWRITE ; state_q.ST_WR_MODE1_2ND_VREAD ; state_q.ST_WR_MODE1_1ST_IDLE ; state_q.ST_WR_MODE1_1ST ; state_q.ST_RD_MODE1 ; state_q.ST_WR_MODE0 ; state_q.ST_RD_MODE0 ; state_q.ST_IDLE ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+
; state_q.ST_IDLE                ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 0               ;
; state_q.ST_RD_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 1                   ; 1               ;
; state_q.ST_WR_MODE0            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 1                   ; 0                   ; 1               ;
; state_q.ST_RD_MODE1            ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 1                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST        ; 0                     ; 0                              ; 0                              ; 0                             ; 0                            ; 1                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_1ST_IDLE   ; 0                     ; 0                              ; 0                              ; 0                             ; 1                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VREAD  ; 0                     ; 0                              ; 0                              ; 1                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_VWRITE ; 0                     ; 0                              ; 1                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_MODE1_2ND_RWRITE ; 0                     ; 1                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
; state_q.ST_WR_PALETTE          ; 1                     ; 0                              ; 0                              ; 0                             ; 0                            ; 0                       ; 0                   ; 0                   ; 0                   ; 1               ;
+--------------------------------+-----------------------+--------------------------------+--------------------------------+-------------------------------+------------------------------+-------------------------+---------------------+---------------------+---------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                                                        ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413|data.ML[3]                         ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|ps2_clk_io~reg0                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|OldNMI_n                                                          ; Lost fanout                                                                                               ;
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s                                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|BusAck                                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_q                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|spi:spi|sd_chg_s                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|swioports:swiop|vga_on_de_v[0]                                                    ; Lost fanout                                                                                               ;
; msx:the_msx|swioports:swiop|scln_on_de_v[0]                                                   ; Lost fanout                                                                                               ;
; msx:the_msx|swioports:swiop|vf_on_de_v[0]                                                     ; Lost fanout                                                                                               ;
; ssdram256Mb:ram|ram_addr_s[23,24]                                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrAddress_v[23,24]                                                           ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMI_s                                                             ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|T80a:cpu|T80:u0|NMICycle                                                          ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_B                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_B                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|load_A                                        ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|set_run_A                                     ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][0]                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[0]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][0]                    ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_IV[1]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[1]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[1]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[1][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_V[0]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][1]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|state_in_VI[0]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh|bits[0][2]                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[0]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[8]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[0]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[1]                                  ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phinc_addr_III[9]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[1]                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[0]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[2]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[1]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[3]                                  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|octave_III[2]                                   ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_III[4]                                  ;
; dac:audiol|SigmaLatch_q[0]                                                                    ; Merged with dac:audior|SigmaLatch_q[0]                                                                    ;
; ssdram256Mb:ram|SdrBa_s[1]                                                                    ; Merged with ssdram256Mb:ram|SdrBa_s[0]                                                                    ;
; hdmi:hdmi|prevBlank                                                                           ; Merged with hdmi:hdmi|hdmidataencoder:dataenc|prevBlank                                                   ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[5,7]                                                ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[3]                                                  ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[6]                                                  ; Merged with keyboard:keyb|ps2_iobase:ps2_port|hdata_s[0]                                                  ;
; keyboard:keyb|d_to_send_s[5,7]                                                                ; Merged with keyboard:keyb|d_to_send_s[3]                                                                  ;
; keyboard:keyb|d_to_send_s[6]                                                                  ; Merged with keyboard:keyb|d_to_send_s[0]                                                                  ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[3]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[3]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[3]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[2]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[2]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[2]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[0]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[0]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[0]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[4]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[4]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[4]                 ;
; OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem|init_ch[1]                                    ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|init_slot[1]                                     ; Merged with OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|init_slot[1]                 ;
; OPLL:opll1|controller:ct|kflag                                                                ; Merged with OPLL:opll1|controller:ct|key                                                                  ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[17]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[17]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[16]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[16]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[15]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[15]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[14]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[14]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[13]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[13]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[12]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[12]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[11]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[11]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[10]                                                      ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[10]                                                   ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[9]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[9]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[8]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[8]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[7]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[7]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[6]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[6]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[5]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[5]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[4]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[4]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[3]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[3]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[2]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[2]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[1]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[1]                                                    ;
; OPLL:opll1|PhaseGenerator:pg|lastkey[0]                                                       ; Merged with OPLL:opll1|EnvelopeGenerator:eg|lastkey[0]                                                    ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[2]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[2]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[1]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[1]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[3]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[3]                                  ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|init_state[0]                       ; Merged with OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|init_ch[0]                                  ;
; OPLL:opll1|controller:ct|vindex[0]                                                            ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; OPLL:opll1|controller:ct|user_voice_addr[2..5]                                                ; Merged with OPLL:opll1|controller:ct|user_voice_addr[1]                                                   ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm|last_base ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am|last_base ;
; dac:audior|SigmaLatch_q[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|d_to_send_s[1]                                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                                                  ; Stuck at GND due to stuck port data_in                                                                    ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33,34]                                         ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|user_voice_addr[1]                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrBa_s[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|SdrCmd_s[3]                                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; ssdram256Mb:ram|refreshDelayCounter_v[23]                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_V[17]                                ; Stuck at GND due to stuck port data_in                                                                    ;
; msx:the_msx|swioports:swiop|maker_id_s[0,1]                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; clocks:clks|clk1_cnt_q[0]                                                                     ; Merged with clocks:clks|clock_vdp_s                                                                       ;
; OPLL:opll1|controller:ct|slot_voice_addr[0]                                                   ; Merged with OPLL:opll1|controller:ct|user_voice_addr[0]                                                   ;
; hdmi:hdmi|hdmidataencoder:dataenc|prevBlank                                                   ; Lost fanout                                                                                               ;
; hdmi:hdmi|prevData                                                                            ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|tercData                                                    ; Lost fanout                                                                                               ;
; hdmi:hdmi|clockCounter[0..10]                                                                 ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|counterX[5..15]                                             ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|allowGeneration                                             ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|counterX[0..4]                                              ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|prevHSync                                                   ; Lost fanout                                                                                               ;
; hdmi:hdmi|hdmidataencoder:dataenc|firstHSyncChange                                            ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.controlData                                                                   ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.videoDataPreamble                                                             ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.videoDataGuardBand                                                            ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.dataIslandPreamble                                                            ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.dataIslandPreGuard                                                            ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.dataIslandPostGuard                                                           ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.dataIsland                                                                    ; Lost fanout                                                                                               ;
; hdmi:hdmi|state.videoData                                                                     ; Lost fanout                                                                                               ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[19]                               ; Merged with jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[18]                               ;
; OPLL:opll1|SlotCounter:s8|ff_count[0]                                                         ; Merged with OPLL:opll1|SlotCounter:s2|ff_count[0]                                                         ;
; OPLL:opll1|SlotCounter:s0|ff_count[0]                                                         ; Merged with OPLL:opll1|SlotCounter:s2|ff_count[0]                                                         ;
; OPLL:opll1|EnvelopeGenerator:eg|amphase[0]                                                    ; Merged with OPLL:opll1|SlotCounter:s5|ff_count[0]                                                         ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q.ST_WR_PALETTE                         ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|regs_wdata[14,15]                                                    ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[14,15]                        ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~43                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~44                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~67                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~68                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~91                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~92                       ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~115                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~116                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~139                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~140                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~163                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~164                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~187                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~188                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~211                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~212                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~235                      ; Lost fanout                                                                                               ;
; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~236                      ; Lost fanout                                                                                               ;
; msx:the_msx|m1_wait_ff_s[0]                                                                   ; Merged with msx:the_msx|m1_wait_ff_s[1]                                                                   ;
; msx:the_msx|swioports:swiop|keymap_data_q[7]                                                  ; Lost fanout                                                                                               ;
; Total Number of Removed Registers = 176                                                       ;                                                                                                           ;
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; hdmi:hdmi|clockCounter[0]                          ; Lost Fanouts              ; hdmi:hdmi|clockCounter[1], hdmi:hdmi|clockCounter[2], hdmi:hdmi|clockCounter[3], ;
;                                                    ;                           ; hdmi:hdmi|clockCounter[4], hdmi:hdmi|clockCounter[5], hdmi:hdmi|clockCounter[6], ;
;                                                    ;                           ; hdmi:hdmi|clockCounter[7], hdmi:hdmi|clockCounter[8], hdmi:hdmi|clockCounter[9], ;
;                                                    ;                           ; hdmi:hdmi|clockCounter[10], hdmi:hdmi|state.controlData,                         ;
;                                                    ;                           ; hdmi:hdmi|state.videoDataPreamble, hdmi:hdmi|state.videoDataGuardBand,           ;
;                                                    ;                           ; hdmi:hdmi|state.dataIslandPreamble, hdmi:hdmi|state.dataIslandPreGuard,          ;
;                                                    ;                           ; hdmi:hdmi|state.dataIslandPostGuard, hdmi:hdmi|state.dataIsland,                 ;
;                                                    ;                           ; hdmi:hdmi|state.videoData                                                        ;
; hdmi:hdmi|prevData                                 ; Lost Fanouts              ; hdmi:hdmi|hdmidataencoder:dataenc|tercData,                                      ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|counterX[15],                                  ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|counterX[14],                                  ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|counterX[13],                                  ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|allowGeneration,                               ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|prevHSync,                                     ;
;                                                    ;                           ; hdmi:hdmi|hdmidataencoder:dataenc|firstHSyncChange                               ;
; OPLL:opll1|controller:ct|regs_wdata[14]            ; Lost Fanouts              ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[14],             ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~43,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~67,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~91,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~115,        ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~139         ;
; OPLL:opll1|controller:ct|regs_wdata[15]            ; Lost Fanouts              ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|odata[15],             ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~44,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~68,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~92,         ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~116,        ;
;                                                    ;                           ; OPLL:opll1|controller:ct|RegisterMemory:u_register_memory|regs_array~140         ;
; msx:the_msx|T80a:cpu|T80:u0|BusReq_s               ; Stuck at GND              ; msx:the_msx|T80a:cpu|T80:u0|BusAck, msx:the_msx|spi:spi|sd_chg_q,                ;
;                                                    ; due to stuck port data_in ; msx:the_msx|spi:spi|sd_chg_s                                                     ;
; ssdram256Mb:ram|ram_addr_s[23]                     ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[23], ssdram256Mb:ram|SdrBa_s[0]                     ;
;                                                    ; due to stuck port data_in ;                                                                                  ;
; ssdram256Mb:ram|ram_addr_s[24]                     ; Stuck at GND              ; ssdram256Mb:ram|SdrAddress_v[24]                                                 ;
;                                                    ; due to stuck port data_in ;                                                                                  ;
; keyboard:keyb|d_to_send_s[1]                       ; Stuck at GND              ; keyboard:keyb|ps2_iobase:ps2_port|hdata_s[1]                                     ;
;                                                    ; due to stuck port data_in ;                                                                                  ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33] ; Lost Fanouts              ; msx:the_msx|swioports:swiop|keymap_data_q[7]                                     ;
+----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7980  ;
; Number of registers using Synchronous Clear  ; 373   ;
; Number of registers using Synchronous Load   ; 269   ;
; Number of registers using Asynchronous Clear ; 1666  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5181  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; dac:audiol|SigmaLatch_q[16]                                       ; 1       ;
; dac:audior|SigmaLatch_q[16]                                       ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[1] ; 28      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[0] ; 33      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[5] ; 25      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[4] ; 29      ;
; msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_hor_q[7] ; 42      ;
; msx:the_msx|spi:spi|spi_cs_n_o[0]                                 ; 2       ;
; msx:the_msx|spi:spi|shift_r[8]                                    ; 2       ;
; msx:the_msx|PIO:pio|portc_r[5]                                    ; 3       ;
; msx:the_msx|T80a:cpu|iorq_n_s                                     ; 11      ;
; msx:the_msx|T80a:cpu|T80:u0|M1_n                                  ; 4       ;
; msx:the_msx|T80a:cpu|wr_n_s                                       ; 37      ;
; msx:the_msx|spi:spi|counter_s[0]                                  ; 5       ;
; msx:the_msx|spi:spi|shift_r[7]                                    ; 2       ;
; msx:the_msx|spi:spi|counter_s[3]                                  ; 2       ;
; msx:the_msx|spi:spi|counter_s[2]                                  ; 3       ;
; msx:the_msx|spi:spi|counter_s[1]                                  ; 3       ;
; msx:the_msx|T80a:cpu|T80:u0|MCycle[0]                             ; 88      ;
; msx:the_msx|T80a:cpu|T80:u0|F[6]                                  ; 11      ;
; msx:the_msx|T80a:cpu|T80:u0|F[0]                                  ; 14      ;
; msx:the_msx|T80a:cpu|T80:u0|F[2]                                  ; 8       ;
; msx:the_msx|T80a:cpu|T80:u0|F[7]                                  ; 7       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[4]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[3]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[7]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[6]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[5]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[2]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[1]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|SP[0]                                 ; 4       ;
; msx:the_msx|T80a:cpu|T80:u0|F[4]                                  ; 6       ;
; msx:the_msx|T80a:cpu|T80:u0|F[1]                                  ; 18      ;
; msx:the_msx|spi:spi|shift_r[6]                                    ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][7]  ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][3]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][5]  ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][1]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][6]  ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][2]  ; 1       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|ctrl_reg_q[7][0]  ; 1       ;
; msx:the_msx|swioports:swiop|nextor_en_q                           ; 5       ;
; msx:the_msx|T80a:cpu|T80:u0|RFSH_n                                ; 1       ;
; msx:the_msx|escci:escci|SccBank2[1]                               ; 3       ;
; msx:the_msx|escci:escci|SccBank3[0]                               ; 2       ;
; msx:the_msx|escci:escci|SccBank1[0]                               ; 3       ;
; msx:the_msx|ipl_rampage_s[0]                                      ; 1       ;
; msx:the_msx|mp_bank2_s[0]                                         ; 2       ;
; msx:the_msx|mp_bank0_s[0]                                         ; 2       ;
; msx:the_msx|escci:escci|SccBank3[1]                               ; 2       ;
; msx:the_msx|mp_bank1_s[1]                                         ; 2       ;
; msx:the_msx|mp_bank0_s[1]                                         ; 2       ;
; msx:the_msx|ipl_rampage_s[1]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[2]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[3]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[4]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[5]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[6]                                      ; 1       ;
; msx:the_msx|ipl_rampage_s[7]                                      ; 2       ;
; msx:the_msx|ipl_rampage_s[8]                                      ; 2       ;
; ssdram256Mb:ram|data_o[6]                                         ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][6]                               ; 1       ;
; keyboard:keyb|cols_o[6]                                           ; 1       ;
; msx:the_msx|PIO:pio|portc_r[6]                                    ; 6       ;
; msx:the_msx|spi:spi|port1_r[6]                                    ; 1       ;
; msx:the_msx|spi:spi|port1_r[1]                                    ; 1       ;
; msx:the_msx|PIO:pio|portc_r[1]                                    ; 32      ;
; keyboard:keyb|cols_o[1]                                           ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][1]                               ; 2       ;
; ssdram256Mb:ram|data_o[1]                                         ; 1       ;
; ssdram256Mb:ram|data_o[5]                                         ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][5]                               ; 2       ;
; keyboard:keyb|cols_o[5]                                           ; 1       ;
; msx:the_msx|spi:spi|port1_r[5]                                    ; 1       ;
; ssdram256Mb:ram|data_o[7]                                         ; 2       ;
; msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|int_n_q           ; 3       ;
; keyboard:keyb|cols_o[7]                                           ; 1       ;
; msx:the_msx|spi:spi|port1_r[7]                                    ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][7]                               ; 1       ;
; ssdram256Mb:ram|data_o[2]                                         ; 1       ;
; msx:the_msx|spi:spi|port1_r[2]                                    ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][2]                               ; 2       ;
; msx:the_msx|PIO:pio|portc_r[2]                                    ; 32      ;
; keyboard:keyb|cols_o[2]                                           ; 1       ;
; ssdram256Mb:ram|data_o[0]                                         ; 1       ;
; msx:the_msx|spi:spi|port1_r[0]                                    ; 1       ;
; msx:the_msx|PIO:pio|portc_r[0]                                    ; 32      ;
; keyboard:keyb|cols_o[0]                                           ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][0]                               ; 2       ;
; ssdram256Mb:ram|data_o[3]                                         ; 1       ;
; msx:the_msx|spi:spi|port1_r[3]                                    ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][3]                               ; 2       ;
; msx:the_msx|PIO:pio|portc_r[3]                                    ; 32      ;
; keyboard:keyb|cols_o[3]                                           ; 1       ;
; ssdram256Mb:ram|data_o[4]                                         ; 1       ;
; msx:the_msx|YM2149:psg|regs_q[7][4]                               ; 2       ;
; keyboard:keyb|cols_o[4]                                           ; 1       ;
; msx:the_msx|PIO:pio|portc_r[4]                                    ; 2       ;
; msx:the_msx|spi:spi|port1_r[4]                                    ; 1       ;
; msx:the_msx|T80a:cpu|T80:u0|Fp[6]                                 ; 1       ;
; Total number of inverted registers = 233*                         ;         ;
+-------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                             ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+
; Register Name                                                                 ; Megafunction                                                                      ; Type ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+
; vga:vga|dpram:frbuff|data_b_o[0..3]                                           ; vga:vga|dpram:frbuff|ram_q_rtl_0                                                  ; RAM  ;
; spram:vram|read_addr_q[0..13]                                                 ; spram:vram|ram_q_rtl_0                                                            ; RAM  ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_a_o[0..7]         ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM  ;
; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|data_b_o[0..7]         ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0                ; RAM  ;
; keyboard:keyb|keymap:keymap|read_addr_q[0..8]                                 ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ; RAM  ;
; OPLL:opll1|EnvelopeGenerator:eg|rslot[0..4]                                   ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.RR[0..3]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.SL[0..3]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.DR[0..3]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AR[0..3]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.FB[0..2]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.WF                            ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.TL[0..5]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KL[0,1]                       ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.ML[0..3]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.KR                            ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.EG                            ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.PM                            ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|odata.AM                            ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.RR[0..3]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.SL[0..3]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.DR[0..3]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AR[0..3]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.FB[0..2]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.WF                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.TL[0..5]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KL[0,1]                      ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.ML[0..3]                     ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.KR                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.EG                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.PM                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; OPLL:opll1|controller:ct|VoiceMemory:vmem|rodata.AM                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1                            ; RAM  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|exp[0..44] ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0   ; RAM  ;
; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|ph[0..45]    ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0  ; RAM  ;
; msx:the_msx|ipl_rom:ipl|data[0..7]                                            ; msx:the_msx|ipl_rom:ipl|Mux7_rtl_0                                                ; ROM  ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data1[0..10]                 ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0                         ; ROM  ;
; OPLL:opll1|Operator:op|SineTable:u_sine_table|ff_data0[0..10]                 ; OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0                         ; ROM  ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data1[0..8]                 ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0                        ; ROM  ;
; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|ff_data0[0..8]                 ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0                         ; ROM  ;
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register Name                                                                                ; RAM Name                                                                          ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[0]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[1]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[2]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[3]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[4]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[5]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[6]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[7]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[8]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[9]                                            ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[10]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[11]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[12]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[13]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[14]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[15]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[16]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[17]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[18]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[19]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[20]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[21]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[22]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[23]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[24]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[25]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[26]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[27]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[28]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[29]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[30]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[31]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[32]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[33]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; keyboard:keyb|keymap:keymap|ram_q_rtl_0_bypass[34]                                           ; keyboard:keyb|keymap:keymap|ram_q_rtl_0                                           ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[0]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[1]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[2]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[3]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[4]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[5]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[6]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[7]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[8]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[9]  ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[10] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[11] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[12] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[13] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[14] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[15] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[16] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[17] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[18] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[19] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[20] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[21] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[22] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[23] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[24] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[25] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[26] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[27] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[28] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[29] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[30] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[31] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[32] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[33] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[34] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0_bypass[35] ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0 ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrRefreshCounter_v[13]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|ALU_Op_r[0]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|MCycle[2]                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mister_top|keyboard:keyb|skip_count_v[2]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrC[1]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[6]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|Read_To_Reg_r[3]                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|SumMixer:sm|sum_ro_s[0]                                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|SumMixer:sm|sum_mo_s[0]                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|d_in_copy[7]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|buffer_q[3]                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|sprite_5th_num_q[4]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_num_q[0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[3][7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[2][7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[1][7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_xpos_q[0][7]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|data_o[4]                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|addr_q[11]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|YM2149:psg|env_vol[3]                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_a[1]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_e[1]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_c[1]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_b[4]                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|ff_ptr_ch_d[4]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_B[3]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|selected_register[3]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[9]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|value_A[1]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|rflag[5]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|din_latch[1]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egout[2]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|tl[4]                                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr|bb[4]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|regs_wdata[15]                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|VoiceMemory:vmem|rom_addr[0]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[8][1]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[7][1]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[6][1]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[5][1]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[4][2]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[3][3]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[2][3]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[1][0]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|inst_cache[0][0]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|dt1_kf_III[4]                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_amd[4]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_freq[5]                                ;
; 3:1                ; 285 bits  ; 570 LEs       ; 285 LEs              ; 285 LEs                ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm|bb[10] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_w[0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[2]                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt[14]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|lfo_pmd[1]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|XY_State[0]                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|rdata.phase[9]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|ISet[0]                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mister_top|keyboard:keyb|ps2_iobase:ps2_port|timeout_q[8]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|YM2149:psg|A[2]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|YM2149:psg|B[4]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|YM2149:psg|C[2]                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Mister_top|debounce:btnscl|counter_out_s[0]                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_shift_q[4]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|R[1]                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|keyboard:keyb|d_to_send_s[0]                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|swioports:swiop|index_v[0]                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|mult[9]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B|cnt[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|mult[3]             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A|cnt[8]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[8]                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|csm                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[8][0]               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|Operator:op|addr[12]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|rks[0]                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|cnt[3]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|cnt[4]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|rate_IV[3]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_cnt_base[0]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|swioports:swiop|keymap_addr_q[7]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|regs_wdata[4]                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|regs_wdata[12]                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|regs_wdata[17]                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|TState[0]                                                      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egphase[20]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits[13][0]                  ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc|bits[1][0]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|IR[4]                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[7]                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[4]                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|TmpAddr[8]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|keyboard:keyb|ps2_iobase:ps2_port|count_v[2]                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][3]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][3]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][4]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][1]                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[5]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_cnt_q[3]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[6][0]               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.TL[4]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.KL[0]                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|keycode_II[1]                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[9]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.RR[0]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.AR[0]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.AM                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|user_voice_wdata.FB[2]                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Mister_top|msx:the_msx|escci:escci|SccBank3[2]                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|msx:the_msx|escci:escci|SccBank1[4]                                                        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|slot_voice_addr[4]                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[4][0]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[15]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[14]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_IV[12]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Mister_top|msx:the_msx|escci:escci|SccBank2[3]                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|msx:the_msx|escci:escci|SccBank0[1]                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|DO[3]                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|BusB[0]                                                        ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|BusA[5]                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh|bits[1][0]               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Mister_top|OPLL:opll1|controller:ct|rr[2]                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrLdq_s                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|cfg_III[4]                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrAdr_s[12]                                                               ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrAdr_s[5]                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|msx:the_msx|swioports:swiop|mapper_q[0]                                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_idx_q[1]                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[3][13]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[2][11]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[1][11]                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b|sprite_pats_q[0][9]                       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|am_bresenham[2]                            ;
; 11:1               ; 10 bits   ; 70 LEs        ; 20 LEs               ; 50 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|pm_bresenham[5]                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrRoutineSeq_v[1]                                                         ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|PC[3]                                                          ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|A[1]                                                           ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|PC[11]                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|ssdram256Mb:ram|ram_addr_s[20]                                                             ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|eg_VII[9]                                    ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|A[14]                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |Mister_top|ssdram256Mb:ram|SdrCmd_s[1]                                                                ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|ssdram256Mb:ram|ram_addr_s[19]                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |Mister_top|ssdram256Mb:ram|ram_addr_s[15]                                                             ;
; 15:1               ; 11 bits   ; 110 LEs       ; 11 LEs               ; 99 LEs                 ; Yes        ; |Mister_top|hdmi:hdmi|clockCounter[5]                                                                  ;
; 274:1              ; 3 bits    ; 546 LEs       ; 48 LEs               ; 498 LEs                ; Yes        ; |Mister_top|msx:the_msx|swioports:swiop|reg_data_s[5]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Mister_top|msx:the_msx|spi:spi|counter_s[0]                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b|cnt_vert_q[5]                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|phase_base_VI[9]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Mister_top|soft_rst_cnt_s[6]                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|msx:the_msx|spi:spi|shift_r[5]                                                             ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |Mister_top|keyboard:keyb|cols_o[0]                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|SP[3]                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|SP[12]                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|ACC[3]                                                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|F[3]                                                           ;
; 1:1                ; 7 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|Add2                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mister_top|ssdram256Mb:ram|ram_ack_s                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|Mux2                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|exp_slot:exp1|Mux0                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Q_t                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b|access_type_s.AC_SATN                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[1]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b|pat_col_o[3]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|tail_v                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|swioports:swiop|fifo:ps2fifo|head_v                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|Mux18                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|Add2                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|Mux3                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egstate                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux53                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux49                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|ShiftLeft0                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux27                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux11                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux12                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux14                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|stg[6]                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|ar_sum_VI[6]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Add0                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mux1                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|Save_Mux[2]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mister_top|OPLL:opll1|controller:ct|tll                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|controller:ct|tll                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM|phase_array                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem|data_array                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mister_top|OPLL:opll1|controller:ct|kll                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|controller:ct|kll                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Mister_top|msx:the_msx|exp_slot:exp3|expsltsl_n_o[3]                                                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux41                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux11                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|DAA_Q[7]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|RegDIL[5]                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux26                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs|Mux10                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|Mux97                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[1]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux35                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|Mux53                                        ;
; 5:1                ; 18 bits   ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |Mister_top|OPLL:opll1|PhaseGenerator:pg|dphase                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux13                                        ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux32                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|RegAddrA[0]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|escci:escci|scc_wave:SccWave|w_wave_adr[6]                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|Mux20                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[3]                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|Mux65                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Mister_top|jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu|Mux31                                              ;
; 8:1                ; 18 bits   ; 90 LEs        ; 72 LEs               ; 18 LEs                 ; No         ; |Mister_top|OPLL:opll1|EnvelopeGenerator:eg|egphase                                                    ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b|Selector18                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b|col_o[0]                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Mister_top|OPLL:opll1|Operator:op|Add0                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |Mister_top|OPLL:opll1|Operator:op|Add0                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Mister_top|OPLL:opll1|Operator:op|Add0                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Mister_top|OPLL:opll1|Operator:op|Add0                                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |Mister_top|msx:the_msx|T80a:cpu|T80:u0|RegWEL                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                    ;
; 13:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; No         ; |Mister_top|ssdram256Mb:ram|Selector4                                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |Mister_top|ssdram256Mb:ram|Selector8                                                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |Mister_top|hdmi:hdmi|state                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Mister_top|msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b|state_q                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |Mister_top|hdmi:hdmi|state                                                                            ;
; 43:1               ; 2 bits    ; 56 LEs        ; 50 LEs               ; 6 LEs                  ; No         ; |Mister_top|msx:the_msx|d_to_cpu_s[3]                                                                  ;
; 44:1               ; 2 bits    ; 58 LEs        ; 52 LEs               ; 6 LEs                  ; No         ; |Mister_top|msx:the_msx|d_to_cpu_s[1]                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0|altsyncram_u9d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for spram:vram|altsyncram:ram_q_rtl_0|altsyncram_li41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0|altsyncram_edu1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_q7h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0|altsyncram_1ci1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0|altsyncram_2l71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0|altsyncram_oe71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0|altsyncram_bc01:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0|altsyncram_v311:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0|altsyncram_0411:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0|altsyncram_9901:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0|altsyncram_a901:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------+
; Parameter Name                ; Value                  ; Type                 ;
+-------------------------------+------------------------+----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped              ;
; PLL_TYPE                      ; AUTO                   ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped              ;
; SCAN_CHAIN                    ; LONG                   ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped              ;
; LOCK_HIGH                     ; 1                      ; Untyped              ;
; LOCK_LOW                      ; 1                      ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped              ;
; SKIP_VCO                      ; OFF                    ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped              ;
; BANDWIDTH                     ; 0                      ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped              ;
; DOWN_SPREAD                   ; 0                      ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 21477                  ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped              ;
; CLK2_DIVIDE_BY                ; 12500                  ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 12500                  ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 50000                  ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK2_PHASE_SHIFT              ; -2910                  ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped              ;
; DPA_DIVIDER                   ; 0                      ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped              ;
; VCO_MIN                       ; 0                      ; Untyped              ;
; VCO_MAX                       ; 0                      ; Untyped              ;
; VCO_CENTER                    ; 0                      ; Untyped              ;
; PFD_MIN                       ; 0                      ; Untyped              ;
; PFD_MAX                       ; 0                      ; Untyped              ;
; M_INITIAL                     ; 0                      ; Untyped              ;
; M                             ; 0                      ; Untyped              ;
; N                             ; 1                      ; Untyped              ;
; M2                            ; 1                      ; Untyped              ;
; N2                            ; 1                      ; Untyped              ;
; SS                            ; 1                      ; Untyped              ;
; C0_HIGH                       ; 0                      ; Untyped              ;
; C1_HIGH                       ; 0                      ; Untyped              ;
; C2_HIGH                       ; 0                      ; Untyped              ;
; C3_HIGH                       ; 0                      ; Untyped              ;
; C4_HIGH                       ; 0                      ; Untyped              ;
; C5_HIGH                       ; 0                      ; Untyped              ;
; C6_HIGH                       ; 0                      ; Untyped              ;
; C7_HIGH                       ; 0                      ; Untyped              ;
; C8_HIGH                       ; 0                      ; Untyped              ;
; C9_HIGH                       ; 0                      ; Untyped              ;
; C0_LOW                        ; 0                      ; Untyped              ;
; C1_LOW                        ; 0                      ; Untyped              ;
; C2_LOW                        ; 0                      ; Untyped              ;
; C3_LOW                        ; 0                      ; Untyped              ;
; C4_LOW                        ; 0                      ; Untyped              ;
; C5_LOW                        ; 0                      ; Untyped              ;
; C6_LOW                        ; 0                      ; Untyped              ;
; C7_LOW                        ; 0                      ; Untyped              ;
; C8_LOW                        ; 0                      ; Untyped              ;
; C9_LOW                        ; 0                      ; Untyped              ;
; C0_INITIAL                    ; 0                      ; Untyped              ;
; C1_INITIAL                    ; 0                      ; Untyped              ;
; C2_INITIAL                    ; 0                      ; Untyped              ;
; C3_INITIAL                    ; 0                      ; Untyped              ;
; C4_INITIAL                    ; 0                      ; Untyped              ;
; C5_INITIAL                    ; 0                      ; Untyped              ;
; C6_INITIAL                    ; 0                      ; Untyped              ;
; C7_INITIAL                    ; 0                      ; Untyped              ;
; C8_INITIAL                    ; 0                      ; Untyped              ;
; C9_INITIAL                    ; 0                      ; Untyped              ;
; C0_MODE                       ; BYPASS                 ; Untyped              ;
; C1_MODE                       ; BYPASS                 ; Untyped              ;
; C2_MODE                       ; BYPASS                 ; Untyped              ;
; C3_MODE                       ; BYPASS                 ; Untyped              ;
; C4_MODE                       ; BYPASS                 ; Untyped              ;
; C5_MODE                       ; BYPASS                 ; Untyped              ;
; C6_MODE                       ; BYPASS                 ; Untyped              ;
; C7_MODE                       ; BYPASS                 ; Untyped              ;
; C8_MODE                       ; BYPASS                 ; Untyped              ;
; C9_MODE                       ; BYPASS                 ; Untyped              ;
; C0_PH                         ; 0                      ; Untyped              ;
; C1_PH                         ; 0                      ; Untyped              ;
; C2_PH                         ; 0                      ; Untyped              ;
; C3_PH                         ; 0                      ; Untyped              ;
; C4_PH                         ; 0                      ; Untyped              ;
; C5_PH                         ; 0                      ; Untyped              ;
; C6_PH                         ; 0                      ; Untyped              ;
; C7_PH                         ; 0                      ; Untyped              ;
; C8_PH                         ; 0                      ; Untyped              ;
; C9_PH                         ; 0                      ; Untyped              ;
; L0_HIGH                       ; 1                      ; Untyped              ;
; L1_HIGH                       ; 1                      ; Untyped              ;
; G0_HIGH                       ; 1                      ; Untyped              ;
; G1_HIGH                       ; 1                      ; Untyped              ;
; G2_HIGH                       ; 1                      ; Untyped              ;
; G3_HIGH                       ; 1                      ; Untyped              ;
; E0_HIGH                       ; 1                      ; Untyped              ;
; E1_HIGH                       ; 1                      ; Untyped              ;
; E2_HIGH                       ; 1                      ; Untyped              ;
; E3_HIGH                       ; 1                      ; Untyped              ;
; L0_LOW                        ; 1                      ; Untyped              ;
; L1_LOW                        ; 1                      ; Untyped              ;
; G0_LOW                        ; 1                      ; Untyped              ;
; G1_LOW                        ; 1                      ; Untyped              ;
; G2_LOW                        ; 1                      ; Untyped              ;
; G3_LOW                        ; 1                      ; Untyped              ;
; E0_LOW                        ; 1                      ; Untyped              ;
; E1_LOW                        ; 1                      ; Untyped              ;
; E2_LOW                        ; 1                      ; Untyped              ;
; E3_LOW                        ; 1                      ; Untyped              ;
; L0_INITIAL                    ; 1                      ; Untyped              ;
; L1_INITIAL                    ; 1                      ; Untyped              ;
; G0_INITIAL                    ; 1                      ; Untyped              ;
; G1_INITIAL                    ; 1                      ; Untyped              ;
; G2_INITIAL                    ; 1                      ; Untyped              ;
; G3_INITIAL                    ; 1                      ; Untyped              ;
; E0_INITIAL                    ; 1                      ; Untyped              ;
; E1_INITIAL                    ; 1                      ; Untyped              ;
; E2_INITIAL                    ; 1                      ; Untyped              ;
; E3_INITIAL                    ; 1                      ; Untyped              ;
; L0_MODE                       ; BYPASS                 ; Untyped              ;
; L1_MODE                       ; BYPASS                 ; Untyped              ;
; G0_MODE                       ; BYPASS                 ; Untyped              ;
; G1_MODE                       ; BYPASS                 ; Untyped              ;
; G2_MODE                       ; BYPASS                 ; Untyped              ;
; G3_MODE                       ; BYPASS                 ; Untyped              ;
; E0_MODE                       ; BYPASS                 ; Untyped              ;
; E1_MODE                       ; BYPASS                 ; Untyped              ;
; E2_MODE                       ; BYPASS                 ; Untyped              ;
; E3_MODE                       ; BYPASS                 ; Untyped              ;
; L0_PH                         ; 0                      ; Untyped              ;
; L1_PH                         ; 0                      ; Untyped              ;
; G0_PH                         ; 0                      ; Untyped              ;
; G1_PH                         ; 0                      ; Untyped              ;
; G2_PH                         ; 0                      ; Untyped              ;
; G3_PH                         ; 0                      ; Untyped              ;
; E0_PH                         ; 0                      ; Untyped              ;
; E1_PH                         ; 0                      ; Untyped              ;
; E2_PH                         ; 0                      ; Untyped              ;
; E3_PH                         ; 0                      ; Untyped              ;
; M_PH                          ; 0                      ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped              ;
; CLK0_COUNTER                  ; G0                     ; Untyped              ;
; CLK1_COUNTER                  ; G0                     ; Untyped              ;
; CLK2_COUNTER                  ; G0                     ; Untyped              ;
; CLK3_COUNTER                  ; G0                     ; Untyped              ;
; CLK4_COUNTER                  ; G0                     ; Untyped              ;
; CLK5_COUNTER                  ; G0                     ; Untyped              ;
; CLK6_COUNTER                  ; E0                     ; Untyped              ;
; CLK7_COUNTER                  ; E1                     ; Untyped              ;
; CLK8_COUNTER                  ; E2                     ; Untyped              ;
; CLK9_COUNTER                  ; E3                     ; Untyped              ;
; L0_TIME_DELAY                 ; 0                      ; Untyped              ;
; L1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G0_TIME_DELAY                 ; 0                      ; Untyped              ;
; G1_TIME_DELAY                 ; 0                      ; Untyped              ;
; G2_TIME_DELAY                 ; 0                      ; Untyped              ;
; G3_TIME_DELAY                 ; 0                      ; Untyped              ;
; E0_TIME_DELAY                 ; 0                      ; Untyped              ;
; E1_TIME_DELAY                 ; 0                      ; Untyped              ;
; E2_TIME_DELAY                 ; 0                      ; Untyped              ;
; E3_TIME_DELAY                 ; 0                      ; Untyped              ;
; M_TIME_DELAY                  ; 0                      ; Untyped              ;
; N_TIME_DELAY                  ; 0                      ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped              ;
; ENABLE0_COUNTER               ; L0                     ; Untyped              ;
; ENABLE1_COUNTER               ; L0                     ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped              ;
; LOOP_FILTER_C                 ; 5                      ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped              ;
; VCO_POST_SCALE                ; 0                      ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK0                     ; PORT_USED              ; Untyped              ;
; PORT_CLK1                     ; PORT_USED              ; Untyped              ;
; PORT_CLK2                     ; PORT_USED              ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped              ;
; M_TEST_SOURCE                 ; 5                      ; Untyped              ;
; C0_TEST_SOURCE                ; 5                      ; Untyped              ;
; C1_TEST_SOURCE                ; 5                      ; Untyped              ;
; C2_TEST_SOURCE                ; 5                      ; Untyped              ;
; C3_TEST_SOURCE                ; 5                      ; Untyped              ;
; C4_TEST_SOURCE                ; 5                      ; Untyped              ;
; C5_TEST_SOURCE                ; 5                      ; Untyped              ;
; C6_TEST_SOURCE                ; 5                      ; Untyped              ;
; C7_TEST_SOURCE                ; 5                      ; Untyped              ;
; C8_TEST_SOURCE                ; 5                      ; Untyped              ;
; C9_TEST_SOURCE                ; 5                      ; Untyped              ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped              ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE       ;
+-------------------------------+------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll2|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll2 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 63                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 63                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 25                     ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 125                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; pll2_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx ;
+----------------+--------------+--------------------------+
; Parameter Name ; Value        ; Type                     ;
+----------------+--------------+--------------------------+
; hw_id_g        ; 8            ; Signed Integer           ;
; hw_txt_g       ; Mister Board ; String                   ;
; hw_version_g   ; 00010011     ; Unsigned Binary          ;
; video_opt_g    ; 3            ; Signed Integer           ;
; ramsize_g      ; 8192         ; Signed Integer           ;
; hw_hashwds_g   ; '0'          ; Enumerated               ;
+----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; mode_g         ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; mode           ; 0     ; Signed Integer                                  ;
; iowait         ; 1     ; Signed Integer                                  ;
; flag_c         ; 0     ; Signed Integer                                  ;
; flag_n         ; 1     ; Signed Integer                                  ;
; flag_p         ; 2     ; Signed Integer                                  ;
; flag_x         ; 3     ; Signed Integer                                  ;
; flag_h         ; 4     ; Signed Integer                                  ;
; flag_y         ; 5     ; Signed Integer                                  ;
; flag_z         ; 6     ; Signed Integer                                  ;
; flag_s         ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                  ;
; flag_c         ; 0     ; Signed Integer                                                  ;
; flag_n         ; 1     ; Signed Integer                                                  ;
; flag_p         ; 2     ; Signed Integer                                                  ;
; flag_x         ; 3     ; Signed Integer                                                  ;
; flag_h         ; 4     ; Signed Integer                                                  ;
; flag_y         ; 5     ; Signed Integer                                                  ;
; flag_z         ; 6     ; Signed Integer                                                  ;
; flag_s         ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                              ;
; flag_c         ; 0     ; Signed Integer                                              ;
; flag_n         ; 1     ; Signed Integer                                              ;
; flag_p         ; 2     ; Signed Integer                                              ;
; flag_x         ; 3     ; Signed Integer                                              ;
; flag_h         ; 4     ; Signed Integer                                              ;
; flag_y         ; 5     ; Signed Integer                                              ;
; flag_z         ; 6     ; Signed Integer                                              ;
; flag_s         ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|vdp18_core:vdp ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; video_opt_g    ; 3     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|swioports:swiop|fifo:ps2fifo ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width_g   ; 8     ; Signed Integer                                               ;
; fifo_depth_g   ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; addr_width_g   ; 8     ; Signed Integer                                                             ;
; data_width_g   ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: msx:the_msx|memoryctl:memctl ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ramsize_g      ; 8192  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssdram256Mb:ram ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; freq_g         ; 85    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: spram:vram ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; addr_width_g   ; 14    ; Signed Integer                 ;
; data_width_g   ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:audiol ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; nbits_g        ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:audior ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; nbits_g        ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:btnscl ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_size_g ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga|dpram:frbuff ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; addr_width_g   ; 16    ; Signed Integer                           ;
; data_width_g   ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:hdmi ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; freq           ; 25200000 ; Signed Integer             ;
; fs             ; 48000    ; Signed Integer             ;
; cts            ; 25200    ; Signed Integer             ;
; n              ; 6144     ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:hdmi|hdmi_delay_line:delay_line ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; g_width        ; 40    ; Signed Integer                                           ;
; g_depth        ; 11    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi:hdmi|hdmidataencoder:dataenc ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; FREQ           ; 25200000 ; Signed Integer                                     ;
; FS             ; 48000    ; Signed Integer                                     ;
; CTS            ; 25200    ; Signed Integer                                     ;
; N              ; 6144     ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 10    ; Signed Integer                                                                             ;
; mult_width     ; 6     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; counter_width  ; 8     ; Signed Integer                                                                             ;
; mult_width     ; 10    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; b0             ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 0     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 2     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 6     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 20    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 30    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 42    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 40    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 41    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 50    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 67    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 92    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 125   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 166   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; init           ; 215   ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; dt2_lim2       ; 01001011 ; Unsigned Binary                                                ;
; dt2_lim3       ; 01011111 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                   ;
; stages         ; 29    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; ATTACK         ; 00    ; Unsigned Binary                                                   ;
; DECAY1         ; 01    ; Unsigned Binary                                                   ;
; DECAY2         ; 10    ; Unsigned Binary                                                   ;
; RELEASE        ; 11    ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 3     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 27    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                    ;
; stages         ; 4     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_aroffsh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 4     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_cntsh ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                    ;
; stages         ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                      ;
; stages         ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prevprev1_buffer ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                             ;
; stages         ; 8     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev2_buffer ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                         ;
; stages         ; 8     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                        ;
; stages         ; 8     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                        ;
; stages         ; 4     ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                      ;
; stages         ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; init           ; 90    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                    ;
; stages         ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; REG_TEST       ; 00000001 ; Unsigned Binary                                                  ;
; REG_TEST2      ; 00000010 ; Unsigned Binary                                                  ;
; REG_KON        ; 00001000 ; Unsigned Binary                                                  ;
; REG_NOISE      ; 00001111 ; Unsigned Binary                                                  ;
; REG_CLKA1      ; 00010000 ; Unsigned Binary                                                  ;
; REG_CLKA2      ; 00010001 ; Unsigned Binary                                                  ;
; REG_CLKB       ; 00010010 ; Unsigned Binary                                                  ;
; REG_TIMER      ; 00010100 ; Unsigned Binary                                                  ;
; REG_LFRQ       ; 00011000 ; Unsigned Binary                                                  ;
; REG_PMDAMD     ; 00011001 ; Unsigned Binary                                                  ;
; REG_CTW        ; 00011011 ; Unsigned Binary                                                  ;
; REG_DUMP       ; 00011111 ; Unsigned Binary                                                  ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                    ;
; stages         ; 32    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OPLL:opll1|SlotCounter:s8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; delay          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 4                    ; Untyped                          ;
; WIDTHAD_A                          ; 16                   ; Untyped                          ;
; NUMWORDS_A                         ; 65536                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 4                    ; Untyped                          ;
; WIDTHAD_B                          ; 16                   ; Untyped                          ;
; NUMWORDS_B                         ; 65536                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_u9d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spram:vram|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 14                   ; Untyped                ;
; NUMWORDS_A                         ; 16384                ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 1                    ; Untyped                ;
; WIDTHAD_B                          ; 1                    ; Untyped                ;
; NUMWORDS_B                         ; 1                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_li41      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_edu1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0 ;
+------------------------------------+--------------------------------------------+-------------------+
; Parameter Name                     ; Value                                      ; Type              ;
+------------------------------------+--------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped           ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped           ;
; WIDTH_A                            ; 8                                          ; Untyped           ;
; WIDTHAD_A                          ; 9                                          ; Untyped           ;
; NUMWORDS_A                         ; 512                                        ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped           ;
; WIDTH_B                            ; 8                                          ; Untyped           ;
; WIDTHAD_B                          ; 9                                          ; Untyped           ;
; NUMWORDS_B                         ; 512                                        ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped           ;
; BYTE_SIZE                          ; 8                                          ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped           ;
; INIT_FILE                          ; db/msx_Mister.ram0_keymap_db786545.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_q7h1                            ; Untyped           ;
+------------------------------------+--------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 18                   ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 25                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 18                   ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_1ci1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 36                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 38                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 36                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 38                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                 ;
+------------------------------------+-------------------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                                              ;
; WIDTH_A                            ; 45                                              ; Untyped                                              ;
; WIDTHAD_A                          ; 5                                               ; Untyped                                              ;
; NUMWORDS_A                         ; 32                                              ; Untyped                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                              ;
; WIDTH_B                            ; 1                                               ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                              ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                              ;
; INIT_FILE                          ; db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_2l71                                 ; Untyped                                              ;
+------------------------------------+-------------------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                                   ;
+------------------------------------+------------------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                                ;
; WIDTH_A                            ; 46                                             ; Untyped                                                ;
; WIDTHAD_A                          ; 5                                              ; Untyped                                                ;
; NUMWORDS_A                         ; 32                                             ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                                ;
; WIDTH_B                            ; 1                                              ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                                ;
; INIT_FILE                          ; db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_oe71                                ; Untyped                                                ;
+------------------------------------+------------------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0 ;
+------------------------------------+--------------------------------+--------------------------+
; Parameter Name                     ; Value                          ; Type                     ;
+------------------------------------+--------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                  ;
; OPERATION_MODE                     ; ROM                            ; Untyped                  ;
; WIDTH_A                            ; 8                              ; Untyped                  ;
; WIDTHAD_A                          ; 13                             ; Untyped                  ;
; NUMWORDS_A                         ; 8192                           ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                  ;
; WIDTH_B                            ; 1                              ; Untyped                  ;
; WIDTHAD_B                          ; 1                              ; Untyped                  ;
; NUMWORDS_B                         ; 1                              ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                  ;
; BYTE_SIZE                          ; 8                              ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                  ;
; INIT_FILE                          ; msx_Mister.Mister_top0.rtl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_bc01                ; Untyped                  ;
+------------------------------------+--------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                            ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                         ;
; WIDTH_A                            ; 11                             ; Untyped                                         ;
; WIDTHAD_A                          ; 7                              ; Untyped                                         ;
; NUMWORDS_A                         ; 128                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WIDTH_B                            ; 1                              ; Untyped                                         ;
; WIDTHAD_B                          ; 1                              ; Untyped                                         ;
; NUMWORDS_B                         ; 1                              ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                         ;
; BYTE_SIZE                          ; 8                              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; INIT_FILE                          ; msx_Mister.Mister_top1.rtl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_v311                ; Untyped                                         ;
+------------------------------------+--------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                            ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                         ;
; WIDTH_A                            ; 11                             ; Untyped                                         ;
; WIDTHAD_A                          ; 7                              ; Untyped                                         ;
; NUMWORDS_A                         ; 128                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WIDTH_B                            ; 1                              ; Untyped                                         ;
; WIDTHAD_B                          ; 1                              ; Untyped                                         ;
; NUMWORDS_B                         ; 1                              ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                         ;
; BYTE_SIZE                          ; 8                              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; INIT_FILE                          ; msx_Mister.Mister_top2.rtl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_0411                ; Untyped                                         ;
+------------------------------------+--------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0 ;
+------------------------------------+--------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                             ;
+------------------------------------+--------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                          ;
; WIDTH_A                            ; 9                              ; Untyped                                          ;
; WIDTHAD_A                          ; 7                              ; Untyped                                          ;
; NUMWORDS_A                         ; 128                            ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                          ;
; WIDTH_B                            ; 1                              ; Untyped                                          ;
; WIDTHAD_B                          ; 1                              ; Untyped                                          ;
; NUMWORDS_B                         ; 1                              ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                          ;
; BYTE_SIZE                          ; 8                              ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                          ;
; INIT_FILE                          ; msx_Mister.Mister_top3.rtl.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_9901                ; Untyped                                          ;
+------------------------------------+--------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0 ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                            ;
+------------------------------------+--------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                         ;
; WIDTH_A                            ; 9                              ; Untyped                                         ;
; WIDTHAD_A                          ; 7                              ; Untyped                                         ;
; NUMWORDS_A                         ; 128                            ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                         ;
; WIDTH_B                            ; 1                              ; Untyped                                         ;
; WIDTHAD_B                          ; 1                              ; Untyped                                         ;
; NUMWORDS_B                         ; 1                              ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                         ;
; BYTE_SIZE                          ; 8                              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                         ;
; INIT_FILE                          ; msx_Mister.Mister_top4.rtl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                   ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_a901                ; Untyped                                         ;
+------------------------------------+--------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:vga|lpm_mult:Mult0             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:vga|lpm_mult:Mult1             ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                                        ;
; LPM_WIDTHB                                     ; 12           ; Untyped                                                                        ;
; LPM_WIDTHP                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHR                                     ; 22           ; Untyped                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                        ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                        ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 20           ; Untyped                                       ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 24           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; mult_fbt     ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                      ;
; LPM_WIDTHB                                     ; 5            ; Untyped                      ;
; LPM_WIDTHP                                     ; 14           ; Untyped                      ;
; LPM_WIDTHR                                     ; 14           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; mult_6at     ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1 ;
+------------------------+--------------+--------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                   ;
+------------------------+--------------+--------------------------------------------------------+
; LPM_WIDTH              ; 18           ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                ;
; USE_WYS                ; OFF          ; Untyped                                                ;
; STYLE                  ; FAST         ; Untyped                                                ;
; CBXI_PARAMETER         ; add_sub_tvi  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                         ;
+------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult5        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult6        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                         ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTHA                                     ; 9            ; Untyped                                                                                      ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                                                                      ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                      ;
; CBXI_PARAMETER                                 ; mult_93t     ; Untyped                                                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                      ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult4        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult3        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 23           ; Untyped             ;
; LPM_WIDTHR                                     ; 23           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                             ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                   ;
; LPM_WIDTHA                                     ; 7            ; Untyped                                                                          ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                                                          ;
; LPM_WIDTHP                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHR                                     ; 17           ; Untyped                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                          ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                          ;
; CBXI_PARAMETER                                 ; mult_h4t     ; Untyped                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                          ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult2        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mixeru:mixer|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_kbt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                        ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                                     ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                                     ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                     ;
; CBXI_PARAMETER                                 ; mult_13t     ; Untyped                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                     ;
+------------------------------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 2                                 ;
; Entity Instance               ; pll1:pll|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; pll2:pll2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                                           ;
; Entity Instance                           ; vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 4                                                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 4                                                                                            ;
;     -- NUMWORDS_B                         ; 65536                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; spram:vram|altsyncram:ram_q_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 25                                                                                           ;
;     -- NUMWORDS_A                         ; 18                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 25                                                                                           ;
;     -- NUMWORDS_B                         ; 18                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 36                                                                                           ;
;     -- NUMWORDS_A                         ; 38                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 36                                                                                           ;
;     -- NUMWORDS_B                         ; 38                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                     ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 45                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 46                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 11                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
; Entity Instance                           ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                          ;
;     -- WIDTH_A                            ; 9                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                       ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 15                                                                                                          ;
; Entity Instance                       ; vga:vga|lpm_mult:Mult0                                                                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; vga:vga|lpm_mult:Mult1                                                                                      ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 9                                                                                                           ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0               ;
;     -- LPM_WIDTHA                     ; 10                                                                                                          ;
;     -- LPM_WIDTHB                     ; 12                                                                                                          ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0                                                ;
;     -- LPM_WIDTHA                     ; 20                                                                                                          ;
;     -- LPM_WIDTHB                     ; 4                                                                                                           ;
;     -- LPM_WIDTHP                     ; 24                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0                                                                 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 14                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult5                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult6                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                                           ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult4                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult3                                                                                 ;
;     -- LPM_WIDTHA                     ; 15                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 23                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0             ;
;     -- LPM_WIDTHA                     ; 7                                                                                                           ;
;     -- LPM_WIDTHB                     ; 10                                                                                                          ;
;     -- LPM_WIDTHP                     ; 17                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult2                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult0                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; mixeru:mixer|lpm_mult:Mult1                                                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                          ;
;     -- LPM_WIDTHB                     ; 8                                                                                                           ;
;     -- LPM_WIDTHP                     ; 22                                                                                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
; Entity Instance                       ; msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0                                  ;
;     -- LPM_WIDTHA                     ; 8                                                                                                           ;
;     -- LPM_WIDTHB                     ; 5                                                                                                           ;
;     -- LPM_WIDTHP                     ; 13                                                                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                          ;
;     -- USE_EAB                        ; OFF                                                                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                          ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr"                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cur_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op" ;
+----------+-------+----------+---------------------------------------------+
; Port     ; Type  ; Severity ; Details                                     ;
+----------+-------+----------+---------------------------------------------+
; test_214 ; Input ; Info     ; Stuck at GND                                ;
+----------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B" ;
+----------+--------+----------+---------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                             ;
+----------+--------+----------+---------------------------------------------------------------------+
; overflow ; Output ; Info     ; Explicitly unconnected                                              ;
+----------+--------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jt51_wrapper:jt51"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ct1_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacleft_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacright_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi:hdmi"                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_audio_enable    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_audio_pcm_l[15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_audio_pcm_r[15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_red             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_green           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_blue            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vga|dpram:frbuff"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vga"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_hcnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_vcnt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_h    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "dac:audior"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dac_i[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "dac:audiol"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; dac_i[0] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mixeru:mixer"                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; audio_mix_l_o[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_mix_r_o[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|keymap:keymap"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_o[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb|ps2_iobase:ps2_port" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; enable_i ; Input ; Info     ; Stuck at VCC                    ;
+----------+-------+----------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:keyb"                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_core_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extra_keys_o[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "ssdram256Mb:ram"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; refresh_i      ; Input ; Info     ; Stuck at VCC ;
; addr_i[24..23] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|memoryctl:memctl" ;
+------------------+-------+----------+--------------------+
; Port             ; Type  ; Severity ; Details            ;
+------------------+-------+----------+--------------------+
; use_rom_in_ram_i ; Input ; Info     ; Stuck at VCC       ;
+------------------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|escci:escci"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ram_oe_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_we_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop|fifo:ps2fifo"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; half_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|swioports:swiop" ;
+--------------------+-------+----------+-----------------+
; Port               ; Type  ; Severity ; Details         ;
+--------------------+-------+----------+-----------------+
; hw_id_i[7..4]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[2..0]      ; Input ; Info     ; Stuck at GND    ;
; hw_id_i[3]         ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[1..0] ; Input ; Info     ; Stuck at VCC    ;
; hw_version_i[7..5] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[3..2] ; Input ; Info     ; Stuck at GND    ;
; hw_version_i[4]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[6..3] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[1..0] ; Input ; Info     ; Stuck at GND    ;
; hw_memsize_i[7]    ; Input ; Info     ; Stuck at VCC    ;
; hw_memsize_i[2]    ; Input ; Info     ; Stuck at VCC    ;
; hw_hashwds_i       ; Input ; Info     ; Stuck at GND    ;
+--------------------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|exp_slot:exp1"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_en_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; expsltsl_n_o[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|YM2149:psg"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sel_n_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; ayymmode_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; a9_l_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; a8_i         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bc2_i        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; port_a_i[6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; port_b_o[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_a_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_b_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; audio_ch_c_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cd_oe_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_ev_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_16k_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; palette_idx_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; palette_val_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; palette_wr_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; ntsc_pal_i ; Input ; Info     ; Stuck at GND                                     ;
+------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_en_3m58_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_en_2m68_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu|T80:u0"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx|T80a:cpu"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_en_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; halt_n_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busrq_n_i  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busak_n_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "msx:the_msx"                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reload_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; opt_nextor_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; opt_mr_type_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; opt_vga_on_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rom_addr_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_ce_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_oe_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_addr_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_mreq_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl1_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_sltsl2_n_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_wait_n_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_nmi_n_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bus_int_n_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; vram_ce_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vram_oe_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; k7_motor_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy1_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn1_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_btn2_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; joy2_out_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_g_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgb_b_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hsync_n_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vsync_n_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ntsc_pal_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_on_k_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; vga_en_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scanline_on_k_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; scanline_en_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vertfreq_on_k_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; flspi_cs_n_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi2_cs_n_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sd_pres_n_i       ; Input  ; Info     ; Stuck at GND                                                                        ;
; sd_wp_i           ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_wait_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_slots_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d_ipl_en_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clocks:clks"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_5m_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2:pll2"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ff         ; 7980                        ;
;     CLR               ; 412                         ;
;     CLR SCLR          ; 15                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 3652                        ;
;     ENA CLR           ; 1028                        ;
;     ENA CLR SCLR      ; 73                          ;
;     ENA CLR SLD       ; 136                         ;
;     ENA SCLR          ; 184                         ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 87                          ;
;     SCLR              ; 80                          ;
;     SLD               ; 23                          ;
;     plain             ; 2267                        ;
; cycloneiii_io_obuf    ; 20                          ;
; cycloneiii_lcell_comb ; 11932                       ;
;     arith             ; 1738                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 845                         ;
;         3 data inputs ; 892                         ;
;     normal            ; 10194                       ;
;         0 data inputs ; 41                          ;
;         1 data inputs ; 228                         ;
;         2 data inputs ; 1032                        ;
;         3 data inputs ; 1670                        ;
;         4 data inputs ; 7223                        ;
; cycloneiii_mac_mult   ; 12                          ;
; cycloneiii_mac_out    ; 12                          ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 299                         ;
;                       ;                             ;
; Max LUT depth         ; 20.80                       ;
; Average LUT depth     ; 5.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 26 09:36:57 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msx_Mister -c msx_Mister
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-mister/mister_top.vhd
    Info (12022): Found design unit 1: Mister_top-behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 132
    Info (12023): Found entity 1: Mister_top File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-mister/pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd Line: 54
    Info (12023): Found entity 1: pll1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/syn-mister/pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd Line: 52
    Info (12023): Found entity 1: pll2 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd Line: 42
Info (12021): Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx_pack.vhd
    Info (12022): Found design unit 1: msx_pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx_pack.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/msx.vhd
    Info (12022): Found design unit 1: msx-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 187
    Info (12023): Found entity 1: msx File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/clocks.vhd
    Info (12022): Found design unit 1: clocks-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 58
    Info (12023): Found entity 1: clocks File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80a.vhd
    Info (12022): Found design unit 1: T80a-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 101
    Info (12023): Found entity 1: T80a File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_reg.vhd Line: 56
Info (12021): Found 1 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd Line: 147
    Info (12023): Found entity 1: T80_MCode File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_mcode.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd Line: 91
    Info (12023): Found entity 1: T80_ALU File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80_alu.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/cpu/t80.vhd
    Info (12022): Found design unit 1: T80-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 119
    Info (12023): Found entity 1: T80 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 79
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/rom/ipl_rom.vhd
    Info (12022): Found design unit 1: ipl_rom-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd Line: 15
    Info (12023): Found entity 1: ipl_rom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/rom/ipl_rom.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/spram.vhd
    Info (12022): Found design unit 1: spram-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd Line: 65
    Info (12023): Found entity 1: spram File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/spram.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/dpram.vhd
    Info (12022): Found design unit 1: dpram-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd Line: 30
    Info (12023): Found entity 1: dpram File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/ram/ssdram256mb.vhd
    Info (12022): Found design unit 1: ssdram256Mb-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd Line: 75
    Info (12023): Found entity 1: ssdram256Mb File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/ssdram256Mb.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/ym2149.vhd
    Info (12022): Found design unit 1: YM2149-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 86
    Info (12023): Found entity 1: YM2149 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 59
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/mixeru.vhd
    Info (12022): Found design unit 1: mixeru-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 73
    Info (12023): Found entity 1: mixeru File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/dac.vhd
    Info (12022): Found design unit 1: dac-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd Line: 41
    Info (12023): Found entity 1: dac File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/dac.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd
    Info (12022): Found design unit 1: vdp18_core-struct File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 125
    Info (12023): Found entity 1: vdp18_core File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 84
Info (12021): Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd
    Info (12022): Found design unit 1: vdp18_pack File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd Line: 15
    Info (12022): Found design unit 2: vdp18_pack-body File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pack-p.vhd Line: 156
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd
    Info (12022): Found design unit 1: vdp18_sprite-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd Line: 86
    Info (12023): Found entity 1: vdp18_sprite File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_sprite.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd
    Info (12022): Found design unit 1: vdp18_pattern-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd Line: 82
    Info (12023): Found entity 1: vdp18_pattern File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_pattern.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd
    Info (12022): Found design unit 1: vdp18_hor_vert-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 76
    Info (12023): Found entity 1: vdp18_hor_vert File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_hor_vert.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd
    Info (12022): Found design unit 1: vdp18_ctrl-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 84
    Info (12023): Found entity 1: vdp18_ctrl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd
    Info (12022): Found design unit 1: vdp18_cpuio-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd Line: 99
    Info (12023): Found entity 1: vdp18_cpuio File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_cpuio.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd
    Info (12022): Found design unit 1: vdp18_col_mux-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd Line: 66
    Info (12023): Found entity 1: vdp18_col_mux File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_col_mux.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd
    Info (12022): Found design unit 1: vdp18_clk_gen-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd Line: 67
    Info (12023): Found entity 1: vdp18_clk_gen File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_clk_gen.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd
    Info (12022): Found design unit 1: vdp18_addr_mux-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd Line: 80
    Info (12023): Found entity 1: vdp18_addr_mux File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_addr_mux.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd
    Info (12022): Found design unit 1: vdp18_palette-Memory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd Line: 64
    Info (12023): Found entity 1: vdp18_palette File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_palette.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/dblscan.vhd
    Info (12022): Found design unit 1: dblscan-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd Line: 75
    Info (12023): Found entity 1: dblscan File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/dblscan.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/vga.vhd
    Info (12022): Found design unit 1: vga-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 27
    Info (12023): Found entity 1: vga File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/video/framebuffer.vhd
    Info (12022): Found design unit 1: framebuffer-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd Line: 59
    Info (12023): Found entity 1: framebuffer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/framebuffer.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd
    Info (12022): Found design unit 1: serializer_generic-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd Line: 25
    Info (12023): Found entity 1: serializer_generic File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/serializer_generic.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd
    Info (12022): Found design unit 1: hdmi_delay_line-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd Line: 21
    Info (12023): Found entity 1: hdmi_delay_line File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidelay.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd
    Info (12022): Found design unit 1: hdmi_out_altera-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd Line: 49
    Info (12023): Found entity 1: hdmi_out_altera File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi_out_altera.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 48
    Info (12023): Found entity 1: hdmi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd Line: 22
    Info (12023): Found entity 1: encoder File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/encoder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd Line: 54
    Info (12023): Found entity 1: altddio_out1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/altddio_out1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd Line: 38
    Info (12023): Found entity 1: debounce File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/shared/fifo.vhd
    Info (12022): Found design unit 1: fifo-Behavioral File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd Line: 64
    Info (12023): Found entity 1: fifo File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/shared/fifo.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd
    Info (12022): Found design unit 1: memoryctl-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd Line: 70
    Info (12023): Found entity 1: memoryctl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/memoryctl.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 72
    Info (12023): Found entity 1: keyboard File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/keymap.vhd
    Info (12022): Found design unit 1: keymap-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd Line: 54
    Info (12023): Found entity 1: keymap File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keymap.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 34
    Info (12023): Found entity 1: ps2_iobase File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/pio.vhd
    Info (12022): Found design unit 1: PIO-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 63
    Info (12023): Found entity 1: PIO File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/spi.vhd
    Info (12022): Found design unit 1: spi-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd Line: 71
    Info (12023): Found entity 1: spi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/swioports.vhd
    Info (12022): Found design unit 1: swioports-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 93
    Info (12023): Found entity 1: swioports File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd
    Info (12022): Found design unit 1: exp_slot-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 61
    Info (12023): Found entity 1: exp_slot File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 46
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/romnextor.vhd
    Info (12022): Found design unit 1: romnextor-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd Line: 62
    Info (12023): Found entity 1: romnextor File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/romnextor.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd
    Info (12022): Found design unit 1: escci-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 68
    Info (12023): Found entity 1: escci File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd
    Info (12022): Found design unit 1: scc_wave_mul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 49
    Info (12022): Found design unit 2: scc_wave-Behavior File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 77
    Info (12023): Found entity 1: scc_wave_mul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 41
    Info (12023): Found entity 2: scc_wave File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd
    Info (12022): Found design unit 1: jt51_wrapper-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 70
    Info (12023): Found entity 1: jt51_wrapper File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v
    Info (12023): Found entity 1: jt51_timers File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 23
    Info (12023): Found entity 2: jt51_timer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v
    Info (12023): Found entity 1: jt51_sh File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_sh.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v
    Info (12023): Found entity 1: jt51_reg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v
    Info (12023): Found entity 1: jt51_pm File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v
    Info (12023): Found entity 1: jt51_phrom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v
    Info (12023): Found entity 1: jt51_phinc_rom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phinc_rom.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v
    Info (12023): Found entity 1: jt51_pg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v
    Info (12023): Found entity 1: jt51_op File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v
    Info (12023): Found entity 1: jt51_noise_lfsr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise_lfsr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v
    Info (12023): Found entity 1: jt51_noise File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v
    Info (12023): Found entity 1: jt51_mod File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mod.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v
    Info (12023): Found entity 1: jt51_mmr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v
    Info (12023): Found entity 1: jt51_lin2exp File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lin2exp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v
    Info (12023): Found entity 1: jt51_lfo_lfsr File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo_lfsr.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v
    Info (12023): Found entity 1: jt51_lfo File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v
    Info (12023): Found entity 1: jt51_kon File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_kon.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v
    Info (12023): Found entity 1: jt51_exprom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v
    Info (12023): Found entity 1: jt51_exp2lin File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exp2lin.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v
    Info (12023): Found entity 1: jt51_eg File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v
    Info (12023): Found entity 1: jt51_acc File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/jt51/jt51.v
    Info (12023): Found entity 1: jt51 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/opll.vhd
    Info (12022): Found design unit 1: OPLL-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 56
    Info (12023): Found entity 1: OPLL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicerom.vhd
    Info (12022): Found design unit 1: VoiceRom-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd Line: 44
    Info (12023): Found entity 1: VoiceRom File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceRom.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/voicememory.vhd
    Info (12022): Found design unit 1: VoiceMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 50
    Info (12023): Found entity 1: VoiceMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd
    Info (12022): Found design unit 1: VM2413 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd Line: 36
    Info (12022): Found design unit 2: VM2413-body File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/vm2413.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/summixer.vhd
    Info (12022): Found design unit 1: SumMixer-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd Line: 53
    Info (12023): Found entity 1: SumMixer File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SumMixer.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/slotcounter.vhd
    Info (12022): Found design unit 1: SlotCounter-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd Line: 54
    Info (12023): Found entity 1: SlotCounter File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SlotCounter.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/sinetable.vhd
    Info (12022): Found design unit 1: sinetable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 51
    Info (12023): Found entity 1: SineTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/RegisterMemory.vhd(60) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/registermemory.vhd
    Info (12022): Found design unit 1: registermemory-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 51
    Info (12023): Found entity 1: RegisterMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/RegisterMemory.vhd Line: 40
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/PhaseMemory.vhd(56) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasememory.vhd
    Info (12022): Found design unit 1: PhaseMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd Line: 47
    Info (12023): Found entity 1: PhaseMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/phasegenerator.vhd
    Info (12022): Found design unit 1: PhaseGenerator-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 59
    Info (12023): Found entity 1: PhaseGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/OutputMemory.vhd(58) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputmemory.vhd
    Info (12022): Found design unit 1: OutputMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 49
    Info (12023): Found entity 1: OutputMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/outputgenerator.vhd
    Info (12022): Found design unit 1: OutputGenerator-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 52
    Info (12023): Found entity 1: OutputGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/operator.vhd
    Info (12022): Found design unit 1: Operator-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 60
    Info (12023): Found entity 1: Operator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartablemul.vhd
    Info (12022): Found design unit 1: LinearTableMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd Line: 49
    Info (12023): Found entity 1: LinearTableMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTableMul.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/lineartable.vhd
    Info (12022): Found design unit 1: lineartable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 49
    Info (12023): Found entity 1: LinearTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/interpolatemul.vhd
    Info (12022): Found design unit 1: InterpolateMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd Line: 48
    Info (12023): Found entity 1: InterpolateMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/InterpolateMul.vhd Line: 40
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/FeedbackMemory.vhd(62) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 62
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/feedbackmemory.vhd
    Info (12022): Found design unit 1: FeedbackMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 53
    Info (12023): Found entity 1: FeedbackMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/FeedbackMemory.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/EnvelopeMemory.vhd(57) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopememory.vhd
    Info (12022): Found design unit 1: EnvelopeMemory-RTL File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 48
    Info (12023): Found entity 1: EnvelopeMemory File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeMemory.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/envelopegenerator.vhd
    Info (12022): Found design unit 1: EnvelopeGenerator-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 61
    Info (12023): Found entity 1: EnvelopeGenerator File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 41
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../../src/audio/vm2413/Controller.vhd(112) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 112
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/controller.vhd
    Info (12022): Found design unit 1: controller-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 106
    Info (12023): Found entity 1: controller File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktablemul.vhd
    Info (12022): Found design unit 1: AttackTableMul-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd Line: 49
    Info (12023): Found entity 1: AttackTableMul File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTableMul.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/msx1fpga-1.3/src/audio/vm2413/attacktable.vhd
    Info (12022): Found design unit 1: attacktable-rtl File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 52
    Info (12023): Found entity 1: AttackTable File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 43
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/clk_divider.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART_transmitter.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8251/UART_Receiver.vhd is missing
Warning (12019): Can't analyze file -- file ../../src/peripheral/i8253/timer.vhd is missing
Info (12127): Elaborating entity "Mister_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(157): object "clock_dvi_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(203): object "tdms_r_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(204): object "tdms_g_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 204
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(205): object "tdms_b_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 205
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(222): object "joy2_out_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 222
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(232): object "bus_mreq_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 232
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(233): object "bus_sltsl1_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 233
Warning (10036): Verilog HDL or VHDL warning at Mister_top.vhd(234): object "bus_sltsl2_n_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 234
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 253
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd Line: 154
Info (12130): Elaborated megafunction instantiation "pll1:pll|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd Line: 154
Info (12133): Instantiated megafunction "pll1:pll|altpll:altpll_component" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll1.vhd Line: 154
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "21477"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "21477"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "12500"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "21477"
    Info (12134): Parameter "clk2_phase_shift" = "-2910"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll1_altpll.v Line: 29
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 263
Info (12128): Elaborating entity "altpll" for hierarchy "pll2:pll2|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll2:pll2|altpll:altpll_component" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd Line: 141
Info (12133): Instantiated megafunction "pll2:pll2|altpll:altpll_component" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/pll2.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: pll2_altpll File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v Line: 29
Info (12128): Elaborating entity "pll2_altpll" for hierarchy "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated" File: c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:clks" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 271
Info (12128): Elaborating entity "msx" for hierarchy "msx:the_msx" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 284
Warning (10541): VHDL Signal Declaration warning at msx.vhd(164): used implicit default value for signal "ntsc_pal_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 164
Info (12128): Elaborating entity "T80a" for hierarchy "msx:the_msx|T80a:cpu" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 326
Info (12128): Elaborating entity "T80" for hierarchy "msx:the_msx|T80a:cpu|T80:u0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 152
Info (12128): Elaborating entity "T80_MCode" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_MCode:mcode" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 251
Info (12128): Elaborating entity "T80_ALU" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_ALU:alu" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 319
Info (12128): Elaborating entity "T80_Reg" for hierarchy "msx:the_msx|T80a:cpu|T80:u0|T80_Reg:Regs" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80.vhd Line: 836
Info (12128): Elaborating entity "ipl_rom" for hierarchy "msx:the_msx|ipl_rom:ipl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 352
Info (12128): Elaborating entity "vdp18_core" for hierarchy "msx:the_msx|vdp18_core:vdp" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 360
Warning (10036): Verilog HDL or VHDL warning at vdp18_core.vhd(191): object "palette_idx_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 191
Warning (10036): Verilog HDL or VHDL warning at vdp18_core.vhd(192): object "palette_val_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 192
Warning (10036): Verilog HDL or VHDL warning at vdp18_core.vhd(193): object "palette_wr_s" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 193
Info (12128): Elaborating entity "vdp18_clk_gen" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_clk_gen:clk_gen_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 208
Info (12128): Elaborating entity "vdp18_hor_vert" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_hor_vert:hor_vert_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 222
Info (12128): Elaborating entity "vdp18_ctrl" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_ctrl:ctrl_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 242
Warning (10037): Verilog HDL or VHDL warning at vdp18_ctrl.vhd(152): conditional expression evaluates to a constant File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_ctrl.vhd Line: 152
Info (12128): Elaborating entity "vdp18_cpuio" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_cpuio:cpu_io_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 268
Info (12128): Elaborating entity "vdp18_addr_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_addr_mux:addr_mux_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 316
Info (12128): Elaborating entity "vdp18_pattern" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_pattern:pattern_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 339
Info (12128): Elaborating entity "vdp18_sprite" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_sprite:sprite_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 361
Info (12128): Elaborating entity "vdp18_col_mux" for hierarchy "msx:the_msx|vdp18_core:vdp|vdp18_col_mux:col_mux_b" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vdp18/vdp18_core.vhd Line: 390
Info (12128): Elaborating entity "YM2149" for hierarchy "msx:the_msx|YM2149:psg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 397
Info (12128): Elaborating entity "PIO" for hierarchy "msx:the_msx|PIO:pio" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 424
Info (12128): Elaborating entity "exp_slot" for hierarchy "msx:the_msx|exp_slot:exp1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 441
Info (12128): Elaborating entity "swioports" for hierarchy "msx:the_msx|swioports:swiop" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 478
Info (12128): Elaborating entity "fifo" for hierarchy "msx:the_msx|swioports:swiop|fifo:ps2fifo" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/swioports.vhd Line: 127
Info (12128): Elaborating entity "spi" for hierarchy "msx:the_msx|spi:spi" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 524
Info (12128): Elaborating entity "romnextor" for hierarchy "msx:the_msx|romnextor:nxt" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 547
Info (12128): Elaborating entity "escci" for hierarchy "msx:the_msx|escci:escci" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 564
Info (12128): Elaborating entity "scc_wave" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/escci.vhd Line: 94
Info (12128): Elaborating entity "dpram" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 126
Info (12128): Elaborating entity "scc_wave_mul" for hierarchy "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/escci/scc_wave.vhd Line: 348
Info (12128): Elaborating entity "memoryctl" for hierarchy "msx:the_msx|memoryctl:memctl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 764
Info (12128): Elaborating entity "ssdram256Mb" for hierarchy "ssdram256Mb:ram" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 409
Info (12128): Elaborating entity "spram" for hierarchy "spram:vram" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 438
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:keyb" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 452
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "keyboard:keyb|ps2_iobase:ps2_port" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 97
Info (12128): Elaborating entity "keymap" for hierarchy "keyboard:keyb|keymap:keymap" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/keyboard.vhd Line: 113
Info (12128): Elaborating entity "mixeru" for hierarchy "mixeru:mixer" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 478
Info (12128): Elaborating entity "dac" for hierarchy "dac:audiol" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 499
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:btnscl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 546
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 566
Info (12128): Elaborating entity "dpram" for hierarchy "vga:vga|dpram:frbuff" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 65
Info (12128): Elaborating entity "hdmi" for hierarchy "hdmi:hdmi" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 655
Info (12128): Elaborating entity "hdmi_delay_line" for hierarchy "hdmi:hdmi|hdmi_delay_line:delay_line" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 286
Info (12128): Elaborating entity "hdmidataencoder" for hierarchy "hdmi:hdmi|hdmidataencoder:dataenc" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 293
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(209): truncated value with size 32 to match size of target (17) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 209
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(224): truncated value with size 32 to match size of target (17) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 224
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(197): truncated value with size 26 to match size of target (16) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 197
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(198): truncated value with size 26 to match size of target (16) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 198
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(199): truncated value with size 32 to match size of target (11) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 199
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(228): truncated value with size 32 to match size of target (17) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 228
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(102): truncated value with size 32 to match size of target (8) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 102
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(263): truncated value with size 32 to match size of target (17) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 263
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(165): truncated value with size 32 to match size of target (17) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 165
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(278): truncated value with size 32 to match size of target (16) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 278
Warning (10230): Verilog HDL assignment warning at hdmidataencoder.v(282): truncated value with size 32 to match size of target (16) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmidataencoder.v Line: 282
Info (12128): Elaborating entity "encoder" for hierarchy "hdmi:hdmi|encoder:enc0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/hdmi2/hdmi.vhd Line: 315
Info (12128): Elaborating entity "jt51_wrapper" for hierarchy "jt51_wrapper:jt51" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 717
Info (12128): Elaborating entity "jt51" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_wrapper.vhd Line: 102
Info (12128): Elaborating entity "jt51_timers" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 99
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_A" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 56
Info (12128): Elaborating entity "jt51_timer" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_timers:timers|jt51_timer:timer_B" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_timers.v Line: 68
Info (12128): Elaborating entity "jt51_lfo" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 148
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 246
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_lfo.v Line: 254
Info (12128): Elaborating entity "jt51_pg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 172
Warning (10230): Verilog HDL assignment warning at jt51_pg.v(107): truncated value with size 6 to match size of target (5) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 107
Info (12128): Elaborating entity "jt51_phinc_rom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 73
Info (12128): Elaborating entity "jt51_pm" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_pm:u_pm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 138
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_phsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 245
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|jt51_sh:u_pgrstsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 251
Info (12128): Elaborating entity "jt51_eg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 203
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_egpadding" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 341
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg1sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 350
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_eg2sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 356
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_konsh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 368
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_eg:u_eg|jt51_sh:u_statesh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_eg.v Line: 380
Info (12128): Elaborating entity "jt51_op" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 233
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:prev1_buffer" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 70
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:phasemod_sh" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 139
Info (12128): Elaborating entity "jt51_phrom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 168
Warning (10030): Net "sinetable.data_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.waddr_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.we_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_phrom.v Line: 35
Info (12128): Elaborating entity "jt51_exprom" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 232
Warning (10030): Net "explut.data_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.waddr_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.we_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_exprom.v Line: 36
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:out_padding" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 312
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_sh:shsignbit" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_op.v Line: 318
Info (12128): Elaborating entity "jt51_noise" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 246
Warning (10230): Verilog HDL assignment warning at jt51_noise.v(61): truncated value with size 5 to match size of target (4) File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 61
Info (12128): Elaborating entity "jt51_noise_lfsr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_noise.v Line: 90
Info (12128): Elaborating entity "jt51_acc" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 265
Info (12128): Elaborating entity "jt51_sh" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_sh:u_acc" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 121
Info (12128): Elaborating entity "jt51_exp2lin" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 131
Info (12128): Elaborating entity "jt51_lin2exp" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_acc:u_acc|jt51_lin2exp:left2exp" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_acc.v Line: 142
Info (12128): Elaborating entity "jt51_mmr" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51.v Line: 389
Info (12128): Elaborating entity "jt51_reg" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_mmr.v Line: 316
Warning (10858): Verilog HDL warning at jt51_reg.v(87): object csm_state used but never assigned File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(90): object "csm_kon" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(91): object "csm_koff" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(143): object "update_op_IV" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 143
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(144): object "update_op_V" assigned a value but never read File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 144
Info (12128): Elaborating entity "jt51_kon" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 200
Info (12128): Elaborating entity "jt51_mod" for hierarchy "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 215
Info (12128): Elaborating entity "OPLL" for hierarchy "OPLL:opll1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 747
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 128
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 140
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 152
Info (12128): Elaborating entity "SlotCounter" for hierarchy "OPLL:opll1|SlotCounter:s8" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 164
Info (12128): Elaborating entity "controller" for hierarchy "OPLL:opll1|controller:ct" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 177
Info (12128): Elaborating entity "RegisterMemory" for hierarchy "OPLL:opll1|controller:ct|RegisterMemory:u_register_memory" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 145
Info (12128): Elaborating entity "VoiceMemory" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Controller.vhd Line: 155
Info (12128): Elaborating entity "VoiceRom" for hierarchy "OPLL:opll1|controller:ct|VoiceMemory:vmem|VoiceRom:ROM2413" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/VoiceMemory.vhd Line: 67
Info (12128): Elaborating entity "EnvelopeGenerator" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 206
Info (12128): Elaborating entity "AttackTable" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 73
Info (12128): Elaborating entity "AttackTableMul" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/AttackTable.vhd Line: 120
Info (12128): Elaborating entity "EnvelopeMemory" for hierarchy "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/EnvelopeGenerator.vhd Line: 81
Info (12128): Elaborating entity "PhaseGenerator" for hierarchy "OPLL:opll1|PhaseGenerator:pg" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 225
Info (12128): Elaborating entity "PhaseMemory" for hierarchy "OPLL:opll1|PhaseGenerator:pg|PhaseMemory:MEM" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/PhaseGenerator.vhd Line: 160
Info (12128): Elaborating entity "Operator" for hierarchy "OPLL:opll1|Operator:op" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 243
Info (12128): Elaborating entity "SineTable" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/Operator.vhd Line: 79
Info (12128): Elaborating entity "InterpolateMul" for hierarchy "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/SineTable.vhd Line: 139
Info (12128): Elaborating entity "OutputGenerator" for hierarchy "OPLL:opll1|OutputGenerator:og" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 262
Info (12128): Elaborating entity "FeedbackMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|FeedbackMemory:Fmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 88
Info (12128): Elaborating entity "OutputMemory" for hierarchy "OPLL:opll1|OutputGenerator:og|OutputMemory:Mmem" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 99
Info (12128): Elaborating entity "LinearTable" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OutputGenerator.vhd Line: 111
Info (12128): Elaborating entity "LinearTableMul" for hierarchy "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/LinearTable.vhd Line: 122
Info (12128): Elaborating entity "SumMixer" for hierarchy "OPLL:opll1|SumMixer:sm" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/vm2413/OPLL.vhd Line: 278
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clocks:clks|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 164
    Warning (19017): Found clock multiplexer msx:the_msx|Mux1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 680
    Warning (19017): Found clock multiplexer msx:the_msx|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/msx.vhd Line: 680
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux0 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 167
    Warning (19017): Found clock multiplexer msx:the_msx|YM2149:psg|Mux2 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/YM2149.vhd Line: 167
    Warning (19017): Found clock multiplexer clocks:clks|clock_out1_s File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 73
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[0]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[1]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[2]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[3]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[4]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[5]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[6]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[7]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[8]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[9]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[10]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[11]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[12]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[13]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[14]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|address_o[15]" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 83
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|refresh_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 94
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|wr_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 93
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|rd_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 92
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|iorq_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 91
    Warning (13049): Converted tri-state buffer "msx:the_msx|T80a:cpu|mreq_n_o" feeding internal logic into a wire File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/cpu/t80a.vhd Line: 90
Warning (276027): Inferred dual-clock RAM node "vga:vga|dpram:frbuff|ram_q_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "keyboard:keyb|keymap:keymap|ram_q_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "vga:vga|dpram:frbuff|ram_q" is uninferred due to asynchronous read logic File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/ram/dpram.vhd Line: 34
    Info (276004): RAM logic "jt51_wrapper:jt51|jt51:jt51_inst|jt51_mmr:u_mmr|jt51_reg:u_reg|reg_ch" is uninferred due to inappropriate RAM size File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_reg.v Line: 259
Info (19000): Inferred 14 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:vga|dpram:frbuff|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "spram:vram|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:keyb|keymap:keymap|ram_q_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_Mister.ram0_keymap_db786545.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|egdata_set_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 25
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 18
        Info (286033): Parameter WIDTH_B set to 25
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 18
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|controller:ct|VoiceMemory:vmem|voices_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 38
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 38
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|explut_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 45
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|sinetable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 46
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "msx:the_msx|ipl_rom:ipl|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_Mister.Mister_top0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux21_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_Mister.Mister_top1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_Mister.Mister_top2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux17_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_Mister.Mister_top3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to msx_Mister.Mister_top4.rtl.mif
Info (278001): Inferred 16 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga:vga|Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 120
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga:vga|Mult1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "OPLL:opll1|PhaseGenerator:pg|Add1" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 104
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult6" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 105
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult4" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 103
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult3" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 102
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 99
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mixeru:mixer|Mult1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 100
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12130): Elaborated megafunction instantiation "vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "vga:vga|dpram:frbuff|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9d1.tdf
    Info (12023): Found entity 1: altsyncram_u9d1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_u9d1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_rsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_k8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf
    Info (12023): Found entity 1: mux_7nb File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mux_7nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "spram:vram|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "spram:vram|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_li41.tdf
    Info (12023): Found entity 1: altsyncram_li41 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_li41.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/decode_c8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mux_3nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|dpram:wavemem|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edu1.tdf
    Info (12023): Found entity 1: altsyncram_edu1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_edu1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0"
Info (12133): Instantiated megafunction "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_Mister.ram0_keymap_db786545.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7h1.tdf
    Info (12023): Found entity 1: altsyncram_q7h1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_q7h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|EnvelopeMemory:u_envelope_memory|altsyncram:egdata_set_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "25"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "18"
    Info (12134): Parameter "WIDTH_B" = "25"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "18"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ci1.tdf
    Info (12023): Found entity 1: altsyncram_1ci1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_1ci1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_4tg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1"
Info (12133): Instantiated megafunction "OPLL:opll1|controller:ct|VoiceMemory:vmem|altsyncram:voices_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "38"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "38"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_exprom:u_exprom|altsyncram:explut_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "45"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_Mister.ram0_jt51_exprom_4ea5c1b8.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2l71.tdf
    Info (12023): Found entity 1: altsyncram_2l71 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_2l71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0"
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_op:u_op|jt51_phrom:u_phrom|altsyncram:sinetable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "46"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/msx_Mister.ram0_jt51_phrom_b981b872.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oe71.tdf
    Info (12023): Found entity 1: altsyncram_oe71 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_oe71.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "msx:the_msx|ipl_rom:ipl|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_Mister.Mister_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bc01.tdf
    Info (12023): Found entity 1: altsyncram_bc01 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_bc01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux21_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_Mister.Mister_top1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v311.tdf
    Info (12023): Found entity 1: altsyncram_v311 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_v311.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_Mister.Mister_top2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0411.tdf
    Info (12023): Found entity 1: altsyncram_0411 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_0411.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux17_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_Mister.Mister_top3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9901.tdf
    Info (12023): Found entity 1: altsyncram_9901 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_9901.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "msx_Mister.Mister_top4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a901.tdf
    Info (12023): Found entity 1: altsyncram_a901 File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_a901.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga:vga|lpm_mult:Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 120
Info (12133): Instantiated megafunction "vga:vga|lpm_mult:Mult0" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/video/vga.vhd Line: 120
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga:vga|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga:vga|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "vga:vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga:vga|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "vga:vga|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga:vga|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/add_sub_mgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "vga:vga|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga:vga|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|Operator:op|SineTable:u_sine_table|InterpolateMul:u_interpolate_mul|lpm_mult:Mult0" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_p5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
Info (12133): Instantiated megafunction "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/jt51/jt51_pg.v Line: 219
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fbt.tdf
    Info (12023): Found entity 1: mult_fbt File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_mult:Mult0" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6at.tdf
    Info (12023): Found entity 1: mult_6at File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_6at.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
Info (12133): Instantiated megafunction "OPLL:opll1|PhaseGenerator:pg|lpm_add_sub:Add1" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 836
    Info (12134): Parameter "LPM_WIDTH" = "18"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tvi.tdf
    Info (12023): Found entity 1: add_sub_tvi File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/add_sub_tvi.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult5" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 104
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult5" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 104
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf
    Info (12023): Found entity 1: mult_mbt File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_mbt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|EnvelopeGenerator:eg|AttackTable:u_attack_table|AttackTableMul:u_attack_table_mul|lpm_mult:Mult0" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_93t.tdf
    Info (12023): Found entity 1: mult_93t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_93t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult4" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 103
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult4" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 103
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "OPLL:opll1|OutputGenerator:og|LinearTable:Ltbl|LinearTableMul:u_linear_table_mul|lpm_mult:Mult0" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h4t.tdf
    Info (12023): Found entity 1: mult_h4t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_h4t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult2" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 101
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult2" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf
    Info (12023): Found entity 1: mult_kbt File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_kbt.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "mixeru:mixer|lpm_mult:Mult0" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 99
Info (12133): Instantiated megafunction "mixeru:mixer|lpm_mult:Mult0" with the following parameter: File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/audio/mixeru.vhd Line: 99
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0" File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
Info (12133): Instantiated megafunction "msx:the_msx|escci:escci|scc_wave:SccWave|scc_wave_mul:u_mul|lpm_mult:Mult0" with the following parameter: File: c:/altera/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 680
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_13t.tdf
    Info (12023): Found entity 1: mult_13t File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_13t.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "keyboard:keyb|keymap:keymap|altsyncram:ram_q_rtl_0|altsyncram_q7h1:auto_generated|ram_block1a7" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/altsyncram_q7h1.tdf Line: 261
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[21]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 40
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[16]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le3a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 40
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[21]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[20]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[19]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le4a[18]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 41
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[19]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[18]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 42
        Warning (14320): Synthesized away node "jt51_wrapper:jt51|jt51:jt51_inst|jt51_pg:u_pg|lpm_mult:Mult0|mult_fbt:auto_generated|le5a[17]" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/mult_fbt.tdf Line: 42
Info (13014): Ignored 116 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 112 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_mouse_clk_io" has no driver File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 78
    Warning (13040): bidirectional pin "ps2_mouse_data_io" has no driver File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 79
Info (13000): Registers with preset signals will power-up high File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/spi.vhd Line: 128
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en" is converted into an equivalent circuit using register "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~en_emulated" and latch "keyboard:keyb|ps2_iobase:ps2_port|ps2_data_io~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/ps2_iobase.vhd Line: 25
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[0]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[2]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[4]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[6]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[1]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[3]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[5]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|PIO:pio|porta_r[7]" is converted into an equivalent circuit using register "msx:the_msx|PIO:pio|porta_r[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/pio.vhd Line: 80
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[4]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[2]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[0]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[6]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[5]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[3]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[1]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
    Warning (13310): Register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]" is converted into an equivalent circuit using register "msx:the_msx|exp_slot:exp3|exp_reg_s[7]~_emulated" and latch "msx:the_msx|PIO:pio|porta_r[0]~1" File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/peripheral/exp_slot.vhd Line: 78
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke_o" is stuck at VCC File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 65
    Warning (13410): Pin "sdram_ba_o[0]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 68
    Warning (13410): Pin "sdram_ba_o[1]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 68
    Warning (13410): Pin "sdram_cs_o" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 72
    Warning (13410): Pin "vga_r_o[0]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 109
    Warning (13410): Pin "vga_g_o[0]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 110
    Warning (13410): Pin "vga_b_o[0]" is stuck at GND File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 111
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clocks:clks|sw_ff_q[0] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 148
    Critical Warning (18010): Register clocks:clks|sw_ff_q[1] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/clocks.vhd Line: 148
    Critical Warning (18010): Register soft_rst_cnt_s[0] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[7] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[6] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[5] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[4] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[3] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[2] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
    Critical Warning (18010): Register soft_rst_cnt_s[1] will power up to Low File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/src/syn-Mister/Mister_top.vhd Line: 533
Info (17049): 71 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/output_files/msx_Mister.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/db/pll2_altpll.v Line: 43
Info (21057): Implemented 17721 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 47 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 17313 logic cells
    Info (21064): Implemented 299 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 21 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4919 megabytes
    Info: Processing ended: Thu Dec 26 09:38:30 2019
    Info: Elapsed time: 00:01:33
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/msx1fpga-1.3/synth/Mister/output_files/msx_Mister.map.smsg.


