#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 28 02:14:05 2019
# Process ID: 18192
# Current directory: H:/Documents/Votechain/VotechainIP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5796 H:\Documents\Votechain\VotechainIP\Votechain.xpr
# Log file: H:/Documents/Votechain/VotechainIP/vivado.log
# Journal file: H:/Documents/Votechain/VotechainIP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Documents/Votechain/VotechainIP/Votechain.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'H:/ESE498_Capstone/ip_repo'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'H:/Documents/Votechain/votechain_ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/ESE498_Capstone/votechain_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'h:/ESE498_Capstone/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'h:/Documents/Votechain/votechain_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Documents/Votechain/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 915.602 ; gain = 144.977
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'votechain_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj votechain_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_validation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_validation
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/addr_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/k_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/sha256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/update_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_h
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/w_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mining
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_controller_0_0/sim/votechain1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_BRAM_0_0/sim/votechain1_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_validation_0_0/sim/votechain1_data_validation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_validation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_button_debounce_0_0/sim/votechain1_button_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_button_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_mining_0_0/sim/votechain1_data_mining_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_mining_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/sim/votechain1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sim_1/new/votechain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port msg_ram_read_addr [H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl(msgAddr_BW=16)
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "votechain_tb_behav -key {Behavioral:sim_1:Functional:votechain_tb} -tclbatch {votechain_tb.tcl} -view {H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_data was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_data was not found in the design.
source votechain_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'votechain_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 923.230 ; gain = 7.629
run all
run: Time (s): cpu = 00:24:02 ; elapsed = 00:21:47 . Memory (MB): peak = 993.387 ; gain = 70.156
open_project H:/ESE498_Capstone/Votechain/Votechain.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.516 ; gain = 34.879
update_compile_order -fileset sources_1
generate_target Simulation [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd]
INFO: [BD 41-1662] The design 'votechain1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/sim/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_validation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block button_debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_mining_0 .
Exporting to file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1.hwh
Generated Block Design Tcl file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1_bd.tcl
Generated Hardware Definition File H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.hwdef
export_ip_user_files -of_objects [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd] -directory H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/sim_scripts -ip_user_files_dir H:/ESE498_Capstone/Votechain/Votechain.ip_user_files -ipstatic_source_dir H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/modelsim} {questa=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/questa} {riviera=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/riviera} {activehdl=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [BD 41-1662] The design 'votechain1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/sim/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_validation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block button_debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_mining_0 .
Exporting to file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1.hwh
Generated Block Design Tcl file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1_bd.tcl
Generated Hardware Definition File H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'votechain_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj votechain_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_validation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_validation
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/addr_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/k_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/sha256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/update_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_h
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/w_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_mining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mining
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_controller_0_0/sim/votechain1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_BRAM_0_0/sim/votechain1_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_validation_0_0/sim/votechain1_data_validation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_validation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_button_debounce_0_0/sim/votechain1_button_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_button_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_mining_0_0/sim/votechain1_data_mining_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_mining_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/sim/votechain1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sim_1/new/votechain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module votechain1_wrapper does not have a parameter named C_M_AXI_ADDR_WIDTH [H:/ESE498_Capstone/Votechain/Votechain.srcs/sim_1/new/votechain_tb.v:101]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port msg_ram_read_addr [H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_mining.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl(msgAddr_BW=16)
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top(msgAddr_BW=16)
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1157.715 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_project Votechain
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'votechain_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj votechain_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_validation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_validation
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/addr_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/k_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/sha256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/update_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_h
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/w_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mining
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_controller_0_0/sim/votechain1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_BRAM_0_0/sim/votechain1_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_validation_0_0/sim/votechain1_data_validation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_validation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_button_debounce_0_0/sim/votechain1_button_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_button_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_mining_0_0/sim/votechain1_data_mining_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_mining_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/sim/votechain1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sim_1/new/votechain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port msg_ram_read_addr [H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl(msgAddr_BW=16)
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "votechain_tb_behav -key {Behavioral:sim_1:Functional:votechain_tb} -tclbatch {votechain_tb.tcl} -view {H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_data was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_data was not found in the design.
source votechain_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'votechain_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1164.488 ; gain = 0.711
current_project Votechain(2)
generate_target Simulation [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd]
INFO: [BD 41-1662] The design 'votechain1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/sim/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_validation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block button_debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_mining_0 .
Exporting to file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1.hwh
Generated Block Design Tcl file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1_bd.tcl
Generated Hardware Definition File H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.hwdef
export_ip_user_files -of_objects [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd] -directory H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/sim_scripts -ip_user_files_dir H:/ESE498_Capstone/Votechain/Votechain.ip_user_files -ipstatic_source_dir H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/modelsim} {questa=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/questa} {riviera=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/riviera} {activehdl=H:/ESE498_Capstone/Votechain/Votechain.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [BD 41-1662] The design 'votechain1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/sim/votechain1.v
VHDL Output written to : H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BRAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_validation_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block button_debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_mining_0 .
Exporting to file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1.hwh
Generated Block Design Tcl file H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hw_handoff/votechain1_bd.tcl
Generated Hardware Definition File H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/synth/votechain1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/votechain1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'votechain_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj votechain_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_validation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_validation
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/addr_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/k_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/sha256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/update_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_h
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/w_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_mining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mining
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_controller_0_0/sim/votechain1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_BRAM_0_0/sim/votechain1_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_validation_0_0/sim/votechain1_data_validation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_validation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_button_debounce_0_0/sim/votechain1_button_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_button_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_mining_0_0/sim/votechain1_data_mining_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_mining_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.ip_user_files/bd/votechain1/sim/votechain1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/ESE498_Capstone/Votechain/Votechain.srcs/sim_1/new/votechain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module votechain1_wrapper does not have a parameter named C_M_AXI_ADDR_WIDTH [H:/ESE498_Capstone/Votechain/Votechain.srcs/sim_1/new/votechain_tb.v:101]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port msg_ram_read_addr [H:/ESE498_Capstone/Votechain/Votechain.srcs/sources_1/new/data_mining.v:95]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl(msgAddr_BW=16)
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top(msgAddr_BW=16)
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/ESE498_Capstone/Votechain/Votechain.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "votechain_tb_behav -key {Behavioral:sim_1:Functional:votechain_tb} -tclbatch {votechain_tb.tcl} -view {H:/ESE498_Capstone/Votechain/votechain_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config H:/ESE498_Capstone/Votechain/votechain_tb_behav.wcfg
source votechain_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'votechain_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1261.148 ; gain = 55.332
run all
run: Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1261.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'votechain_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj votechain_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_validation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_validation
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/addr_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/k_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/sha256_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_top
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/update_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module update_h
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/w_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module w_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mining
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_controller_0_0/sim/votechain1_controller_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_controller_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_BRAM_0_0/sim/votechain1_BRAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_BRAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_validation_0_0/sim/votechain1_data_validation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_validation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_button_debounce_0_0/sim/votechain1_button_debounce_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_button_debounce_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/ip/votechain1_data_mining_0_0/sim/votechain1_data_mining_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_data_mining_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.ip_user_files/bd/votechain1/sim/votechain1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/bd/votechain1/hdl/votechain1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Documents/Votechain/VotechainIP/Votechain.srcs/sim_1/new/votechain_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module votechain_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port msg_ram_read_addr [H:/Documents/Votechain/VotechainIP/Votechain.srcs/sources_1/new/data_mining.v:98]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl(msgAddr_BW=16)
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Documents/Votechain/VotechainIP/Votechain.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "votechain_tb_behav -key {Behavioral:sim_1:Functional:votechain_tb} -tclbatch {votechain_tb.tcl} -view {H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config H:/Documents/Votechain/VotechainIP/votechain_tb_behav.wcfg
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/bram_data was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/dm_ena was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_addr was not found in the design.
WARNING: Simulation object /votechain_tb/my_votechain/votechain1_i/data_mining_0/inst/bram_data was not found in the design.
source votechain_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'votechain_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.148 ; gain = 0.000
run all
run: Time (s): cpu = 00:33:41 ; elapsed = 00:33:51 . Memory (MB): peak = 1306.383 ; gain = 45.234
relaunch_sim
