Analysis & Synthesis Status : Successful - Sun Jul 03 01:25:53 2022
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Web Edition
Revision Name : verilog_outlines
Top-level Entity Name : buffer
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 145
Total pins : 68
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0
Total DLLs : 0
