$date
	Sat Jan 20 11:32:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_AndGate $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module f2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#2
0!
0"
#4
0#
#5
