Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Sep  8 18:51:10 2023
| Host         : kiit2951-ThinkPad-Yoga-460 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -file /home/kiit2951/Desktop/Verilog_ML/Logistic_regression_python/HLS_Logreg/HLS_output//Synthesis/vivado_flow_0/post_route_timing_summary.rpt
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.849       -3.861                      2                  854        0.214        0.000                      0                  828        4.500        0.000                       0                   363  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               1.283        0.000                      0                  828        0.214        0.000                      0                  828        4.500        0.000                       0                   363  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clock                   4.778        0.000                      0                  185                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**   clock                            -2.849       -3.861                      2                    2                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 _main_i0/Datapath_i/reg_6/reg_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _main_i0/Controller_i/_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 4.473ns (53.149%)  route 3.943ns (46.851%))
  Logic Levels:           15  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.754     5.034    _main_i0/Datapath_i/reg_6/clock_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  _main_i0/Datapath_i/reg_6/reg_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.518     5.552 f  _main_i0/Datapath_i/reg_6/reg_out1_reg[1]/Q
                         net (fo=4, routed)           0.709     6.261    _main_i0/Datapath_i/fu_main_33672_34013/Q[1]
    SLICE_X6Y1           LUT1 (Prop_lut1_I0_O)        0.124     6.385 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1[0]_i_15/O
                         net (fo=1, routed)           0.000     6.385    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1[0]_i_15_n_0
    SLICE_X6Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.898 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.898    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_7_n_0
    SLICE_X6Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.015    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_3_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.132    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[0]_i_2_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.249    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[1]_i_2_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.366    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[5]_i_2_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.483    _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[9]_i_2_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.798 r  _main_i0/Datapath_i/fu_main_33672_34013/reg_out1_reg[13]_i_2/O[3]
                         net (fo=2, routed)           0.947     8.745    _main_i0/Datapath_i/fu_main_33672_34016/out1[16]
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.307     9.052 r  _main_i0/Datapath_i/fu_main_33672_34016/_present_state[12]_i_21/O
                         net (fo=1, routed)           0.000     9.052    _main_i0/Datapath_i/fu_main_33672_34178/in1[10]
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.453 r  _main_i0/Datapath_i/fu_main_33672_34178/_present_state_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.453    _main_i0/Datapath_i/fu_main_33672_34178/_present_state_reg[12]_i_16_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.787 r  _main_i0/Datapath_i/fu_main_33672_34178/_present_state_reg[12]_i_6/O[1]
                         net (fo=2, routed)           0.803    10.590    _main_i0/Datapath_i/fu_main_33672_34022/out1[4]
    SLICE_X5Y8           LUT2 (Prop_lut2_I0_O)        0.303    10.893 r  _main_i0/Datapath_i/fu_main_33672_34022/_present_state[12]_i_12/O
                         net (fo=1, routed)           0.000    10.893    _main_i0/Datapath_i/fu_main_33672_34022/_present_state[12]_i_12_n_0
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  _main_i0/Datapath_i/fu_main_33672_34022/_present_state_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.294    _main_i0/Datapath_i/fu_main_33672_34022/_present_state_reg[12]_i_5_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.565 f  _main_i0/Datapath_i/fu_main_33672_34022/_present_state_reg[12]_i_3/CO[0]
                         net (fo=2, routed)           1.015    12.580    _main_i0/Controller_i/_present_state_reg[12]_0[0]
    SLICE_X5Y1           LUT4 (Prop_lut4_I0_O)        0.401    12.981 r  _main_i0/Controller_i/_present_state[9]_i_1/O
                         net (fo=1, routed)           0.468    13.450    _main_i0/Controller_i/_next_state[9]
    SLICE_X7Y0           FDRE                                         r  _main_i0/Controller_i/_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.656    14.593    _main_i0/Controller_i/clock_IBUF_BUFG
    SLICE_X7Y0           FDRE                                         r  _main_i0/Controller_i/_present_state_reg[9]/C
                         clock pessimism              0.458    15.051    
                         clock uncertainty           -0.035    15.015    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)       -0.283    14.732    _main_i0/Controller_i/_present_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.700%)  route 0.125ns (43.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.595     1.520    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/clock_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y0          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_4/reg_out1_reg[3]/Q
                         net (fo=4, routed)           0.125     1.809    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/D[3]
    SLICE_X14Y1          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.864     2.037    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/clock_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[3]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.059     1.595    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/reg_5/reg_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y4   _main_i0/Datapath_i/reg_11/reg_out1_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y12  _main_i0/Datapath_i/reg_17/reg_out1_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X9Y3   _main_i0/Datapath_i/reg_11/reg_out1_reg[0]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.778ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 start_port
                            (input port)
  Destination:            _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        9.219ns  (logic 2.111ns (22.901%)  route 7.107ns (77.099%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.553ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB12                                              0.000     0.000 r  start_port (IN)
                         net (fo=0)                   0.000     0.000    start_port
    AB12                 IBUF (Prop_ibuf_I_O)         1.029     1.029 r  start_port_IBUF_inst/O
                         net (fo=4, routed)           3.048     4.077    _main_i0/Controller_i/start_port_IBUF
    SLICE_X6Y0           LUT5 (Prop_lut5_I2_O)        0.124     4.201 r  _main_i0/Controller_i/reg_out1[7]_i_2__0/O
                         net (fo=19, routed)          1.231     5.432    _main_i0/Controller_i/wrenable_reg_5
    SLICE_X11Y2          LUT3 (Prop_lut3_I0_O)        0.124     5.556 r  _main_i0/Controller_i/out10_carry_i_1/O
                         net (fo=1, routed)           0.550     6.106    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/DI[0]
    SLICE_X15Y2          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.513 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Datapath_i/fu___internal_bambu_memcpy_329_34109/out10_carry/O[1]
                         net (fo=1, routed)           0.411     6.924    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/O[0]
    SLICE_X19Y2          LUT6 (Prop_lut6_I1_O)        0.303     7.227 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_44/O
                         net (fo=20, routed)          1.026     8.253    _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/reg_out1_reg[9]_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I3_O)        0.124     8.377 r  _main_i0/Datapath_i/__internal_bambu_memcpy_61_i0/Controller_i/L11_write_b[1].memory_reg_i_2__1/O
                         net (fo=1, routed)           0.842     9.219    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg_16[0]
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AA9                                               0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.617    14.553    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/clock_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg/CLKARDCLK
                         clock pessimism              0.000    14.553    
                         clock uncertainty           -0.025    14.528    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.996    _main_i0/Datapath_i/array_33765_0/ARRAY_1D_STD_BRAM_NN_instance/SECOND_MEMORY.BRAM_MEMORY_NN_instance_b/TRUE_DUAL_PORT_BYTE_ENABLING_RAM_instance/L11_write_b[1].memory_reg
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  4.778    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clock
  To Clock:  

Setup :            2  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation       -3.861ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 _main_i0/Datapath_i/reg_18/reg_out1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            return_port[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.734ns  (logic 4.156ns (53.732%)  route 3.578ns (46.268%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.835     5.115    _main_i0/Datapath_i/reg_18/clock_IBUF_BUFG
    SLICE_X3Y5           FDRE                                         r  _main_i0/Datapath_i/reg_18/reg_out1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.456     5.571 f  _main_i0/Datapath_i/reg_18/reg_out1_reg[0]/Q
                         net (fo=5, routed)           0.773     6.344    _main_i0/Datapath_i/reg_20/return_port_OBUF[0]_inst_i_68[0]
    SLICE_X1Y0           LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  _main_i0/Datapath_i/reg_20/return_port_OBUF[0]_inst_i_110/O
                         net (fo=1, routed)           0.000     6.468    _main_i0/Datapath_i/fu_main_33672_34032/S[0]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.000 r  _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.000    _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_68_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.114 r  _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.114    _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_39_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.228 r  _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.228    _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_13_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 f  _main_i0/Datapath_i/fu_main_33672_34032/return_port_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           1.091     8.432    _main_i0/Datapath_i/reg_18/return_port[0][0]
    SLICE_X3Y5           LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  _main_i0/Datapath_i/reg_18/return_port_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.715    10.271    return_port_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         2.578    12.849 r  return_port_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.849    return_port[0]
    U7                                                                r  return_port[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -12.849    
  -------------------------------------------------------------------
                         slack                                 -2.849    





