#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 16:37:12 2020
# Process ID: 11192
# Current directory: D:/CollegeHomework/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14496 D:\CollegeHomework\MIPS32\MIPS32.xpr
# Log file: D:/CollegeHomework/MIPS32/vivado.log
# Journal file: D:/CollegeHomework/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CollegeHomework/MIPS32/MIPS32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 672.918 ; gain = 77.590
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/imem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-311] analyzing module SL2
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/INSTR_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/SYSTEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainController
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainController
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MUX2(width=32)
Compiling module xil_defaultlib.MUX2(width=5)
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS32
Compiling module xil_defaultlib.INSTR_ROM
Compiling module xil_defaultlib.DATA_RAM
Compiling module xil_defaultlib.SYSTEM
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/xsim.dir/testBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr 14 16:58:20 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 14 16:58:20 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 707.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 717.527 ; gain = 10.387
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/test/PC}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/test/Instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testBench/test/ALURes}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 721.223 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/imem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-311] analyzing module SL2
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/INSTR_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/SYSTEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainController
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainController
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MUX2(width=32)
Compiling module xil_defaultlib.MUX2(width=5)
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS32
Compiling module xil_defaultlib.INSTR_ROM
Compiling module xil_defaultlib.DATA_RAM
Compiling module xil_defaultlib.SYSTEM
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 721.223 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/imem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-311] analyzing module SL2
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/INSTR_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/SYSTEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainController
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainController
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MUX2(width=32)
Compiling module xil_defaultlib.MUX2(width=5)
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS32
Compiling module xil_defaultlib.INSTR_ROM
Compiling module xil_defaultlib.DATA_RAM
Compiling module xil_defaultlib.SYSTEM
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 796.039 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/imem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DATA_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-311] analyzing module SL2
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/INSTR_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/MIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/SYSTEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SYSTEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainController
INFO: [VRFC 10-2458] undeclared symbol ALUSrc, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg, assumed default net type wire [D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/mainCtroller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sim_1/new/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mainController
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.SL2
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.MUX2(width=32)
Compiling module xil_defaultlib.MUX2(width=5)
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.MIPS32
Compiling module xil_defaultlib.INSTR_ROM
Compiling module xil_defaultlib.DATA_RAM
Compiling module xil_defaultlib.SYSTEM
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 803.313 ; gain = 4.309
set_property top ROM_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ROM_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/imem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ROM_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sources_1/new/INSTR_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTR_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CollegeHomework/MIPS32/MIPS32.srcs/sim_1/new/ROM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
"xelab -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_sim_behav xil_defaultlib.ROM_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4e2f2acfa1e647258caacb70eaf3a91a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ROM_sim_behav xil_defaultlib.ROM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INSTR_ROM
Compiling module xil_defaultlib.ROM_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot ROM_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim/xsim.dir/ROM_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.156 ; gain = 23.637
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 14 20:33:53 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 821.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CollegeHomework/MIPS32/MIPS32.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ROM_sim_behav -key {Behavioral:sim_1:Functional:ROM_sim} -tclbatch {ROM_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ROM_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ROM_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 821.527 ; gain = 0.000
relaunch_sim
