

================================================================
== Vivado HLS Report for 'video_pattern_generator'
================================================================
* Date:           Sat Jan 25 21:41:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Pattern_Generator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.228|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  480003|  480003|  480003|  480003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- outer_inner  |  480001|  480001|         3|          1|          1|  480000|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    177|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    207|    -|
|Register         |        -|      -|      86|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      86|    384|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |              Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_161_p2                    |     +    |      0|  0|  14|          10|           1|
    |add_ln14_fu_141_p2                      |     +    |      0|  0|  26|          19|           1|
    |j_fu_193_p2                             |     +    |      0|  0|  14|          10|           1|
    |ap_block_state3_io                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                      |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |m_axis_video_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln14_fu_135_p2                     |   icmp   |      0|  0|  18|          19|          17|
    |icmp_ln16_fu_147_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |m_axis_video_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |m_axis_video_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_187_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |tmp_user_V_fu_181_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                         |    or    |      0|  0|   2|           1|           1|
    |or_ln21_fu_175_p2                       |    or    |      0|  0|  10|          10|          10|
    |select_ln14_fu_167_p3                   |  select  |      0|  0|  10|           1|          10|
    |select_ln16_fu_153_p3                   |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                           |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                 |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                   |          |      0|  0| 177|         115|          73|
    +----------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_117_p4      |   9|          2|   10|         20|
    |i_0_reg_113                       |   9|          2|   10|         20|
    |indvar_flatten_reg_102            |   9|          2|   19|         38|
    |j_0_reg_124                       |   9|          2|   10|         20|
    |m_axis_video_TDATA_blk_n          |   9|          2|    1|          2|
    |m_axis_video_V_data_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_dest_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_id_V_1_state       |  15|          3|    2|          6|
    |m_axis_video_V_keep_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_last_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_video_V_last_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_strb_V_1_state     |  15|          3|    2|          6|
    |m_axis_video_V_user_V_1_data_out  |   9|          2|    1|          2|
    |m_axis_video_V_user_V_1_state     |  15|          3|    2|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 207|         43|   69|        154|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_0_reg_113                        |  10|   0|   10|          0|
    |icmp_ln14_reg_199                  |   1|   0|    1|          0|
    |icmp_ln14_reg_199_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_102             |  19|   0|   19|          0|
    |j_0_reg_124                        |  10|   0|   10|          0|
    |m_axis_video_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_data_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_dest_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |m_axis_video_V_id_V_1_state        |   2|   0|    2|          0|
    |m_axis_video_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_keep_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |m_axis_video_V_last_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_strb_V_1_state      |   2|   0|    2|          0|
    |m_axis_video_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |m_axis_video_V_user_V_1_state      |   2|   0|    2|          0|
    |select_ln14_reg_208                |  10|   0|   10|          0|
    |tmp_last_V_reg_218                 |   1|   0|    1|          0|
    |tmp_user_V_reg_213                 |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  86|   0|   86|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_start             |  in |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_done              | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_idle              | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|ap_ready             | out |    1| ap_ctrl_hs | video_pattern_generator | return value |
|m_axis_video_TDATA   | out |   24|    axis    |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_TREADY  |  in |    1|    axis    |  m_axis_video_V_data_V  |    pointer   |
|m_axis_video_TVALID  | out |    1|    axis    |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_TDEST   | out |    1|    axis    |  m_axis_video_V_dest_V  |    pointer   |
|m_axis_video_TKEEP   | out |    3|    axis    |  m_axis_video_V_keep_V  |    pointer   |
|m_axis_video_TSTRB   | out |    3|    axis    |  m_axis_video_V_strb_V  |    pointer   |
|m_axis_video_TUSER   | out |    1|    axis    |  m_axis_video_V_user_V  |    pointer   |
|m_axis_video_TLAST   | out |    1|    axis    |  m_axis_video_V_last_V  |    pointer   |
|m_axis_video_TID     | out |    1|    axis    |   m_axis_video_V_id_V   |    pointer   |
+---------------------+-----+-----+------------+-------------------------+--------------+

