read -sv run_verilog_mid/adder_32b_9_103_78f1e3d2a32146fd8bcfb45a6311c90d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_103_78f1e3d2a32146fd8bcfb45a6311c90d_yosys.v
