Release 13.4 - par O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Thu Nov 23 23:59:37 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 7 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   note<0>_IBUF
   note<1>_IBUF
   note<2>_IBUF
   note<3>_IBUF
   note<4>_IBUF
   note<5>_IBUF
   note<6>_IBUF


