{"vcs1":{"timestamp_begin":1681677647.543905154, "rt":0.69, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681677648.271598807, "rt":0.80, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681677649.098226901, "rt":0.73, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681677647.247451460}
{"VCS_COMP_START_TIME": 1681677647.247451460}
{"VCS_COMP_END_TIME": 1681677650.386455523}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
