=====
SETUP
2.709
14.582
17.291
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.893
4.275
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
7.146
7.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
7.719
8.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2
8.013
8.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0
8.850
9.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.961
10.529
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s22
10.534
11.081
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n440_s19
11.081
11.231
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s35
11.654
12.233
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s27
12.405
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s22
13.542
14.121
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2078_s21
14.294
14.582
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_0_s1
14.582
=====
SETUP
2.876
14.465
17.341
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3
3.927
4.309
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3664_s5
7.138
7.646
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s981
10.277
10.530
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s910
10.530
10.631
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s875
10.631
10.732
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3666_s857
10.732
10.833
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s11
11.827
12.406
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s4
12.787
13.243
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3669_s1
13.957
14.465
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_flag_s0
14.465
=====
SETUP
3.368
13.914
17.282
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.893
4.275
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
7.146
7.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
7.719
8.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2
8.013
8.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0
8.850
9.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.961
10.529
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
10.534
11.113
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.326
11.894
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
12.448
12.995
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s23
13.625
13.914
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
13.914
=====
SETUP
3.542
13.749
17.291
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.893
4.275
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
7.146
7.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
7.719
8.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2
8.013
8.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0
8.850
9.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.961
10.529
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
10.534
11.113
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.326
11.894
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2077_s25
12.448
12.995
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2075_s21
13.170
13.749
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_3_s1
13.749
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_8_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1
13.076
=====
SETUP
3.999
13.076
17.074
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1
13.076
=====
SETUP
4.181
12.856
17.038
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.893
4.275
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
7.146
7.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
7.719
8.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2
8.013
8.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0
8.850
9.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.961
10.529
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
10.534
11.113
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.326
11.894
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6
11.899
12.473
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_1_s1
12.856
=====
SETUP
4.247
12.837
17.084
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_diff_0_s1
12.837
=====
SETUP
4.247
12.837
17.084
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s3
11.341
11.908
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1
12.837
=====
SETUP
4.282
12.774
17.057
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1
3.886
4.268
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2
5.173
5.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.952
6.241
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_356_s5
7.648
8.156
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s4
11.372
11.951
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_324_s0
12.774
=====
SETUP
4.352
12.702
17.055
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1
3.886
4.268
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2
5.173
5.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.952
6.241
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
7.929
8.218
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s4
11.590
11.879
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_337_s0
12.702
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3829_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_0_s1
12.952
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3827_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_2_s1
12.952
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3826_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_3_s1
12.952
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3824_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_5_s1
12.952
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3823_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_6_s1
12.952
=====
SETUP
4.370
12.952
17.322
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Align_sta_1_s1
3.878
4.245
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3820_s4
8.124
8.415
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3821_s2
12.444
12.952
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_8_s1
12.952
=====
SETUP
4.384
12.689
17.073
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1
3.886
4.268
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2
5.173
5.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.952
6.241
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_355_s7
7.648
8.104
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s4
11.383
11.891
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_51_s0
12.689
=====
SETUP
4.385
12.669
17.055
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/r_chk_cnt_1_s1
3.886
4.268
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3347_s2
5.173
5.741
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_359_s9
5.952
6.241
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_353_s6
7.929
8.218
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s4
11.363
11.871
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phase_flag_73_s0
12.669
=====
SETUP
4.396
12.626
17.022
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Bali_12_s0
3.893
4.275
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n131_s6
7.146
7.714
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s4
7.719
8.008
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s2
8.013
8.469
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n164_s0
8.850
9.418
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s21
9.961
10.529
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2056_s19
10.534
11.113
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s5
11.326
11.894
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s6
11.899
12.473
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/align_cnt_2_s1
12.626
=====
HOLD
0.275
1.743
1.468
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1
1.443
1.584
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3536_s2
1.590
1.743
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_2_s1
1.743
=====
HOLD
0.275
1.734
1.459
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0
1.434
1.575
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2877_s1
1.581
1.734
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_8_s0
1.734
=====
HOLD
0.275
1.743
1.468
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0
1.443
1.584
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2857_s1
1.590
1.743
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_28_s0
1.743
=====
HOLD
0.275
3.069
2.794
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
2.769
2.910
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1258_s1
2.916
3.069
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/nstate_2_s1
3.069
=====
HOLD
0.278
3.086
2.808
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2
2.783
2.924
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1118_s20
2.933
3.086
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/ack_flag_s2
3.086
=====
HOLD
0.278
3.046
2.768
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0
2.743
2.884
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1093_s15
2.893
3.046
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/clken_s0
3.046
=====
HOLD
0.278
1.743
1.465
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1
1.441
1.582
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3621_s1
1.590
1.743
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_7_s1
1.743
=====
HOLD
0.278
1.746
1.468
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1
1.443
1.584
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3535_s2
1.593
1.746
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/pllps_3_s1
1.746
=====
HOLD
0.278
1.749
1.471
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0
1.446
1.587
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3419_s1
1.596
1.749
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_12_s0
1.749
=====
HOLD
0.278
1.733
1.455
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0
1.430
1.571
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2885_s4
1.580
1.733
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_0_s0
1.733
=====
HOLD
0.278
1.737
1.459
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0
1.434
1.575
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2872_s1
1.584
1.737
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_13_s0
1.737
=====
HOLD
0.278
1.743
1.465
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0
1.441
1.582
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n83_s2
1.590
1.743
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_0_s0
1.743
=====
HOLD
0.278
1.771
1.493
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0
1.468
1.609
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n79_s1
1.618
1.771
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/idle_cnt_4_s0
1.771
=====
HOLD
0.278
3.082
2.804
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0
2.779
2.920
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n646_s3
2.929
3.082
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/word_address_1_s0
3.082
=====
HOLD
0.281
1.774
1.493
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3
1.468
1.609
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3628_s4
1.621
1.774
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/judge_cnt_0_s3
1.774
=====
HOLD
0.281
1.752
1.471
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1
1.446
1.587
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n4326_s1
1.599
1.752
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/lock_lost_cnt_0_s1
1.752
=====
HOLD
0.281
1.764
1.483
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0
1.458
1.599
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2864_s1
1.611
1.764
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_21_s0
1.764
=====
HOLD
0.281
3.067
2.786
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0
2.761
2.902
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n1106_s43
2.914
3.067
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/bit_counter_3_s0
3.067
=====
HOLD
0.328
1.800
1.472
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0
1.447
1.588
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3429_s1
1.594
1.800
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_2_s0
1.800
=====
HOLD
0.331
1.799
1.468
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0
1.443
1.584
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n2875_s1
1.593
1.799
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/search_dog_cnt_10_s0
1.799
=====
HOLD
0.334
1.805
1.471
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0
1.446
1.587
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3421_s1
1.599
1.805
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/nomatch_dog_cnt_10_s0
1.805
=====
HOLD
0.338
1.831
1.493
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_4_s1
1.468
1.609
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/n3825_s2
1.678
1.831
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/phs_start_r_4_s1
1.831
=====
HOLD
0.338
1.835
1.497
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_11_s0
1.472
1.613
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Rali_1_s0
1.835
=====
HOLD
0.338
1.798
1.460
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_16_s0
1.435
1.576
DVI_RX_Top_inst/dvi2rgb_inst/u_Data_Aligning_Auto_5APLL/Gali_6_s0
1.798
=====
HOLD
0.338
3.142
2.804
I_clk_ibuf
0.000
0.675
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_reg_dly_s0
2.779
2.920
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/n135_s0
2.989
3.142
EDID_PROM_Top_inst/i2c_slave_wrapper_inst/u_i2c_slave/scl_negedge_s0
3.142
