<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:1s</data>
            <data>0h:0m:1s</data>
            <data>0h:0m:4s</data>
            <data>135</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 7 4800H with Radeon Graphics</data>
            <data>31</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="4">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Analyzing module ms7210_ctrl_iic_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Analyzing module vga_ctrl (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Analyzing module vga_pic (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Analyzing module hdmi_top (library work)</data>
        </row>
        <row>
            <data message="4">Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v</data>
        </row>
        <row>
            <data message="4">Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Analyzing module PLL (library work)</data>
        </row>
        <row>
            <data message="4">Module &quot;hdmi_top&quot; is set as top module.</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 2)] Elaborating module hdmi_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 33)] Elaborating instance u_pll</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 18)] Elaborating module PLL</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar/ipcore/PLL/PLL.v(line number: 300)] Elaborating instance u_gpll</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 39)] Elaborating instance ms7210_ctrl_iic_top_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 22)] Elaborating module ms7210_ctrl_iic_top</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 65)] Elaborating instance U2_ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/U2_ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/ms7210_ctrl_iic_top.v(line number: 99)] Elaborating instance iic_dri</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/iic_dri.v(line number: 23)] Elaborating module iic_dri</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top/ms7210_ctrl_iic_top_inst/iic_dri} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 76)] Elaborating instance vga_ctrl_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_ctrl.v(line number: 10)] Elaborating module vga_ctrl</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top/vga_ctrl_inst} parameter value:
    H_SYNC = 10'b0001100000
    H_BACK = 10'b0000101000
    H_LEFT = 10'b0000001000
    H_VALID = 10'b1010000000
    H_RIGHT = 10'b0000001000
    H_FRONT = 10'b0000001000
    H_TOTAL = 10'b1100100000
    V_SYNC = 10'b0000000010
    V_BACK = 10'b0000011001
    V_TOP = 10'b0000001000
    V_VALID = 10'b0111100000
    V_BOTTOM = 10'b0000001000
    V_FRONT = 10'b0000000010
    V_TOTAL = 10'b1000001101</data>
        </row>
        <row>
            <data message="4">Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/hdmi_top.v(line number: 88)] Elaborating instance vga_pic_inst</data>
        </row>
        <row>
            <data message="4">Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/rtl/vga_pic.v(line number: 10)] Elaborating module vga_pic</data>
        </row>
        <row>
            <data message="4">Module instance {hdmi_top/vga_pic_inst} parameter value:
    H_VALID = 12'b001010000000
    V_VALID = 12'b000111100000
    RED = 16'b1111100000000000
    ORANGE = 16'b1111110000000000
    YELLOW = 16'b1111111111100000
    GREEN = 16'b0000011111100000
    CYAN = 16'b0000011111111111
    BLUE = 16'b0000000000011111
    PURPPLE = 16'b1111100000011111
    BLACK = 16'b0000000000000000
    WHITE = 16'b1111111111111111
    GRAY = 16'b1101011010011010</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[5:0] inferred.</data>
        </row>
        <row>
            <data message="4">FSM state_fsm[2:0] inferred.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N171 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N142 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="5">Loop was found during constant probe.</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N8[7:0] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N13[0] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N17[0] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N29[0] (bmsWIDEMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on N37[0] (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PG2L100H-6FBG676</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>hdmi_top</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>SystemVerilog</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Multiple File Compilation Unit</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>E:/JiChuang_2025/PDS_Project/axi_udp_ddr/LAB/hdmi/prj/hdmi_colorbar	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>