Warning (10268): Verilog HDL information at dec416.sv(20): always construct contains both blocking and non-blocking assignments File: C:/Users/akujo_2rtofyy/OneDrive - South Dakota State University - SDSU/#SDSU Courses/CSC 244 - Digital Logic/PR1_Vending_Machine/PR1 SV Files/dec416.sv Line: 20
