# design-and-simulate-8-bit-parity-generator-using-verilog

#AIM:
TO design and simulate 8 bit parity genetor using verilog.

#
