{"Source Block": ["hdl/library/axi_mc_controller/axi_mc_controller.v@209:219@HdlStmAssign", "assign adc_valid_c0   = ctrl_data_valid_i;\nassign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\nassign adc_data_c1    = ctrl_data1_i;\n"], "Clone Blocks": [["hdl/library/axi_mc_controller/axi_mc_controller.v@207:217", "assign adc_clk_o      = ctrl_data_clk;\n\nassign adc_valid_c0   = ctrl_data_valid_i;\nassign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@205:215", "assign up_rstn        = s_axi_aresetn;\n\nassign adc_clk_o      = ctrl_data_clk;\n\nassign adc_valid_c0   = ctrl_data_valid_i;\nassign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@210:220", "assign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\nassign adc_data_c1    = ctrl_data1_i;\nassign adc_data_c2    = ctrl_data2_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@206:216", "\nassign adc_clk_o      = ctrl_data_clk;\n\nassign adc_valid_c0   = ctrl_data_valid_i;\nassign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@213:223", "assign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\nassign adc_data_c1    = ctrl_data1_i;\nassign adc_data_c2    = ctrl_data2_i;\nassign adc_data_c3    = ctrl_data3_i;\nassign adc_data_c4    = ctrl_data4_i;\nassign adc_data_c5    = ctrl_data5_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@211:221", "assign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\nassign adc_data_c1    = ctrl_data1_i;\nassign adc_data_c2    = ctrl_data2_i;\nassign adc_data_c3    = ctrl_data3_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@208:218", "\nassign adc_valid_c0   = ctrl_data_valid_i;\nassign adc_valid_c1   = ctrl_data_valid_i;\nassign adc_valid_c2   = ctrl_data_valid_i;\nassign adc_valid_c3   = ctrl_data_valid_i;\nassign adc_valid_c4   = ctrl_data_valid_i;\nassign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\n"], ["hdl/library/axi_mc_controller/axi_mc_controller.v@214:224", "assign adc_valid_c5   = ctrl_data_valid_i;\nassign adc_valid_c6   = ctrl_data_valid_i;\nassign adc_valid_c7   = ctrl_data_valid_i;\n\nassign adc_data_c0    = ctrl_data0_i;\nassign adc_data_c1    = ctrl_data1_i;\nassign adc_data_c2    = ctrl_data2_i;\nassign adc_data_c3    = ctrl_data3_i;\nassign adc_data_c4    = ctrl_data4_i;\nassign adc_data_c5    = ctrl_data5_i;\nassign adc_data_c6    = ctrl_data6_i;\n"]], "Diff Content": {"Delete": [[214, "assign adc_valid_c5   = ctrl_data_valid_i;\n"]], "Add": []}}