Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto fa978e9ae4e2460cbd5a120059ea4ee5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.PCBranch
Compiling module xil_defaultlib.PCSelector
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.WriteRegSelector
Compiling module xil_defaultlib.WriteDataSelector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.DataOutSelector
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunction
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.MultiCycleCPU
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
