// Seed: 4015469375
module module_0;
  logic [7:0] id_1;
  logic [7:0] id_2;
  assign module_1.type_9 = 0;
  assign id_1 = 1 ? id_1 : id_2;
  supply1 id_3;
  supply1 id_4 = id_1[-1] + -1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    id_15,
    input tri1 id_9,
    id_16,
    input tri0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  parameter id_17 = -1;
  module_0 modCall_1 ();
endmodule
