// Seed: 1984095315
module module_0;
  logic id_0;
  logic id_1;
  assign id_1 = id_1;
  logic id_2;
  logic id_3 = id_2;
  assign id_2 = id_2 - 1;
  genvar id_4;
  always @(negedge 1) begin
    id_1 = id_3;
  end
endmodule
