register_blocks:
  - name: axi_test_reg
    byte_size: 256
    registers:
    - name: register_0
      bit_fields:
      - { name: bit_field_0, bit_assignment: { width: 4 }, type: rw  , initial_value: 0, comment: this is <%= bit_field.full_name %> }
      - { name: bit_field_1, bit_assignment: { width: 4 }, type: rw  , initial_value: 0 }
      - { name: bit_field_2, bit_assignment: { width: 1 }, type: rw  , initial_value: 0 }
      - { name: bit_field_3, bit_assignment: { width: 2 }, type: w1  , initial_value: 0 }
      - { name: bit_field_4, bit_assignment: { width: 2 }, type: wrc , initial_value: 0 }
      - { name: bit_field_5, bit_assignment: { width: 2 }, type: wrs , initial_value: 0 }
      - { name: bit_field_6, bit_assignment: { width: 2 }, type: rowo, initial_value: 0 }

    - name: register_1
      bit_fields:
      - <<:
        - { bit_assignment: { lsb: 0, width: 1 }, type: rw, initial_value: 0 }
        - labels:
          - { name: foo, value: 0, comment: 'FOO value' }
          - { name: bar, value: 1, comment: 'BAR value' }

    - name: register_2
      offset_address: 0x08
      bit_fields:
      - { name: bit_field_0, bit_assignment: { lsb:  0, width: 4 }, type: ro }
      - { name: bit_field_1, bit_assignment: { lsb:  8, width: 8 }, type: rof , initial_value: 0xab }
      - { name: bit_field_2, bit_assignment: { lsb: 16, width: 4 }, type: rohw, initial_value: 0    }

