$date
	Sat Nov 01 11:40:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_sy_asy_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 % Q $end
$upscope $end
$scope module dut2 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
0$
0#
0"
x!
$end
#5000
0!
0%
0&
1#
#10000
0#
1"
#15000
1%
1!
1&
1#
#20000
x!
0&
0#
0"
1$
#25000
0!
0%
1#
#30000
0#
#35000
1#
#40000
0#
1"
#45000
1#
#50000
0#
#55000
1#
#60000
0#
0"
0$
#65000
1#
#70000
0#
1"
#75000
1%
1!
1&
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
