<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <title>Report</title>
  <style type="text/css">
body { font-family:arial ;}
a { text-decoration:underline ; color:#003000 ;}
a:hover { text-decoration:underline ; color:0030f0 ;}
td { padding : 5px ;}
table.topTitle { width:100% ;}
table.topTitle td.l { text-align:left ; font-weight: bold ; font-size:30px ;}
table.topTitle td.r { text-align:right ; font-weight: bold ; font-size:16px ;}
table.blueBar { width : 100% ; border-spacing : 0px ;}
table.blueBar td { background:#0036ff ; font-size:12px ; color : white ; text-align : left ; font-weight : bold ;}
table.blueBar td.l { text-align : left ;}
table.blueBar td.r { text-align : right ;}
table.items { width:100% ; border-collapse:collapse ;}
table.items td.label { font-weight:bold ; font-size:16px ; vertical-align:top ;}
table.items td.mono { font-family:courier ; font-size:12px ; white-space:pre ;}
div.label { font-weight:bold ; font-size:16px ; vertical-align:top ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ; font-size:12px ;}
body { font-family:arial ;}
table.x { font-family:courier ; border-collapse:collapse ; padding:2px ;}
table.x td { border:1px solid #bbb ;}
td.tableTitle { font-weight:bold ; text-align:center ;}
table.grid { border-collapse:collapse ;}
table.grid td { border:1px solid #bbb ;}
table.grid td.tableTitle { font-weight:bold ; text-align:center ;}
table.mmap { border-collapse:collapse ; text-size:11px ; border:1px solid #d8d8d8 ;}
table.mmap td { border-color:#d8d8d8 ; border-width:1px ; border-style:solid ;}
table.mmap td.empty { border-style:none ; background-color:#f0f0f0 ;}
table.mmap td.slavemodule { text-align:left ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.slavem { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid none solid ;}
table.mmap td.slaveb { text-align:right ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.mastermodule { text-align:center ; font-size:11px ; border-style:solid solid none solid ;}
table.mmap td.masterlr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid solid ;}
table.mmap td.masterl { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid solid ;}
table.mmap td.masterm { text-align:center ; font-size:9px ; font-style:italic ; border-style:none none solid none ;}
table.mmap td.masterr { text-align:center ; font-size:9px ; font-style:italic ; border-style:none solid solid none ;}
table.mmap td.addr { font-family:courier ; font-size:9px ; text-align:right ;}
table.connectionboxes { border-collapse:separate ; border-spacing:0px ; font-family:arial ;}
table.connectionboxes td.from { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.to { font-size:9px ; font-style:italic ; vertical-align:top ; text-align:right ;}
table.connectionboxes td.lefthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:right ;}
table.connectionboxes td.righthandwire { border-bottom:1px solid black ; font-size:9px ; font-style:italic ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.righthandlabel { font-size:11px ; vertical-align:bottom ; text-align:left ;}
table.connectionboxes td.neighbor { padding:3px ; border:1px solid black ; font-size: 11px ; background:#e8e8e8 ; vertical-align:center ; text-align:center ;}
table.connectionboxes td.main { padding:8px ; border:1px solid black ; font-size: 14px ; font-weight:bold ; background:#ffffff ; vertical-align:center ; text-align:center ;}
.parametersbox { border:1px solid #d0d0d0 ; display:inline-block ; max-height:160px ; overflow:auto ; width:360px ; font-size:10px ;}
.flowbox { display:inline-block ;}
.parametersbox table { font-size:10px ;}
td.parametername { font-style:italic ;}
td.parametervalue { font-weight:bold ;}
div.greydiv { vertical-align:top ; text-align:center ; background:#eeeeee ; border-top:1px solid #707070 ; border-bottom:1px solid #707070 ; padding:20px ; margin:20px ; width:auto ;}</style>
 </head>
 <body>
  <table class="topTitle">
   <tr>
    <td class="l">sonic_v1_15</td>
    <td class="r">sonic_v1_15
     <br/>1.0
     <br/>
    </td>
   </tr>
  </table>
  <table class="blueBar">
   <tr>
    <td class="l">2011.08.08.17:09:48</td>
    <td class="r">Generation Report</td>
   </tr>
  </table>
  <table class="items">
   <tr>
    <td class="label">Output Directory</td>
    <td class="mono">/home/hwang/sonic/projects/sonic_fpga/src/top_examples/</td>
   </tr>
   <tr>
    <td class="label">Files</td>
    <td class="mono">/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/sonic_v1_15.v (219806 bytes VERILOG)
     <br/>
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_eth_mdio.v (17073 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_jtag_master.v (15558 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.v (2282 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_jtag_dc_streaming.v (7110 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_jtag_sld_node.v (5610 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_jtag_streaming.v (23090 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_pli_streaming.v (2187 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_clock_crosser.v (4765 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_pipeline_base.v (4580 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_idle_remover.v (1834 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_idle_inserter.v (1978 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_jtag_interface.sdc (139 bytes SDC)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_jtag_master_timing_adt.v (1748 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_sc_fifo.v (31321 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_bytes_to_packets.v (4797 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_packets_to_bytes.v (7665 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_packets_to_master.v (50625 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_jtag_master_b2p_adapter.v (1498 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_jtag_master_p2b_adapter.v (1338 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_mm_bridge.v (11243 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/avalon_mm_slave.v (32782 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/interrupt_logic.v (2494 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_pma_v1_01.v (35291 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/custom_master.v (7726 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/burst_write_master.v (11675 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/burst_read_master.v (8251 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/write_master.v (5448 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/latency_aware_read_master.v (6642 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_master_translator.sv (15966 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_slave_translator.sv (15462 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_master_agent.sv (8424 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_slave_agent.sv (17158 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_burst_uncompressor.sv (10150 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_addr_router.sv (6408 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_addr_router_002.sv (6163 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_id_router.sv (5815 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_id_router_002.sv (5748 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_traffic_limiter.sv (13402 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_reset_controller.v (3482 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_reset_synchronizer.v (3477 bytes VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_reset_controller.sdc (1161 bytes SDC)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_cmd_xbar_demux.sv (4620 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_cmd_xbar_demux_002.sv (4008 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_arbitrator.sv (9178 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_cmd_xbar_mux.sv (12717 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_cmd_xbar_mux_002.sv (11898 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_rsp_xbar_demux.sv (4611 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_rsp_xbar_demux_002.sv (4002 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_rsp_xbar_mux.sv (12683 bytes SYSTEM_VERILOG)
     <br/>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/sonic_v1_15_rsp_xbar_mux_002.sv (11864 bytes SYSTEM_VERILOG)
     <br/>
    </td>
   </tr>
   <tr>
    <td class="label">Instantiations</td>
    <td class="mono">
     <table class="grid">
      <tr>
       <td><b>sonic_v1_15</b>
        <br/>sonic_v1_15 v1.0</td>
       <td><b>altera_eth_mdio</b> as mdio
        <br/><b>sonic_v1_15_jtag_master</b> as jtag_master
        <br/><b>altera_avalon_mm_bridge</b> as mm_pipeline_bridge
        <br/><b>avalon_mm_slave</b> as avalon_slave_0
        <br/><b>sonic_pma_v1_01</b> as sonic_pma
        <br/><b>custom_master</b> as avalon_master_0
        <br/><b>altera_merlin_master_translator</b> as jtag_master_master_translator, avalon_master_0_avalon_master_translator, mm_pipeline_bridge_m0_translator
        <br/><b>altera_merlin_slave_translator</b> as mdio_csr_translator, avalon_slave_0_s0_translator, sonic_pma_phy_mgmt_translator
        <br/><b>altera_merlin_master_agent</b> as jtag_master_master_translator_avalon_universal_master_0_agent, avalon_master_0_avalon_master_translator_avalon_universal_master_0_agent, mm_pipeline_bridge_m0_translator_avalon_universal_master_0_agent
        <br/><b>altera_merlin_slave_agent</b> as mdio_csr_translator_avalon_universal_slave_0_agent, avalon_slave_0_s0_translator_avalon_universal_slave_0_agent, sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent
        <br/><b>altera_avalon_sc_fifo</b> as mdio_csr_translator_avalon_universal_slave_0_agent_rsp_fifo, avalon_slave_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo, sonic_pma_phy_mgmt_translator_avalon_universal_slave_0_agent_rsp_fifo
        <br/><b>sonic_v1_15_addr_router</b> as addr_router, addr_router_001
        <br/><b>sonic_v1_15_addr_router_002</b> as addr_router_002
        <br/><b>sonic_v1_15_id_router</b> as id_router, id_router_001
        <br/><b>sonic_v1_15_id_router_002</b> as id_router_002
        <br/><b>altera_merlin_traffic_limiter</b> as limiter, limiter_001, limiter_002
        <br/><b>altera_reset_controller</b> as rst_controller, rst_controller_001, rst_controller_002
        <br/><b>sonic_v1_15_cmd_xbar_demux</b> as cmd_xbar_demux, cmd_xbar_demux_001
        <br/><b>sonic_v1_15_cmd_xbar_demux_002</b> as cmd_xbar_demux_002
        <br/><b>sonic_v1_15_cmd_xbar_mux</b> as cmd_xbar_mux, cmd_xbar_mux_001
        <br/><b>sonic_v1_15_cmd_xbar_mux_002</b> as cmd_xbar_mux_002
        <br/><b>sonic_v1_15_rsp_xbar_demux</b> as rsp_xbar_demux, rsp_xbar_demux_001
        <br/><b>sonic_v1_15_rsp_xbar_demux_002</b> as rsp_xbar_demux_002
        <br/><b>sonic_v1_15_rsp_xbar_mux</b> as rsp_xbar_mux, rsp_xbar_mux_001
        <br/><b>sonic_v1_15_rsp_xbar_mux_002</b> as rsp_xbar_mux_002
        <br/>
       </td>
      </tr>
      <tr>
       <td><b>altera_eth_mdio</b>
        <br/>altera_eth_mdio v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_jtag_master</b>
        <br/>altera_jtag_avalon_master v11.0</td>
       <td><b>altera_avalon_st_jtag_interface</b> as jtag_phy_embedded_in_jtag_master
        <br/><b>sonic_v1_15_jtag_master_timing_adt</b> as timing_adt
        <br/><b>altera_avalon_sc_fifo</b> as fifo
        <br/><b>altera_avalon_st_bytes_to_packets</b> as b2p
        <br/><b>altera_avalon_st_packets_to_bytes</b> as p2b
        <br/><b>altera_avalon_packets_to_master</b> as transacto
        <br/><b>sonic_v1_15_jtag_master_b2p_adapter</b> as b2p_adapter
        <br/><b>sonic_v1_15_jtag_master_p2b_adapter</b> as p2b_adapter
        <br/>
       </td>
      </tr>
      <tr>
       <td><b>altera_avalon_mm_bridge</b>
        <br/>altera_avalon_mm_bridge v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>avalon_mm_slave</b>
        <br/>avalon_slave v2.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_pma_v1_01</b>
        <br/>sonic_pma_v1_01 v1.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>custom_master</b>
        <br/>avalon_master v1.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_merlin_master_translator</b>
        <br/>altera_merlin_master_translator v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_merlin_slave_translator</b>
        <br/>altera_merlin_slave_translator v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_merlin_master_agent</b>
        <br/>altera_merlin_master_agent v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_merlin_slave_agent</b>
        <br/>altera_merlin_slave_agent v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_avalon_sc_fifo</b>
        <br/>altera_avalon_sc_fifo v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_addr_router</b>
        <br/>altera_merlin_router v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_addr_router_002</b>
        <br/>altera_merlin_router v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_id_router</b>
        <br/>altera_merlin_router v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_id_router_002</b>
        <br/>altera_merlin_router v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_merlin_traffic_limiter</b>
        <br/>altera_merlin_traffic_limiter v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_reset_controller</b>
        <br/>altera_reset_controller v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_cmd_xbar_demux</b>
        <br/>altera_merlin_demultiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_cmd_xbar_demux_002</b>
        <br/>altera_merlin_demultiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_cmd_xbar_mux</b>
        <br/>altera_merlin_multiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_cmd_xbar_mux_002</b>
        <br/>altera_merlin_multiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_rsp_xbar_demux</b>
        <br/>altera_merlin_demultiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_rsp_xbar_demux_002</b>
        <br/>altera_merlin_demultiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_rsp_xbar_mux</b>
        <br/>altera_merlin_multiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_rsp_xbar_mux_002</b>
        <br/>altera_merlin_multiplexer v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_avalon_st_jtag_interface</b>
        <br/>altera_jtag_dc_streaming v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_jtag_master_timing_adt</b>
        <br/>timing_adapter v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_avalon_st_bytes_to_packets</b>
        <br/>altera_avalon_st_bytes_to_packets v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_avalon_st_packets_to_bytes</b>
        <br/>altera_avalon_st_packets_to_bytes v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>altera_avalon_packets_to_master</b>
        <br/>altera_avalon_packets_to_master v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_jtag_master_b2p_adapter</b>
        <br/>channel_adapter v11.0</td>
       <td></td>
      </tr>
      <tr>
       <td><b>sonic_v1_15_jtag_master_p2b_adapter</b>
        <br/>channel_adapter v11.0</td>
       <td></td>
      </tr>
     </table>
    </td>
   </tr>
  </table>
  <div style="width:100% ;  height:10px"> </div>
  <div class="label">Generation Messages</div>
  <div style="white-space:pre ; font-family:courier">2011.08.08.17:09:43 [Debug] sonic_v1_15.mdio: Timing: VAL:1/0.000s QME:1/1.561s(0.0s)
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.clk_src: Timing: ELA:1/0.000s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.clk_rst: Timing: ELA:2/0.000s/0.001s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.jtag_phy_embedded_in_jtag_master: <b>add_interface_port</b>: Added reset port <b>reset_n</b> to <b>clock_reset</b> instead of <b>clock</b>
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.jtag_phy_embedded_in_jtag_master: Timing: VAL:1/0.000s ELA:1/0.001s QME:2/1.647s/1.716s(0.0s) QMI:1/1.653s
2011.08.08.17:09:43 [Warning] sonic_v1_15.jtag_master.jtag_phy_embedded_in_jtag_master.resetrequest: No synchronous edges, but has associated clock
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.fifo: <b>add_interface_port</b>: Added reset port <b>reset</b> to <b>clk_reset</b> instead of <b>clk</b>
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.fifo: Timing: VAL:1/0.001s ELA:1/0.002s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.b2p: Timing: ELA:2/0.000s/0.000s QME:1/1.529s(1.0s) QMI:1/1.529s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.p2b: Timing: ELA:2/0.000s/0.001s QME:1/1.560s(0.0s) QMI:1/1.581s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.transacto: <b>add_interface_port</b>: Added reset port <b>reset_n</b> to <b>clk_reset</b> instead of <b>clk</b>
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master.transacto: Timing: VAL:1/0.000s ELA:1/0.001s QME:1/1.575s(0.0s) QMI:1/1.580s
2011.08.08.17:09:43 [Debug] sonic_v1_15.jtag_master: Timing: VAL:1/0.000s COM:1/0.025s
2011.08.08.17:09:43 [Warning] sonic_v1_15.jtag_master.master_reset: No synchronous edges, but has associated clock
2011.08.08.17:09:43 [Debug] sonic_v1_15.mm_pipeline_bridge: Timing: ELA:1/0.000s
2011.08.08.17:02:37 [Warning] sonic_v1_15.avalon_slave: File <b>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_slave/interrupt_logic.v</b> not found
2011.08.08.17:09:43 [Debug] sonic_v1_15.avalon_slave_0: Timing: QME:2/1.568s/1.582s(0.0s) QMI:2/1.620s/1.655s
2011.08.08.17:02:39 [Warning] sonic_v1_15.sonic_pma_v1_01: TOP_LEVEL_MODULE automatically set to <b>sonic_pma_v1_01</b>
2011.08.08.17:09:43 [Debug] sonic_v1_15.sonic_pma: Timing: QME:1/1.571s(1.0s)
2011.08.08.17:04:33 [Warning] sonic_v1_15.avalon_master: <b>set_interface_property</b>: Interface <b>control</b> (conduit) can't have associatedClock
2011.08.08.17:04:33 [Warning] sonic_v1_15.avalon_master: <b>set_interface_property</b>: Interface <b>user</b> (conduit) can't have associatedClock
2011.08.08.17:09:43 [Debug] sonic_v1_15.avalon_master_0: Timing: VAL:1/0.000s ELA:1/0.001s QME:2/1.568s/1.574s(0.5s) QMI:1/1.728s
2011.08.08.17:09:43 [Info] sonic_v1_15: Generating <b>sonic_v1_15</b> "<b>sonic_v1_15</b>" for QUARTUS_SYNTH
2011.08.08.17:09:43 [Debug] sonic_v1_15: queue size: 0 starting:sonic_v1_15 "sonic_v1_15"
2011.08.08.17:09:43 [Debug] Transform: PipelineBridgeSwap
2011.08.08.17:09:43 [Info] pipeline_bridge_swap_transform: After transform: <b>8</b> modules, <b>22</b> connections
2011.08.08.17:09:43 [Debug] Transform: ClockCrossingBridgeSwap
2011.08.08.17:09:43 [Debug] Transform: QsysBetaIPSwap
2011.08.08.17:09:43 [Debug] Transform: CustomInstructionTransform
2011.08.08.17:09:43 [Info] No custom instruction connections, skipping transform 
2011.08.08.17:09:43 [Debug] Transform: TristateConduitUpgradeTransform
2011.08.08.17:09:44 [Debug] Transform: TranslatorTransform
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Info] merlin_translator_transform: After transform: <b>14</b> modules, <b>41</b> connections
2011.08.08.17:09:44 [Debug] Transform: DomainTransform
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces jtag_master.master and jtag_master_master_translator.avalon_anti_master_0
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces avalon_master_0.avalon_master and avalon_master_0_avalon_master_translator.avalon_anti_master_0
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces mm_pipeline_bridge.m0 and mm_pipeline_bridge_m0_translator.avalon_anti_master_0
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces mdio_csr_translator.avalon_anti_slave_0 and mdio.csr
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces avalon_slave_0_s0_translator.avalon_anti_slave_0 and avalon_slave_0.s0
2011.08.08.17:09:44 [Debug] Transform merlin_domain_transform not run on matched interfaces sonic_pma_phy_mgmt_translator.avalon_anti_slave_0 and sonic_pma.phy_mgmt
2011.08.08.17:09:44 [Info] merlin_domain_transform: After transform: <b>24</b> modules, <b>93</b> connections
2011.08.08.17:09:44 [Debug] Transform: RouterTransform
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Info] merlin_router_transform: After transform: <b>30</b> modules, <b>112</b> connections
2011.08.08.17:09:44 [Debug] Transform: TrafficLimiterTransform
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Info] merlin_traffic_limiter_transform: After transform: <b>33</b> modules, <b>124</b> connections
2011.08.08.17:09:44 [Debug] Transform: BurstTransform
2011.08.08.17:09:44 [Debug] Transform: ResetAdaptation
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Info] reset_adaptation_transform: After transform: <b>36</b> modules, <b>125</b> connections
2011.08.08.17:09:44 [Debug] Transform: NetworkToSwitchTransform
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Progress] min: 0
2011.08.08.17:09:44 [Progress] max: 1
2011.08.08.17:09:44 [Progress] current: 1
2011.08.08.17:09:44 [Info] merlin_network_to_switch_transform: After transform: <b>47</b> modules, <b>153</b> connections
2011.08.08.17:09:44 [Debug] Transform: WidthTransform
2011.08.08.17:09:45 [Debug] Transform: RouterTableTransform
2011.08.08.17:09:45 [Debug] Transform: ClockCrossingTransform
2011.08.08.17:09:45 [Debug] Transform: TrafficLimiterUpdateTransform
2011.08.08.17:09:45 [Info] limiter_update_transform: After transform: <b>47</b> modules, <b>156</b> connections
2011.08.08.17:09:45 [Debug] Transform: InterruptMapperTransform
2011.08.08.17:09:45 [Debug] Transform: InterruptSyncTransform
2011.08.08.17:09:45 [Debug] Transform: InterruptFanoutTransform
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_eth_mdio</b> "<b>submodules/altera_eth_mdio</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/sonic_v1_15_jtag_master</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>avalon_slave</b> "<b>submodules/avalon_mm_slave</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>sonic_pma_v1_01</b> "<b>submodules/sonic_pma_v1_01</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>avalon_master</b> "<b>submodules/custom_master</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_addr_router</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_addr_router</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_addr_router_002</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_id_router</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_id_router</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sonic_v1_15_id_router_002</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_demux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_demux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_demux_002</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_mux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_mux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_cmd_xbar_mux_002</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_demux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_demux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_demux_002</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_mux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_mux</b>"
2011.08.08.17:09:45 [Debug] sonic_v1_15: "<b>sonic_v1_15</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sonic_v1_15_rsp_xbar_mux_002</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 44 starting:altera_eth_mdio "submodules/altera_eth_mdio"
2011.08.08.17:09:46 [Info] mdio: "<b>sonic_v1_15</b>" instantiated <b>altera_eth_mdio</b> "<b>mdio</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 43 starting:altera_jtag_avalon_master "submodules/sonic_v1_15_jtag_master"
2011.08.08.17:09:46 [Info] jtag_master: Running transform <b>AvalonTransform</b>
2011.08.08.17:09:46 [Debug] Transform: PipelineBridgeSwap
2011.08.08.17:09:46 [Info] pipeline_bridge_swap_transform: After transform: <b>10</b> modules, <b>25</b> connections
2011.08.08.17:09:46 [Debug] Transform: ClockCrossingBridgeSwap
2011.08.08.17:09:46 [Debug] Transform: QsysBetaIPSwap
2011.08.08.17:09:46 [Debug] Transform: CustomInstructionTransform
2011.08.08.17:09:46 [Info] No custom instruction connections, skipping transform 
2011.08.08.17:09:46 [Debug] Transform: TristateConduitUpgradeTransform
2011.08.08.17:09:46 [Debug] Transform: TranslatorTransform
2011.08.08.17:09:46 [Info] No Avalon connections, skipping transform 
2011.08.08.17:09:46 [Debug] Transform: DomainTransform
2011.08.08.17:09:46 [Debug] Transform: RouterTransform
2011.08.08.17:09:46 [Debug] Transform: TrafficLimiterTransform
2011.08.08.17:09:46 [Debug] Transform: BurstTransform
2011.08.08.17:09:46 [Debug] Transform: ResetAdaptation
2011.08.08.17:09:46 [Debug] Transform: NetworkToSwitchTransform
2011.08.08.17:09:46 [Debug] Transform: WidthTransform
2011.08.08.17:09:46 [Debug] Transform: RouterTableTransform
2011.08.08.17:09:46 [Debug] Transform: ClockCrossingTransform
2011.08.08.17:09:46 [Debug] Transform: TrafficLimiterUpdateTransform
2011.08.08.17:09:46 [Debug] Transform: InterruptMapperTransform
2011.08.08.17:09:46 [Debug] Transform: InterruptSyncTransform
2011.08.08.17:09:46 [Debug] Transform: InterruptFanoutTransform
2011.08.08.17:09:46 [Info] jtag_master: Running transform <b>AvalonTransform</b> took 0.510s
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>timing_adapter</b> "<b>submodules/sonic_v1_15_jtag_master_timing_adt</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sonic_v1_15_jtag_master_b2p_adapter</b>"
2011.08.08.17:09:46 [Debug] jtag_master: "<b>jtag_master</b>" reuses <b>channel_adapter</b> "<b>submodules/sonic_v1_15_jtag_master_p2b_adapter</b>"
2011.08.08.17:09:46 [Info] jtag_master: "<b>sonic_v1_15</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>jtag_master</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 50 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"
2011.08.08.17:09:46 [Info] mm_pipeline_bridge: "<b>sonic_v1_15</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_pipeline_bridge</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 49 starting:avalon_slave "submodules/avalon_mm_slave"
2011.08.08.17:09:28 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:09:28 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_slave/avalon_mm_slave.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_slave/interrupt_logic.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_slave/avalon_mm_slave.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0047_sopcqmap/
2011.08.08.17:09:30 [Debug] Command took 1.576s
2011.08.08.17:09:46 [Info] avalon_slave_0: "<b>sonic_v1_15</b>" instantiated <b>avalon_slave</b> "<b>avalon_slave_0</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 48 starting:sonic_pma_v1_01 "submodules/sonic_pma_v1_01"
2011.08.08.17:02:37 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:02:37 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/pma/sonic_pma_v1_01.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/pma/sonic_pma_v1_01.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0037_sopcqmap/
2011.08.08.17:02:39 [Debug] Command took 1.569s
2011.08.08.17:09:46 [Info] sonic_pma: "<b>sonic_v1_15</b>" instantiated <b>sonic_pma_v1_01</b> "<b>sonic_pma</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 47 starting:avalon_master "submodules/custom_master"
2011.08.08.17:04:32 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:04:32 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/custom_master.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/burst_write_master.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/burst_read_master.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/write_master.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/latency_aware_read_master.v --source=/home/hwang/sonic/projects/sonic_fpga/src/top_examples/misc/avalon_mm_master/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0044_sopcqmap/
2011.08.08.17:04:33 [Debug] Command took 1.561s
2011.08.08.17:09:46 [Info] avalon_master_0: "<b>sonic_v1_15</b>" instantiated <b>avalon_master</b> "<b>avalon_master_0</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 46 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"
2011.08.08.17:09:46 [Info] jtag_master_master_translator: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_master_translator</b> "<b>jtag_master_master_translator</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 43 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"
2011.08.08.17:09:46 [Info] mdio_csr_translator: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>mdio_csr_translator</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 40 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"
2011.08.08.17:09:46 [Info] jtag_master_master_translator_avalon_universal_master_0_agent: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_master_agent</b> "<b>jtag_master_master_translator_avalon_universal_master_0_agent</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 37 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"
2011.08.08.17:09:46 [Info] mdio_csr_translator_avalon_universal_slave_0_agent: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>mdio_csr_translator_avalon_universal_slave_0_agent</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 36 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"
2011.08.08.17:09:46 [Info] mdio_csr_translator_avalon_universal_slave_0_agent_rsp_fifo: "<b>sonic_v1_15</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>mdio_csr_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 31 starting:altera_merlin_router "submodules/sonic_v1_15_addr_router"
2011.08.08.17:09:46 [Info] addr_router: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 29 starting:altera_merlin_router "submodules/sonic_v1_15_addr_router_002"
2011.08.08.17:09:46 [Info] addr_router_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 28 starting:altera_merlin_router "submodules/sonic_v1_15_id_router"
2011.08.08.17:09:46 [Info] id_router: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"
2011.08.08.17:09:46 [Debug] sonic_v1_15: queue size: 26 starting:altera_merlin_router "submodules/sonic_v1_15_id_router_002"
2011.08.08.17:09:47 [Info] id_router_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 25 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"
2011.08.08.17:09:47 [Info] limiter: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 22 starting:altera_reset_controller "submodules/altera_reset_controller"
2011.08.08.17:09:47 [Info] rst_controller: "<b>sonic_v1_15</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 19 starting:altera_merlin_demultiplexer "submodules/sonic_v1_15_cmd_xbar_demux"
2011.08.08.17:09:47 [Info] cmd_xbar_demux: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 17 starting:altera_merlin_demultiplexer "submodules/sonic_v1_15_cmd_xbar_demux_002"
2011.08.08.17:09:47 [Info] cmd_xbar_demux_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 16 starting:altera_merlin_multiplexer "submodules/sonic_v1_15_cmd_xbar_mux"
2011.08.08.17:09:47 [Info] cmd_xbar_mux: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 14 starting:altera_merlin_multiplexer "submodules/sonic_v1_15_cmd_xbar_mux_002"
2011.08.08.17:09:47 [Info] cmd_xbar_mux_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_002</b>"
2011.08.08.17:09:47 [Info] Reusing file <b>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 13 starting:altera_merlin_demultiplexer "submodules/sonic_v1_15_rsp_xbar_demux"
2011.08.08.17:09:47 [Info] rsp_xbar_demux: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 11 starting:altera_merlin_demultiplexer "submodules/sonic_v1_15_rsp_xbar_demux_002"
2011.08.08.17:09:47 [Info] rsp_xbar_demux_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_002</b>"
2011.08.08.17:09:47 [Debug] sonic_v1_15: queue size: 10 starting:altera_merlin_multiplexer "submodules/sonic_v1_15_rsp_xbar_mux"
2011.08.08.17:09:48 [Info] rsp_xbar_mux: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"
2011.08.08.17:09:48 [Info] Reusing file <b>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 8 starting:altera_merlin_multiplexer "submodules/sonic_v1_15_rsp_xbar_mux_002"
2011.08.08.17:09:48 [Info] rsp_xbar_mux_002: "<b>sonic_v1_15</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_002</b>"
2011.08.08.17:09:48 [Info] Reusing file <b>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 7 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"
2011.08.08.17:02:41 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:02:41 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_sh -t /tmp/alt5194_6926607050860255472.dir/0039_sopcqmap/not_a_project_setup.tcl
2011.08.08.17:02:41 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0039_sopcqmap/
2011.08.08.17:02:41 [Debug] Command took 0.184s
2011.08.08.17:02:42 [Debug] Command took 1.529s
2011.08.08.17:09:48 [Info] jtag_phy_embedded_in_jtag_master: "<b>jtag_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"
2011.08.08.17:09:48 [Info] Reusing file <b>/home/hwang/sonic/projects/sonic_fpga/src/top_examples/sonic_v1_15/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 6 starting:timing_adapter "submodules/sonic_v1_15_jtag_master_timing_adt"
2011.08.08.17:09:48 [Info] timing_adt: Starting generation. 
2011.08.08.17:09:48 [Info] timing_adt: "<b>jtag_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 4 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"
2011.08.08.17:02:42 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:02:42 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v --source=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0040_sopcqmap/
2011.08.08.17:02:44 [Debug] Command took 1.527s
2011.08.08.17:09:48 [Info] b2p: "<b>jtag_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 3 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"
2011.08.08.17:02:44 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:02:44 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v --source=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0041_sopcqmap/
2011.08.08.17:02:45 [Debug] Command took 1.559s
2011.08.08.17:09:48 [Info] p2b: "<b>jtag_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 2 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"
2011.08.08.17:02:45 [Debug] set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files
2011.08.08.17:02:45 [Debug] Command: /home/hwang/altera/11.0/quartus/bin/quartus_map not_a_project --generate_hdl_interface=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v --source=/home/hwang/altera/11.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt5194_6926607050860255472.dir/0042_sopcqmap/
2011.08.08.17:02:47 [Debug] Command took 1.569s
2011.08.08.17:09:48 [Info] transacto: "<b>jtag_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 1 starting:channel_adapter "submodules/sonic_v1_15_jtag_master_b2p_adapter"
2011.08.08.17:09:48 [Info] b2p_adapter: Starting generation. 
2011.08.08.17:09:48 [Info] b2p_adapter: "<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"
2011.08.08.17:09:48 [Debug] sonic_v1_15: queue size: 0 starting:channel_adapter "submodules/sonic_v1_15_jtag_master_p2b_adapter"
2011.08.08.17:09:48 [Info] p2b_adapter: Starting generation. 
2011.08.08.17:09:48 [Info] p2b_adapter: "<b>jtag_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"
2011.08.08.17:09:48 [Info] sonic_v1_15: Done <b>sonic_v1_15</b>" with 33 modules, 82 files, 1060650 bytes
</div>
  <div style="width:100% ; background:#eee ; height:10px"> </div>
 </body>
</html>
