********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:CM0005] Include path "../../../UVM/ovm-2.1.2/src/" does not exist.

[WARNI:CM0005] Include path "../../../UVM/vmm-1.1.1a/sv" does not exist.

[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv".

[INFO :PP0122] Preprocessing source file "top.v".

[INFO :PP0123] Preprocessing include file "vmm.sv".

[ERROR:PP0101] top.v:1 Cannot open include file "vmm.sv".

[INFO :PA0201] Parsing source file "/home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv".

[INFO :PA0201] Parsing source file "top.v".

[INFO :CP0300] Compilation...

[INFO :CP0302] /home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv:4 Compile class "work@mailbox".

[INFO :CP0302] /home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv:33 Compile class "work@process".

[INFO :CP0302] /home/alain/Surelog/dist/surelog/bin/../sv/builtin.sv:58 Compile class "work@semaphore".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0508] Nb Top level modules: 0.

[NOTE :EL0509] Max instance depth: 0.

[NOTE :EL0510] Nb instances: 0.

[NOTE :EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 4

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.18user 0.01system 0:00.20elapsed 97%CPU (0avgtext+0avgdata 40164maxresident)k
0inputs+80outputs (0major+9927minor)pagefaults 0swaps
sh: 2: -mt: not found
