INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:23:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 2.618ns (35.070%)  route 4.847ns (64.930%))
  Logic Levels:           28  (CARRY4=16 LUT2=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2050, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X12Y94         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf1/operator/sigProdExt_c2_reg[25]/Q
                         net (fo=3, routed)           0.512     1.274    mulf1/operator/sigProdExt_c2[25]
    SLICE_X11Y95         LUT6 (Prop_lut6_I2_O)        0.043     1.317 r  mulf1/operator/level5_c1[6]_i_10__0/O
                         net (fo=1, routed)           0.167     1.485    mulf1/operator/level5_c1[6]_i_10__0_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.043     1.528 r  mulf1/operator/level5_c1[6]_i_6__0/O
                         net (fo=1, routed)           0.172     1.700    mulf1/operator/level5_c1[6]_i_6__0_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I1_O)        0.043     1.743 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.743    mulf1/operator/RoundingAdder/S[0]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.981 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.981    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.031 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.031    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.081 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.081    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.131 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.131    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.181 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.001     2.182    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.232 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.232    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.282 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.282    mulf1/operator/RoundingAdder/ltOp_carry__2_i_18__0_n_0
    SLICE_X10Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.332 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    mulf1/operator/RoundingAdder/ltOp_carry__2_i_13__0_n_0
    SLICE_X10Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.434 f  mulf1/operator/RoundingAdder/ltOp_carry__1_i_11__0/O[0]
                         net (fo=14, routed)          0.522     2.955    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X8Y102         LUT4 (Prop_lut4_I2_O)        0.124     3.079 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/O
                         net (fo=8, routed)           0.203     3.282    mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0_n_0
    SLICE_X8Y102         LUT6 (Prop_lut6_I4_O)        0.132     3.414 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_32__0/O
                         net (fo=1, routed)           0.253     3.667    mulf1/operator/RoundingAdder/ltOp_carry__2_i_32__0_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I4_O)        0.043     3.710 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_28__0/O
                         net (fo=3, routed)           0.349     4.059    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X8Y101         LUT4 (Prop_lut4_I0_O)        0.043     4.102 f  mulf1/operator/RoundingAdder/level4_c1[9]_i_6/O
                         net (fo=23, routed)          0.295     4.397    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.043     4.440 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_3__0/O
                         net (fo=4, routed)           0.231     4.671    mem_controller3/read_arbiter/data/excExpFracY_c0[0]
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.714 r  mem_controller3/read_arbiter/data/ltOp_carry_i_4__0/O
                         net (fo=1, routed)           0.393     5.107    addf1/operator/DI[0]
    SLICE_X7Y97          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.369 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.369    addf1/operator/ltOp_carry_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.418 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    addf1/operator/ltOp_carry__0_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.467 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.001     5.468    addf1/operator/ltOp_carry__1_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.517 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.517    addf1/operator/ltOp_carry__2_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.644 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=93, routed)          0.416     6.061    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X7Y104         LUT6 (Prop_lut6_I0_O)        0.130     6.191 r  mem_controller3/read_arbiter/data/i__carry_i_1__0/O
                         net (fo=1, routed)           0.338     6.529    addf1/operator/p_1_in[3]
    SLICE_X6Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.716 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.716    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X6Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.818 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.428     7.246    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I3_O)        0.119     7.365 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.179     7.544    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.043     7.587 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.386     7.973    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X5Y100         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=2050, unset)         0.483     8.683    addf1/operator/RightShifterComponent/clk
    SLICE_X5Y100         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X5Y100         FDRE (Setup_fdre_C_R)       -0.295     8.352    addf1/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  0.379    




