# 2024-01-14 (ARM ECC)

ARM architecture 에는 CPU SRAM (Cache) 의 bIt flip 을 탐지하고 보호하기 위한 ECC 가 포함되어 있다. L1, L2, L3 cache 에 모두 포함되어있으며, 1개의 error correction 이 되는지 안 되는지 여부는 각 종류에 따라 다르다. 1개는 수정했더라도 2개 이상은 수정할 수 없기 때문에 2 bit 이상의 문제가 발생하면 error 가 났음을 알린다.

https://developer.arm.com/Processors/Cortex-A55

![Information on Cortex-A55.](https://developer.arm.com/-/jssmedia/Arm%20Developer%20Community/Images/Block%20Diagrams/Cortex-A%20Processor/Cortex-A55.png?h=365&iar=0&w=325&rev=5cf57d3290524ec6bb59aa3a478bc80a&hash=B002F108946D8905A5A9012465A3373BC0747D48)



### ERRSELR_EL1, Error Record Select Register

https://developer.arm.com/documentation/100442/0100/register-descriptions/aarch32-system-registers/errselr--error-record-select-register

- SEL bit 가 0이면 Select record 0 containing errors from level-1 and level-2 RAMs located in the Cortex-A55 core.
- SEL bit 가 1이면 Select record 1 containing errors from level-3 RAMs located in the DSU.



ERRSELR 을 먼저 설정한 후에, 상태 레지스터를 읽으면 된다.



### ERXMISC0, Selected Error Miscellaneous Register 0

https://developer.arm.com/documentation/100442/0100/register-descriptions/aarch32-system-registers/erxmisc0--selected-error-miscellaneous-register-0

> If ERRSELR.SEL==0, then ERXMISC0 accesses bits [31:0] of the ERR0MISC0 register for the core error record. See ERR0MISC0, Error Record Miscellaneous Register 0.
>
> If ERRSELR.SEL==1, then ERXMISC0 accesses bits [31:0] of the ERR1MISC0 register for the DSU error record. See the ARM DynamIQ Shared Unit Technical Reference Manual.

아래 2가지 경우로 나뉜다.



ERR0MISC0, Error Record Miscellaneous Register 0 (SEL 이 0일 때)

https://developer.arm.com/documentation/100442/0100/register-descriptions/error-system-registers/err0misc0--error-record-miscellaneous-register-0?lang=en

- IND bit 가 0 이면 L1 data cache, unified L2 cache, or TLB.
- IND bit 가 1이면 L1 instruction cache.
- LVL bit 가 0 이면 Level 1, 1이면 Level 2



ERR1MISC0, Error Record Miscellaneous Register 0 (SEL이 1일 때)

https://developer.arm.com/documentation/100453/0400/register-descriptions/error-system-registers/err1misc0--error-record-miscellaneous-register-0

- IND 는 무조건 0이고 L3 cache 를 의미함
- LVL 은 무조건 0b10이고 Level 3 를 의미함



### ERXSTATUS, Selected Error Record Primary Status Register

https://developer.arm.com/documentation/100442/0100/register-descriptions/aarch32-system-registers/erxstatus--selected-error-record-primary-status-register

> Register ERXSTATUS accesses the ERR<n>STATUS status register for the error record selected by ERRSELR.SEL.
>
> If ERRSELR.SEL==0, then ERXSTATUS accesses the ERR0STATUS register of the core error record. See ERR0STATUS, Error Record Primary Status Register.
>
> If ERRSELR.SEL==1, then ERXSTATUS accesses the ERR1STATUS register of the DSU error record. See the ARM DynamIQ Shared Unit Technical Reference Manual.



ERR0STATUS, Error Record Primary Status Register (SEL 이 0일 때)

https://developer.arm.com/documentation/100442/0100/register-descriptions/error-system-registers/err0status--error-record-primary-status-register?lang=en

- SERR 값에 따라 `ECC error from internal data buffer.`, `ECC error on cache data RAM.` 등으로 구분됨



ERR1STATUS, Error Record Primary Status Register (SEL이 1일 때)https://developer.arm.com/documentation/100453/0400/register-descriptions/error-system-registers/err1status--error-record-primary-status-register

- SERR 값에 따라 `ECC error from internal data buffer.`, `ECC error on cache data RAM.` 등으로 구분됨

