// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dilation_dilation,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu5ev-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.950000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=15,HLS_SYN_DSP=0,HLS_SYN_FF=3368,HLS_SYN_LUT=6598,HLS_VERSION=2020_1}" *)

module dilation (
        ap_clk,
        ap_rst_n,
        src_TDATA,
        src_TKEEP,
        src_TSTRB,
        src_TUSER,
        src_TLAST,
        src_TID,
        src_TDEST,
        dst_TDATA,
        dst_TKEEP,
        dst_TSTRB,
        dst_TUSER,
        dst_TLAST,
        dst_TID,
        dst_TDEST,
        src_TVALID,
        src_TREADY,
        dst_TVALID,
        dst_TREADY
);


input   ap_clk;
input   ap_rst_n;
input  [23:0] src_TDATA;
input  [2:0] src_TKEEP;
input  [2:0] src_TSTRB;
input  [0:0] src_TUSER;
input  [0:0] src_TLAST;
input  [0:0] src_TID;
input  [0:0] src_TDEST;
output  [23:0] dst_TDATA;
output  [2:0] dst_TKEEP;
output  [2:0] dst_TSTRB;
output  [0:0] dst_TUSER;
output  [0:0] dst_TLAST;
output  [0:0] dst_TID;
output  [0:0] dst_TDEST;
input   src_TVALID;
output   src_TREADY;
output   dst_TVALID;
input   dst_TREADY;

 reg    ap_rst_n_inv;
wire   [0:0] kernel_0_i_q0;
wire   [0:0] kernel_0_i_q1;
wire   [0:0] kernel_0_t_q0;
wire   [0:0] kernel_0_t_q1;
wire   [0:0] kernel_1_i_q0;
wire   [0:0] kernel_1_i_q1;
wire   [0:0] kernel_1_t_q0;
wire   [0:0] kernel_1_t_q1;
wire   [0:0] kernel_2_i_q0;
wire   [0:0] kernel_2_i_q1;
wire   [0:0] kernel_2_t_q0;
wire   [0:0] kernel_2_t_q1;
wire    Loop_VITIS_LOOP_267_1_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_267_1_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_267_1_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_267_1_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_267_1_proc_U0_ap_ready;
wire   [1:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_address0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_ce0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_we0;
wire   [0:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_d0;
wire   [1:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_address0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_ce0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_we0;
wire   [0:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_d0;
wire   [1:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_address0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_ce0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_we0;
wire   [0:0] Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_d0;
wire    ap_channel_done_kernel_2;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_full_n;
reg    ap_sync_reg_channel_write_kernel_2;
wire    ap_sync_channel_write_kernel_2;
wire    ap_channel_done_kernel_1;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_full_n;
reg    ap_sync_reg_channel_write_kernel_1;
wire    ap_sync_channel_write_kernel_1;
wire    ap_channel_done_kernel_0;
wire    Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_full_n;
reg    ap_sync_reg_channel_write_kernel_0;
wire    ap_sync_channel_write_kernel_0;
wire    Loop_loop_height_proc6_U0_ap_start;
wire    Loop_loop_height_proc6_U0_ap_done;
wire    Loop_loop_height_proc6_U0_ap_continue;
wire    Loop_loop_height_proc6_U0_ap_idle;
wire    Loop_loop_height_proc6_U0_ap_ready;
wire    Loop_loop_height_proc6_U0_src_TREADY;
wire   [23:0] Loop_loop_height_proc6_U0_rgb_src_data_din;
wire    Loop_loop_height_proc6_U0_rgb_src_data_write;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_start;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_done;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_continue;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_idle;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_ready;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_start_out;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_start_write;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_src_4181_read;
wire   [23:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_din;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_write;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address0;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce0;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address1;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce1;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address0;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce0;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address1;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce1;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address0;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce0;
wire   [1:0] xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address1;
wire    xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce1;
wire    Loop_loop_height_proc57_U0_ap_start;
wire    Loop_loop_height_proc57_U0_ap_done;
wire    Loop_loop_height_proc57_U0_ap_continue;
wire    Loop_loop_height_proc57_U0_ap_idle;
wire    Loop_loop_height_proc57_U0_ap_ready;
wire    Loop_loop_height_proc57_U0_rgb_dst_data_read;
wire   [23:0] Loop_loop_height_proc57_U0_dst_TDATA;
wire    Loop_loop_height_proc57_U0_dst_TVALID;
wire   [2:0] Loop_loop_height_proc57_U0_dst_TKEEP;
wire   [2:0] Loop_loop_height_proc57_U0_dst_TSTRB;
wire   [0:0] Loop_loop_height_proc57_U0_dst_TUSER;
wire   [0:0] Loop_loop_height_proc57_U0_dst_TLAST;
wire   [0:0] Loop_loop_height_proc57_U0_dst_TID;
wire   [0:0] Loop_loop_height_proc57_U0_dst_TDEST;
wire    ap_sync_continue;
wire    kernel_0_i_full_n;
wire    kernel_0_t_empty_n;
wire   [0:0] kernel_0_t_d1;
wire    kernel_0_t_we1;
wire    kernel_1_i_full_n;
wire    kernel_1_t_empty_n;
wire   [0:0] kernel_1_t_d1;
wire    kernel_1_t_we1;
wire    kernel_2_i_full_n;
wire    kernel_2_t_empty_n;
wire   [0:0] kernel_2_t_d1;
wire    kernel_2_t_we1;
wire    rgb_src_data_full_n;
wire   [23:0] rgb_src_data_dout;
wire    rgb_src_data_empty_n;
wire    rgb_dst_data_full_n;
wire   [23:0] rgb_dst_data_dout;
wire    rgb_dst_data_empty_n;
wire    Loop_VITIS_LOOP_267_1_proc_U0_start_full_n;
wire    Loop_VITIS_LOOP_267_1_proc_U0_start_write;
wire    Loop_loop_height_proc6_U0_start_full_n;
wire    Loop_loop_height_proc6_U0_start_write;
wire   [0:0] start_for_Loop_loop_height_proc57_U0_din;
wire    start_for_Loop_loop_height_proc57_U0_full_n;
wire   [0:0] start_for_Loop_loop_height_proc57_U0_dout;
wire    start_for_Loop_loop_height_proc57_U0_empty_n;
wire    Loop_loop_height_proc57_U0_start_full_n;
wire    Loop_loop_height_proc57_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_kernel_2 = 1'b0;
#0 ap_sync_reg_channel_write_kernel_1 = 1'b0;
#0 ap_sync_reg_channel_write_kernel_0 = 1'b0;
end

dilation_kernel_0 #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
kernel_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_address0),
    .i_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_ce0),
    .i_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_we0),
    .i_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_d0),
    .i_q0(kernel_0_i_q0),
    .i_address1(2'd0),
    .i_ce1(1'b0),
    .i_q1(kernel_0_i_q1),
    .t_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address0),
    .t_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(kernel_0_t_q0),
    .t_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address1),
    .t_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce1),
    .t_q1(kernel_0_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(kernel_0_i_full_n),
    .i_write(ap_channel_done_kernel_0),
    .t_empty_n(kernel_0_t_empty_n),
    .t_read(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_ready)
);

dilation_kernel_0 #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
kernel_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_address0),
    .i_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_ce0),
    .i_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_we0),
    .i_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_d0),
    .i_q0(kernel_1_i_q0),
    .i_address1(2'd0),
    .i_ce1(1'b0),
    .i_q1(kernel_1_i_q1),
    .t_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address0),
    .t_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(kernel_1_t_q0),
    .t_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address1),
    .t_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce1),
    .t_q1(kernel_1_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(kernel_1_i_full_n),
    .i_write(ap_channel_done_kernel_1),
    .t_empty_n(kernel_1_t_empty_n),
    .t_read(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_ready)
);

dilation_kernel_0 #(
    .DataWidth( 1 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
kernel_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_address0),
    .i_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_ce0),
    .i_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_we0),
    .i_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_d0),
    .i_q0(kernel_2_i_q0),
    .i_address1(2'd0),
    .i_ce1(1'b0),
    .i_q1(kernel_2_i_q1),
    .t_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address0),
    .t_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce0),
    .t_we0(1'b0),
    .t_d0(1'd0),
    .t_q0(kernel_2_t_q0),
    .t_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address1),
    .t_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce1),
    .t_q1(kernel_2_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(kernel_2_i_full_n),
    .i_write(ap_channel_done_kernel_2),
    .t_empty_n(kernel_2_t_empty_n),
    .t_read(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_ready)
);

dilation_Loop_VITIS_LOOP_267_1_proc Loop_VITIS_LOOP_267_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_267_1_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_267_1_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_267_1_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_267_1_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_267_1_proc_U0_ap_ready),
    .kernel_0_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_address0),
    .kernel_0_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_ce0),
    .kernel_0_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_we0),
    .kernel_0_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_d0),
    .kernel_1_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_address0),
    .kernel_1_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_ce0),
    .kernel_1_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_we0),
    .kernel_1_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_d0),
    .kernel_2_address0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_address0),
    .kernel_2_ce0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_ce0),
    .kernel_2_we0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_we0),
    .kernel_2_d0(Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_d0)
);

dilation_Loop_loop_height_proc6 Loop_loop_height_proc6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_proc6_U0_ap_start),
    .ap_done(Loop_loop_height_proc6_U0_ap_done),
    .ap_continue(Loop_loop_height_proc6_U0_ap_continue),
    .ap_idle(Loop_loop_height_proc6_U0_ap_idle),
    .ap_ready(Loop_loop_height_proc6_U0_ap_ready),
    .src_TDATA(src_TDATA),
    .src_TVALID(src_TVALID),
    .src_TREADY(Loop_loop_height_proc6_U0_src_TREADY),
    .src_TKEEP(src_TKEEP),
    .src_TSTRB(src_TSTRB),
    .src_TUSER(src_TUSER),
    .src_TLAST(src_TLAST),
    .src_TID(src_TID),
    .src_TDEST(src_TDEST),
    .rgb_src_data_din(Loop_loop_height_proc6_U0_rgb_src_data_din),
    .rgb_src_data_full_n(rgb_src_data_full_n),
    .rgb_src_data_write(Loop_loop_height_proc6_U0_rgb_src_data_write)
);

dilation_xfdilate_1080_1920_3_9_1_0_1921_3_3_s xfdilate_1080_1920_3_9_1_0_1921_3_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_start),
    .start_full_n(start_for_Loop_loop_height_proc57_U0_full_n),
    .ap_done(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_done),
    .ap_continue(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_continue),
    .ap_idle(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_idle),
    .ap_ready(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_ready),
    .start_out(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_start_out),
    .start_write(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_start_write),
    .rgb_src_4181_dout(rgb_src_data_dout),
    .rgb_src_4181_empty_n(rgb_src_data_empty_n),
    .rgb_src_4181_read(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_src_4181_read),
    .rgb_dst_4182_din(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_din),
    .rgb_dst_4182_full_n(rgb_dst_data_full_n),
    .rgb_dst_4182_write(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_write),
    .kernel_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address0),
    .kernel_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce0),
    .kernel_q0(kernel_0_t_q0),
    .kernel_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_address1),
    .kernel_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel_ce1),
    .kernel_q1(kernel_0_t_q1),
    .kernel1_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address0),
    .kernel1_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce0),
    .kernel1_q0(kernel_1_t_q0),
    .kernel1_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_address1),
    .kernel1_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel1_ce1),
    .kernel1_q1(kernel_1_t_q1),
    .kernel2_address0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address0),
    .kernel2_ce0(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce0),
    .kernel2_q0(kernel_2_t_q0),
    .kernel2_address1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_address1),
    .kernel2_ce1(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_kernel2_ce1),
    .kernel2_q1(kernel_2_t_q1)
);

dilation_Loop_loop_height_proc57 Loop_loop_height_proc57_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_proc57_U0_ap_start),
    .ap_done(Loop_loop_height_proc57_U0_ap_done),
    .ap_continue(Loop_loop_height_proc57_U0_ap_continue),
    .ap_idle(Loop_loop_height_proc57_U0_ap_idle),
    .ap_ready(Loop_loop_height_proc57_U0_ap_ready),
    .rgb_dst_data_dout(rgb_dst_data_dout),
    .rgb_dst_data_empty_n(rgb_dst_data_empty_n),
    .rgb_dst_data_read(Loop_loop_height_proc57_U0_rgb_dst_data_read),
    .dst_TDATA(Loop_loop_height_proc57_U0_dst_TDATA),
    .dst_TVALID(Loop_loop_height_proc57_U0_dst_TVALID),
    .dst_TREADY(dst_TREADY),
    .dst_TKEEP(Loop_loop_height_proc57_U0_dst_TKEEP),
    .dst_TSTRB(Loop_loop_height_proc57_U0_dst_TSTRB),
    .dst_TUSER(Loop_loop_height_proc57_U0_dst_TUSER),
    .dst_TLAST(Loop_loop_height_proc57_U0_dst_TLAST),
    .dst_TID(Loop_loop_height_proc57_U0_dst_TID),
    .dst_TDEST(Loop_loop_height_proc57_U0_dst_TDEST)
);

dilation_fifo_w24_d1920_A rgb_src_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_proc6_U0_rgb_src_data_din),
    .if_full_n(rgb_src_data_full_n),
    .if_write(Loop_loop_height_proc6_U0_rgb_src_data_write),
    .if_dout(rgb_src_data_dout),
    .if_empty_n(rgb_src_data_empty_n),
    .if_read(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_src_4181_read)
);

dilation_fifo_w24_d1920_A rgb_dst_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_din),
    .if_full_n(rgb_dst_data_full_n),
    .if_write(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_rgb_dst_4182_write),
    .if_dout(rgb_dst_data_dout),
    .if_empty_n(rgb_dst_data_empty_n),
    .if_read(Loop_loop_height_proc57_U0_rgb_dst_data_read)
);

dilation_start_for_Loop_loop_height_proc57_U0 start_for_Loop_loop_height_proc57_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_loop_height_proc57_U0_din),
    .if_full_n(start_for_Loop_loop_height_proc57_U0_full_n),
    .if_write(xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_start_write),
    .if_dout(start_for_Loop_loop_height_proc57_U0_dout),
    .if_empty_n(start_for_Loop_loop_height_proc57_U0_empty_n),
    .if_read(Loop_loop_height_proc57_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_kernel_0 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_267_1_proc_U0_ap_done & Loop_VITIS_LOOP_267_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_kernel_0 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_kernel_0 <= ap_sync_channel_write_kernel_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_kernel_1 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_267_1_proc_U0_ap_done & Loop_VITIS_LOOP_267_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_kernel_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_kernel_1 <= ap_sync_channel_write_kernel_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_kernel_2 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_267_1_proc_U0_ap_done & Loop_VITIS_LOOP_267_1_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_kernel_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_kernel_2 <= ap_sync_channel_write_kernel_2;
        end
    end
end

assign Loop_VITIS_LOOP_267_1_proc_U0_ap_continue = (ap_sync_channel_write_kernel_2 & ap_sync_channel_write_kernel_1 & ap_sync_channel_write_kernel_0);

assign Loop_VITIS_LOOP_267_1_proc_U0_ap_start = 1'b1;

assign Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_full_n = kernel_0_i_full_n;

assign Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_full_n = kernel_1_i_full_n;

assign Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_full_n = kernel_2_i_full_n;

assign Loop_VITIS_LOOP_267_1_proc_U0_start_full_n = 1'b1;

assign Loop_VITIS_LOOP_267_1_proc_U0_start_write = 1'b0;

assign Loop_loop_height_proc57_U0_ap_continue = 1'b1;

assign Loop_loop_height_proc57_U0_ap_start = start_for_Loop_loop_height_proc57_U0_empty_n;

assign Loop_loop_height_proc57_U0_start_full_n = 1'b1;

assign Loop_loop_height_proc57_U0_start_write = 1'b0;

assign Loop_loop_height_proc6_U0_ap_continue = 1'b1;

assign Loop_loop_height_proc6_U0_ap_start = 1'b1;

assign Loop_loop_height_proc6_U0_start_full_n = 1'b1;

assign Loop_loop_height_proc6_U0_start_write = 1'b0;

assign ap_channel_done_kernel_0 = ((ap_sync_reg_channel_write_kernel_0 ^ 1'b1) & Loop_VITIS_LOOP_267_1_proc_U0_ap_done);

assign ap_channel_done_kernel_1 = ((ap_sync_reg_channel_write_kernel_1 ^ 1'b1) & Loop_VITIS_LOOP_267_1_proc_U0_ap_done);

assign ap_channel_done_kernel_2 = ((ap_sync_reg_channel_write_kernel_2 ^ 1'b1) & Loop_VITIS_LOOP_267_1_proc_U0_ap_done);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_kernel_0 = ((ap_channel_done_kernel_0 & Loop_VITIS_LOOP_267_1_proc_U0_kernel_0_full_n) | ap_sync_reg_channel_write_kernel_0);

assign ap_sync_channel_write_kernel_1 = ((ap_channel_done_kernel_1 & Loop_VITIS_LOOP_267_1_proc_U0_kernel_1_full_n) | ap_sync_reg_channel_write_kernel_1);

assign ap_sync_channel_write_kernel_2 = ((ap_channel_done_kernel_2 & Loop_VITIS_LOOP_267_1_proc_U0_kernel_2_full_n) | ap_sync_reg_channel_write_kernel_2);

assign ap_sync_continue = 1'b0;

assign dst_TDATA = Loop_loop_height_proc57_U0_dst_TDATA;

assign dst_TDEST = Loop_loop_height_proc57_U0_dst_TDEST;

assign dst_TID = Loop_loop_height_proc57_U0_dst_TID;

assign dst_TKEEP = Loop_loop_height_proc57_U0_dst_TKEEP;

assign dst_TLAST = Loop_loop_height_proc57_U0_dst_TLAST;

assign dst_TSTRB = Loop_loop_height_proc57_U0_dst_TSTRB;

assign dst_TUSER = Loop_loop_height_proc57_U0_dst_TUSER;

assign dst_TVALID = Loop_loop_height_proc57_U0_dst_TVALID;

assign kernel_0_t_d1 = 1'd0;

assign kernel_0_t_we1 = 1'b0;

assign kernel_1_t_d1 = 1'd0;

assign kernel_1_t_we1 = 1'b0;

assign kernel_2_t_d1 = 1'd0;

assign kernel_2_t_we1 = 1'b0;

assign src_TREADY = Loop_loop_height_proc6_U0_src_TREADY;

assign start_for_Loop_loop_height_proc57_U0_din = 1'b1;

assign xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_continue = 1'b1;

assign xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_start = (kernel_2_t_empty_n & kernel_1_t_empty_n & kernel_0_t_empty_n);

endmodule //dilation
