$comment
	File created using the following command:
		vcd file for_loop.msim.vcd -direction
$end
$date
	Thu Sep 29 22:57:30 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var reg 4 " y [3:0] $end
$var reg 1 # ze $end
$var wire 1 $ s [3] $end
$var wire 1 % s [2] $end
$var wire 1 & s [1] $end
$var wire 1 ' s [0] $end
$var wire 1 ( zs $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 s[0]~output_o $end
$var wire 1 1 s[1]~output_o $end
$var wire 1 2 s[2]~output_o $end
$var wire 1 3 s[3]~output_o $end
$var wire 1 4 zs~output_o $end
$var wire 1 5 ze~input_o $end
$var wire 1 6 y[0]~input_o $end
$var wire 1 7 x[0]~input_o $end
$var wire 1 8 s~0_combout $end
$var wire 1 9 x[1]~input_o $end
$var wire 1 : y[1]~input_o $end
$var wire 1 ; processo1:v[1]~0_combout $end
$var wire 1 < processo1:v[1]~1_combout $end
$var wire 1 = s~1_combout $end
$var wire 1 > y[2]~input_o $end
$var wire 1 ? processo1:v[2]~0_combout $end
$var wire 1 @ x[2]~input_o $end
$var wire 1 A s~2_combout $end
$var wire 1 B x[3]~input_o $end
$var wire 1 C y[3]~input_o $end
$var wire 1 D processo1:v[3]~1_combout $end
$var wire 1 E processo1:v[3]~0_combout $end
$var wire 1 F s~3_combout $end
$var wire 1 G v~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
b1010 "
0#
0'
0&
1%
1$
0(
x)
0*
1+
x,
1-
1.
1/
00
01
12
13
04
05
06
07
08
19
1:
0;
0<
0=
0>
1?
0@
1A
0B
1C
0D
0E
1F
0G
$end
#1000000
