-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a0_stream_cal is
port (
    la_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_0_ce0 : OUT STD_LOGIC;
    la_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_0_we0 : OUT STD_LOGIC;
    la_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_0_ce1 : OUT STD_LOGIC;
    la_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_0_we1 : OUT STD_LOGIC;
    la_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_1_ce0 : OUT STD_LOGIC;
    la_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_1_we0 : OUT STD_LOGIC;
    la_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_1_ce1 : OUT STD_LOGIC;
    la_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_1_we1 : OUT STD_LOGIC;
    la_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_2_ce0 : OUT STD_LOGIC;
    la_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_2_we0 : OUT STD_LOGIC;
    la_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_2_ce1 : OUT STD_LOGIC;
    la_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_2_we1 : OUT STD_LOGIC;
    la_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_3_ce0 : OUT STD_LOGIC;
    la_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_3_we0 : OUT STD_LOGIC;
    la_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_3_ce1 : OUT STD_LOGIC;
    la_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_3_we1 : OUT STD_LOGIC;
    la_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_4_ce0 : OUT STD_LOGIC;
    la_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_4_we0 : OUT STD_LOGIC;
    la_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_4_ce1 : OUT STD_LOGIC;
    la_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_4_we1 : OUT STD_LOGIC;
    la_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_5_ce0 : OUT STD_LOGIC;
    la_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_5_we0 : OUT STD_LOGIC;
    la_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_5_ce1 : OUT STD_LOGIC;
    la_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_5_we1 : OUT STD_LOGIC;
    la_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_6_ce0 : OUT STD_LOGIC;
    la_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_6_we0 : OUT STD_LOGIC;
    la_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_6_ce1 : OUT STD_LOGIC;
    la_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_6_we1 : OUT STD_LOGIC;
    la_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_7_ce0 : OUT STD_LOGIC;
    la_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_7_we0 : OUT STD_LOGIC;
    la_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_7_ce1 : OUT STD_LOGIC;
    la_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_7_we1 : OUT STD_LOGIC;
    la_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_8_ce0 : OUT STD_LOGIC;
    la_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_8_we0 : OUT STD_LOGIC;
    la_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_8_ce1 : OUT STD_LOGIC;
    la_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_8_we1 : OUT STD_LOGIC;
    la_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_9_ce0 : OUT STD_LOGIC;
    la_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_9_we0 : OUT STD_LOGIC;
    la_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_9_ce1 : OUT STD_LOGIC;
    la_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_9_we1 : OUT STD_LOGIC;
    la_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_10_ce0 : OUT STD_LOGIC;
    la_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_10_we0 : OUT STD_LOGIC;
    la_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_10_ce1 : OUT STD_LOGIC;
    la_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_10_we1 : OUT STD_LOGIC;
    la_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_11_ce0 : OUT STD_LOGIC;
    la_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_11_we0 : OUT STD_LOGIC;
    la_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_11_ce1 : OUT STD_LOGIC;
    la_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_11_we1 : OUT STD_LOGIC;
    la_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_12_ce0 : OUT STD_LOGIC;
    la_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_12_we0 : OUT STD_LOGIC;
    la_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_12_ce1 : OUT STD_LOGIC;
    la_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_12_we1 : OUT STD_LOGIC;
    la_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_13_ce0 : OUT STD_LOGIC;
    la_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_13_we0 : OUT STD_LOGIC;
    la_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_13_ce1 : OUT STD_LOGIC;
    la_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_13_we1 : OUT STD_LOGIC;
    la_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_14_ce0 : OUT STD_LOGIC;
    la_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_14_we0 : OUT STD_LOGIC;
    la_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_14_ce1 : OUT STD_LOGIC;
    la_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_14_we1 : OUT STD_LOGIC;
    la_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_15_ce0 : OUT STD_LOGIC;
    la_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_15_we0 : OUT STD_LOGIC;
    la_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_15_ce1 : OUT STD_LOGIC;
    la_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_15_we1 : OUT STD_LOGIC;
    la_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_16_ce0 : OUT STD_LOGIC;
    la_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_16_we0 : OUT STD_LOGIC;
    la_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_16_ce1 : OUT STD_LOGIC;
    la_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_16_we1 : OUT STD_LOGIC;
    la_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_17_ce0 : OUT STD_LOGIC;
    la_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_17_we0 : OUT STD_LOGIC;
    la_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_17_ce1 : OUT STD_LOGIC;
    la_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_17_we1 : OUT STD_LOGIC;
    la_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_18_ce0 : OUT STD_LOGIC;
    la_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_18_we0 : OUT STD_LOGIC;
    la_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_18_ce1 : OUT STD_LOGIC;
    la_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_18_we1 : OUT STD_LOGIC;
    la_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_19_ce0 : OUT STD_LOGIC;
    la_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_19_we0 : OUT STD_LOGIC;
    la_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_19_ce1 : OUT STD_LOGIC;
    la_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_19_we1 : OUT STD_LOGIC;
    la_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_20_ce0 : OUT STD_LOGIC;
    la_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_20_we0 : OUT STD_LOGIC;
    la_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_20_ce1 : OUT STD_LOGIC;
    la_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_20_we1 : OUT STD_LOGIC;
    la_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_21_ce0 : OUT STD_LOGIC;
    la_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_21_we0 : OUT STD_LOGIC;
    la_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_21_ce1 : OUT STD_LOGIC;
    la_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_21_we1 : OUT STD_LOGIC;
    la_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_22_ce0 : OUT STD_LOGIC;
    la_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_22_we0 : OUT STD_LOGIC;
    la_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_22_ce1 : OUT STD_LOGIC;
    la_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_22_we1 : OUT STD_LOGIC;
    la_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_23_ce0 : OUT STD_LOGIC;
    la_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_23_we0 : OUT STD_LOGIC;
    la_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_23_ce1 : OUT STD_LOGIC;
    la_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_23_we1 : OUT STD_LOGIC;
    la_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_24_ce0 : OUT STD_LOGIC;
    la_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_24_we0 : OUT STD_LOGIC;
    la_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_24_ce1 : OUT STD_LOGIC;
    la_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_24_we1 : OUT STD_LOGIC;
    la_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_25_ce0 : OUT STD_LOGIC;
    la_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_25_we0 : OUT STD_LOGIC;
    la_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_25_ce1 : OUT STD_LOGIC;
    la_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_25_we1 : OUT STD_LOGIC;
    la_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_26_ce0 : OUT STD_LOGIC;
    la_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_26_we0 : OUT STD_LOGIC;
    la_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_26_ce1 : OUT STD_LOGIC;
    la_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_26_we1 : OUT STD_LOGIC;
    la_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_27_ce0 : OUT STD_LOGIC;
    la_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_27_we0 : OUT STD_LOGIC;
    la_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_27_ce1 : OUT STD_LOGIC;
    la_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_27_we1 : OUT STD_LOGIC;
    la_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_28_ce0 : OUT STD_LOGIC;
    la_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_28_we0 : OUT STD_LOGIC;
    la_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_28_ce1 : OUT STD_LOGIC;
    la_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_28_we1 : OUT STD_LOGIC;
    la_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_29_ce0 : OUT STD_LOGIC;
    la_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_29_we0 : OUT STD_LOGIC;
    la_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_29_ce1 : OUT STD_LOGIC;
    la_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_29_we1 : OUT STD_LOGIC;
    la_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_30_ce0 : OUT STD_LOGIC;
    la_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_30_we0 : OUT STD_LOGIC;
    la_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_30_ce1 : OUT STD_LOGIC;
    la_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_30_we1 : OUT STD_LOGIC;
    la_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_31_ce0 : OUT STD_LOGIC;
    la_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_31_we0 : OUT STD_LOGIC;
    la_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    la_31_ce1 : OUT STD_LOGIC;
    la_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    la_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    la_31_we1 : OUT STD_LOGIC;
    B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    B_empty_n : IN STD_LOGIC;
    B_read : OUT STD_LOGIC;
    lout_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_0_ce0 : OUT STD_LOGIC;
    lout_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_0_we0 : OUT STD_LOGIC;
    lout_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_0_ce1 : OUT STD_LOGIC;
    lout_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_0_we1 : OUT STD_LOGIC;
    lout_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_1_ce0 : OUT STD_LOGIC;
    lout_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_1_we0 : OUT STD_LOGIC;
    lout_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_1_ce1 : OUT STD_LOGIC;
    lout_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_1_we1 : OUT STD_LOGIC;
    lout_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_2_ce0 : OUT STD_LOGIC;
    lout_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_2_we0 : OUT STD_LOGIC;
    lout_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_2_ce1 : OUT STD_LOGIC;
    lout_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_2_we1 : OUT STD_LOGIC;
    lout_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_3_ce0 : OUT STD_LOGIC;
    lout_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_3_we0 : OUT STD_LOGIC;
    lout_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_3_ce1 : OUT STD_LOGIC;
    lout_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_3_we1 : OUT STD_LOGIC;
    lout_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_4_ce0 : OUT STD_LOGIC;
    lout_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_4_we0 : OUT STD_LOGIC;
    lout_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_4_ce1 : OUT STD_LOGIC;
    lout_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_4_we1 : OUT STD_LOGIC;
    lout_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_5_ce0 : OUT STD_LOGIC;
    lout_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_5_we0 : OUT STD_LOGIC;
    lout_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_5_ce1 : OUT STD_LOGIC;
    lout_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_5_we1 : OUT STD_LOGIC;
    lout_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_6_ce0 : OUT STD_LOGIC;
    lout_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_6_we0 : OUT STD_LOGIC;
    lout_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_6_ce1 : OUT STD_LOGIC;
    lout_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_6_we1 : OUT STD_LOGIC;
    lout_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_7_ce0 : OUT STD_LOGIC;
    lout_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_7_we0 : OUT STD_LOGIC;
    lout_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_7_ce1 : OUT STD_LOGIC;
    lout_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_7_we1 : OUT STD_LOGIC;
    lout_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_8_ce0 : OUT STD_LOGIC;
    lout_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_8_we0 : OUT STD_LOGIC;
    lout_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_8_ce1 : OUT STD_LOGIC;
    lout_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_8_we1 : OUT STD_LOGIC;
    lout_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_9_ce0 : OUT STD_LOGIC;
    lout_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_9_we0 : OUT STD_LOGIC;
    lout_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_9_ce1 : OUT STD_LOGIC;
    lout_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_9_we1 : OUT STD_LOGIC;
    lout_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_10_ce0 : OUT STD_LOGIC;
    lout_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_10_we0 : OUT STD_LOGIC;
    lout_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_10_ce1 : OUT STD_LOGIC;
    lout_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_10_we1 : OUT STD_LOGIC;
    lout_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_11_ce0 : OUT STD_LOGIC;
    lout_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_11_we0 : OUT STD_LOGIC;
    lout_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_11_ce1 : OUT STD_LOGIC;
    lout_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_11_we1 : OUT STD_LOGIC;
    lout_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_12_ce0 : OUT STD_LOGIC;
    lout_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_12_we0 : OUT STD_LOGIC;
    lout_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_12_ce1 : OUT STD_LOGIC;
    lout_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_12_we1 : OUT STD_LOGIC;
    lout_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_13_ce0 : OUT STD_LOGIC;
    lout_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_13_we0 : OUT STD_LOGIC;
    lout_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_13_ce1 : OUT STD_LOGIC;
    lout_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_13_we1 : OUT STD_LOGIC;
    lout_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_14_ce0 : OUT STD_LOGIC;
    lout_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_14_we0 : OUT STD_LOGIC;
    lout_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_14_ce1 : OUT STD_LOGIC;
    lout_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_14_we1 : OUT STD_LOGIC;
    lout_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_15_ce0 : OUT STD_LOGIC;
    lout_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_15_we0 : OUT STD_LOGIC;
    lout_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_15_ce1 : OUT STD_LOGIC;
    lout_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_15_we1 : OUT STD_LOGIC;
    lout_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_16_ce0 : OUT STD_LOGIC;
    lout_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_16_we0 : OUT STD_LOGIC;
    lout_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_16_ce1 : OUT STD_LOGIC;
    lout_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_16_we1 : OUT STD_LOGIC;
    lout_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_17_ce0 : OUT STD_LOGIC;
    lout_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_17_we0 : OUT STD_LOGIC;
    lout_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_17_ce1 : OUT STD_LOGIC;
    lout_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_17_we1 : OUT STD_LOGIC;
    lout_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_18_ce0 : OUT STD_LOGIC;
    lout_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_18_we0 : OUT STD_LOGIC;
    lout_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_18_ce1 : OUT STD_LOGIC;
    lout_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_18_we1 : OUT STD_LOGIC;
    lout_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_19_ce0 : OUT STD_LOGIC;
    lout_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_19_we0 : OUT STD_LOGIC;
    lout_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_19_ce1 : OUT STD_LOGIC;
    lout_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_19_we1 : OUT STD_LOGIC;
    lout_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_20_ce0 : OUT STD_LOGIC;
    lout_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_20_we0 : OUT STD_LOGIC;
    lout_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_20_ce1 : OUT STD_LOGIC;
    lout_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_20_we1 : OUT STD_LOGIC;
    lout_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_21_ce0 : OUT STD_LOGIC;
    lout_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_21_we0 : OUT STD_LOGIC;
    lout_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_21_ce1 : OUT STD_LOGIC;
    lout_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_21_we1 : OUT STD_LOGIC;
    lout_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_22_ce0 : OUT STD_LOGIC;
    lout_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_22_we0 : OUT STD_LOGIC;
    lout_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_22_ce1 : OUT STD_LOGIC;
    lout_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_22_we1 : OUT STD_LOGIC;
    lout_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_23_ce0 : OUT STD_LOGIC;
    lout_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_23_we0 : OUT STD_LOGIC;
    lout_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_23_ce1 : OUT STD_LOGIC;
    lout_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_23_we1 : OUT STD_LOGIC;
    lout_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_24_ce0 : OUT STD_LOGIC;
    lout_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_24_we0 : OUT STD_LOGIC;
    lout_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_24_ce1 : OUT STD_LOGIC;
    lout_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_24_we1 : OUT STD_LOGIC;
    lout_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_25_ce0 : OUT STD_LOGIC;
    lout_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_25_we0 : OUT STD_LOGIC;
    lout_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_25_ce1 : OUT STD_LOGIC;
    lout_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_25_we1 : OUT STD_LOGIC;
    lout_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_26_ce0 : OUT STD_LOGIC;
    lout_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_26_we0 : OUT STD_LOGIC;
    lout_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_26_ce1 : OUT STD_LOGIC;
    lout_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_26_we1 : OUT STD_LOGIC;
    lout_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_27_ce0 : OUT STD_LOGIC;
    lout_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_27_we0 : OUT STD_LOGIC;
    lout_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_27_ce1 : OUT STD_LOGIC;
    lout_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_27_we1 : OUT STD_LOGIC;
    lout_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_28_ce0 : OUT STD_LOGIC;
    lout_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_28_we0 : OUT STD_LOGIC;
    lout_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_28_ce1 : OUT STD_LOGIC;
    lout_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_28_we1 : OUT STD_LOGIC;
    lout_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_29_ce0 : OUT STD_LOGIC;
    lout_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_29_we0 : OUT STD_LOGIC;
    lout_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_29_ce1 : OUT STD_LOGIC;
    lout_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_29_we1 : OUT STD_LOGIC;
    lout_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_30_ce0 : OUT STD_LOGIC;
    lout_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_30_we0 : OUT STD_LOGIC;
    lout_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_30_ce1 : OUT STD_LOGIC;
    lout_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_30_we1 : OUT STD_LOGIC;
    lout_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_31_ce0 : OUT STD_LOGIC;
    lout_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_31_we0 : OUT STD_LOGIC;
    lout_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    lout_31_ce1 : OUT STD_LOGIC;
    lout_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    lout_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    lout_31_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of a0_stream_cal is 
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

    signal stream_cal_Loop_1_pr_U0_ap_start : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_ap_done : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_ap_continue : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_ap_idle : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_ap_ready : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_B_read : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_inStream1_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal stream_cal_Loop_1_pr_U0_inStream1_V_write : STD_LOGIC;
    signal calulation_U0_inStream1_V_read : STD_LOGIC;
    signal calulation_U0_la_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_0_ce0 : STD_LOGIC;
    signal calulation_U0_la_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_0_we0 : STD_LOGIC;
    signal calulation_U0_la_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_0_ce1 : STD_LOGIC;
    signal calulation_U0_la_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_0_we1 : STD_LOGIC;
    signal calulation_U0_la_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_1_ce0 : STD_LOGIC;
    signal calulation_U0_la_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_1_we0 : STD_LOGIC;
    signal calulation_U0_la_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_1_ce1 : STD_LOGIC;
    signal calulation_U0_la_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_1_we1 : STD_LOGIC;
    signal calulation_U0_la_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_2_ce0 : STD_LOGIC;
    signal calulation_U0_la_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_2_we0 : STD_LOGIC;
    signal calulation_U0_la_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_2_ce1 : STD_LOGIC;
    signal calulation_U0_la_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_2_we1 : STD_LOGIC;
    signal calulation_U0_la_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_3_ce0 : STD_LOGIC;
    signal calulation_U0_la_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_3_we0 : STD_LOGIC;
    signal calulation_U0_la_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_3_ce1 : STD_LOGIC;
    signal calulation_U0_la_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_3_we1 : STD_LOGIC;
    signal calulation_U0_la_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_4_ce0 : STD_LOGIC;
    signal calulation_U0_la_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_4_we0 : STD_LOGIC;
    signal calulation_U0_la_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_4_ce1 : STD_LOGIC;
    signal calulation_U0_la_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_4_we1 : STD_LOGIC;
    signal calulation_U0_la_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_5_ce0 : STD_LOGIC;
    signal calulation_U0_la_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_5_we0 : STD_LOGIC;
    signal calulation_U0_la_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_5_ce1 : STD_LOGIC;
    signal calulation_U0_la_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_5_we1 : STD_LOGIC;
    signal calulation_U0_la_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_6_ce0 : STD_LOGIC;
    signal calulation_U0_la_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_6_we0 : STD_LOGIC;
    signal calulation_U0_la_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_6_ce1 : STD_LOGIC;
    signal calulation_U0_la_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_6_we1 : STD_LOGIC;
    signal calulation_U0_la_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_7_ce0 : STD_LOGIC;
    signal calulation_U0_la_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_7_we0 : STD_LOGIC;
    signal calulation_U0_la_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_7_ce1 : STD_LOGIC;
    signal calulation_U0_la_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_7_we1 : STD_LOGIC;
    signal calulation_U0_la_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_8_ce0 : STD_LOGIC;
    signal calulation_U0_la_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_8_we0 : STD_LOGIC;
    signal calulation_U0_la_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_8_ce1 : STD_LOGIC;
    signal calulation_U0_la_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_8_we1 : STD_LOGIC;
    signal calulation_U0_la_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_9_ce0 : STD_LOGIC;
    signal calulation_U0_la_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_9_we0 : STD_LOGIC;
    signal calulation_U0_la_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_9_ce1 : STD_LOGIC;
    signal calulation_U0_la_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_9_we1 : STD_LOGIC;
    signal calulation_U0_la_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_10_ce0 : STD_LOGIC;
    signal calulation_U0_la_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_10_we0 : STD_LOGIC;
    signal calulation_U0_la_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_10_ce1 : STD_LOGIC;
    signal calulation_U0_la_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_10_we1 : STD_LOGIC;
    signal calulation_U0_la_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_11_ce0 : STD_LOGIC;
    signal calulation_U0_la_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_11_we0 : STD_LOGIC;
    signal calulation_U0_la_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_11_ce1 : STD_LOGIC;
    signal calulation_U0_la_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_11_we1 : STD_LOGIC;
    signal calulation_U0_la_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_12_ce0 : STD_LOGIC;
    signal calulation_U0_la_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_12_we0 : STD_LOGIC;
    signal calulation_U0_la_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_12_ce1 : STD_LOGIC;
    signal calulation_U0_la_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_12_we1 : STD_LOGIC;
    signal calulation_U0_la_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_13_ce0 : STD_LOGIC;
    signal calulation_U0_la_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_13_we0 : STD_LOGIC;
    signal calulation_U0_la_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_13_ce1 : STD_LOGIC;
    signal calulation_U0_la_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_13_we1 : STD_LOGIC;
    signal calulation_U0_la_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_14_ce0 : STD_LOGIC;
    signal calulation_U0_la_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_14_we0 : STD_LOGIC;
    signal calulation_U0_la_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_14_ce1 : STD_LOGIC;
    signal calulation_U0_la_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_14_we1 : STD_LOGIC;
    signal calulation_U0_la_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_15_ce0 : STD_LOGIC;
    signal calulation_U0_la_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_15_we0 : STD_LOGIC;
    signal calulation_U0_la_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_15_ce1 : STD_LOGIC;
    signal calulation_U0_la_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_15_we1 : STD_LOGIC;
    signal calulation_U0_la_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_16_ce0 : STD_LOGIC;
    signal calulation_U0_la_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_16_we0 : STD_LOGIC;
    signal calulation_U0_la_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_16_ce1 : STD_LOGIC;
    signal calulation_U0_la_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_16_we1 : STD_LOGIC;
    signal calulation_U0_la_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_17_ce0 : STD_LOGIC;
    signal calulation_U0_la_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_17_we0 : STD_LOGIC;
    signal calulation_U0_la_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_17_ce1 : STD_LOGIC;
    signal calulation_U0_la_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_17_we1 : STD_LOGIC;
    signal calulation_U0_la_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_18_ce0 : STD_LOGIC;
    signal calulation_U0_la_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_18_we0 : STD_LOGIC;
    signal calulation_U0_la_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_18_ce1 : STD_LOGIC;
    signal calulation_U0_la_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_18_we1 : STD_LOGIC;
    signal calulation_U0_la_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_19_ce0 : STD_LOGIC;
    signal calulation_U0_la_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_19_we0 : STD_LOGIC;
    signal calulation_U0_la_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_19_ce1 : STD_LOGIC;
    signal calulation_U0_la_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_19_we1 : STD_LOGIC;
    signal calulation_U0_la_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_20_ce0 : STD_LOGIC;
    signal calulation_U0_la_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_20_we0 : STD_LOGIC;
    signal calulation_U0_la_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_20_ce1 : STD_LOGIC;
    signal calulation_U0_la_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_20_we1 : STD_LOGIC;
    signal calulation_U0_la_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_21_ce0 : STD_LOGIC;
    signal calulation_U0_la_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_21_we0 : STD_LOGIC;
    signal calulation_U0_la_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_21_ce1 : STD_LOGIC;
    signal calulation_U0_la_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_21_we1 : STD_LOGIC;
    signal calulation_U0_la_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_22_ce0 : STD_LOGIC;
    signal calulation_U0_la_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_22_we0 : STD_LOGIC;
    signal calulation_U0_la_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_22_ce1 : STD_LOGIC;
    signal calulation_U0_la_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_22_we1 : STD_LOGIC;
    signal calulation_U0_la_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_23_ce0 : STD_LOGIC;
    signal calulation_U0_la_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_23_we0 : STD_LOGIC;
    signal calulation_U0_la_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_23_ce1 : STD_LOGIC;
    signal calulation_U0_la_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_23_we1 : STD_LOGIC;
    signal calulation_U0_la_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_24_ce0 : STD_LOGIC;
    signal calulation_U0_la_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_24_we0 : STD_LOGIC;
    signal calulation_U0_la_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_24_ce1 : STD_LOGIC;
    signal calulation_U0_la_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_24_we1 : STD_LOGIC;
    signal calulation_U0_la_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_25_ce0 : STD_LOGIC;
    signal calulation_U0_la_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_25_we0 : STD_LOGIC;
    signal calulation_U0_la_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_25_ce1 : STD_LOGIC;
    signal calulation_U0_la_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_25_we1 : STD_LOGIC;
    signal calulation_U0_la_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_26_ce0 : STD_LOGIC;
    signal calulation_U0_la_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_26_we0 : STD_LOGIC;
    signal calulation_U0_la_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_26_ce1 : STD_LOGIC;
    signal calulation_U0_la_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_26_we1 : STD_LOGIC;
    signal calulation_U0_la_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_27_ce0 : STD_LOGIC;
    signal calulation_U0_la_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_27_we0 : STD_LOGIC;
    signal calulation_U0_la_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_27_ce1 : STD_LOGIC;
    signal calulation_U0_la_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_27_we1 : STD_LOGIC;
    signal calulation_U0_la_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_28_ce0 : STD_LOGIC;
    signal calulation_U0_la_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_28_we0 : STD_LOGIC;
    signal calulation_U0_la_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_28_ce1 : STD_LOGIC;
    signal calulation_U0_la_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_28_we1 : STD_LOGIC;
    signal calulation_U0_la_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_29_ce0 : STD_LOGIC;
    signal calulation_U0_la_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_29_we0 : STD_LOGIC;
    signal calulation_U0_la_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_29_ce1 : STD_LOGIC;
    signal calulation_U0_la_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_29_we1 : STD_LOGIC;
    signal calulation_U0_la_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_30_ce0 : STD_LOGIC;
    signal calulation_U0_la_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_30_we0 : STD_LOGIC;
    signal calulation_U0_la_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_30_ce1 : STD_LOGIC;
    signal calulation_U0_la_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_30_we1 : STD_LOGIC;
    signal calulation_U0_la_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_31_ce0 : STD_LOGIC;
    signal calulation_U0_la_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_31_we0 : STD_LOGIC;
    signal calulation_U0_la_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_la_31_ce1 : STD_LOGIC;
    signal calulation_U0_la_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_la_31_we1 : STD_LOGIC;
    signal calulation_U0_lout_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_0_ce0 : STD_LOGIC;
    signal calulation_U0_lout_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_0_we0 : STD_LOGIC;
    signal calulation_U0_lout_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_0_ce1 : STD_LOGIC;
    signal calulation_U0_lout_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_0_we1 : STD_LOGIC;
    signal calulation_U0_lout_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_1_ce0 : STD_LOGIC;
    signal calulation_U0_lout_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_1_we0 : STD_LOGIC;
    signal calulation_U0_lout_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_1_ce1 : STD_LOGIC;
    signal calulation_U0_lout_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_1_we1 : STD_LOGIC;
    signal calulation_U0_lout_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_2_ce0 : STD_LOGIC;
    signal calulation_U0_lout_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_2_we0 : STD_LOGIC;
    signal calulation_U0_lout_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_2_ce1 : STD_LOGIC;
    signal calulation_U0_lout_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_2_we1 : STD_LOGIC;
    signal calulation_U0_lout_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_3_ce0 : STD_LOGIC;
    signal calulation_U0_lout_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_3_we0 : STD_LOGIC;
    signal calulation_U0_lout_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_3_ce1 : STD_LOGIC;
    signal calulation_U0_lout_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_3_we1 : STD_LOGIC;
    signal calulation_U0_lout_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_4_ce0 : STD_LOGIC;
    signal calulation_U0_lout_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_4_we0 : STD_LOGIC;
    signal calulation_U0_lout_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_4_ce1 : STD_LOGIC;
    signal calulation_U0_lout_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_4_we1 : STD_LOGIC;
    signal calulation_U0_lout_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_5_ce0 : STD_LOGIC;
    signal calulation_U0_lout_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_5_we0 : STD_LOGIC;
    signal calulation_U0_lout_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_5_ce1 : STD_LOGIC;
    signal calulation_U0_lout_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_5_we1 : STD_LOGIC;
    signal calulation_U0_lout_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_6_ce0 : STD_LOGIC;
    signal calulation_U0_lout_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_6_we0 : STD_LOGIC;
    signal calulation_U0_lout_6_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_6_ce1 : STD_LOGIC;
    signal calulation_U0_lout_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_6_we1 : STD_LOGIC;
    signal calulation_U0_lout_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_7_ce0 : STD_LOGIC;
    signal calulation_U0_lout_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_7_we0 : STD_LOGIC;
    signal calulation_U0_lout_7_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_7_ce1 : STD_LOGIC;
    signal calulation_U0_lout_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_7_we1 : STD_LOGIC;
    signal calulation_U0_lout_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_8_ce0 : STD_LOGIC;
    signal calulation_U0_lout_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_8_we0 : STD_LOGIC;
    signal calulation_U0_lout_8_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_8_ce1 : STD_LOGIC;
    signal calulation_U0_lout_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_8_we1 : STD_LOGIC;
    signal calulation_U0_lout_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_9_ce0 : STD_LOGIC;
    signal calulation_U0_lout_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_9_we0 : STD_LOGIC;
    signal calulation_U0_lout_9_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_9_ce1 : STD_LOGIC;
    signal calulation_U0_lout_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_9_we1 : STD_LOGIC;
    signal calulation_U0_lout_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_10_ce0 : STD_LOGIC;
    signal calulation_U0_lout_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_10_we0 : STD_LOGIC;
    signal calulation_U0_lout_10_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_10_ce1 : STD_LOGIC;
    signal calulation_U0_lout_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_10_we1 : STD_LOGIC;
    signal calulation_U0_lout_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_11_ce0 : STD_LOGIC;
    signal calulation_U0_lout_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_11_we0 : STD_LOGIC;
    signal calulation_U0_lout_11_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_11_ce1 : STD_LOGIC;
    signal calulation_U0_lout_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_11_we1 : STD_LOGIC;
    signal calulation_U0_lout_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_12_ce0 : STD_LOGIC;
    signal calulation_U0_lout_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_12_we0 : STD_LOGIC;
    signal calulation_U0_lout_12_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_12_ce1 : STD_LOGIC;
    signal calulation_U0_lout_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_12_we1 : STD_LOGIC;
    signal calulation_U0_lout_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_13_ce0 : STD_LOGIC;
    signal calulation_U0_lout_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_13_we0 : STD_LOGIC;
    signal calulation_U0_lout_13_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_13_ce1 : STD_LOGIC;
    signal calulation_U0_lout_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_13_we1 : STD_LOGIC;
    signal calulation_U0_lout_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_14_ce0 : STD_LOGIC;
    signal calulation_U0_lout_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_14_we0 : STD_LOGIC;
    signal calulation_U0_lout_14_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_14_ce1 : STD_LOGIC;
    signal calulation_U0_lout_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_14_we1 : STD_LOGIC;
    signal calulation_U0_lout_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_15_ce0 : STD_LOGIC;
    signal calulation_U0_lout_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_15_we0 : STD_LOGIC;
    signal calulation_U0_lout_15_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_15_ce1 : STD_LOGIC;
    signal calulation_U0_lout_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_15_we1 : STD_LOGIC;
    signal calulation_U0_lout_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_16_ce0 : STD_LOGIC;
    signal calulation_U0_lout_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_16_we0 : STD_LOGIC;
    signal calulation_U0_lout_16_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_16_ce1 : STD_LOGIC;
    signal calulation_U0_lout_16_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_16_we1 : STD_LOGIC;
    signal calulation_U0_lout_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_17_ce0 : STD_LOGIC;
    signal calulation_U0_lout_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_17_we0 : STD_LOGIC;
    signal calulation_U0_lout_17_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_17_ce1 : STD_LOGIC;
    signal calulation_U0_lout_17_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_17_we1 : STD_LOGIC;
    signal calulation_U0_lout_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_18_ce0 : STD_LOGIC;
    signal calulation_U0_lout_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_18_we0 : STD_LOGIC;
    signal calulation_U0_lout_18_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_18_ce1 : STD_LOGIC;
    signal calulation_U0_lout_18_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_18_we1 : STD_LOGIC;
    signal calulation_U0_lout_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_19_ce0 : STD_LOGIC;
    signal calulation_U0_lout_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_19_we0 : STD_LOGIC;
    signal calulation_U0_lout_19_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_19_ce1 : STD_LOGIC;
    signal calulation_U0_lout_19_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_19_we1 : STD_LOGIC;
    signal calulation_U0_lout_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_20_ce0 : STD_LOGIC;
    signal calulation_U0_lout_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_20_we0 : STD_LOGIC;
    signal calulation_U0_lout_20_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_20_ce1 : STD_LOGIC;
    signal calulation_U0_lout_20_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_20_we1 : STD_LOGIC;
    signal calulation_U0_lout_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_21_ce0 : STD_LOGIC;
    signal calulation_U0_lout_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_21_we0 : STD_LOGIC;
    signal calulation_U0_lout_21_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_21_ce1 : STD_LOGIC;
    signal calulation_U0_lout_21_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_21_we1 : STD_LOGIC;
    signal calulation_U0_lout_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_22_ce0 : STD_LOGIC;
    signal calulation_U0_lout_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_22_we0 : STD_LOGIC;
    signal calulation_U0_lout_22_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_22_ce1 : STD_LOGIC;
    signal calulation_U0_lout_22_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_22_we1 : STD_LOGIC;
    signal calulation_U0_lout_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_23_ce0 : STD_LOGIC;
    signal calulation_U0_lout_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_23_we0 : STD_LOGIC;
    signal calulation_U0_lout_23_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_23_ce1 : STD_LOGIC;
    signal calulation_U0_lout_23_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_23_we1 : STD_LOGIC;
    signal calulation_U0_lout_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_24_ce0 : STD_LOGIC;
    signal calulation_U0_lout_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_24_we0 : STD_LOGIC;
    signal calulation_U0_lout_24_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_24_ce1 : STD_LOGIC;
    signal calulation_U0_lout_24_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_24_we1 : STD_LOGIC;
    signal calulation_U0_lout_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_25_ce0 : STD_LOGIC;
    signal calulation_U0_lout_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_25_we0 : STD_LOGIC;
    signal calulation_U0_lout_25_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_25_ce1 : STD_LOGIC;
    signal calulation_U0_lout_25_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_25_we1 : STD_LOGIC;
    signal calulation_U0_lout_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_26_ce0 : STD_LOGIC;
    signal calulation_U0_lout_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_26_we0 : STD_LOGIC;
    signal calulation_U0_lout_26_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_26_ce1 : STD_LOGIC;
    signal calulation_U0_lout_26_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_26_we1 : STD_LOGIC;
    signal calulation_U0_lout_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_27_ce0 : STD_LOGIC;
    signal calulation_U0_lout_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_27_we0 : STD_LOGIC;
    signal calulation_U0_lout_27_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_27_ce1 : STD_LOGIC;
    signal calulation_U0_lout_27_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_27_we1 : STD_LOGIC;
    signal calulation_U0_lout_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_28_ce0 : STD_LOGIC;
    signal calulation_U0_lout_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_28_we0 : STD_LOGIC;
    signal calulation_U0_lout_28_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_28_ce1 : STD_LOGIC;
    signal calulation_U0_lout_28_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_28_we1 : STD_LOGIC;
    signal calulation_U0_lout_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_29_ce0 : STD_LOGIC;
    signal calulation_U0_lout_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_29_we0 : STD_LOGIC;
    signal calulation_U0_lout_29_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_29_ce1 : STD_LOGIC;
    signal calulation_U0_lout_29_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_29_we1 : STD_LOGIC;
    signal calulation_U0_lout_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_30_ce0 : STD_LOGIC;
    signal calulation_U0_lout_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_30_we0 : STD_LOGIC;
    signal calulation_U0_lout_30_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_30_ce1 : STD_LOGIC;
    signal calulation_U0_lout_30_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_30_we1 : STD_LOGIC;
    signal calulation_U0_lout_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_31_ce0 : STD_LOGIC;
    signal calulation_U0_lout_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_31_we0 : STD_LOGIC;
    signal calulation_U0_lout_31_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal calulation_U0_lout_31_ce1 : STD_LOGIC;
    signal calulation_U0_lout_31_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal calulation_U0_lout_31_we1 : STD_LOGIC;
    signal calulation_U0_ap_done : STD_LOGIC;
    signal calulation_U0_ap_start : STD_LOGIC;
    signal calulation_U0_ap_ready : STD_LOGIC;
    signal calulation_U0_ap_idle : STD_LOGIC;
    signal calulation_U0_ap_continue : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal inStream1_V_full_n : STD_LOGIC;
    signal inStream1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream1_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_calulation_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_calulation_U0_ap_ready : STD_LOGIC;
    signal calulation_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_stream_cal_Loop_1_pr_U0_ap_ready : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal stream_cal_Loop_1_pr_U0_start_full_n : STD_LOGIC;
    signal stream_cal_Loop_1_pr_U0_start_write : STD_LOGIC;
    signal calulation_U0_start_full_n : STD_LOGIC;
    signal calulation_U0_start_write : STD_LOGIC;

    component a0_stream_cal_Loop_1_pr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_empty_n : IN STD_LOGIC;
        B_read : OUT STD_LOGIC;
        inStream1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        inStream1_V_full_n : IN STD_LOGIC;
        inStream1_V_write : OUT STD_LOGIC );
    end component;


    component a0_calulation IS
    port (
        inStream1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        inStream1_V_empty_n : IN STD_LOGIC;
        inStream1_V_read : OUT STD_LOGIC;
        la_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce0 : OUT STD_LOGIC;
        la_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we0 : OUT STD_LOGIC;
        la_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_0_ce1 : OUT STD_LOGIC;
        la_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_0_we1 : OUT STD_LOGIC;
        la_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce0 : OUT STD_LOGIC;
        la_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we0 : OUT STD_LOGIC;
        la_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_1_ce1 : OUT STD_LOGIC;
        la_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_1_we1 : OUT STD_LOGIC;
        la_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce0 : OUT STD_LOGIC;
        la_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we0 : OUT STD_LOGIC;
        la_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_2_ce1 : OUT STD_LOGIC;
        la_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_2_we1 : OUT STD_LOGIC;
        la_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce0 : OUT STD_LOGIC;
        la_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we0 : OUT STD_LOGIC;
        la_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_3_ce1 : OUT STD_LOGIC;
        la_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_3_we1 : OUT STD_LOGIC;
        la_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce0 : OUT STD_LOGIC;
        la_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we0 : OUT STD_LOGIC;
        la_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_4_ce1 : OUT STD_LOGIC;
        la_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_4_we1 : OUT STD_LOGIC;
        la_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce0 : OUT STD_LOGIC;
        la_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we0 : OUT STD_LOGIC;
        la_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_5_ce1 : OUT STD_LOGIC;
        la_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_5_we1 : OUT STD_LOGIC;
        la_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce0 : OUT STD_LOGIC;
        la_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we0 : OUT STD_LOGIC;
        la_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_6_ce1 : OUT STD_LOGIC;
        la_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_6_we1 : OUT STD_LOGIC;
        la_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce0 : OUT STD_LOGIC;
        la_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we0 : OUT STD_LOGIC;
        la_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_7_ce1 : OUT STD_LOGIC;
        la_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_7_we1 : OUT STD_LOGIC;
        la_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce0 : OUT STD_LOGIC;
        la_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we0 : OUT STD_LOGIC;
        la_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_8_ce1 : OUT STD_LOGIC;
        la_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_8_we1 : OUT STD_LOGIC;
        la_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce0 : OUT STD_LOGIC;
        la_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we0 : OUT STD_LOGIC;
        la_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_9_ce1 : OUT STD_LOGIC;
        la_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_9_we1 : OUT STD_LOGIC;
        la_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce0 : OUT STD_LOGIC;
        la_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we0 : OUT STD_LOGIC;
        la_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_10_ce1 : OUT STD_LOGIC;
        la_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_10_we1 : OUT STD_LOGIC;
        la_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce0 : OUT STD_LOGIC;
        la_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we0 : OUT STD_LOGIC;
        la_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_11_ce1 : OUT STD_LOGIC;
        la_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_11_we1 : OUT STD_LOGIC;
        la_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce0 : OUT STD_LOGIC;
        la_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we0 : OUT STD_LOGIC;
        la_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_12_ce1 : OUT STD_LOGIC;
        la_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_12_we1 : OUT STD_LOGIC;
        la_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce0 : OUT STD_LOGIC;
        la_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we0 : OUT STD_LOGIC;
        la_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_13_ce1 : OUT STD_LOGIC;
        la_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_13_we1 : OUT STD_LOGIC;
        la_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce0 : OUT STD_LOGIC;
        la_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we0 : OUT STD_LOGIC;
        la_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_14_ce1 : OUT STD_LOGIC;
        la_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_14_we1 : OUT STD_LOGIC;
        la_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce0 : OUT STD_LOGIC;
        la_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we0 : OUT STD_LOGIC;
        la_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_15_ce1 : OUT STD_LOGIC;
        la_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_15_we1 : OUT STD_LOGIC;
        la_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce0 : OUT STD_LOGIC;
        la_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we0 : OUT STD_LOGIC;
        la_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_16_ce1 : OUT STD_LOGIC;
        la_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_16_we1 : OUT STD_LOGIC;
        la_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce0 : OUT STD_LOGIC;
        la_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we0 : OUT STD_LOGIC;
        la_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_17_ce1 : OUT STD_LOGIC;
        la_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_17_we1 : OUT STD_LOGIC;
        la_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce0 : OUT STD_LOGIC;
        la_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we0 : OUT STD_LOGIC;
        la_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_18_ce1 : OUT STD_LOGIC;
        la_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_18_we1 : OUT STD_LOGIC;
        la_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce0 : OUT STD_LOGIC;
        la_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we0 : OUT STD_LOGIC;
        la_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_19_ce1 : OUT STD_LOGIC;
        la_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_19_we1 : OUT STD_LOGIC;
        la_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce0 : OUT STD_LOGIC;
        la_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we0 : OUT STD_LOGIC;
        la_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_20_ce1 : OUT STD_LOGIC;
        la_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_20_we1 : OUT STD_LOGIC;
        la_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce0 : OUT STD_LOGIC;
        la_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we0 : OUT STD_LOGIC;
        la_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_21_ce1 : OUT STD_LOGIC;
        la_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_21_we1 : OUT STD_LOGIC;
        la_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce0 : OUT STD_LOGIC;
        la_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we0 : OUT STD_LOGIC;
        la_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_22_ce1 : OUT STD_LOGIC;
        la_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_22_we1 : OUT STD_LOGIC;
        la_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce0 : OUT STD_LOGIC;
        la_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we0 : OUT STD_LOGIC;
        la_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_23_ce1 : OUT STD_LOGIC;
        la_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_23_we1 : OUT STD_LOGIC;
        la_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce0 : OUT STD_LOGIC;
        la_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we0 : OUT STD_LOGIC;
        la_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_24_ce1 : OUT STD_LOGIC;
        la_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_24_we1 : OUT STD_LOGIC;
        la_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce0 : OUT STD_LOGIC;
        la_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we0 : OUT STD_LOGIC;
        la_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_25_ce1 : OUT STD_LOGIC;
        la_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_25_we1 : OUT STD_LOGIC;
        la_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce0 : OUT STD_LOGIC;
        la_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we0 : OUT STD_LOGIC;
        la_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_26_ce1 : OUT STD_LOGIC;
        la_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_26_we1 : OUT STD_LOGIC;
        la_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce0 : OUT STD_LOGIC;
        la_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we0 : OUT STD_LOGIC;
        la_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_27_ce1 : OUT STD_LOGIC;
        la_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_27_we1 : OUT STD_LOGIC;
        la_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce0 : OUT STD_LOGIC;
        la_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we0 : OUT STD_LOGIC;
        la_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_28_ce1 : OUT STD_LOGIC;
        la_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_28_we1 : OUT STD_LOGIC;
        la_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce0 : OUT STD_LOGIC;
        la_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we0 : OUT STD_LOGIC;
        la_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_29_ce1 : OUT STD_LOGIC;
        la_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_29_we1 : OUT STD_LOGIC;
        la_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce0 : OUT STD_LOGIC;
        la_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we0 : OUT STD_LOGIC;
        la_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_30_ce1 : OUT STD_LOGIC;
        la_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_30_we1 : OUT STD_LOGIC;
        la_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce0 : OUT STD_LOGIC;
        la_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we0 : OUT STD_LOGIC;
        la_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        la_31_ce1 : OUT STD_LOGIC;
        la_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        la_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        la_31_we1 : OUT STD_LOGIC;
        lout_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce0 : OUT STD_LOGIC;
        lout_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we0 : OUT STD_LOGIC;
        lout_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_0_ce1 : OUT STD_LOGIC;
        lout_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_0_we1 : OUT STD_LOGIC;
        lout_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce0 : OUT STD_LOGIC;
        lout_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we0 : OUT STD_LOGIC;
        lout_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_1_ce1 : OUT STD_LOGIC;
        lout_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_1_we1 : OUT STD_LOGIC;
        lout_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce0 : OUT STD_LOGIC;
        lout_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we0 : OUT STD_LOGIC;
        lout_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_2_ce1 : OUT STD_LOGIC;
        lout_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_2_we1 : OUT STD_LOGIC;
        lout_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce0 : OUT STD_LOGIC;
        lout_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we0 : OUT STD_LOGIC;
        lout_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_3_ce1 : OUT STD_LOGIC;
        lout_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_3_we1 : OUT STD_LOGIC;
        lout_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce0 : OUT STD_LOGIC;
        lout_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we0 : OUT STD_LOGIC;
        lout_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_4_ce1 : OUT STD_LOGIC;
        lout_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_4_we1 : OUT STD_LOGIC;
        lout_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce0 : OUT STD_LOGIC;
        lout_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we0 : OUT STD_LOGIC;
        lout_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_5_ce1 : OUT STD_LOGIC;
        lout_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_5_we1 : OUT STD_LOGIC;
        lout_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce0 : OUT STD_LOGIC;
        lout_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we0 : OUT STD_LOGIC;
        lout_6_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_6_ce1 : OUT STD_LOGIC;
        lout_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_6_we1 : OUT STD_LOGIC;
        lout_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce0 : OUT STD_LOGIC;
        lout_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we0 : OUT STD_LOGIC;
        lout_7_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_7_ce1 : OUT STD_LOGIC;
        lout_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_7_we1 : OUT STD_LOGIC;
        lout_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce0 : OUT STD_LOGIC;
        lout_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we0 : OUT STD_LOGIC;
        lout_8_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_8_ce1 : OUT STD_LOGIC;
        lout_8_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_8_we1 : OUT STD_LOGIC;
        lout_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce0 : OUT STD_LOGIC;
        lout_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we0 : OUT STD_LOGIC;
        lout_9_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_9_ce1 : OUT STD_LOGIC;
        lout_9_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_9_we1 : OUT STD_LOGIC;
        lout_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce0 : OUT STD_LOGIC;
        lout_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we0 : OUT STD_LOGIC;
        lout_10_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_10_ce1 : OUT STD_LOGIC;
        lout_10_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_10_we1 : OUT STD_LOGIC;
        lout_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce0 : OUT STD_LOGIC;
        lout_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we0 : OUT STD_LOGIC;
        lout_11_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_11_ce1 : OUT STD_LOGIC;
        lout_11_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_11_we1 : OUT STD_LOGIC;
        lout_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce0 : OUT STD_LOGIC;
        lout_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we0 : OUT STD_LOGIC;
        lout_12_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_12_ce1 : OUT STD_LOGIC;
        lout_12_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_12_we1 : OUT STD_LOGIC;
        lout_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce0 : OUT STD_LOGIC;
        lout_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we0 : OUT STD_LOGIC;
        lout_13_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_13_ce1 : OUT STD_LOGIC;
        lout_13_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_13_we1 : OUT STD_LOGIC;
        lout_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce0 : OUT STD_LOGIC;
        lout_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we0 : OUT STD_LOGIC;
        lout_14_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_14_ce1 : OUT STD_LOGIC;
        lout_14_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_14_we1 : OUT STD_LOGIC;
        lout_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce0 : OUT STD_LOGIC;
        lout_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we0 : OUT STD_LOGIC;
        lout_15_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_15_ce1 : OUT STD_LOGIC;
        lout_15_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_15_we1 : OUT STD_LOGIC;
        lout_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce0 : OUT STD_LOGIC;
        lout_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we0 : OUT STD_LOGIC;
        lout_16_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_16_ce1 : OUT STD_LOGIC;
        lout_16_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_16_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_16_we1 : OUT STD_LOGIC;
        lout_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce0 : OUT STD_LOGIC;
        lout_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we0 : OUT STD_LOGIC;
        lout_17_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_17_ce1 : OUT STD_LOGIC;
        lout_17_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_17_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_17_we1 : OUT STD_LOGIC;
        lout_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce0 : OUT STD_LOGIC;
        lout_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we0 : OUT STD_LOGIC;
        lout_18_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_18_ce1 : OUT STD_LOGIC;
        lout_18_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_18_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_18_we1 : OUT STD_LOGIC;
        lout_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce0 : OUT STD_LOGIC;
        lout_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we0 : OUT STD_LOGIC;
        lout_19_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_19_ce1 : OUT STD_LOGIC;
        lout_19_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_19_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_19_we1 : OUT STD_LOGIC;
        lout_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce0 : OUT STD_LOGIC;
        lout_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we0 : OUT STD_LOGIC;
        lout_20_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_20_ce1 : OUT STD_LOGIC;
        lout_20_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_20_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_20_we1 : OUT STD_LOGIC;
        lout_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce0 : OUT STD_LOGIC;
        lout_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we0 : OUT STD_LOGIC;
        lout_21_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_21_ce1 : OUT STD_LOGIC;
        lout_21_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_21_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_21_we1 : OUT STD_LOGIC;
        lout_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce0 : OUT STD_LOGIC;
        lout_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we0 : OUT STD_LOGIC;
        lout_22_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_22_ce1 : OUT STD_LOGIC;
        lout_22_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_22_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_22_we1 : OUT STD_LOGIC;
        lout_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce0 : OUT STD_LOGIC;
        lout_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we0 : OUT STD_LOGIC;
        lout_23_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_23_ce1 : OUT STD_LOGIC;
        lout_23_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_23_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_23_we1 : OUT STD_LOGIC;
        lout_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce0 : OUT STD_LOGIC;
        lout_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we0 : OUT STD_LOGIC;
        lout_24_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_24_ce1 : OUT STD_LOGIC;
        lout_24_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_24_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_24_we1 : OUT STD_LOGIC;
        lout_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce0 : OUT STD_LOGIC;
        lout_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we0 : OUT STD_LOGIC;
        lout_25_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_25_ce1 : OUT STD_LOGIC;
        lout_25_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_25_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_25_we1 : OUT STD_LOGIC;
        lout_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce0 : OUT STD_LOGIC;
        lout_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we0 : OUT STD_LOGIC;
        lout_26_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_26_ce1 : OUT STD_LOGIC;
        lout_26_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_26_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_26_we1 : OUT STD_LOGIC;
        lout_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce0 : OUT STD_LOGIC;
        lout_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we0 : OUT STD_LOGIC;
        lout_27_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_27_ce1 : OUT STD_LOGIC;
        lout_27_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_27_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_27_we1 : OUT STD_LOGIC;
        lout_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce0 : OUT STD_LOGIC;
        lout_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we0 : OUT STD_LOGIC;
        lout_28_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_28_ce1 : OUT STD_LOGIC;
        lout_28_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_28_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_28_we1 : OUT STD_LOGIC;
        lout_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce0 : OUT STD_LOGIC;
        lout_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we0 : OUT STD_LOGIC;
        lout_29_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_29_ce1 : OUT STD_LOGIC;
        lout_29_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_29_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_29_we1 : OUT STD_LOGIC;
        lout_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce0 : OUT STD_LOGIC;
        lout_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we0 : OUT STD_LOGIC;
        lout_30_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_30_ce1 : OUT STD_LOGIC;
        lout_30_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_30_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_30_we1 : OUT STD_LOGIC;
        lout_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce0 : OUT STD_LOGIC;
        lout_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we0 : OUT STD_LOGIC;
        lout_31_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        lout_31_ce1 : OUT STD_LOGIC;
        lout_31_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lout_31_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        lout_31_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component a0_fifo_w32_d128_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    stream_cal_Loop_1_pr_U0 : component a0_stream_cal_Loop_1_pr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => stream_cal_Loop_1_pr_U0_ap_start,
        ap_done => stream_cal_Loop_1_pr_U0_ap_done,
        ap_continue => stream_cal_Loop_1_pr_U0_ap_continue,
        ap_idle => stream_cal_Loop_1_pr_U0_ap_idle,
        ap_ready => stream_cal_Loop_1_pr_U0_ap_ready,
        B_dout => B_dout,
        B_empty_n => B_empty_n,
        B_read => stream_cal_Loop_1_pr_U0_B_read,
        inStream1_V_din => stream_cal_Loop_1_pr_U0_inStream1_V_din,
        inStream1_V_full_n => inStream1_V_full_n,
        inStream1_V_write => stream_cal_Loop_1_pr_U0_inStream1_V_write);

    calulation_U0 : component a0_calulation
    port map (
        inStream1_V_dout => inStream1_V_dout,
        inStream1_V_empty_n => inStream1_V_empty_n,
        inStream1_V_read => calulation_U0_inStream1_V_read,
        la_0_address0 => calulation_U0_la_0_address0,
        la_0_ce0 => calulation_U0_la_0_ce0,
        la_0_d0 => calulation_U0_la_0_d0,
        la_0_q0 => la_0_q0,
        la_0_we0 => calulation_U0_la_0_we0,
        la_0_address1 => calulation_U0_la_0_address1,
        la_0_ce1 => calulation_U0_la_0_ce1,
        la_0_d1 => calulation_U0_la_0_d1,
        la_0_q1 => ap_const_lv32_0,
        la_0_we1 => calulation_U0_la_0_we1,
        la_1_address0 => calulation_U0_la_1_address0,
        la_1_ce0 => calulation_U0_la_1_ce0,
        la_1_d0 => calulation_U0_la_1_d0,
        la_1_q0 => la_1_q0,
        la_1_we0 => calulation_U0_la_1_we0,
        la_1_address1 => calulation_U0_la_1_address1,
        la_1_ce1 => calulation_U0_la_1_ce1,
        la_1_d1 => calulation_U0_la_1_d1,
        la_1_q1 => ap_const_lv32_0,
        la_1_we1 => calulation_U0_la_1_we1,
        la_2_address0 => calulation_U0_la_2_address0,
        la_2_ce0 => calulation_U0_la_2_ce0,
        la_2_d0 => calulation_U0_la_2_d0,
        la_2_q0 => la_2_q0,
        la_2_we0 => calulation_U0_la_2_we0,
        la_2_address1 => calulation_U0_la_2_address1,
        la_2_ce1 => calulation_U0_la_2_ce1,
        la_2_d1 => calulation_U0_la_2_d1,
        la_2_q1 => ap_const_lv32_0,
        la_2_we1 => calulation_U0_la_2_we1,
        la_3_address0 => calulation_U0_la_3_address0,
        la_3_ce0 => calulation_U0_la_3_ce0,
        la_3_d0 => calulation_U0_la_3_d0,
        la_3_q0 => la_3_q0,
        la_3_we0 => calulation_U0_la_3_we0,
        la_3_address1 => calulation_U0_la_3_address1,
        la_3_ce1 => calulation_U0_la_3_ce1,
        la_3_d1 => calulation_U0_la_3_d1,
        la_3_q1 => ap_const_lv32_0,
        la_3_we1 => calulation_U0_la_3_we1,
        la_4_address0 => calulation_U0_la_4_address0,
        la_4_ce0 => calulation_U0_la_4_ce0,
        la_4_d0 => calulation_U0_la_4_d0,
        la_4_q0 => la_4_q0,
        la_4_we0 => calulation_U0_la_4_we0,
        la_4_address1 => calulation_U0_la_4_address1,
        la_4_ce1 => calulation_U0_la_4_ce1,
        la_4_d1 => calulation_U0_la_4_d1,
        la_4_q1 => ap_const_lv32_0,
        la_4_we1 => calulation_U0_la_4_we1,
        la_5_address0 => calulation_U0_la_5_address0,
        la_5_ce0 => calulation_U0_la_5_ce0,
        la_5_d0 => calulation_U0_la_5_d0,
        la_5_q0 => la_5_q0,
        la_5_we0 => calulation_U0_la_5_we0,
        la_5_address1 => calulation_U0_la_5_address1,
        la_5_ce1 => calulation_U0_la_5_ce1,
        la_5_d1 => calulation_U0_la_5_d1,
        la_5_q1 => ap_const_lv32_0,
        la_5_we1 => calulation_U0_la_5_we1,
        la_6_address0 => calulation_U0_la_6_address0,
        la_6_ce0 => calulation_U0_la_6_ce0,
        la_6_d0 => calulation_U0_la_6_d0,
        la_6_q0 => la_6_q0,
        la_6_we0 => calulation_U0_la_6_we0,
        la_6_address1 => calulation_U0_la_6_address1,
        la_6_ce1 => calulation_U0_la_6_ce1,
        la_6_d1 => calulation_U0_la_6_d1,
        la_6_q1 => ap_const_lv32_0,
        la_6_we1 => calulation_U0_la_6_we1,
        la_7_address0 => calulation_U0_la_7_address0,
        la_7_ce0 => calulation_U0_la_7_ce0,
        la_7_d0 => calulation_U0_la_7_d0,
        la_7_q0 => la_7_q0,
        la_7_we0 => calulation_U0_la_7_we0,
        la_7_address1 => calulation_U0_la_7_address1,
        la_7_ce1 => calulation_U0_la_7_ce1,
        la_7_d1 => calulation_U0_la_7_d1,
        la_7_q1 => ap_const_lv32_0,
        la_7_we1 => calulation_U0_la_7_we1,
        la_8_address0 => calulation_U0_la_8_address0,
        la_8_ce0 => calulation_U0_la_8_ce0,
        la_8_d0 => calulation_U0_la_8_d0,
        la_8_q0 => la_8_q0,
        la_8_we0 => calulation_U0_la_8_we0,
        la_8_address1 => calulation_U0_la_8_address1,
        la_8_ce1 => calulation_U0_la_8_ce1,
        la_8_d1 => calulation_U0_la_8_d1,
        la_8_q1 => ap_const_lv32_0,
        la_8_we1 => calulation_U0_la_8_we1,
        la_9_address0 => calulation_U0_la_9_address0,
        la_9_ce0 => calulation_U0_la_9_ce0,
        la_9_d0 => calulation_U0_la_9_d0,
        la_9_q0 => la_9_q0,
        la_9_we0 => calulation_U0_la_9_we0,
        la_9_address1 => calulation_U0_la_9_address1,
        la_9_ce1 => calulation_U0_la_9_ce1,
        la_9_d1 => calulation_U0_la_9_d1,
        la_9_q1 => ap_const_lv32_0,
        la_9_we1 => calulation_U0_la_9_we1,
        la_10_address0 => calulation_U0_la_10_address0,
        la_10_ce0 => calulation_U0_la_10_ce0,
        la_10_d0 => calulation_U0_la_10_d0,
        la_10_q0 => la_10_q0,
        la_10_we0 => calulation_U0_la_10_we0,
        la_10_address1 => calulation_U0_la_10_address1,
        la_10_ce1 => calulation_U0_la_10_ce1,
        la_10_d1 => calulation_U0_la_10_d1,
        la_10_q1 => ap_const_lv32_0,
        la_10_we1 => calulation_U0_la_10_we1,
        la_11_address0 => calulation_U0_la_11_address0,
        la_11_ce0 => calulation_U0_la_11_ce0,
        la_11_d0 => calulation_U0_la_11_d0,
        la_11_q0 => la_11_q0,
        la_11_we0 => calulation_U0_la_11_we0,
        la_11_address1 => calulation_U0_la_11_address1,
        la_11_ce1 => calulation_U0_la_11_ce1,
        la_11_d1 => calulation_U0_la_11_d1,
        la_11_q1 => ap_const_lv32_0,
        la_11_we1 => calulation_U0_la_11_we1,
        la_12_address0 => calulation_U0_la_12_address0,
        la_12_ce0 => calulation_U0_la_12_ce0,
        la_12_d0 => calulation_U0_la_12_d0,
        la_12_q0 => la_12_q0,
        la_12_we0 => calulation_U0_la_12_we0,
        la_12_address1 => calulation_U0_la_12_address1,
        la_12_ce1 => calulation_U0_la_12_ce1,
        la_12_d1 => calulation_U0_la_12_d1,
        la_12_q1 => ap_const_lv32_0,
        la_12_we1 => calulation_U0_la_12_we1,
        la_13_address0 => calulation_U0_la_13_address0,
        la_13_ce0 => calulation_U0_la_13_ce0,
        la_13_d0 => calulation_U0_la_13_d0,
        la_13_q0 => la_13_q0,
        la_13_we0 => calulation_U0_la_13_we0,
        la_13_address1 => calulation_U0_la_13_address1,
        la_13_ce1 => calulation_U0_la_13_ce1,
        la_13_d1 => calulation_U0_la_13_d1,
        la_13_q1 => ap_const_lv32_0,
        la_13_we1 => calulation_U0_la_13_we1,
        la_14_address0 => calulation_U0_la_14_address0,
        la_14_ce0 => calulation_U0_la_14_ce0,
        la_14_d0 => calulation_U0_la_14_d0,
        la_14_q0 => la_14_q0,
        la_14_we0 => calulation_U0_la_14_we0,
        la_14_address1 => calulation_U0_la_14_address1,
        la_14_ce1 => calulation_U0_la_14_ce1,
        la_14_d1 => calulation_U0_la_14_d1,
        la_14_q1 => ap_const_lv32_0,
        la_14_we1 => calulation_U0_la_14_we1,
        la_15_address0 => calulation_U0_la_15_address0,
        la_15_ce0 => calulation_U0_la_15_ce0,
        la_15_d0 => calulation_U0_la_15_d0,
        la_15_q0 => la_15_q0,
        la_15_we0 => calulation_U0_la_15_we0,
        la_15_address1 => calulation_U0_la_15_address1,
        la_15_ce1 => calulation_U0_la_15_ce1,
        la_15_d1 => calulation_U0_la_15_d1,
        la_15_q1 => ap_const_lv32_0,
        la_15_we1 => calulation_U0_la_15_we1,
        la_16_address0 => calulation_U0_la_16_address0,
        la_16_ce0 => calulation_U0_la_16_ce0,
        la_16_d0 => calulation_U0_la_16_d0,
        la_16_q0 => la_16_q0,
        la_16_we0 => calulation_U0_la_16_we0,
        la_16_address1 => calulation_U0_la_16_address1,
        la_16_ce1 => calulation_U0_la_16_ce1,
        la_16_d1 => calulation_U0_la_16_d1,
        la_16_q1 => ap_const_lv32_0,
        la_16_we1 => calulation_U0_la_16_we1,
        la_17_address0 => calulation_U0_la_17_address0,
        la_17_ce0 => calulation_U0_la_17_ce0,
        la_17_d0 => calulation_U0_la_17_d0,
        la_17_q0 => la_17_q0,
        la_17_we0 => calulation_U0_la_17_we0,
        la_17_address1 => calulation_U0_la_17_address1,
        la_17_ce1 => calulation_U0_la_17_ce1,
        la_17_d1 => calulation_U0_la_17_d1,
        la_17_q1 => ap_const_lv32_0,
        la_17_we1 => calulation_U0_la_17_we1,
        la_18_address0 => calulation_U0_la_18_address0,
        la_18_ce0 => calulation_U0_la_18_ce0,
        la_18_d0 => calulation_U0_la_18_d0,
        la_18_q0 => la_18_q0,
        la_18_we0 => calulation_U0_la_18_we0,
        la_18_address1 => calulation_U0_la_18_address1,
        la_18_ce1 => calulation_U0_la_18_ce1,
        la_18_d1 => calulation_U0_la_18_d1,
        la_18_q1 => ap_const_lv32_0,
        la_18_we1 => calulation_U0_la_18_we1,
        la_19_address0 => calulation_U0_la_19_address0,
        la_19_ce0 => calulation_U0_la_19_ce0,
        la_19_d0 => calulation_U0_la_19_d0,
        la_19_q0 => la_19_q0,
        la_19_we0 => calulation_U0_la_19_we0,
        la_19_address1 => calulation_U0_la_19_address1,
        la_19_ce1 => calulation_U0_la_19_ce1,
        la_19_d1 => calulation_U0_la_19_d1,
        la_19_q1 => ap_const_lv32_0,
        la_19_we1 => calulation_U0_la_19_we1,
        la_20_address0 => calulation_U0_la_20_address0,
        la_20_ce0 => calulation_U0_la_20_ce0,
        la_20_d0 => calulation_U0_la_20_d0,
        la_20_q0 => la_20_q0,
        la_20_we0 => calulation_U0_la_20_we0,
        la_20_address1 => calulation_U0_la_20_address1,
        la_20_ce1 => calulation_U0_la_20_ce1,
        la_20_d1 => calulation_U0_la_20_d1,
        la_20_q1 => ap_const_lv32_0,
        la_20_we1 => calulation_U0_la_20_we1,
        la_21_address0 => calulation_U0_la_21_address0,
        la_21_ce0 => calulation_U0_la_21_ce0,
        la_21_d0 => calulation_U0_la_21_d0,
        la_21_q0 => la_21_q0,
        la_21_we0 => calulation_U0_la_21_we0,
        la_21_address1 => calulation_U0_la_21_address1,
        la_21_ce1 => calulation_U0_la_21_ce1,
        la_21_d1 => calulation_U0_la_21_d1,
        la_21_q1 => ap_const_lv32_0,
        la_21_we1 => calulation_U0_la_21_we1,
        la_22_address0 => calulation_U0_la_22_address0,
        la_22_ce0 => calulation_U0_la_22_ce0,
        la_22_d0 => calulation_U0_la_22_d0,
        la_22_q0 => la_22_q0,
        la_22_we0 => calulation_U0_la_22_we0,
        la_22_address1 => calulation_U0_la_22_address1,
        la_22_ce1 => calulation_U0_la_22_ce1,
        la_22_d1 => calulation_U0_la_22_d1,
        la_22_q1 => ap_const_lv32_0,
        la_22_we1 => calulation_U0_la_22_we1,
        la_23_address0 => calulation_U0_la_23_address0,
        la_23_ce0 => calulation_U0_la_23_ce0,
        la_23_d0 => calulation_U0_la_23_d0,
        la_23_q0 => la_23_q0,
        la_23_we0 => calulation_U0_la_23_we0,
        la_23_address1 => calulation_U0_la_23_address1,
        la_23_ce1 => calulation_U0_la_23_ce1,
        la_23_d1 => calulation_U0_la_23_d1,
        la_23_q1 => ap_const_lv32_0,
        la_23_we1 => calulation_U0_la_23_we1,
        la_24_address0 => calulation_U0_la_24_address0,
        la_24_ce0 => calulation_U0_la_24_ce0,
        la_24_d0 => calulation_U0_la_24_d0,
        la_24_q0 => la_24_q0,
        la_24_we0 => calulation_U0_la_24_we0,
        la_24_address1 => calulation_U0_la_24_address1,
        la_24_ce1 => calulation_U0_la_24_ce1,
        la_24_d1 => calulation_U0_la_24_d1,
        la_24_q1 => ap_const_lv32_0,
        la_24_we1 => calulation_U0_la_24_we1,
        la_25_address0 => calulation_U0_la_25_address0,
        la_25_ce0 => calulation_U0_la_25_ce0,
        la_25_d0 => calulation_U0_la_25_d0,
        la_25_q0 => la_25_q0,
        la_25_we0 => calulation_U0_la_25_we0,
        la_25_address1 => calulation_U0_la_25_address1,
        la_25_ce1 => calulation_U0_la_25_ce1,
        la_25_d1 => calulation_U0_la_25_d1,
        la_25_q1 => ap_const_lv32_0,
        la_25_we1 => calulation_U0_la_25_we1,
        la_26_address0 => calulation_U0_la_26_address0,
        la_26_ce0 => calulation_U0_la_26_ce0,
        la_26_d0 => calulation_U0_la_26_d0,
        la_26_q0 => la_26_q0,
        la_26_we0 => calulation_U0_la_26_we0,
        la_26_address1 => calulation_U0_la_26_address1,
        la_26_ce1 => calulation_U0_la_26_ce1,
        la_26_d1 => calulation_U0_la_26_d1,
        la_26_q1 => ap_const_lv32_0,
        la_26_we1 => calulation_U0_la_26_we1,
        la_27_address0 => calulation_U0_la_27_address0,
        la_27_ce0 => calulation_U0_la_27_ce0,
        la_27_d0 => calulation_U0_la_27_d0,
        la_27_q0 => la_27_q0,
        la_27_we0 => calulation_U0_la_27_we0,
        la_27_address1 => calulation_U0_la_27_address1,
        la_27_ce1 => calulation_U0_la_27_ce1,
        la_27_d1 => calulation_U0_la_27_d1,
        la_27_q1 => ap_const_lv32_0,
        la_27_we1 => calulation_U0_la_27_we1,
        la_28_address0 => calulation_U0_la_28_address0,
        la_28_ce0 => calulation_U0_la_28_ce0,
        la_28_d0 => calulation_U0_la_28_d0,
        la_28_q0 => la_28_q0,
        la_28_we0 => calulation_U0_la_28_we0,
        la_28_address1 => calulation_U0_la_28_address1,
        la_28_ce1 => calulation_U0_la_28_ce1,
        la_28_d1 => calulation_U0_la_28_d1,
        la_28_q1 => ap_const_lv32_0,
        la_28_we1 => calulation_U0_la_28_we1,
        la_29_address0 => calulation_U0_la_29_address0,
        la_29_ce0 => calulation_U0_la_29_ce0,
        la_29_d0 => calulation_U0_la_29_d0,
        la_29_q0 => la_29_q0,
        la_29_we0 => calulation_U0_la_29_we0,
        la_29_address1 => calulation_U0_la_29_address1,
        la_29_ce1 => calulation_U0_la_29_ce1,
        la_29_d1 => calulation_U0_la_29_d1,
        la_29_q1 => ap_const_lv32_0,
        la_29_we1 => calulation_U0_la_29_we1,
        la_30_address0 => calulation_U0_la_30_address0,
        la_30_ce0 => calulation_U0_la_30_ce0,
        la_30_d0 => calulation_U0_la_30_d0,
        la_30_q0 => la_30_q0,
        la_30_we0 => calulation_U0_la_30_we0,
        la_30_address1 => calulation_U0_la_30_address1,
        la_30_ce1 => calulation_U0_la_30_ce1,
        la_30_d1 => calulation_U0_la_30_d1,
        la_30_q1 => ap_const_lv32_0,
        la_30_we1 => calulation_U0_la_30_we1,
        la_31_address0 => calulation_U0_la_31_address0,
        la_31_ce0 => calulation_U0_la_31_ce0,
        la_31_d0 => calulation_U0_la_31_d0,
        la_31_q0 => la_31_q0,
        la_31_we0 => calulation_U0_la_31_we0,
        la_31_address1 => calulation_U0_la_31_address1,
        la_31_ce1 => calulation_U0_la_31_ce1,
        la_31_d1 => calulation_U0_la_31_d1,
        la_31_q1 => ap_const_lv32_0,
        la_31_we1 => calulation_U0_la_31_we1,
        lout_0_address0 => calulation_U0_lout_0_address0,
        lout_0_ce0 => calulation_U0_lout_0_ce0,
        lout_0_d0 => calulation_U0_lout_0_d0,
        lout_0_q0 => lout_0_q0,
        lout_0_we0 => calulation_U0_lout_0_we0,
        lout_0_address1 => calulation_U0_lout_0_address1,
        lout_0_ce1 => calulation_U0_lout_0_ce1,
        lout_0_d1 => calulation_U0_lout_0_d1,
        lout_0_q1 => ap_const_lv32_0,
        lout_0_we1 => calulation_U0_lout_0_we1,
        lout_1_address0 => calulation_U0_lout_1_address0,
        lout_1_ce0 => calulation_U0_lout_1_ce0,
        lout_1_d0 => calulation_U0_lout_1_d0,
        lout_1_q0 => lout_1_q0,
        lout_1_we0 => calulation_U0_lout_1_we0,
        lout_1_address1 => calulation_U0_lout_1_address1,
        lout_1_ce1 => calulation_U0_lout_1_ce1,
        lout_1_d1 => calulation_U0_lout_1_d1,
        lout_1_q1 => ap_const_lv32_0,
        lout_1_we1 => calulation_U0_lout_1_we1,
        lout_2_address0 => calulation_U0_lout_2_address0,
        lout_2_ce0 => calulation_U0_lout_2_ce0,
        lout_2_d0 => calulation_U0_lout_2_d0,
        lout_2_q0 => lout_2_q0,
        lout_2_we0 => calulation_U0_lout_2_we0,
        lout_2_address1 => calulation_U0_lout_2_address1,
        lout_2_ce1 => calulation_U0_lout_2_ce1,
        lout_2_d1 => calulation_U0_lout_2_d1,
        lout_2_q1 => ap_const_lv32_0,
        lout_2_we1 => calulation_U0_lout_2_we1,
        lout_3_address0 => calulation_U0_lout_3_address0,
        lout_3_ce0 => calulation_U0_lout_3_ce0,
        lout_3_d0 => calulation_U0_lout_3_d0,
        lout_3_q0 => lout_3_q0,
        lout_3_we0 => calulation_U0_lout_3_we0,
        lout_3_address1 => calulation_U0_lout_3_address1,
        lout_3_ce1 => calulation_U0_lout_3_ce1,
        lout_3_d1 => calulation_U0_lout_3_d1,
        lout_3_q1 => ap_const_lv32_0,
        lout_3_we1 => calulation_U0_lout_3_we1,
        lout_4_address0 => calulation_U0_lout_4_address0,
        lout_4_ce0 => calulation_U0_lout_4_ce0,
        lout_4_d0 => calulation_U0_lout_4_d0,
        lout_4_q0 => lout_4_q0,
        lout_4_we0 => calulation_U0_lout_4_we0,
        lout_4_address1 => calulation_U0_lout_4_address1,
        lout_4_ce1 => calulation_U0_lout_4_ce1,
        lout_4_d1 => calulation_U0_lout_4_d1,
        lout_4_q1 => ap_const_lv32_0,
        lout_4_we1 => calulation_U0_lout_4_we1,
        lout_5_address0 => calulation_U0_lout_5_address0,
        lout_5_ce0 => calulation_U0_lout_5_ce0,
        lout_5_d0 => calulation_U0_lout_5_d0,
        lout_5_q0 => lout_5_q0,
        lout_5_we0 => calulation_U0_lout_5_we0,
        lout_5_address1 => calulation_U0_lout_5_address1,
        lout_5_ce1 => calulation_U0_lout_5_ce1,
        lout_5_d1 => calulation_U0_lout_5_d1,
        lout_5_q1 => ap_const_lv32_0,
        lout_5_we1 => calulation_U0_lout_5_we1,
        lout_6_address0 => calulation_U0_lout_6_address0,
        lout_6_ce0 => calulation_U0_lout_6_ce0,
        lout_6_d0 => calulation_U0_lout_6_d0,
        lout_6_q0 => lout_6_q0,
        lout_6_we0 => calulation_U0_lout_6_we0,
        lout_6_address1 => calulation_U0_lout_6_address1,
        lout_6_ce1 => calulation_U0_lout_6_ce1,
        lout_6_d1 => calulation_U0_lout_6_d1,
        lout_6_q1 => ap_const_lv32_0,
        lout_6_we1 => calulation_U0_lout_6_we1,
        lout_7_address0 => calulation_U0_lout_7_address0,
        lout_7_ce0 => calulation_U0_lout_7_ce0,
        lout_7_d0 => calulation_U0_lout_7_d0,
        lout_7_q0 => lout_7_q0,
        lout_7_we0 => calulation_U0_lout_7_we0,
        lout_7_address1 => calulation_U0_lout_7_address1,
        lout_7_ce1 => calulation_U0_lout_7_ce1,
        lout_7_d1 => calulation_U0_lout_7_d1,
        lout_7_q1 => ap_const_lv32_0,
        lout_7_we1 => calulation_U0_lout_7_we1,
        lout_8_address0 => calulation_U0_lout_8_address0,
        lout_8_ce0 => calulation_U0_lout_8_ce0,
        lout_8_d0 => calulation_U0_lout_8_d0,
        lout_8_q0 => lout_8_q0,
        lout_8_we0 => calulation_U0_lout_8_we0,
        lout_8_address1 => calulation_U0_lout_8_address1,
        lout_8_ce1 => calulation_U0_lout_8_ce1,
        lout_8_d1 => calulation_U0_lout_8_d1,
        lout_8_q1 => ap_const_lv32_0,
        lout_8_we1 => calulation_U0_lout_8_we1,
        lout_9_address0 => calulation_U0_lout_9_address0,
        lout_9_ce0 => calulation_U0_lout_9_ce0,
        lout_9_d0 => calulation_U0_lout_9_d0,
        lout_9_q0 => lout_9_q0,
        lout_9_we0 => calulation_U0_lout_9_we0,
        lout_9_address1 => calulation_U0_lout_9_address1,
        lout_9_ce1 => calulation_U0_lout_9_ce1,
        lout_9_d1 => calulation_U0_lout_9_d1,
        lout_9_q1 => ap_const_lv32_0,
        lout_9_we1 => calulation_U0_lout_9_we1,
        lout_10_address0 => calulation_U0_lout_10_address0,
        lout_10_ce0 => calulation_U0_lout_10_ce0,
        lout_10_d0 => calulation_U0_lout_10_d0,
        lout_10_q0 => lout_10_q0,
        lout_10_we0 => calulation_U0_lout_10_we0,
        lout_10_address1 => calulation_U0_lout_10_address1,
        lout_10_ce1 => calulation_U0_lout_10_ce1,
        lout_10_d1 => calulation_U0_lout_10_d1,
        lout_10_q1 => ap_const_lv32_0,
        lout_10_we1 => calulation_U0_lout_10_we1,
        lout_11_address0 => calulation_U0_lout_11_address0,
        lout_11_ce0 => calulation_U0_lout_11_ce0,
        lout_11_d0 => calulation_U0_lout_11_d0,
        lout_11_q0 => lout_11_q0,
        lout_11_we0 => calulation_U0_lout_11_we0,
        lout_11_address1 => calulation_U0_lout_11_address1,
        lout_11_ce1 => calulation_U0_lout_11_ce1,
        lout_11_d1 => calulation_U0_lout_11_d1,
        lout_11_q1 => ap_const_lv32_0,
        lout_11_we1 => calulation_U0_lout_11_we1,
        lout_12_address0 => calulation_U0_lout_12_address0,
        lout_12_ce0 => calulation_U0_lout_12_ce0,
        lout_12_d0 => calulation_U0_lout_12_d0,
        lout_12_q0 => lout_12_q0,
        lout_12_we0 => calulation_U0_lout_12_we0,
        lout_12_address1 => calulation_U0_lout_12_address1,
        lout_12_ce1 => calulation_U0_lout_12_ce1,
        lout_12_d1 => calulation_U0_lout_12_d1,
        lout_12_q1 => ap_const_lv32_0,
        lout_12_we1 => calulation_U0_lout_12_we1,
        lout_13_address0 => calulation_U0_lout_13_address0,
        lout_13_ce0 => calulation_U0_lout_13_ce0,
        lout_13_d0 => calulation_U0_lout_13_d0,
        lout_13_q0 => lout_13_q0,
        lout_13_we0 => calulation_U0_lout_13_we0,
        lout_13_address1 => calulation_U0_lout_13_address1,
        lout_13_ce1 => calulation_U0_lout_13_ce1,
        lout_13_d1 => calulation_U0_lout_13_d1,
        lout_13_q1 => ap_const_lv32_0,
        lout_13_we1 => calulation_U0_lout_13_we1,
        lout_14_address0 => calulation_U0_lout_14_address0,
        lout_14_ce0 => calulation_U0_lout_14_ce0,
        lout_14_d0 => calulation_U0_lout_14_d0,
        lout_14_q0 => lout_14_q0,
        lout_14_we0 => calulation_U0_lout_14_we0,
        lout_14_address1 => calulation_U0_lout_14_address1,
        lout_14_ce1 => calulation_U0_lout_14_ce1,
        lout_14_d1 => calulation_U0_lout_14_d1,
        lout_14_q1 => ap_const_lv32_0,
        lout_14_we1 => calulation_U0_lout_14_we1,
        lout_15_address0 => calulation_U0_lout_15_address0,
        lout_15_ce0 => calulation_U0_lout_15_ce0,
        lout_15_d0 => calulation_U0_lout_15_d0,
        lout_15_q0 => lout_15_q0,
        lout_15_we0 => calulation_U0_lout_15_we0,
        lout_15_address1 => calulation_U0_lout_15_address1,
        lout_15_ce1 => calulation_U0_lout_15_ce1,
        lout_15_d1 => calulation_U0_lout_15_d1,
        lout_15_q1 => ap_const_lv32_0,
        lout_15_we1 => calulation_U0_lout_15_we1,
        lout_16_address0 => calulation_U0_lout_16_address0,
        lout_16_ce0 => calulation_U0_lout_16_ce0,
        lout_16_d0 => calulation_U0_lout_16_d0,
        lout_16_q0 => lout_16_q0,
        lout_16_we0 => calulation_U0_lout_16_we0,
        lout_16_address1 => calulation_U0_lout_16_address1,
        lout_16_ce1 => calulation_U0_lout_16_ce1,
        lout_16_d1 => calulation_U0_lout_16_d1,
        lout_16_q1 => ap_const_lv32_0,
        lout_16_we1 => calulation_U0_lout_16_we1,
        lout_17_address0 => calulation_U0_lout_17_address0,
        lout_17_ce0 => calulation_U0_lout_17_ce0,
        lout_17_d0 => calulation_U0_lout_17_d0,
        lout_17_q0 => lout_17_q0,
        lout_17_we0 => calulation_U0_lout_17_we0,
        lout_17_address1 => calulation_U0_lout_17_address1,
        lout_17_ce1 => calulation_U0_lout_17_ce1,
        lout_17_d1 => calulation_U0_lout_17_d1,
        lout_17_q1 => ap_const_lv32_0,
        lout_17_we1 => calulation_U0_lout_17_we1,
        lout_18_address0 => calulation_U0_lout_18_address0,
        lout_18_ce0 => calulation_U0_lout_18_ce0,
        lout_18_d0 => calulation_U0_lout_18_d0,
        lout_18_q0 => lout_18_q0,
        lout_18_we0 => calulation_U0_lout_18_we0,
        lout_18_address1 => calulation_U0_lout_18_address1,
        lout_18_ce1 => calulation_U0_lout_18_ce1,
        lout_18_d1 => calulation_U0_lout_18_d1,
        lout_18_q1 => ap_const_lv32_0,
        lout_18_we1 => calulation_U0_lout_18_we1,
        lout_19_address0 => calulation_U0_lout_19_address0,
        lout_19_ce0 => calulation_U0_lout_19_ce0,
        lout_19_d0 => calulation_U0_lout_19_d0,
        lout_19_q0 => lout_19_q0,
        lout_19_we0 => calulation_U0_lout_19_we0,
        lout_19_address1 => calulation_U0_lout_19_address1,
        lout_19_ce1 => calulation_U0_lout_19_ce1,
        lout_19_d1 => calulation_U0_lout_19_d1,
        lout_19_q1 => ap_const_lv32_0,
        lout_19_we1 => calulation_U0_lout_19_we1,
        lout_20_address0 => calulation_U0_lout_20_address0,
        lout_20_ce0 => calulation_U0_lout_20_ce0,
        lout_20_d0 => calulation_U0_lout_20_d0,
        lout_20_q0 => lout_20_q0,
        lout_20_we0 => calulation_U0_lout_20_we0,
        lout_20_address1 => calulation_U0_lout_20_address1,
        lout_20_ce1 => calulation_U0_lout_20_ce1,
        lout_20_d1 => calulation_U0_lout_20_d1,
        lout_20_q1 => ap_const_lv32_0,
        lout_20_we1 => calulation_U0_lout_20_we1,
        lout_21_address0 => calulation_U0_lout_21_address0,
        lout_21_ce0 => calulation_U0_lout_21_ce0,
        lout_21_d0 => calulation_U0_lout_21_d0,
        lout_21_q0 => lout_21_q0,
        lout_21_we0 => calulation_U0_lout_21_we0,
        lout_21_address1 => calulation_U0_lout_21_address1,
        lout_21_ce1 => calulation_U0_lout_21_ce1,
        lout_21_d1 => calulation_U0_lout_21_d1,
        lout_21_q1 => ap_const_lv32_0,
        lout_21_we1 => calulation_U0_lout_21_we1,
        lout_22_address0 => calulation_U0_lout_22_address0,
        lout_22_ce0 => calulation_U0_lout_22_ce0,
        lout_22_d0 => calulation_U0_lout_22_d0,
        lout_22_q0 => lout_22_q0,
        lout_22_we0 => calulation_U0_lout_22_we0,
        lout_22_address1 => calulation_U0_lout_22_address1,
        lout_22_ce1 => calulation_U0_lout_22_ce1,
        lout_22_d1 => calulation_U0_lout_22_d1,
        lout_22_q1 => ap_const_lv32_0,
        lout_22_we1 => calulation_U0_lout_22_we1,
        lout_23_address0 => calulation_U0_lout_23_address0,
        lout_23_ce0 => calulation_U0_lout_23_ce0,
        lout_23_d0 => calulation_U0_lout_23_d0,
        lout_23_q0 => lout_23_q0,
        lout_23_we0 => calulation_U0_lout_23_we0,
        lout_23_address1 => calulation_U0_lout_23_address1,
        lout_23_ce1 => calulation_U0_lout_23_ce1,
        lout_23_d1 => calulation_U0_lout_23_d1,
        lout_23_q1 => ap_const_lv32_0,
        lout_23_we1 => calulation_U0_lout_23_we1,
        lout_24_address0 => calulation_U0_lout_24_address0,
        lout_24_ce0 => calulation_U0_lout_24_ce0,
        lout_24_d0 => calulation_U0_lout_24_d0,
        lout_24_q0 => lout_24_q0,
        lout_24_we0 => calulation_U0_lout_24_we0,
        lout_24_address1 => calulation_U0_lout_24_address1,
        lout_24_ce1 => calulation_U0_lout_24_ce1,
        lout_24_d1 => calulation_U0_lout_24_d1,
        lout_24_q1 => ap_const_lv32_0,
        lout_24_we1 => calulation_U0_lout_24_we1,
        lout_25_address0 => calulation_U0_lout_25_address0,
        lout_25_ce0 => calulation_U0_lout_25_ce0,
        lout_25_d0 => calulation_U0_lout_25_d0,
        lout_25_q0 => lout_25_q0,
        lout_25_we0 => calulation_U0_lout_25_we0,
        lout_25_address1 => calulation_U0_lout_25_address1,
        lout_25_ce1 => calulation_U0_lout_25_ce1,
        lout_25_d1 => calulation_U0_lout_25_d1,
        lout_25_q1 => ap_const_lv32_0,
        lout_25_we1 => calulation_U0_lout_25_we1,
        lout_26_address0 => calulation_U0_lout_26_address0,
        lout_26_ce0 => calulation_U0_lout_26_ce0,
        lout_26_d0 => calulation_U0_lout_26_d0,
        lout_26_q0 => lout_26_q0,
        lout_26_we0 => calulation_U0_lout_26_we0,
        lout_26_address1 => calulation_U0_lout_26_address1,
        lout_26_ce1 => calulation_U0_lout_26_ce1,
        lout_26_d1 => calulation_U0_lout_26_d1,
        lout_26_q1 => ap_const_lv32_0,
        lout_26_we1 => calulation_U0_lout_26_we1,
        lout_27_address0 => calulation_U0_lout_27_address0,
        lout_27_ce0 => calulation_U0_lout_27_ce0,
        lout_27_d0 => calulation_U0_lout_27_d0,
        lout_27_q0 => lout_27_q0,
        lout_27_we0 => calulation_U0_lout_27_we0,
        lout_27_address1 => calulation_U0_lout_27_address1,
        lout_27_ce1 => calulation_U0_lout_27_ce1,
        lout_27_d1 => calulation_U0_lout_27_d1,
        lout_27_q1 => ap_const_lv32_0,
        lout_27_we1 => calulation_U0_lout_27_we1,
        lout_28_address0 => calulation_U0_lout_28_address0,
        lout_28_ce0 => calulation_U0_lout_28_ce0,
        lout_28_d0 => calulation_U0_lout_28_d0,
        lout_28_q0 => lout_28_q0,
        lout_28_we0 => calulation_U0_lout_28_we0,
        lout_28_address1 => calulation_U0_lout_28_address1,
        lout_28_ce1 => calulation_U0_lout_28_ce1,
        lout_28_d1 => calulation_U0_lout_28_d1,
        lout_28_q1 => ap_const_lv32_0,
        lout_28_we1 => calulation_U0_lout_28_we1,
        lout_29_address0 => calulation_U0_lout_29_address0,
        lout_29_ce0 => calulation_U0_lout_29_ce0,
        lout_29_d0 => calulation_U0_lout_29_d0,
        lout_29_q0 => lout_29_q0,
        lout_29_we0 => calulation_U0_lout_29_we0,
        lout_29_address1 => calulation_U0_lout_29_address1,
        lout_29_ce1 => calulation_U0_lout_29_ce1,
        lout_29_d1 => calulation_U0_lout_29_d1,
        lout_29_q1 => ap_const_lv32_0,
        lout_29_we1 => calulation_U0_lout_29_we1,
        lout_30_address0 => calulation_U0_lout_30_address0,
        lout_30_ce0 => calulation_U0_lout_30_ce0,
        lout_30_d0 => calulation_U0_lout_30_d0,
        lout_30_q0 => lout_30_q0,
        lout_30_we0 => calulation_U0_lout_30_we0,
        lout_30_address1 => calulation_U0_lout_30_address1,
        lout_30_ce1 => calulation_U0_lout_30_ce1,
        lout_30_d1 => calulation_U0_lout_30_d1,
        lout_30_q1 => ap_const_lv32_0,
        lout_30_we1 => calulation_U0_lout_30_we1,
        lout_31_address0 => calulation_U0_lout_31_address0,
        lout_31_ce0 => calulation_U0_lout_31_ce0,
        lout_31_d0 => calulation_U0_lout_31_d0,
        lout_31_q0 => lout_31_q0,
        lout_31_we0 => calulation_U0_lout_31_we0,
        lout_31_address1 => calulation_U0_lout_31_address1,
        lout_31_ce1 => calulation_U0_lout_31_ce1,
        lout_31_d1 => calulation_U0_lout_31_d1,
        lout_31_q1 => ap_const_lv32_0,
        lout_31_we1 => calulation_U0_lout_31_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => calulation_U0_ap_done,
        ap_start => calulation_U0_ap_start,
        ap_ready => calulation_U0_ap_ready,
        ap_idle => calulation_U0_ap_idle,
        ap_continue => calulation_U0_ap_continue);

    inStream1_V_U : component a0_fifo_w32_d128_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => stream_cal_Loop_1_pr_U0_inStream1_V_din,
        if_full_n => inStream1_V_full_n,
        if_write => stream_cal_Loop_1_pr_U0_inStream1_V_write,
        if_dout => inStream1_V_dout,
        if_empty_n => inStream1_V_empty_n,
        if_read => calulation_U0_inStream1_V_read);





    ap_sync_reg_calulation_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_calulation_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_calulation_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_calulation_U0_ap_ready <= ap_sync_calulation_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready <= ap_sync_stream_cal_Loop_1_pr_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    calulation_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (calulation_U0_ap_ready = ap_const_logic_0))) then 
                calulation_U0_ap_ready_count <= std_logic_vector(unsigned(calulation_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((calulation_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                calulation_U0_ap_ready_count <= std_logic_vector(unsigned(calulation_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    stream_cal_Loop_1_pr_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (stream_cal_Loop_1_pr_U0_ap_ready = ap_const_logic_0))) then 
                stream_cal_Loop_1_pr_U0_ap_ready_count <= std_logic_vector(unsigned(stream_cal_Loop_1_pr_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((stream_cal_Loop_1_pr_U0_ap_ready = ap_const_logic_1) and (ap_sync_ready = ap_const_logic_0))) then 
                stream_cal_Loop_1_pr_U0_ap_ready_count <= std_logic_vector(unsigned(stream_cal_Loop_1_pr_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    B_read <= stream_cal_Loop_1_pr_U0_B_read;
    ap_done <= calulation_U0_ap_done;
    ap_idle <= (stream_cal_Loop_1_pr_U0_ap_idle and calulation_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_calulation_U0_ap_ready <= (calulation_U0_ap_ready or ap_sync_reg_calulation_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= calulation_U0_ap_done;
    ap_sync_ready <= (ap_sync_stream_cal_Loop_1_pr_U0_ap_ready and ap_sync_calulation_U0_ap_ready);
    ap_sync_stream_cal_Loop_1_pr_U0_ap_ready <= (stream_cal_Loop_1_pr_U0_ap_ready or ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready);
    calulation_U0_ap_continue <= ap_continue;
    calulation_U0_ap_start <= ((ap_sync_reg_calulation_U0_ap_ready xor ap_const_logic_1) and ap_start);
    calulation_U0_start_full_n <= ap_const_logic_1;
    calulation_U0_start_write <= ap_const_logic_0;
    la_0_address0 <= calulation_U0_la_0_address0;
    la_0_address1 <= ap_const_lv8_0;
    la_0_ce0 <= calulation_U0_la_0_ce0;
    la_0_ce1 <= ap_const_logic_0;
    la_0_d0 <= ap_const_lv32_0;
    la_0_d1 <= ap_const_lv32_0;
    la_0_we0 <= ap_const_logic_0;
    la_0_we1 <= ap_const_logic_0;
    la_10_address0 <= calulation_U0_la_10_address0;
    la_10_address1 <= ap_const_lv8_0;
    la_10_ce0 <= calulation_U0_la_10_ce0;
    la_10_ce1 <= ap_const_logic_0;
    la_10_d0 <= ap_const_lv32_0;
    la_10_d1 <= ap_const_lv32_0;
    la_10_we0 <= ap_const_logic_0;
    la_10_we1 <= ap_const_logic_0;
    la_11_address0 <= calulation_U0_la_11_address0;
    la_11_address1 <= ap_const_lv8_0;
    la_11_ce0 <= calulation_U0_la_11_ce0;
    la_11_ce1 <= ap_const_logic_0;
    la_11_d0 <= ap_const_lv32_0;
    la_11_d1 <= ap_const_lv32_0;
    la_11_we0 <= ap_const_logic_0;
    la_11_we1 <= ap_const_logic_0;
    la_12_address0 <= calulation_U0_la_12_address0;
    la_12_address1 <= ap_const_lv8_0;
    la_12_ce0 <= calulation_U0_la_12_ce0;
    la_12_ce1 <= ap_const_logic_0;
    la_12_d0 <= ap_const_lv32_0;
    la_12_d1 <= ap_const_lv32_0;
    la_12_we0 <= ap_const_logic_0;
    la_12_we1 <= ap_const_logic_0;
    la_13_address0 <= calulation_U0_la_13_address0;
    la_13_address1 <= ap_const_lv8_0;
    la_13_ce0 <= calulation_U0_la_13_ce0;
    la_13_ce1 <= ap_const_logic_0;
    la_13_d0 <= ap_const_lv32_0;
    la_13_d1 <= ap_const_lv32_0;
    la_13_we0 <= ap_const_logic_0;
    la_13_we1 <= ap_const_logic_0;
    la_14_address0 <= calulation_U0_la_14_address0;
    la_14_address1 <= ap_const_lv8_0;
    la_14_ce0 <= calulation_U0_la_14_ce0;
    la_14_ce1 <= ap_const_logic_0;
    la_14_d0 <= ap_const_lv32_0;
    la_14_d1 <= ap_const_lv32_0;
    la_14_we0 <= ap_const_logic_0;
    la_14_we1 <= ap_const_logic_0;
    la_15_address0 <= calulation_U0_la_15_address0;
    la_15_address1 <= ap_const_lv8_0;
    la_15_ce0 <= calulation_U0_la_15_ce0;
    la_15_ce1 <= ap_const_logic_0;
    la_15_d0 <= ap_const_lv32_0;
    la_15_d1 <= ap_const_lv32_0;
    la_15_we0 <= ap_const_logic_0;
    la_15_we1 <= ap_const_logic_0;
    la_16_address0 <= calulation_U0_la_16_address0;
    la_16_address1 <= ap_const_lv8_0;
    la_16_ce0 <= calulation_U0_la_16_ce0;
    la_16_ce1 <= ap_const_logic_0;
    la_16_d0 <= ap_const_lv32_0;
    la_16_d1 <= ap_const_lv32_0;
    la_16_we0 <= ap_const_logic_0;
    la_16_we1 <= ap_const_logic_0;
    la_17_address0 <= calulation_U0_la_17_address0;
    la_17_address1 <= ap_const_lv8_0;
    la_17_ce0 <= calulation_U0_la_17_ce0;
    la_17_ce1 <= ap_const_logic_0;
    la_17_d0 <= ap_const_lv32_0;
    la_17_d1 <= ap_const_lv32_0;
    la_17_we0 <= ap_const_logic_0;
    la_17_we1 <= ap_const_logic_0;
    la_18_address0 <= calulation_U0_la_18_address0;
    la_18_address1 <= ap_const_lv8_0;
    la_18_ce0 <= calulation_U0_la_18_ce0;
    la_18_ce1 <= ap_const_logic_0;
    la_18_d0 <= ap_const_lv32_0;
    la_18_d1 <= ap_const_lv32_0;
    la_18_we0 <= ap_const_logic_0;
    la_18_we1 <= ap_const_logic_0;
    la_19_address0 <= calulation_U0_la_19_address0;
    la_19_address1 <= ap_const_lv8_0;
    la_19_ce0 <= calulation_U0_la_19_ce0;
    la_19_ce1 <= ap_const_logic_0;
    la_19_d0 <= ap_const_lv32_0;
    la_19_d1 <= ap_const_lv32_0;
    la_19_we0 <= ap_const_logic_0;
    la_19_we1 <= ap_const_logic_0;
    la_1_address0 <= calulation_U0_la_1_address0;
    la_1_address1 <= ap_const_lv8_0;
    la_1_ce0 <= calulation_U0_la_1_ce0;
    la_1_ce1 <= ap_const_logic_0;
    la_1_d0 <= ap_const_lv32_0;
    la_1_d1 <= ap_const_lv32_0;
    la_1_we0 <= ap_const_logic_0;
    la_1_we1 <= ap_const_logic_0;
    la_20_address0 <= calulation_U0_la_20_address0;
    la_20_address1 <= ap_const_lv8_0;
    la_20_ce0 <= calulation_U0_la_20_ce0;
    la_20_ce1 <= ap_const_logic_0;
    la_20_d0 <= ap_const_lv32_0;
    la_20_d1 <= ap_const_lv32_0;
    la_20_we0 <= ap_const_logic_0;
    la_20_we1 <= ap_const_logic_0;
    la_21_address0 <= calulation_U0_la_21_address0;
    la_21_address1 <= ap_const_lv8_0;
    la_21_ce0 <= calulation_U0_la_21_ce0;
    la_21_ce1 <= ap_const_logic_0;
    la_21_d0 <= ap_const_lv32_0;
    la_21_d1 <= ap_const_lv32_0;
    la_21_we0 <= ap_const_logic_0;
    la_21_we1 <= ap_const_logic_0;
    la_22_address0 <= calulation_U0_la_22_address0;
    la_22_address1 <= ap_const_lv8_0;
    la_22_ce0 <= calulation_U0_la_22_ce0;
    la_22_ce1 <= ap_const_logic_0;
    la_22_d0 <= ap_const_lv32_0;
    la_22_d1 <= ap_const_lv32_0;
    la_22_we0 <= ap_const_logic_0;
    la_22_we1 <= ap_const_logic_0;
    la_23_address0 <= calulation_U0_la_23_address0;
    la_23_address1 <= ap_const_lv8_0;
    la_23_ce0 <= calulation_U0_la_23_ce0;
    la_23_ce1 <= ap_const_logic_0;
    la_23_d0 <= ap_const_lv32_0;
    la_23_d1 <= ap_const_lv32_0;
    la_23_we0 <= ap_const_logic_0;
    la_23_we1 <= ap_const_logic_0;
    la_24_address0 <= calulation_U0_la_24_address0;
    la_24_address1 <= ap_const_lv8_0;
    la_24_ce0 <= calulation_U0_la_24_ce0;
    la_24_ce1 <= ap_const_logic_0;
    la_24_d0 <= ap_const_lv32_0;
    la_24_d1 <= ap_const_lv32_0;
    la_24_we0 <= ap_const_logic_0;
    la_24_we1 <= ap_const_logic_0;
    la_25_address0 <= calulation_U0_la_25_address0;
    la_25_address1 <= ap_const_lv8_0;
    la_25_ce0 <= calulation_U0_la_25_ce0;
    la_25_ce1 <= ap_const_logic_0;
    la_25_d0 <= ap_const_lv32_0;
    la_25_d1 <= ap_const_lv32_0;
    la_25_we0 <= ap_const_logic_0;
    la_25_we1 <= ap_const_logic_0;
    la_26_address0 <= calulation_U0_la_26_address0;
    la_26_address1 <= ap_const_lv8_0;
    la_26_ce0 <= calulation_U0_la_26_ce0;
    la_26_ce1 <= ap_const_logic_0;
    la_26_d0 <= ap_const_lv32_0;
    la_26_d1 <= ap_const_lv32_0;
    la_26_we0 <= ap_const_logic_0;
    la_26_we1 <= ap_const_logic_0;
    la_27_address0 <= calulation_U0_la_27_address0;
    la_27_address1 <= ap_const_lv8_0;
    la_27_ce0 <= calulation_U0_la_27_ce0;
    la_27_ce1 <= ap_const_logic_0;
    la_27_d0 <= ap_const_lv32_0;
    la_27_d1 <= ap_const_lv32_0;
    la_27_we0 <= ap_const_logic_0;
    la_27_we1 <= ap_const_logic_0;
    la_28_address0 <= calulation_U0_la_28_address0;
    la_28_address1 <= ap_const_lv8_0;
    la_28_ce0 <= calulation_U0_la_28_ce0;
    la_28_ce1 <= ap_const_logic_0;
    la_28_d0 <= ap_const_lv32_0;
    la_28_d1 <= ap_const_lv32_0;
    la_28_we0 <= ap_const_logic_0;
    la_28_we1 <= ap_const_logic_0;
    la_29_address0 <= calulation_U0_la_29_address0;
    la_29_address1 <= ap_const_lv8_0;
    la_29_ce0 <= calulation_U0_la_29_ce0;
    la_29_ce1 <= ap_const_logic_0;
    la_29_d0 <= ap_const_lv32_0;
    la_29_d1 <= ap_const_lv32_0;
    la_29_we0 <= ap_const_logic_0;
    la_29_we1 <= ap_const_logic_0;
    la_2_address0 <= calulation_U0_la_2_address0;
    la_2_address1 <= ap_const_lv8_0;
    la_2_ce0 <= calulation_U0_la_2_ce0;
    la_2_ce1 <= ap_const_logic_0;
    la_2_d0 <= ap_const_lv32_0;
    la_2_d1 <= ap_const_lv32_0;
    la_2_we0 <= ap_const_logic_0;
    la_2_we1 <= ap_const_logic_0;
    la_30_address0 <= calulation_U0_la_30_address0;
    la_30_address1 <= ap_const_lv8_0;
    la_30_ce0 <= calulation_U0_la_30_ce0;
    la_30_ce1 <= ap_const_logic_0;
    la_30_d0 <= ap_const_lv32_0;
    la_30_d1 <= ap_const_lv32_0;
    la_30_we0 <= ap_const_logic_0;
    la_30_we1 <= ap_const_logic_0;
    la_31_address0 <= calulation_U0_la_31_address0;
    la_31_address1 <= ap_const_lv8_0;
    la_31_ce0 <= calulation_U0_la_31_ce0;
    la_31_ce1 <= ap_const_logic_0;
    la_31_d0 <= ap_const_lv32_0;
    la_31_d1 <= ap_const_lv32_0;
    la_31_we0 <= ap_const_logic_0;
    la_31_we1 <= ap_const_logic_0;
    la_3_address0 <= calulation_U0_la_3_address0;
    la_3_address1 <= ap_const_lv8_0;
    la_3_ce0 <= calulation_U0_la_3_ce0;
    la_3_ce1 <= ap_const_logic_0;
    la_3_d0 <= ap_const_lv32_0;
    la_3_d1 <= ap_const_lv32_0;
    la_3_we0 <= ap_const_logic_0;
    la_3_we1 <= ap_const_logic_0;
    la_4_address0 <= calulation_U0_la_4_address0;
    la_4_address1 <= ap_const_lv8_0;
    la_4_ce0 <= calulation_U0_la_4_ce0;
    la_4_ce1 <= ap_const_logic_0;
    la_4_d0 <= ap_const_lv32_0;
    la_4_d1 <= ap_const_lv32_0;
    la_4_we0 <= ap_const_logic_0;
    la_4_we1 <= ap_const_logic_0;
    la_5_address0 <= calulation_U0_la_5_address0;
    la_5_address1 <= ap_const_lv8_0;
    la_5_ce0 <= calulation_U0_la_5_ce0;
    la_5_ce1 <= ap_const_logic_0;
    la_5_d0 <= ap_const_lv32_0;
    la_5_d1 <= ap_const_lv32_0;
    la_5_we0 <= ap_const_logic_0;
    la_5_we1 <= ap_const_logic_0;
    la_6_address0 <= calulation_U0_la_6_address0;
    la_6_address1 <= ap_const_lv8_0;
    la_6_ce0 <= calulation_U0_la_6_ce0;
    la_6_ce1 <= ap_const_logic_0;
    la_6_d0 <= ap_const_lv32_0;
    la_6_d1 <= ap_const_lv32_0;
    la_6_we0 <= ap_const_logic_0;
    la_6_we1 <= ap_const_logic_0;
    la_7_address0 <= calulation_U0_la_7_address0;
    la_7_address1 <= ap_const_lv8_0;
    la_7_ce0 <= calulation_U0_la_7_ce0;
    la_7_ce1 <= ap_const_logic_0;
    la_7_d0 <= ap_const_lv32_0;
    la_7_d1 <= ap_const_lv32_0;
    la_7_we0 <= ap_const_logic_0;
    la_7_we1 <= ap_const_logic_0;
    la_8_address0 <= calulation_U0_la_8_address0;
    la_8_address1 <= ap_const_lv8_0;
    la_8_ce0 <= calulation_U0_la_8_ce0;
    la_8_ce1 <= ap_const_logic_0;
    la_8_d0 <= ap_const_lv32_0;
    la_8_d1 <= ap_const_lv32_0;
    la_8_we0 <= ap_const_logic_0;
    la_8_we1 <= ap_const_logic_0;
    la_9_address0 <= calulation_U0_la_9_address0;
    la_9_address1 <= ap_const_lv8_0;
    la_9_ce0 <= calulation_U0_la_9_ce0;
    la_9_ce1 <= ap_const_logic_0;
    la_9_d0 <= ap_const_lv32_0;
    la_9_d1 <= ap_const_lv32_0;
    la_9_we0 <= ap_const_logic_0;
    la_9_we1 <= ap_const_logic_0;
    lout_0_address0 <= calulation_U0_lout_0_address0;
    lout_0_address1 <= calulation_U0_lout_0_address1;
    lout_0_ce0 <= calulation_U0_lout_0_ce0;
    lout_0_ce1 <= calulation_U0_lout_0_ce1;
    lout_0_d0 <= ap_const_lv32_0;
    lout_0_d1 <= calulation_U0_lout_0_d1;
    lout_0_we0 <= ap_const_logic_0;
    lout_0_we1 <= calulation_U0_lout_0_we1;
    lout_10_address0 <= calulation_U0_lout_10_address0;
    lout_10_address1 <= calulation_U0_lout_10_address1;
    lout_10_ce0 <= calulation_U0_lout_10_ce0;
    lout_10_ce1 <= calulation_U0_lout_10_ce1;
    lout_10_d0 <= ap_const_lv32_0;
    lout_10_d1 <= calulation_U0_lout_10_d1;
    lout_10_we0 <= ap_const_logic_0;
    lout_10_we1 <= calulation_U0_lout_10_we1;
    lout_11_address0 <= calulation_U0_lout_11_address0;
    lout_11_address1 <= calulation_U0_lout_11_address1;
    lout_11_ce0 <= calulation_U0_lout_11_ce0;
    lout_11_ce1 <= calulation_U0_lout_11_ce1;
    lout_11_d0 <= ap_const_lv32_0;
    lout_11_d1 <= calulation_U0_lout_11_d1;
    lout_11_we0 <= ap_const_logic_0;
    lout_11_we1 <= calulation_U0_lout_11_we1;
    lout_12_address0 <= calulation_U0_lout_12_address0;
    lout_12_address1 <= calulation_U0_lout_12_address1;
    lout_12_ce0 <= calulation_U0_lout_12_ce0;
    lout_12_ce1 <= calulation_U0_lout_12_ce1;
    lout_12_d0 <= ap_const_lv32_0;
    lout_12_d1 <= calulation_U0_lout_12_d1;
    lout_12_we0 <= ap_const_logic_0;
    lout_12_we1 <= calulation_U0_lout_12_we1;
    lout_13_address0 <= calulation_U0_lout_13_address0;
    lout_13_address1 <= calulation_U0_lout_13_address1;
    lout_13_ce0 <= calulation_U0_lout_13_ce0;
    lout_13_ce1 <= calulation_U0_lout_13_ce1;
    lout_13_d0 <= ap_const_lv32_0;
    lout_13_d1 <= calulation_U0_lout_13_d1;
    lout_13_we0 <= ap_const_logic_0;
    lout_13_we1 <= calulation_U0_lout_13_we1;
    lout_14_address0 <= calulation_U0_lout_14_address0;
    lout_14_address1 <= calulation_U0_lout_14_address1;
    lout_14_ce0 <= calulation_U0_lout_14_ce0;
    lout_14_ce1 <= calulation_U0_lout_14_ce1;
    lout_14_d0 <= ap_const_lv32_0;
    lout_14_d1 <= calulation_U0_lout_14_d1;
    lout_14_we0 <= ap_const_logic_0;
    lout_14_we1 <= calulation_U0_lout_14_we1;
    lout_15_address0 <= calulation_U0_lout_15_address0;
    lout_15_address1 <= calulation_U0_lout_15_address1;
    lout_15_ce0 <= calulation_U0_lout_15_ce0;
    lout_15_ce1 <= calulation_U0_lout_15_ce1;
    lout_15_d0 <= ap_const_lv32_0;
    lout_15_d1 <= calulation_U0_lout_15_d1;
    lout_15_we0 <= ap_const_logic_0;
    lout_15_we1 <= calulation_U0_lout_15_we1;
    lout_16_address0 <= calulation_U0_lout_16_address0;
    lout_16_address1 <= calulation_U0_lout_16_address1;
    lout_16_ce0 <= calulation_U0_lout_16_ce0;
    lout_16_ce1 <= calulation_U0_lout_16_ce1;
    lout_16_d0 <= ap_const_lv32_0;
    lout_16_d1 <= calulation_U0_lout_16_d1;
    lout_16_we0 <= ap_const_logic_0;
    lout_16_we1 <= calulation_U0_lout_16_we1;
    lout_17_address0 <= calulation_U0_lout_17_address0;
    lout_17_address1 <= calulation_U0_lout_17_address1;
    lout_17_ce0 <= calulation_U0_lout_17_ce0;
    lout_17_ce1 <= calulation_U0_lout_17_ce1;
    lout_17_d0 <= ap_const_lv32_0;
    lout_17_d1 <= calulation_U0_lout_17_d1;
    lout_17_we0 <= ap_const_logic_0;
    lout_17_we1 <= calulation_U0_lout_17_we1;
    lout_18_address0 <= calulation_U0_lout_18_address0;
    lout_18_address1 <= calulation_U0_lout_18_address1;
    lout_18_ce0 <= calulation_U0_lout_18_ce0;
    lout_18_ce1 <= calulation_U0_lout_18_ce1;
    lout_18_d0 <= ap_const_lv32_0;
    lout_18_d1 <= calulation_U0_lout_18_d1;
    lout_18_we0 <= ap_const_logic_0;
    lout_18_we1 <= calulation_U0_lout_18_we1;
    lout_19_address0 <= calulation_U0_lout_19_address0;
    lout_19_address1 <= calulation_U0_lout_19_address1;
    lout_19_ce0 <= calulation_U0_lout_19_ce0;
    lout_19_ce1 <= calulation_U0_lout_19_ce1;
    lout_19_d0 <= ap_const_lv32_0;
    lout_19_d1 <= calulation_U0_lout_19_d1;
    lout_19_we0 <= ap_const_logic_0;
    lout_19_we1 <= calulation_U0_lout_19_we1;
    lout_1_address0 <= calulation_U0_lout_1_address0;
    lout_1_address1 <= calulation_U0_lout_1_address1;
    lout_1_ce0 <= calulation_U0_lout_1_ce0;
    lout_1_ce1 <= calulation_U0_lout_1_ce1;
    lout_1_d0 <= ap_const_lv32_0;
    lout_1_d1 <= calulation_U0_lout_1_d1;
    lout_1_we0 <= ap_const_logic_0;
    lout_1_we1 <= calulation_U0_lout_1_we1;
    lout_20_address0 <= calulation_U0_lout_20_address0;
    lout_20_address1 <= calulation_U0_lout_20_address1;
    lout_20_ce0 <= calulation_U0_lout_20_ce0;
    lout_20_ce1 <= calulation_U0_lout_20_ce1;
    lout_20_d0 <= ap_const_lv32_0;
    lout_20_d1 <= calulation_U0_lout_20_d1;
    lout_20_we0 <= ap_const_logic_0;
    lout_20_we1 <= calulation_U0_lout_20_we1;
    lout_21_address0 <= calulation_U0_lout_21_address0;
    lout_21_address1 <= calulation_U0_lout_21_address1;
    lout_21_ce0 <= calulation_U0_lout_21_ce0;
    lout_21_ce1 <= calulation_U0_lout_21_ce1;
    lout_21_d0 <= ap_const_lv32_0;
    lout_21_d1 <= calulation_U0_lout_21_d1;
    lout_21_we0 <= ap_const_logic_0;
    lout_21_we1 <= calulation_U0_lout_21_we1;
    lout_22_address0 <= calulation_U0_lout_22_address0;
    lout_22_address1 <= calulation_U0_lout_22_address1;
    lout_22_ce0 <= calulation_U0_lout_22_ce0;
    lout_22_ce1 <= calulation_U0_lout_22_ce1;
    lout_22_d0 <= ap_const_lv32_0;
    lout_22_d1 <= calulation_U0_lout_22_d1;
    lout_22_we0 <= ap_const_logic_0;
    lout_22_we1 <= calulation_U0_lout_22_we1;
    lout_23_address0 <= calulation_U0_lout_23_address0;
    lout_23_address1 <= calulation_U0_lout_23_address1;
    lout_23_ce0 <= calulation_U0_lout_23_ce0;
    lout_23_ce1 <= calulation_U0_lout_23_ce1;
    lout_23_d0 <= ap_const_lv32_0;
    lout_23_d1 <= calulation_U0_lout_23_d1;
    lout_23_we0 <= ap_const_logic_0;
    lout_23_we1 <= calulation_U0_lout_23_we1;
    lout_24_address0 <= calulation_U0_lout_24_address0;
    lout_24_address1 <= calulation_U0_lout_24_address1;
    lout_24_ce0 <= calulation_U0_lout_24_ce0;
    lout_24_ce1 <= calulation_U0_lout_24_ce1;
    lout_24_d0 <= ap_const_lv32_0;
    lout_24_d1 <= calulation_U0_lout_24_d1;
    lout_24_we0 <= ap_const_logic_0;
    lout_24_we1 <= calulation_U0_lout_24_we1;
    lout_25_address0 <= calulation_U0_lout_25_address0;
    lout_25_address1 <= calulation_U0_lout_25_address1;
    lout_25_ce0 <= calulation_U0_lout_25_ce0;
    lout_25_ce1 <= calulation_U0_lout_25_ce1;
    lout_25_d0 <= ap_const_lv32_0;
    lout_25_d1 <= calulation_U0_lout_25_d1;
    lout_25_we0 <= ap_const_logic_0;
    lout_25_we1 <= calulation_U0_lout_25_we1;
    lout_26_address0 <= calulation_U0_lout_26_address0;
    lout_26_address1 <= calulation_U0_lout_26_address1;
    lout_26_ce0 <= calulation_U0_lout_26_ce0;
    lout_26_ce1 <= calulation_U0_lout_26_ce1;
    lout_26_d0 <= ap_const_lv32_0;
    lout_26_d1 <= calulation_U0_lout_26_d1;
    lout_26_we0 <= ap_const_logic_0;
    lout_26_we1 <= calulation_U0_lout_26_we1;
    lout_27_address0 <= calulation_U0_lout_27_address0;
    lout_27_address1 <= calulation_U0_lout_27_address1;
    lout_27_ce0 <= calulation_U0_lout_27_ce0;
    lout_27_ce1 <= calulation_U0_lout_27_ce1;
    lout_27_d0 <= ap_const_lv32_0;
    lout_27_d1 <= calulation_U0_lout_27_d1;
    lout_27_we0 <= ap_const_logic_0;
    lout_27_we1 <= calulation_U0_lout_27_we1;
    lout_28_address0 <= calulation_U0_lout_28_address0;
    lout_28_address1 <= calulation_U0_lout_28_address1;
    lout_28_ce0 <= calulation_U0_lout_28_ce0;
    lout_28_ce1 <= calulation_U0_lout_28_ce1;
    lout_28_d0 <= ap_const_lv32_0;
    lout_28_d1 <= calulation_U0_lout_28_d1;
    lout_28_we0 <= ap_const_logic_0;
    lout_28_we1 <= calulation_U0_lout_28_we1;
    lout_29_address0 <= calulation_U0_lout_29_address0;
    lout_29_address1 <= calulation_U0_lout_29_address1;
    lout_29_ce0 <= calulation_U0_lout_29_ce0;
    lout_29_ce1 <= calulation_U0_lout_29_ce1;
    lout_29_d0 <= ap_const_lv32_0;
    lout_29_d1 <= calulation_U0_lout_29_d1;
    lout_29_we0 <= ap_const_logic_0;
    lout_29_we1 <= calulation_U0_lout_29_we1;
    lout_2_address0 <= calulation_U0_lout_2_address0;
    lout_2_address1 <= calulation_U0_lout_2_address1;
    lout_2_ce0 <= calulation_U0_lout_2_ce0;
    lout_2_ce1 <= calulation_U0_lout_2_ce1;
    lout_2_d0 <= ap_const_lv32_0;
    lout_2_d1 <= calulation_U0_lout_2_d1;
    lout_2_we0 <= ap_const_logic_0;
    lout_2_we1 <= calulation_U0_lout_2_we1;
    lout_30_address0 <= calulation_U0_lout_30_address0;
    lout_30_address1 <= calulation_U0_lout_30_address1;
    lout_30_ce0 <= calulation_U0_lout_30_ce0;
    lout_30_ce1 <= calulation_U0_lout_30_ce1;
    lout_30_d0 <= ap_const_lv32_0;
    lout_30_d1 <= calulation_U0_lout_30_d1;
    lout_30_we0 <= ap_const_logic_0;
    lout_30_we1 <= calulation_U0_lout_30_we1;
    lout_31_address0 <= calulation_U0_lout_31_address0;
    lout_31_address1 <= calulation_U0_lout_31_address1;
    lout_31_ce0 <= calulation_U0_lout_31_ce0;
    lout_31_ce1 <= calulation_U0_lout_31_ce1;
    lout_31_d0 <= ap_const_lv32_0;
    lout_31_d1 <= calulation_U0_lout_31_d1;
    lout_31_we0 <= ap_const_logic_0;
    lout_31_we1 <= calulation_U0_lout_31_we1;
    lout_3_address0 <= calulation_U0_lout_3_address0;
    lout_3_address1 <= calulation_U0_lout_3_address1;
    lout_3_ce0 <= calulation_U0_lout_3_ce0;
    lout_3_ce1 <= calulation_U0_lout_3_ce1;
    lout_3_d0 <= ap_const_lv32_0;
    lout_3_d1 <= calulation_U0_lout_3_d1;
    lout_3_we0 <= ap_const_logic_0;
    lout_3_we1 <= calulation_U0_lout_3_we1;
    lout_4_address0 <= calulation_U0_lout_4_address0;
    lout_4_address1 <= calulation_U0_lout_4_address1;
    lout_4_ce0 <= calulation_U0_lout_4_ce0;
    lout_4_ce1 <= calulation_U0_lout_4_ce1;
    lout_4_d0 <= ap_const_lv32_0;
    lout_4_d1 <= calulation_U0_lout_4_d1;
    lout_4_we0 <= ap_const_logic_0;
    lout_4_we1 <= calulation_U0_lout_4_we1;
    lout_5_address0 <= calulation_U0_lout_5_address0;
    lout_5_address1 <= calulation_U0_lout_5_address1;
    lout_5_ce0 <= calulation_U0_lout_5_ce0;
    lout_5_ce1 <= calulation_U0_lout_5_ce1;
    lout_5_d0 <= ap_const_lv32_0;
    lout_5_d1 <= calulation_U0_lout_5_d1;
    lout_5_we0 <= ap_const_logic_0;
    lout_5_we1 <= calulation_U0_lout_5_we1;
    lout_6_address0 <= calulation_U0_lout_6_address0;
    lout_6_address1 <= calulation_U0_lout_6_address1;
    lout_6_ce0 <= calulation_U0_lout_6_ce0;
    lout_6_ce1 <= calulation_U0_lout_6_ce1;
    lout_6_d0 <= ap_const_lv32_0;
    lout_6_d1 <= calulation_U0_lout_6_d1;
    lout_6_we0 <= ap_const_logic_0;
    lout_6_we1 <= calulation_U0_lout_6_we1;
    lout_7_address0 <= calulation_U0_lout_7_address0;
    lout_7_address1 <= calulation_U0_lout_7_address1;
    lout_7_ce0 <= calulation_U0_lout_7_ce0;
    lout_7_ce1 <= calulation_U0_lout_7_ce1;
    lout_7_d0 <= ap_const_lv32_0;
    lout_7_d1 <= calulation_U0_lout_7_d1;
    lout_7_we0 <= ap_const_logic_0;
    lout_7_we1 <= calulation_U0_lout_7_we1;
    lout_8_address0 <= calulation_U0_lout_8_address0;
    lout_8_address1 <= calulation_U0_lout_8_address1;
    lout_8_ce0 <= calulation_U0_lout_8_ce0;
    lout_8_ce1 <= calulation_U0_lout_8_ce1;
    lout_8_d0 <= ap_const_lv32_0;
    lout_8_d1 <= calulation_U0_lout_8_d1;
    lout_8_we0 <= ap_const_logic_0;
    lout_8_we1 <= calulation_U0_lout_8_we1;
    lout_9_address0 <= calulation_U0_lout_9_address0;
    lout_9_address1 <= calulation_U0_lout_9_address1;
    lout_9_ce0 <= calulation_U0_lout_9_ce0;
    lout_9_ce1 <= calulation_U0_lout_9_ce1;
    lout_9_d0 <= ap_const_lv32_0;
    lout_9_d1 <= calulation_U0_lout_9_d1;
    lout_9_we0 <= ap_const_logic_0;
    lout_9_we1 <= calulation_U0_lout_9_we1;
    stream_cal_Loop_1_pr_U0_ap_continue <= ap_const_logic_1;
    stream_cal_Loop_1_pr_U0_ap_start <= ((ap_sync_reg_stream_cal_Loop_1_pr_U0_ap_ready xor ap_const_logic_1) and ap_start);
    stream_cal_Loop_1_pr_U0_start_full_n <= ap_const_logic_1;
    stream_cal_Loop_1_pr_U0_start_write <= ap_const_logic_0;
end behav;
