/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:1315:7: warning: Added loop label VITIS_LOOP_1207_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1207_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:1315:7: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2289:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2289:5: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2303:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2303:5: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2317:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:2317:5: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:3946:7: warning: Added loop label VITIS_LOOP_1247_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1247_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:3946:7: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9057:2: warning: Added loop label VITIS_LOOP_18_1:   [xilinx-label-all-loops]
 do {
 ^~
 VITIS_LOOP_18_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9057:2: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9060:3: warning: Added loop label VITIS_LOOP_21_2:   [xilinx-label-all-loops]
  for (int i = 0; i < count; ++i) {
  ^~~
  VITIS_LOOP_21_2: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9060:3: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9088:5: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
    do {
    ^~
    VITIS_LOOP_49_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9088:5: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9132:2: warning: Added loop label VITIS_LOOP_93_1:   [xilinx-label-all-loops]
 do {
 ^~
 VITIS_LOOP_93_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9132:2: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9139:3: warning: Added loop label VITIS_LOOP_100_2:   [xilinx-label-all-loops]
  for (int i = 0; i < count; ++i) {
  ^~~
  VITIS_LOOP_100_2: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9139:3: note: FIX-IT applied suggested code changes
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9167:5: warning: Added loop label VITIS_LOOP_128_1:   [xilinx-label-all-loops]
    do {
    ^~
    VITIS_LOOP_128_1: 
/home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp:9167:5: note: FIX-IT applied suggested code changes
