// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef LPIS_ACTRL_REGIF_H
#define LPIS_ACTRL_REGIF_H

#define LPIS_ACTRL_SH_DFX_SYS_STATUS                        0x0080
#define LPIS_ACTRL_AUDSYS_POWER_STATE                       0x00a0
#define LPIS_ACTRL_AUDSYS_POWER_STATE_AUDSYS_POWER_STATE_SHIFT                           0
#define LPIS_ACTRL_AUDSYS_POWER_STATE_AUDSYS_POWER_STATE_MASK                            0x000000ff
#define LPIS_ACTRL_AUDSYS_POWERONOFF_FLOW_DONE              0x00a4
#define LPIS_ACTRL_AUDSYS_POWERONOFF_FLOW_DONE_AUDSYS_POWERONOFF_FLOW_DONE_SHIFT         0
#define LPIS_ACTRL_AUDSYS_POWERONOFF_FLOW_DONE_AUDSYS_POWERONOFF_FLOW_DONE_MASK          0x000000ff
#define LPIS_ACTRL_ACPU2ADSP_INTERRPUT_LOCK                 0x00b0
#define LPIS_ACTRL_AUDSYS_RESERVED2                         0x00b8
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ                        0x0488
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_XCTRLDDR_IDLEREQ_SHIFT                0
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_XCTRLDDR_IDLEREQ_MASK                 0x00000001
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_M85_IDLEREQ_SHIFT                     1
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_M85_IDLEREQ_MASK                      0x00000002
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_HS2_IDLEREQ_SHIFT                     2
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_HS2_IDLEREQ_MASK                      0x00000004
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DMA_IDLEREQ_SHIFT                     3
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DMA_IDLEREQ_MASK                      0x00000008
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DBGETR_IDLEREQ_SHIFT                  4
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DBGETR_IDLEREQ_MASK                   0x00000010
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DBG_IDLEREQ_SHIFT                     5
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_DBG_IDLEREQ_MASK                      0x00000020
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_CSI_IDLEREQ_SHIFT                     6
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_CSI_IDLEREQ_MASK                      0x00000040
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_CPU_IDLEREQ_SHIFT                     7
#define LPIS_ACTRL_SYS1_BUS_PDOM_REQ_SYS1_BUS_PDOM_CPU_IDLEREQ_MASK                      0x00000080
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE                       0x048c
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_XCTRLDDR_IDLEACK_SHIFT               0
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_XCTRLDDR_IDLEACK_MASK                0x00000001
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_M85_IDLEACK_SHIFT                    1
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_M85_IDLEACK_MASK                     0x00000002
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_HS2_IDLEACK_SHIFT                    2
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_HS2_IDLEACK_MASK                     0x00000004
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DMA_IDLEACK_SHIFT                    3
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DMA_IDLEACK_MASK                     0x00000008
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBGETR_IDLEACK_SHIFT                 4
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBGETR_IDLEACK_MASK                  0x00000010
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBG_IDLEACK_SHIFT                    5
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBG_IDLEACK_MASK                     0x00000020
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CSI_IDLEACK_SHIFT                    6
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CSI_IDLEACK_MASK                     0x00000040
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CPU_IDLEACK_SHIFT                    7
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CPU_IDLEACK_MASK                     0x00000080
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_XCTRLDDR_IDLE_SHIFT                  8
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_XCTRLDDR_IDLE_MASK                   0x00000100
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_M85_IDLE_SHIFT                       9
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_M85_IDLE_MASK                        0x00000200
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_HS2_IDLE_SHIFT                       10
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_HS2_IDLE_MASK                        0x00000400
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DMA_IDLE_SHIFT                       11
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DMA_IDLE_MASK                        0x00000800
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBGETR_IDLE_SHIFT                    12
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBGETR_IDLE_MASK                     0x00001000
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBG_IDLE_SHIFT                       13
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_DBG_IDLE_MASK                        0x00002000
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CSI_IDLE_SHIFT                       14
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CSI_IDLE_MASK                        0x00004000
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CPU_IDLE_SHIFT                       15
#define LPIS_ACTRL_SYS1_BUS_PDOM_IDLE_SYS1_BUS_PDOM_CPU_IDLE_MASK                        0x00008000
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ                        0x04c0
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_USB_IDLEREQ_SHIFT                          2
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_USB_IDLEREQ_MASK                           0x00000004
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_UFSESI_IDLEREQ_SHIFT                       3
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_UFSESI_IDLEREQ_MASK                        0x00000008
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_UFSCTRL_IDLEREQ_SHIFT                      4
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_UFSCTRL_IDLEREQ_MASK                       0x00000010
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_DPESM_IDLEREQ_SHIFT                        5
#define LPIS_ACTRL_HSS1_BUS_PDOM_REQ_HSS1_BUS_DPESM_IDLEREQ_MASK                         0x00000020
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE                       0x04c4
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_USB_IDLEACK_SHIFT                         2
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_USB_IDLEACK_MASK                          0x00000004
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSESI_IDLEACK_SHIFT                      3
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSESI_IDLEACK_MASK                       0x00000008
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSCTRL_IDLEACK_SHIFT                     4
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSCTRL_IDLEACK_MASK                      0x00000010
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_DPESM_IDLEACK_SHIFT                       5
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_DPESM_IDLEACK_MASK                        0x00000020
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_USB_IDLE_SHIFT                            8
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_USB_IDLE_MASK                             0x00000100
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSESI_IDLE_SHIFT                         9
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSESI_IDLE_MASK                          0x00000200
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSCTRL_IDLE_SHIFT                        10
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_UFSCTRL_IDLE_MASK                         0x00000400
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_DPESM_IDLE_SHIFT                          11
#define LPIS_ACTRL_HSS1_BUS_PDOM_IDLE_HSS1_BUS_DPESM_IDLE_MASK                           0x00000800
#define LPIS_ACTRL_MRC_ACK_1                                0x0714
#define LPIS_ACTRL_SC_RSV_NS_1                              0x0784
#define LPIS_ACTRL_SC_RSV_NS_1_SC_RSV_NS_1_SHIFT                                         0
#define LPIS_ACTRL_SC_RSV_NS_1_SC_RSV_NS_1_MASK                                          0x0000ffff
#define LPIS_ACTRL_SC_RSV_NS_5                              0x0794
#define LPIS_ACTRL_SC_RSV_NS_5_SC_RSV_NS_5_SHIFT                                         0
#define LPIS_ACTRL_SC_RSV_NS_5_SC_RSV_NS_5_MASK                                          0x0000ffff
#define LPIS_ACTRL_SC_RSV_NS_16                             0x07c0
#define LPIS_ACTRL_SC_RSV_NS_16_SC_RSV_NS_16_SHIFT                                       0
#define LPIS_ACTRL_SC_RSV_NS_16_SC_RSV_NS_16_MASK                                        0x0000ffff
#define LPIS_ACTRL_SC_RSV_NS_17                             0x07c4
#define LPIS_ACTRL_SC_RSV_NS_17_SC_RSV_NS_17_SHIFT                                       0
#define LPIS_ACTRL_SC_RSV_NS_17_SC_RSV_NS_17_MASK                                        0x0000ffff

#endif
