$date
	Mon Aug 22 10:00:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! RES [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ sel $end
$scope module my_alu $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 1 $ sel $end
$var wire 4 ' W1 [3:0] $end
$var wire 4 ( W0 [3:0] $end
$var wire 4 ) RES [3:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope module mux_2_1_4b_0 $end
$var wire 4 * B [3:0] $end
$var wire 1 $ sel $end
$var wire 4 + RES [3:0] $end
$var wire 4 , A [3:0] $end
$scope module mux_2_1_1b_0[0] $end
$var wire 1 - a $end
$var wire 1 . a_out $end
$var wire 1 / b $end
$var wire 1 0 b_out $end
$var wire 1 1 not_sel $end
$var wire 1 2 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[1] $end
$var wire 1 3 a $end
$var wire 1 4 a_out $end
$var wire 1 5 b $end
$var wire 1 6 b_out $end
$var wire 1 7 not_sel $end
$var wire 1 8 res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[2] $end
$var wire 1 9 a $end
$var wire 1 : a_out $end
$var wire 1 ; b $end
$var wire 1 < b_out $end
$var wire 1 = not_sel $end
$var wire 1 > res $end
$var wire 1 $ sel $end
$upscope $end
$scope module mux_2_1_1b_0[3] $end
$var wire 1 ? a $end
$var wire 1 @ a_out $end
$var wire 1 A b $end
$var wire 1 B b_out $end
$var wire 1 C not_sel $end
$var wire 1 D res $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$scope module rca_0 $end
$var wire 4 E A [3:0] $end
$var wire 4 F B [3:0] $end
$var wire 1 G c_out3 $end
$var wire 1 H c_out2 $end
$var wire 1 I c_out1 $end
$var wire 1 J c_out0 $end
$var wire 4 K SUM [3:0] $end
$scope module fa0 $end
$var wire 1 L a $end
$var wire 1 M b $end
$var wire 1 N c_in $end
$var wire 1 J c_out $end
$var wire 1 O sum $end
$var wire 1 P w0 $end
$var wire 1 Q w1 $end
$var wire 1 R w2 $end
$upscope $end
$scope module fa1 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 J c_in $end
$var wire 1 I c_out $end
$var wire 1 U sum $end
$var wire 1 V w0 $end
$var wire 1 W w1 $end
$var wire 1 X w2 $end
$upscope $end
$scope module fa2 $end
$var wire 1 Y a $end
$var wire 1 Z b $end
$var wire 1 I c_in $end
$var wire 1 H c_out $end
$var wire 1 [ sum $end
$var wire 1 \ w0 $end
$var wire 1 ] w1 $end
$var wire 1 ^ w2 $end
$upscope $end
$scope module fa3 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 H c_in $end
$var wire 1 G c_out $end
$var wire 1 a sum $end
$var wire 1 b w0 $end
$var wire 1 c w1 $end
$var wire 1 d w2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xd
xc
xb
xa
0`
0_
x^
x]
x\
x[
1Z
0Y
xX
xW
xV
xU
0T
1S
xR
xQ
xP
xO
0N
0M
1L
bx K
xJ
xI
xH
xG
b100 F
b11 E
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
bx ,
bx +
bx *
bx )
bx (
bx '
b100 &
b11 %
0$
b100 #
b11 "
bx !
$end
#1
11
17
1=
1C
#2
1A
1;
15
1/
b1111 '
b1111 *
#3
0Q
0W
0]
0c
0R
0B
0<
06
00
#4
1P
1V
1\
0b
#6
0J
#7
0d
#8
1-
bx1 (
bx1 ,
bx1 K
1O
#9
0X
#10
13
0G
bx11 (
bx11 ,
bx11 K
1U
#11
1.
#12
0I
#13
14
#14
bx1 !
bx1 )
bx1 +
12
#15
0^
#16
19
bx11 !
bx11 )
bx11 +
18
bx111 (
bx111 ,
bx111 K
1[
#18
0H
#19
1:
#22
0?
bx111 !
bx111 )
bx111 +
1>
b111 (
b111 ,
b111 K
0a
#25
0@
#28
b111 !
b111 )
b111 +
0D
#47
1$
#48
01
07
0=
0C
#50
10
16
1<
1B
#51
0.
04
0:
#53
b1111 !
b1111 )
b1111 +
1D
#94
1M
1T
0Z
1`
1Y
1_
0$
b1011 #
b1011 &
b1011 F
b1111 "
b1111 %
b1111 E
#95
11
17
1=
1C
#96
05
0/
0A
b100 '
b100 *
#97
1Q
1W
1c
00
06
0<
0B
#98
1.
14
1:
0P
0V
#100
1J
1I
1G
b111 !
b111 )
b111 +
0D
#102
0-
b110 (
b110 ,
b110 K
0O
#103
1^
#104
09
b10 (
b10 ,
b10 K
0[
#105
0.
#106
1H
#107
0:
#108
b110 !
b110 )
b110 +
02
#110
1?
b10 !
b10 )
b10 +
0>
b1010 (
b1010 ,
b1010 K
1a
#113
1@
#116
b1010 !
b1010 )
b1010 +
1D
#141
0M
0T
1Z
0`
0L
0S
b100 #
b100 &
b100 F
b1100 "
b1100 %
b1100 E
#143
1A
0;
15
1/
b1011 '
b1011 *
#144
1]
0c
0Q
0W
#145
0\
1b
#147
0G
0J
0I
#148
0^
1d
#149
0?
b10 (
b10 ,
b10 K
0a
#151
03
1G
b0 (
b0 ,
b0 K
0U
#152
0@
#154
04
#155
b10 !
b10 )
b10 +
0D
#157
b0 !
b0 )
b0 +
08
#188
1T
1`
0Y
1$
b1110 #
b1110 &
b1110 F
b1000 "
b1000 %
b1000 E
#189
01
07
0=
0C
#190
0A
1;
b111 '
b111 *
#191
1c
0]
10
16
#192
1V
0b
1\
#193
1<
#194
0H
12
b11 !
b11 )
b11 +
18
#195
0d
#196
13
19
b111 !
b111 )
b111 +
1>
1U
b110 (
b110 ,
b110 K
1[
#235
