$date
	Sat Mar 29 15:52:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_syncfifo_diffw $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var wire 1 $ almost_full $end
$var wire 1 % almost_empty $end
$var parameter 32 & DIN_WIDTH $end
$var parameter 32 ' DOUT_WIDTH $end
$var parameter 1 ( FWFT_EN $end
$var parameter 1 ) MSB_FIFO $end
$var parameter 88 * RAM_STYLE $end
$var parameter 32 + WADDR_WIDTH $end
$var reg 1 , clk $end
$var reg 16 - din [15:0] $end
$var reg 1 . rd_en $end
$var reg 1 / rst_n $end
$var reg 1 0 wr_en $end
$var real 1 1 clk_freq $end
$scope module syncfifo_diffw_inst $end
$var wire 1 , clk $end
$var wire 16 2 din [15:0] $end
$var wire 1 . rd_en $end
$var wire 1 / rst_n $end
$var wire 1 0 wr_en $end
$var wire 1 3 wdata_rd_en $end
$var wire 1 4 wdata_empty $end
$var wire 16 5 wdata [15:0] $end
$var wire 1 6 rdata_wr_en $end
$var wire 1 7 rdata_full $end
$var wire 8 8 rdata [7:0] $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 9 dout [7:0] $end
$var wire 1 $ almost_full $end
$var wire 1 % almost_empty $end
$var parameter 32 : DIN_WIDTH $end
$var parameter 32 ; DOUT_WIDTH $end
$var parameter 1 < FWFT_EN $end
$var parameter 1 = MSB_FIFO $end
$var parameter 88 > RAM_STYLE $end
$var parameter 32 ? WADDR_WIDTH $end
$scope begin genblk1 $end
$var wire 1 @ rdata_wr_en_cnt_ld $end
$var wire 1 A rdata_wr_en_cnt_nxt $end
$var wire 1 B rdata_wr_en_cnt $end
$var wire 1 C rdata_almost_empty $end
$var parameter 33 D RDATA_WR_EN_CNT_MAX $end
$scope begin genblk1[0] $end
$var parameter 2 E idx $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 F idx $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$scope module gnrl_dfflr_inst_cnt $end
$var wire 1 , clk $end
$var wire 1 A dnxt $end
$var wire 1 @ lden $end
$var wire 1 / rst_n $end
$var wire 1 B qout $end
$var parameter 32 G DW $end
$var reg 1 B qout_r $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 @ i_dat $end
$var parameter 32 H DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$scope module sync_fifo_inst_w $end
$var wire 1 , clk $end
$var wire 16 I din [15:0] $end
$var wire 1 3 rd_en $end
$var wire 1 J rptr_ld $end
$var wire 1 / rst_n $end
$var wire 1 K wptr_ld $end
$var wire 1 0 wr_en $end
$var wire 5 L wptr_nxt [4:0] $end
$var wire 5 M wptr_almost_full [4:0] $end
$var wire 5 N wptr [4:0] $end
$var wire 4 O waddr [3:0] $end
$var wire 5 P rptr_nxt [4:0] $end
$var wire 5 Q rptr_almost_empty [4:0] $end
$var wire 5 R rptr [4:0] $end
$var wire 4 S raddr [3:0] $end
$var wire 1 ! full $end
$var wire 1 4 empty $end
$var wire 16 T dout [15:0] $end
$var wire 1 $ almost_full $end
$var wire 1 U almost_empty $end
$var parameter 32 V ADDR_WIDTH $end
$var parameter 32 W DATA_WIDTH $end
$var parameter 36 X DEPTH $end
$var parameter 1 Y FWFT_EN $end
$var parameter 88 Z RAM_STYLE $end
$var parameter 1 [ TH_RD $end
$var parameter 1 \ TH_WR $end
$scope begin genblk1 $end
$var wire 1 ] dout_old_ld $end
$var wire 16 ^ dout_old [15:0] $end
$scope module gnrl_dfflr_old $end
$var wire 1 , clk $end
$var wire 16 _ dnxt [15:0] $end
$var wire 1 ] lden $end
$var wire 1 / rst_n $end
$var wire 16 ` qout [15:0] $end
$var parameter 32 a DW $end
$var reg 16 b qout_r [15:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 ] i_dat $end
$var parameter 32 c DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$upscope $end
$scope module gnrl_dfflr_rptr $end
$var wire 1 , clk $end
$var wire 5 d dnxt [4:0] $end
$var wire 1 J lden $end
$var wire 1 / rst_n $end
$var wire 5 e qout [4:0] $end
$var parameter 33 f DW $end
$var reg 5 g qout_r [4:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 J i_dat $end
$var parameter 32 h DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$scope module gnrl_dfflr_wptr $end
$var wire 1 , clk $end
$var wire 5 i dnxt [4:0] $end
$var wire 1 K lden $end
$var wire 1 / rst_n $end
$var wire 5 j qout [4:0] $end
$var parameter 33 k DW $end
$var reg 5 l qout_r [4:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 K i_dat $end
$var parameter 32 m DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$upscope $end
$scope module syncfifo_inst_r $end
$var wire 1 , clk $end
$var wire 8 n din [7:0] $end
$var wire 1 . rd_en $end
$var wire 1 o rptr_ld $end
$var wire 1 / rst_n $end
$var wire 1 p wptr_ld $end
$var wire 1 6 wr_en $end
$var wire 2 q wptr_nxt [1:0] $end
$var wire 2 r wptr_almost_full [1:0] $end
$var wire 2 s wptr [1:0] $end
$var wire 1 t waddr $end
$var wire 2 u rptr_nxt [1:0] $end
$var wire 2 v rptr_almost_empty [1:0] $end
$var wire 2 w rptr [1:0] $end
$var wire 1 x raddr $end
$var wire 1 7 full $end
$var wire 1 " empty $end
$var wire 8 y dout [7:0] $end
$var wire 1 z almost_full $end
$var wire 1 C almost_empty $end
$var parameter 32 { ADDR_WIDTH $end
$var parameter 32 | DATA_WIDTH $end
$var parameter 33 } DEPTH $end
$var parameter 1 ~ FWFT_EN $end
$var parameter 88 !" RAM_STYLE $end
$var parameter 1 "" TH_RD $end
$var parameter 1 #" TH_WR $end
$scope begin genblk1 $end
$var wire 1 $" dout_old_ld $end
$var wire 8 %" dout_old [7:0] $end
$scope module gnrl_dfflr_old $end
$var wire 1 , clk $end
$var wire 8 &" dnxt [7:0] $end
$var wire 1 $" lden $end
$var wire 1 / rst_n $end
$var wire 8 '" qout [7:0] $end
$var parameter 32 (" DW $end
$var reg 8 )" qout_r [7:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 $" i_dat $end
$var parameter 32 *" DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$upscope $end
$scope module gnrl_dfflr_rptr $end
$var wire 1 , clk $end
$var wire 2 +" dnxt [1:0] $end
$var wire 1 o lden $end
$var wire 1 / rst_n $end
$var wire 2 ," qout [1:0] $end
$var parameter 33 -" DW $end
$var reg 2 ." qout_r [1:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 o i_dat $end
$var parameter 32 /" DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$scope module gnrl_dfflr_wptr $end
$var wire 1 , clk $end
$var wire 2 0" dnxt [1:0] $end
$var wire 1 p lden $end
$var wire 1 / rst_n $end
$var wire 2 1" qout [1:0] $end
$var parameter 33 2" DW $end
$var reg 2 3" qout_r [1:0] $end
$scope module sirv_gnrl_xchecker $end
$var wire 1 , clk $end
$var wire 1 p i_dat $end
$var parameter 32 4" DW $end
$upscope $end
$scope begin DFFLR_PROC $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 5" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 6" i [31:0] $end
$upscope $end
$scope begin $unm_blk_1 $end
$var real 1 7" duty $end
$var real 1 8" duty_cyc_pre $end
$var real 1 9" duty_cyc_pst $end
$var real 1 :" freq $end
$var real 1 ;" period $end
$var real 1 <" period_jitter $end
$var real 1 =" phase $end
$upscope $end
$scope begin $unm_blk_4 $end
$var integer 32 >" rst_begin_time [31:0] $end
$var integer 32 ?" rst_release_time [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 4"
b10 2"
b1 /"
b10 -"
b1 *"
b1000 ("
1#"
1""
b110010001101001011100110111010001110010011010010110001001110101011101000110010101100100 !"
1~
b10 }
b1000 |
b1 {
b1 m
b101 k
b1 h
b101 f
b1 c
b10000 a
1\
1[
b110010001101001011100110111010001110010011010010110001001110101011101000110010101100100 Z
1Y
b10000 X
b10000 W
b100 V
b1 H
b1 G
b1 F
b0 E
b1 D
b100 ?
b110010001101001011100110111010001110010011010010110001001110101011101000110010101100100 >
0=
1<
b1000 ;
b10000 :
b100 +
b110010001101001011100110111010001110010011010010110001001110101011101000110010101100100 *
0)
1(
b1000 '
b10000 &
$end
#0
$dumpvars
b11010110 ?"
b0 >"
r0 ="
r10 <"
r10 ;"
r100 :"
r5 9"
r5 8"
r0.5 7"
b0 6"
b0 5"
b0 3"
b0 1"
b1 0"
b0 ."
b0 ,"
b1 +"
b0 )"
b0 '"
bx &"
b0 %"
0$"
0z
b0 y
0x
b0 w
b1 v
b1 u
0t
b0 s
b1 r
b1 q
0p
0o
b0 n
b0 l
b0 j
b1 i
b0 g
b0 e
b1 d
b0 b
b0 `
bx _
b0 ^
0]
1U
b0 T
b0 S
b0 R
b1 Q
b1 P
b0 O
b0 N
b1 M
b1 L
0K
0J
b0 I
1C
0B
1A
0@
b0 9
b0 8
07
06
b0 5
14
03
b0 2
r100 1
00
0/
0.
b0 -
0,
1%
0$
b0 #
1"
0!
$end
#5
1,
#10
0,
#15
1,
#20
0,
#25
1,
#30
0,
#35
1,
#40
0,
#45
1,
#50
0,
#55
1,
#60
0,
#65
1,
#70
0,
#75
1,
#80
0,
#85
1,
#90
0,
#95
1,
#100
0,
#105
1,
#110
0,
#115
1,
#120
0,
#125
1,
#130
0,
#135
1,
#140
0,
#145
1,
#150
0,
#155
1,
#160
0,
#165
1,
#170
0,
#175
1,
#180
0,
#185
1,
#190
0,
#195
1,
#200
0,
#205
1,
#210
0,
#214
1/
#215
1K
b1 -
b1 2
b1 I
10
1,
#220
0,
#225
b1 8
b1 n
1p
b1 5
b1 T
1@
16
04
b1 O
b10 M
b10 L
b10 i
b1 N
b1 j
b1 l
b1 _
b10 -
b10 2
b10 I
b1 5"
1,
#230
0,
#235
1z
b1 #
b1 9
b1 y
1J
1]
0%
0U
13
0"
1t
b10 O
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b11 M
b11 L
b11 i
b10 N
b10 j
b10 l
b11 -
b11 2
b11 I
b1 &"
b10 5"
1,
#240
0,
#245
0p
0@
06
17
0z
0J
0]
0C
b10 5
b10 T
03
0t
b11 O
b10 _
b1 S
b10 8
b10 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b100 M
b100 L
b100 i
b11 N
b11 j
b11 l
b10 Q
b10 P
b10 d
b1 R
b1 e
b1 g
b1 ^
b1 `
b1 b
b100 -
b100 2
b100 I
b11 5"
1,
#250
0,
#255
b100 O
b101 M
b101 L
b101 i
b100 N
b100 j
b100 l
b101 -
b101 2
b101 I
b100 5"
1,
#260
0,
#265
b101 O
b110 M
b110 L
b110 i
b101 N
b101 j
b101 l
b110 -
b110 2
b110 I
b101 5"
1,
#270
0,
#275
b110 O
b111 M
b111 L
b111 i
b110 N
b110 j
b110 l
b111 -
b111 2
b111 I
b110 5"
1,
#280
0,
#285
b111 O
b1000 M
b1000 L
b1000 i
b111 N
b111 j
b111 l
b1000 -
b1000 2
b1000 I
b111 5"
1,
#290
0,
#295
b1000 O
b1001 M
b1001 L
b1001 i
b1000 N
b1000 j
b1000 l
b1001 -
b1001 2
b1001 I
b1000 5"
1,
#300
0,
#305
b1001 O
b1010 M
b1010 L
b1010 i
b1001 N
b1001 j
b1001 l
b1010 -
b1010 2
b1010 I
b1001 5"
1,
#310
0,
#315
b1010 O
b1011 M
b1011 L
b1011 i
b1010 N
b1010 j
b1010 l
b1011 -
b1011 2
b1011 I
b1010 5"
1,
#320
0,
#325
b1011 O
b1100 M
b1100 L
b1100 i
b1011 N
b1011 j
b1011 l
b1100 -
b1100 2
b1100 I
b1011 5"
1,
#330
0,
#335
b1100 O
b1101 M
b1101 L
b1101 i
b1100 N
b1100 j
b1100 l
b1101 -
b1101 2
b1101 I
b1100 5"
1,
#340
0,
#345
b1101 O
b1110 M
b1110 L
b1110 i
b1101 N
b1101 j
b1101 l
b1110 -
b1110 2
b1110 I
b1101 5"
1,
#350
0,
#355
b1110 O
b1111 M
b1111 L
b1111 i
b1110 N
b1110 j
b1110 l
b1111 -
b1111 2
b1111 I
b1110 5"
1,
#360
0,
#365
b1111 O
b10000 M
b10000 L
b10000 i
b1111 N
b1111 j
b1111 l
b10000 -
b10000 2
b10000 I
b1111 5"
1,
#370
0,
#375
1$
b0 O
b10001 M
b10001 L
b10001 i
b10000 N
b10000 j
b10000 l
b10001 -
b10001 2
b10001 I
b10000 5"
1,
#380
0,
#385
0K
1!
0$
b1 O
b10010 M
b10010 L
b10010 i
b10001 N
b10001 j
b10001 l
b10010 -
b10010 2
b10010 I
b10001 5"
1,
#390
0,
#395
b10011 -
b10011 2
b10011 I
b10010 5"
1,
#400
0,
#405
b10100 -
b10100 2
b10100 I
b10011 5"
1,
#410
0,
#415
00
b10100 5"
1,
#420
0,
#425
1,
#430
0,
#435
1,
#440
0,
#445
1,
#450
0,
#455
1,
#460
0,
#465
1o
1$"
1.
1,
#470
0,
#475
1p
1@
16
1z
07
1C
b0 #
b0 9
b0 y
b0 &"
1x
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b1 %"
b1 '"
b1 )"
b1 6"
1,
#480
0,
#485
1J
1]
b10 #
b10 9
b10 y
13
1t
b10 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b10 6"
1,
#490
0,
#495
1$
0!
0J
0]
b0 #
b0 9
b0 y
b11 5
b11 T
03
0t
b0 &"
1x
b11 _
b10 S
b11 8
b11 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b10 %"
b10 '"
b10 )"
b11 Q
b11 P
b11 d
b10 R
b10 e
b10 g
b10 ^
b10 `
b10 b
b11 6"
1,
#500
0,
#505
1J
1]
b11 #
b11 9
b11 y
13
1t
b11 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b100 6"
1,
#510
0,
#515
0$
0J
0]
b0 #
b0 9
b0 y
b100 5
b100 T
03
0t
b0 &"
1x
b100 _
b11 S
b100 8
b100 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b11 %"
b11 '"
b11 )"
b100 Q
b100 P
b100 d
b11 R
b11 e
b11 g
b11 ^
b11 `
b11 b
b101 6"
1,
#520
0,
#525
1J
1]
b100 #
b100 9
b100 y
13
1t
b100 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b110 6"
1,
#530
0,
#535
0J
0]
b0 #
b0 9
b0 y
b101 5
b101 T
03
0t
b0 &"
1x
b101 _
b100 S
b101 8
b101 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b100 %"
b100 '"
b100 )"
b101 Q
b101 P
b101 d
b100 R
b100 e
b100 g
b100 ^
b100 `
b100 b
b111 6"
1,
#540
0,
#545
1J
1]
b101 #
b101 9
b101 y
13
1t
b101 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b1000 6"
1,
#550
0,
#555
0J
0]
b0 #
b0 9
b0 y
b110 5
b110 T
03
0t
b0 &"
1x
b110 _
b101 S
b110 8
b110 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b101 %"
b101 '"
b101 )"
b110 Q
b110 P
b110 d
b101 R
b101 e
b101 g
b101 ^
b101 `
b101 b
b1001 6"
1,
#560
0,
#565
1J
1]
b110 #
b110 9
b110 y
13
1t
b110 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b1010 6"
1,
#570
0,
#575
0J
0]
b0 #
b0 9
b0 y
b111 5
b111 T
03
0t
b0 &"
1x
b111 _
b110 S
b111 8
b111 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b110 %"
b110 '"
b110 )"
b111 Q
b111 P
b111 d
b110 R
b110 e
b110 g
b110 ^
b110 `
b110 b
b1011 6"
1,
#580
0,
#585
1J
1]
b111 #
b111 9
b111 y
13
1t
b111 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b1100 6"
1,
#590
0,
#595
0J
0]
b0 #
b0 9
b0 y
b1000 5
b1000 T
03
0t
b0 &"
1x
b1000 _
b111 S
b1000 8
b1000 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b111 %"
b111 '"
b111 )"
b1000 Q
b1000 P
b1000 d
b111 R
b111 e
b111 g
b111 ^
b111 `
b111 b
b1101 6"
1,
#600
0,
#605
1J
1]
b1000 #
b1000 9
b1000 y
13
1t
b1000 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b1110 6"
1,
#610
0,
#615
0J
0]
b0 #
b0 9
b0 y
b1001 5
b1001 T
03
0t
b0 &"
1x
b1001 _
b1000 S
b1001 8
b1001 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b1000 %"
b1000 '"
b1000 )"
b1001 Q
b1001 P
b1001 d
b1000 R
b1000 e
b1000 g
b1000 ^
b1000 `
b1000 b
b1111 6"
1,
#620
0,
#625
1J
1]
b1001 #
b1001 9
b1001 y
13
1t
b1001 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b10000 6"
1,
#630
0,
#635
0J
0]
b0 #
b0 9
b0 y
b1010 5
b1010 T
03
0t
b0 &"
1x
b1010 _
b1001 S
b1010 8
b1010 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b1001 %"
b1001 '"
b1001 )"
b1010 Q
b1010 P
b1010 d
b1001 R
b1001 e
b1001 g
b1001 ^
b1001 `
b1001 b
b10001 6"
1,
#640
0,
#645
1J
1]
b1010 #
b1010 9
b1010 y
13
1t
b1010 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b10010 6"
1,
#650
0,
#655
0J
0]
b0 #
b0 9
b0 y
b1011 5
b1011 T
03
0t
b0 &"
1x
b1011 _
b1010 S
b1011 8
b1011 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b1010 %"
b1010 '"
b1010 )"
b1011 Q
b1011 P
b1011 d
b1010 R
b1010 e
b1010 g
b1010 ^
b1010 `
b1010 b
b10011 6"
1,
#660
0,
#665
1J
1]
b1011 #
b1011 9
b1011 y
13
1t
b1011 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b10100 6"
1,
#670
0,
#675
0J
0]
b0 #
b0 9
b0 y
b1100 5
b1100 T
03
0t
b0 &"
1x
b1100 _
b1011 S
b1100 8
b1100 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b1011 %"
b1011 '"
b1011 )"
b1100 Q
b1100 P
b1100 d
b1011 R
b1011 e
b1011 g
b1011 ^
b1011 `
b1011 b
b10101 6"
1,
#680
0,
#685
1J
1]
b1100 #
b1100 9
b1100 y
13
1t
b1100 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b10110 6"
1,
#690
0,
#695
0J
0]
b0 #
b0 9
b0 y
b1101 5
b1101 T
03
0t
b0 &"
1x
b1101 _
b1100 S
b1101 8
b1101 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b1100 %"
b1100 '"
b1100 )"
b1101 Q
b1101 P
b1101 d
b1100 R
b1100 e
b1100 g
b1100 ^
b1100 `
b1100 b
b10111 6"
1,
#700
0,
#705
1J
1]
b1101 #
b1101 9
b1101 y
13
1t
b1101 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b11000 6"
1,
#710
0,
#715
0J
0]
b0 #
b0 9
b0 y
b1110 5
b1110 T
03
0t
b0 &"
1x
b1110 _
b1101 S
b1110 8
b1110 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b1101 %"
b1101 '"
b1101 )"
b1110 Q
b1110 P
b1110 d
b1101 R
b1101 e
b1101 g
b1101 ^
b1101 `
b1101 b
b11001 6"
1,
#720
0,
#725
1J
1]
b1110 #
b1110 9
b1110 y
13
1t
b1110 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b11010 6"
1,
#730
0,
#735
0J
0]
b0 #
b0 9
b0 y
b1111 5
b1111 T
03
0t
b0 &"
1x
b1111 _
b1110 S
b1111 8
b1111 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b1110 %"
b1110 '"
b1110 )"
b1111 Q
b1111 P
b1111 d
b1110 R
b1110 e
b1110 g
b1110 ^
b1110 `
b1110 b
b11011 6"
1,
#740
0,
#745
1J
1]
b1111 #
b1111 9
b1111 y
13
1t
b1111 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b11100 6"
1,
#750
0,
#755
0J
0]
b0 #
b0 9
b0 y
b10000 5
b10000 T
03
0t
b0 &"
1x
b10000 _
b1111 S
b10000 8
b10000 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b1111 %"
b1111 '"
b1111 )"
b10000 Q
b10000 P
b10000 d
b1111 R
b1111 e
b1111 g
b1111 ^
b1111 `
b1111 b
b11101 6"
1,
#760
0,
#765
1J
1]
b10000 #
b10000 9
b10000 y
13
1t
b10000 &"
0x
b0 8
b0 n
0A
1B
b0 r
b0 q
b0 0"
b11 s
b11 1"
b11 3"
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b11110 6"
1,
#770
0,
#775
0J
0]
b0 #
b0 9
b0 y
1U
b10001 5
b10001 T
03
0t
b0 &"
1x
b10001 _
b0 S
b10001 8
b10001 n
1A
0B
b1 r
b1 q
b1 0"
b0 s
b0 1"
b0 3"
b0 v
b0 u
b0 +"
b11 w
b11 ,"
b11 ."
b10000 %"
b10000 '"
b10000 )"
b10001 Q
b10001 P
b10001 d
b10000 R
b10000 e
b10000 g
b10000 ^
b10000 `
b10000 b
b11111 6"
1,
#780
0,
#785
1J
1]
b10001 #
b10001 9
b10001 y
13
1t
b10001 &"
0x
b0 8
b0 n
0A
1B
b10 r
b10 q
b10 0"
b1 s
b1 1"
b1 3"
b1 v
b1 u
b1 +"
b0 w
b0 ,"
b0 ."
b0 %"
b0 '"
b0 )"
b100000 6"
1,
#790
0,
#795
0p
0@
06
1%
0J
0]
b0 #
b0 9
b0 y
1U
b10001 5
b10001 T
03
0t
b0 &"
1x
14
b10 _
b1 S
b10001 8
b10001 n
1A
0B
b11 r
b11 q
b11 0"
b10 s
b10 1"
b10 3"
b10 v
b10 u
b10 +"
b1 w
b1 ,"
b1 ."
b10001 %"
b10001 '"
b10001 )"
b10010 Q
b10010 P
b10010 d
b10001 R
b10001 e
b10001 g
b10001 ^
b10001 `
b10001 b
b100001 6"
1,
#800
0,
#805
0z
0$"
0o
1C
b0 #
b0 9
b0 y
1"
b10001 &"
0x
b11 v
b11 u
b11 +"
b10 w
b10 ,"
b10 ."
b0 %"
b0 '"
b0 )"
b100010 6"
1,
#810
0,
#815
b100011 6"
1,
#820
0,
#825
b100100 6"
1,
#830
0,
#835
b100101 6"
1,
#840
0,
#845
b100110 6"
1,
#850
0,
#855
b100111 6"
1,
#860
0,
#865
b101000 6"
1,
#870
0,
#875
b101001 6"
1,
#880
0,
#885
b101010 6"
1,
#890
0,
#895
b101011 6"
1,
#900
0,
#905
b101100 6"
1,
#910
0,
#915
b101101 6"
1,
#920
0,
#925
b101110 6"
1,
#930
0,
#935
b101111 6"
1,
#940
0,
#945
b110000 6"
1,
#950
0,
#955
b110001 6"
1,
#960
0,
#965
0.
b110010 6"
1,
#970
0,
#975
1,
#980
0,
#985
1,
#990
0,
#995
1,
#1000
0,
#1005
1,
#1010
0,
#1015
1,
#1020
0,
#1025
1,
#1030
0,
#1035
1,
#1040
0,
#1045
1,
#1050
0,
#1055
1,
#1060
0,
#1065
1,
#1070
0,
#1075
1,
#1080
0,
#1085
1,
#1090
0,
#1095
1,
#1100
0,
#1105
1,
#1110
0,
#1115
1,
#1120
0,
#1125
1,
#1130
0,
#1135
1,
#1140
0,
#1145
1,
#1150
0,
#1155
1,
#1160
0,
#1165
1,
#1170
0,
#1175
1,
#1180
0,
#1185
1,
#1190
0,
#1195
1,
#1200
0,
#1205
1,
#1210
0,
#1215
1,
#1220
0,
#1225
1,
#1230
0,
#1235
1,
#1240
0,
#1245
1,
#1250
0,
#1255
1,
#1260
0,
#1265
1,
#1270
0,
#1275
1,
#1280
0,
#1285
1,
#1290
0,
#1295
1,
#1300
0,
#1305
1,
#1310
0,
#1315
1,
#1320
0,
#1325
1,
#1330
0,
#1335
1,
#1340
0,
#1345
1,
#1350
0,
#1355
1,
#1360
0,
#1365
1,
#1370
0,
#1375
1,
#1380
0,
#1385
1,
#1390
0,
#1395
1,
#1400
0,
#1405
1,
#1410
0,
#1415
1,
#1420
0,
#1425
1,
#1430
0,
#1435
1,
#1440
0,
#1445
1,
#1450
0,
#1455
1,
#1460
0,
#1465
1,
#1470
0,
#1475
1,
#1480
0,
#1485
1,
#1490
0,
#1495
1,
#1500
0,
#1505
1,
#1510
0,
#1515
1,
#1520
0,
#1525
1,
#1530
0,
#1535
1,
#1540
0,
#1545
1,
#1550
0,
#1555
1,
#1560
0,
#1565
1,
#1570
0,
#1575
1,
#1580
0,
#1585
1,
#1590
0,
#1595
1,
#1600
0,
#1605
1,
#1610
0,
#1615
1,
#1620
0,
#1625
1,
#1630
0,
#1635
1,
#1640
0,
#1645
1,
#1650
0,
#1655
1,
#1660
0,
#1665
1,
#1670
0,
#1675
1,
#1680
0,
#1685
1,
#1690
0,
#1695
1,
#1700
0,
#1705
1,
#1710
0,
#1715
1,
#1720
0,
#1725
1,
#1730
0,
#1735
1,
#1740
0,
#1745
1,
#1750
0,
#1755
1,
#1760
0,
#1765
1,
#1770
0,
#1775
1,
#1780
0,
#1785
1,
#1790
0,
#1795
1,
#1800
0,
#1805
1,
#1810
0,
#1815
1,
#1820
0,
#1825
1,
#1830
0,
#1835
1,
#1840
0,
#1845
1,
#1850
0,
#1855
1,
#1860
0,
#1865
1,
#1870
0,
#1875
1,
#1880
0,
#1885
1,
#1890
0,
#1895
1,
#1900
0,
#1905
1,
#1910
0,
#1915
1,
#1920
0,
#1925
1,
#1930
0,
#1935
1,
#1940
0,
#1945
1,
#1950
0,
#1955
1,
#1960
0,
#1965
1,
