{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733765669637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733765669644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 20:34:29 2024 " "Processing started: Mon Dec 09 20:34:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733765669644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765669644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_3s -c lab_3s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_3s -c lab_3s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765669645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733765670344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733765670344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_log.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_log.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_LOG " "Found entity 1: b2bd_LOG" {  } { { "b2bd_LOG.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_LOG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_b2bd_log.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_b2bd_log.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_b2bd_LOG " "Found entity 1: tb_b2bd_LOG" {  } { { "tb_b2bd_LOG.sv" "" { Text "D:/repos/verilog/lab_3s/tb_b2bd_LOG.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_ROM " "Found entity 1: b2bd_ROM" {  } { { "b2bd_ROM.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_3s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_3s " "Found entity 1: lab_3s" {  } { { "lab_3s.sv" "" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_SR " "Found entity 1: b2bd_SR" {  } { { "b2bd_SR.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_SR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_b2bd_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_b2bd_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_b2bd_SR " "Found entity 1: tb_b2bd_SR" {  } { { "tb_b2bd_SR.sv" "" { Text "D:/repos/verilog/lab_3s/tb_b2bd_SR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_b2bd_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_b2bd_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_b2bd_ROM " "Found entity 1: tb_b2bd_ROM" {  } { { "tb_b2bd_ROM.sv" "" { Text "D:/repos/verilog/lab_3s/tb_b2bd_ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765678608 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab_3s.sv(20) " "Verilog HDL Instantiation warning at lab_3s.sv(20): instance has no name" {  } { { "lab_3s.sv" "" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733765678609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab_3s.sv(29) " "Verilog HDL Instantiation warning at lab_3s.sv(29): instance has no name" {  } { { "lab_3s.sv" "" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733765678609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab_3s.sv(35) " "Verilog HDL Instantiation warning at lab_3s.sv(35): instance has no name" {  } { { "lab_3s.sv" "" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733765678610 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab_3s.sv(41) " "Verilog HDL Instantiation warning at lab_3s.sv(41): instance has no name" {  } { { "lab_3s.sv" "" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733765678610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_3s " "Elaborating entity \"lab_3s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733765678674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ss_cntr.sv 1 1 " "Using design file ss_cntr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr ss_cntr:comb_3 " "Elaborating entity \"ss_cntr\" for hierarchy \"ss_cntr:comb_3\"" {  } { { "lab_3s.sv" "comb_3" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_rg.sv 1 1 " "Using design file d_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "D:/repos/verilog/lab_3s/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678717 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg ss_cntr:comb_3\|d_rg:d_rg_inst " "Elaborating entity \"d_rg\" for hierarchy \"ss_cntr:comb_3\|d_rg:d_rg_inst\"" {  } { { "ss_cntr.sv" "d_rg_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rst_rg.sv 1 1 " "Using design file rst_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "rst_rg.sv" "" { Text "D:/repos/verilog/lab_3s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678740 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_rg ss_cntr:comb_3\|rst_rg:rst_rg_inst " "Elaborating entity \"rst_rg\" for hierarchy \"ss_cntr:comb_3\|rst_rg:rst_rg_inst\"" {  } { { "ss_cntr.sv" "rst_rg_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678740 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.sv " "Entity \"MUX\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "D:/repos/verilog/lab_3s/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733765678761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.sv 1 1 " "Using design file mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.sv" "" { Text "D:/repos/verilog/lab_3s/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX ss_cntr:comb_3\|MUX:MUX_inst " "Elaborating entity \"MUX\" for hierarchy \"ss_cntr:comb_3\|MUX:MUX_inst\"" {  } { { "ss_cntr.sv" "MUX_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.sv 1 1 " "Using design file fsm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.sv" "" { Text "D:/repos/verilog/lab_3s/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678783 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM ss_cntr:comb_3\|FSM:FSM_inst " "Elaborating entity \"FSM\" for hierarchy \"ss_cntr:comb_3\|FSM:FSM_inst\"" {  } { { "ss_cntr.sv" "FSM_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_div.sv 1 1 " "Using design file cnt_div.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "D:/repos/verilog/lab_3s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div ss_cntr:comb_3\|cnt_div:cnt_div_inst " "Elaborating entity \"cnt_div\" for hierarchy \"ss_cntr:comb_3\|cnt_div:cnt_div_inst\"" {  } { { "ss_cntr.sv" "cnt_div_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678806 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b2ss.sv 1 1 " "Using design file b2ss.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "D:/repos/verilog/lab_3s/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss ss_cntr:comb_3\|b2ss:b2ss_inst " "Elaborating entity \"b2ss\" for hierarchy \"ss_cntr:comb_3\|b2ss:b2ss_inst\"" {  } { { "ss_cntr.sv" "b2ss_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678829 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.data_a 0 b2ss.sv(7) " "Net \"arr.data_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/repos/verilog/lab_3s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678830 "|lab_3s|ss_cntr:comb_3|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.waddr_a 0 b2ss.sv(7) " "Net \"arr.waddr_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/repos/verilog/lab_3s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678830 "|lab_3s|ss_cntr:comb_3|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "arr.we_a 0 b2ss.sv(7) " "Net \"arr.we_a\" at b2ss.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "D:/repos/verilog/lab_3s/b2ss.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678830 "|lab_3s|ss_cntr:comb_3|b2ss:b2ss_inst"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ss_rg.sv(9) " "Verilog HDL information at ss_rg.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "ss_rg.sv" "" { Text "D:/repos/verilog/lab_3s/ss_rg.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733765678850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ss_rg.sv 1 1 " "Using design file ss_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "D:/repos/verilog/lab_3s/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg ss_cntr:comb_3\|ss_rg:ss_rg_inst " "Elaborating entity \"ss_rg\" for hierarchy \"ss_cntr:comb_3\|ss_rg:ss_rg_inst\"" {  } { { "ss_cntr.sv" "ss_rg_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dig_rg.sv(9) " "Verilog HDL information at dig_rg.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "dig_rg.sv" "" { Text "D:/repos/verilog/lab_3s/dig_rg.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733765678872 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dig_rg.sv 1 1 " "Using design file dig_rg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "D:/repos/verilog/lab_3s/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765678873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733765678873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg ss_cntr:comb_3\|dig_rg:dig_rg_inst " "Elaborating entity \"dig_rg\" for hierarchy \"ss_cntr:comb_3\|dig_rg:dig_rg_inst\"" {  } { { "ss_cntr.sv" "dig_rg_inst" { Text "D:/repos/verilog/lab_3s/ss_cntr.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bd_ROM b2bd_ROM:comb_4 " "Elaborating entity \"b2bd_ROM\" for hierarchy \"b2bd_ROM:comb_4\"" {  } { { "lab_3s.sv" "comb_4" { Text "D:/repos/verilog/lab_3s/lab_3s.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765678875 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.data_a 0 b2bd_ROM.sv(7) " "Net \"bd_ROM.data_a\" at b2bd_ROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_ROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678875 "|lab_3s|b2bd_ROM:comb_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.waddr_a 0 b2bd_ROM.sv(7) " "Net \"bd_ROM.waddr_a\" at b2bd_ROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_ROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678875 "|lab_3s|b2bd_ROM:comb_4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bd_ROM.we_a 0 b2bd_ROM.sv(7) " "Net \"bd_ROM.we_a\" at b2bd_ROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "b2bd_ROM.sv" "" { Text "D:/repos/verilog/lab_3s/b2bd_ROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733765678876 "|lab_3s|b2bd_ROM:comb_4"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733765679024 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733765679024 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ss_cntr:comb_3\|b2ss:b2ss_inst\|arr " "RAM logic \"ss_cntr:comb_3\|b2ss:b2ss_inst\|arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "arr" { Text "D:/repos/verilog/lab_3s/b2ss.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733765679055 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733765679055 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "b2bd_ROM:comb_4\|bd_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"b2bd_ROM:comb_4\|bd_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab_3s.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter INIT_FILE set to db/lab_3s.ram0_b2bd_ROM_e400703.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733765679079 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733765679079 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733765679079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b2bd_ROM:comb_4\|altsyncram:bd_ROM_rtl_0 " "Elaborated megafunction instantiation \"b2bd_ROM:comb_4\|altsyncram:bd_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765679166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b2bd_ROM:comb_4\|altsyncram:bd_ROM_rtl_0 " "Instantiated megafunction \"b2bd_ROM:comb_4\|altsyncram:bd_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab_3s.ram0_b2bd_ROM_e400703.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab_3s.ram0_b2bd_ROM_e400703.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733765679166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733765679166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vl61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vl61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vl61 " "Found entity 1: altsyncram_vl61" {  } { { "db/altsyncram_vl61.tdf" "" { Text "D:/repos/verilog/lab_3s/db/altsyncram_vl61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733765679223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765679223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733765679488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733765679768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/repos/verilog/lab_3s/output_files/lab_3s.map.smsg " "Generated suppressed messages file D:/repos/verilog/lab_3s/output_files/lab_3s.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765679805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733765679905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733765679905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733765679954 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733765679954 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733765679954 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733765679954 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733765679954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733765679980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 20:34:39 2024 " "Processing ended: Mon Dec 09 20:34:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733765679980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733765679980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733765679980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733765679980 ""}
