{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681951419809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681951419810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 21:43:39 2023 " "Processing started: Wed Apr 19 21:43:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681951419810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681951419810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro " "Command: quartus_map --read_settings_files=on --write_settings_files=off letreiro -c letreiro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681951419810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681951420436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letreiro.v 1 1 " "Found 1 design units, including 1 entities, in source file letreiro.v" { { "Info" "ISGN_ENTITY_NAME" "1 letreiro " "Found entity 1: letreiro" {  } { { "letreiro.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisordefrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisordefrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "DivisorDeFrequencia.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl1.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL1 " "Found entity 1: RegistradorL1" {  } { { "RegistradorL1.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl2.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL2 " "Found entity 1: RegistradorL2" {  } { { "RegistradorL2.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl3.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL3 " "Found entity 1: RegistradorL3" {  } { { "RegistradorL3.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl4.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL4 " "Found entity 1: RegistradorL4" {  } { { "RegistradorL4.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorl5.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorl5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorL5 " "Found entity 1: RegistradorL5" {  } { { "RegistradorL5.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopD " "Found entity 1: FlipflopD" {  } { { "FlipflopD.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/FlipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/Multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizdeleds.v 1 1 " "Found 1 design units, including 1 entities, in source file matrizdeleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizDeLEDs " "Found entity 1: MatrizDeLEDs" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/FlipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxparacoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file muxparacoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXParaColuna " "Found entity 1: MUXParaColuna" {  } { { "MUXParaColuna.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MUXParaColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/FFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisordefrequencia2.v 1 1 " "Found 1 design units, including 1 entities, in source file divisordefrequencia2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia2 " "Found entity 1: DivisorDeFrequencia2" {  } { { "DivisorDeFrequencia2.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/DivisorDeFrequencia2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.v 1 1 " "Found 1 design units, including 1 entities, in source file ffjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "FFJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/FFJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcomjk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorcomjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorComJK " "Found entity 1: divisorComJK" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681951420609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681951420609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 divisorComJK.v(9) " "Verilog HDL Implicit Net warning at divisorComJK.v(9): created implicit net for \"s3\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 divisorComJK.v(10) " "Verilog HDL Implicit Net warning at divisorComJK.v(10): created implicit net for \"s4\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 divisorComJK.v(12) " "Verilog HDL Implicit Net warning at divisorComJK.v(12): created implicit net for \"s6\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 divisorComJK.v(13) " "Verilog HDL Implicit Net warning at divisorComJK.v(13): created implicit net for \"s7\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 divisorComJK.v(14) " "Verilog HDL Implicit Net warning at divisorComJK.v(14): created implicit net for \"s8\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 divisorComJK.v(15) " "Verilog HDL Implicit Net warning at divisorComJK.v(15): created implicit net for \"s9\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 divisorComJK.v(16) " "Verilog HDL Implicit Net warning at divisorComJK.v(16): created implicit net for \"s10\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 divisorComJK.v(17) " "Verilog HDL Implicit Net warning at divisorComJK.v(17): created implicit net for \"s11\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 divisorComJK.v(18) " "Verilog HDL Implicit Net warning at divisorComJK.v(18): created implicit net for \"s12\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 divisorComJK.v(19) " "Verilog HDL Implicit Net warning at divisorComJK.v(19): created implicit net for \"s13\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 divisorComJK.v(20) " "Verilog HDL Implicit Net warning at divisorComJK.v(20): created implicit net for \"s14\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 divisorComJK.v(21) " "Verilog HDL Implicit Net warning at divisorComJK.v(21): created implicit net for \"s15\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s16 divisorComJK.v(22) " "Verilog HDL Implicit Net warning at divisorComJK.v(22): created implicit net for \"s16\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s17 divisorComJK.v(23) " "Verilog HDL Implicit Net warning at divisorComJK.v(23): created implicit net for \"s17\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s18 divisorComJK.v(24) " "Verilog HDL Implicit Net warning at divisorComJK.v(24): created implicit net for \"s18\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s19 divisorComJK.v(25) " "Verilog HDL Implicit Net warning at divisorComJK.v(25): created implicit net for \"s19\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s20 divisorComJK.v(26) " "Verilog HDL Implicit Net warning at divisorComJK.v(26): created implicit net for \"s20\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s21 divisorComJK.v(27) " "Verilog HDL Implicit Net warning at divisorComJK.v(27): created implicit net for \"s21\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s22 divisorComJK.v(28) " "Verilog HDL Implicit Net warning at divisorComJK.v(28): created implicit net for \"s22\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s23 divisorComJK.v(29) " "Verilog HDL Implicit Net warning at divisorComJK.v(29): created implicit net for \"s23\"" {  } { { "divisorComJK.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681951420613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "letreiro " "Elaborating entity \"letreiro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681951420656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorComJK divisorComJK:inst " "Elaborating entity \"divisorComJK\" for hierarchy \"divisorComJK:inst\"" {  } { { "letreiro.v" "inst" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK divisorComJK:inst\|FFJK:inst1 " "Elaborating entity \"FFJK\" for hierarchy \"divisorComJK:inst\|FFJK:inst1\"" {  } { { "divisorComJK.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/divisorComJK.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL1 RegistradorL1:instL1 " "Elaborating entity \"RegistradorL1\" for hierarchy \"RegistradorL1:instL1\"" {  } { { "letreiro.v" "instL1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopD RegistradorL1:instL1\|FlipflopD:inst1 " "Elaborating entity \"FlipflopD\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\"" {  } { { "RegistradorL1.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/RegistradorL1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux " "Elaborating entity \"Multiplexador\" for hierarchy \"RegistradorL1:instL1\|FlipflopD:inst1\|Multiplexador:mux\"" {  } { { "FlipflopD.v" "mux" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/FlipflopD.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL2 RegistradorL2:instL2 " "Elaborating entity \"RegistradorL2\" for hierarchy \"RegistradorL2:instL2\"" {  } { { "letreiro.v" "instL2" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL3 RegistradorL3:instL3 " "Elaborating entity \"RegistradorL3\" for hierarchy \"RegistradorL3:instL3\"" {  } { { "letreiro.v" "instL3" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL4 RegistradorL4:instL4 " "Elaborating entity \"RegistradorL4\" for hierarchy \"RegistradorL4:instL4\"" {  } { { "letreiro.v" "instL4" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorL5 RegistradorL5:instL5 " "Elaborating entity \"RegistradorL5\" for hierarchy \"RegistradorL5:instL5\"" {  } { { "letreiro.v" "instL5" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizDeLEDs MatrizDeLEDs:inst1 " "Elaborating entity \"MatrizDeLEDs\" for hierarchy \"MatrizDeLEDs:inst1\"" {  } { { "letreiro.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/letreiro.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420809 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(32) " "Verilog HDL warning at MatrizDeLEDs.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681951420811 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(33) " "Verilog HDL warning at MatrizDeLEDs.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681951420811 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(34) " "Verilog HDL warning at MatrizDeLEDs.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681951420811 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(35) " "Verilog HDL warning at MatrizDeLEDs.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681951420811 "|letreiro|MatrizDeLEDs:inst1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MatrizDeLEDs.v(36) " "Verilog HDL warning at MatrizDeLEDs.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "MatrizDeLEDs.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1681951420811 "|letreiro|MatrizDeLEDs:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador MatrizDeLEDs:inst1\|Contador:inst1 " "Elaborating entity \"Contador\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\"" {  } { { "MatrizDeLEDs.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1 " "Elaborating entity \"FlipflopT\" for hierarchy \"MatrizDeLEDs:inst1\|Contador:inst1\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/Contador.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXParaColuna MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1 " "Elaborating entity \"MUXParaColuna\" for hierarchy \"MatrizDeLEDs:inst1\|MUXParaColuna:SaidaC1\"" {  } { { "MatrizDeLEDs.v" "SaidaC1" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI_Circuitos_Digitais/Problema_2/painel-eletronico-digital/MatrizDeLEDs.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681951420817 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "84 " "84 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1681951421283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681951421461 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681951421461 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681951421461 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681951421461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681951421729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 19 21:43:41 2023 " "Processing ended: Wed Apr 19 21:43:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681951421729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681951421729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681951421729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681951421729 ""}
