INFO-FLOW: Workspace C:/Users/Epoch/Desktop/Conv1d/solution1_base opened at Thu Mar 31 15:00:37 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.119 sec.
Command     ap_source done; 0.119 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-2 
Execute       ap_part_info -name xc7z020-clg400-2 -data single -quiet 
Command       ap_part_info done; 0.613 sec.
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-2 
Execute         ap_part_info -name xc7z020-clg400-2 -data resources 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.774 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-2 
Execute     ap_part_info -name xc7z020-clg400-2 -data resources 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 0.988 sec.
Execute   set_part xc7z020-clg400-2 
Execute     ap_part_info -name xc7z020-clg400-2 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-2 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-2 
Execute       ap_part_info -name xc7z020-clg400-2 -data resources 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     get_default_platform 
Command   set_part done; 0.203 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./Conv1d/solution1_base/directives.tcl 
Execute     set_directive_loop_tripcount -avg 32 conv1d/LOOP2 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=32 
Execute     set_directive_loop_tripcount -avg 16 compute_output/LOOP 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=16 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'Conv1d/conv1d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling Conv1d/conv1d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       is_encrypted Conv1d/conv1d.cpp 
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/vivado_tools_2019.2/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "Conv1d/conv1d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot" -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp" 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado_tools_2019.2/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E Conv1d/conv1d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp
Command       clang done; 1.717 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.671 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/vivado_tools_2019.2/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot" -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp"  -o "C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado_tools_2019.2/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/useless.bc
Command       clang done; 1.819 sec.
INFO-FLOW: Done: GCC PP time: 4.2 seconds per iteration
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=16 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=32 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd avg=16 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp std=gnu++98 -directive=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.645 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp std=gnu++98 -directive=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.046 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.diag.yml C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.out.log 2> C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/xilinx-dataflow-lawyer.conv1d.pp.0.cpp.err.log 
Command       ap_eval done; 0.599 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/tidy-3.1.conv1d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/tidy-3.1.conv1d.pp.0.cpp.out.log 2> C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/tidy-3.1.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 1.215 sec.
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/xilinx-legacy-rewriter.conv1d.pp.0.cpp.out.log 2> C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/xilinx-legacy-rewriter.conv1d.pp.0.cpp.err.log 
Command         ap_eval done; 0.552 sec.
Command       tidy_31 done; 1.807 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.44 sec.
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/vivado_tools_2019.2/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot" -I "E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.bc" 
INFO-FLOW: exec E:/vivado_tools_2019.2/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/vivado_tools_2019.2/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot -I E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.bc
Command       clang done; 1.95 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.g.bc -hls-opt -except-internalize conv1d -LE:/vivado_tools_2019.2/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g 
Command       llvm-ld done; 0.911 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.621 ; gain = 96.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.621 ; gain = 96.707
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.pp.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.pp.0.bc -disable-opt -LE:/vivado_tools_2019.2/Vivado/2019.2/win64/lib -lfloatconversion -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.531 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1d -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.0.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.146 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 186.621 ; gain = 96.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.1.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'load_bias' into 'compute_output' (Conv1d/conv1d.cpp:102) automatically.
INFO: [XFORM 203-602] Inlining function 'update_block' into 'conv1d' (Conv1d/conv1d.cpp:170) automatically.
Command         transform done; 0.282 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 186.621 ; gain = 96.707
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.g.1.bc to C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.1.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (Conv1d/conv1d.cpp:38) in function 'compute' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Conv1d/conv1d.cpp:40) in function 'compute' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (Conv1d/conv1d.cpp:41) in function 'compute' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'buff_out1.V' (Conv1d/conv1d.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buff_out2.V' (Conv1d/conv1d.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bias_buff.V' (Conv1d/conv1d.cpp:153) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buff_in1.V' (Conv1d/conv1d.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buff_in2.V' (Conv1d/conv1d.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V' (Conv1d/conv1d.cpp:93) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V' (Conv1d/conv1d.cpp:96) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.0.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.0.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.0.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.0.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.1.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.1.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.1.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.1.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.2.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.2.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.2.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.2.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.3.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.3.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.3.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.3.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.4.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.4.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.4.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.4.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.5.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.5.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.5.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.5.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.6.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.6.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.6.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.6.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.7.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.7.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.7.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.7.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.8.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.8.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.8.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.8.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.9.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.9.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.9.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.9.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.10.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.10.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.10.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.10.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.11.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.11.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.11.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.11.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.12.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.12.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.12.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.12.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.13.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.13.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.13.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.13.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.14.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.14.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.14.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.14.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.15.0' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.15.1' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.15.2' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff1.V.15.3' (Conv1d/conv1d.cpp:93) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.0.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.0.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.0.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.0.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.1.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.1.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.1.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.1.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.2.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.2.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.2.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.2.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.3.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.3.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.3.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.3.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.4.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.4.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.4.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.4.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.5.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.5.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.5.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.5.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.6.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.6.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.6.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.6.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.7.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.7.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.7.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.7.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.8.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.8.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.8.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.8.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.9.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.9.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.9.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.9.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.10.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.10.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.10.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.10.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.11.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.11.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.11.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.11.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.12.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.12.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.12.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.12.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.13.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.13.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.13.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.13.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.14.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.14.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.14.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.14.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.15.0' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.15.1' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.15.2' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_buff2.V.15.3' (Conv1d/conv1d.cpp:96) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.0.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.0.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.0.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.0.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.1.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.1.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.1.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.1.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.2.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.2.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.2.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.2.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.3.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.3.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.3.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.3.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.4.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.4.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.4.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.4.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.5.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.5.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.5.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.5.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.6.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.6.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.6.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.6.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.7.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.7.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.7.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.7.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.8.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.8.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.8.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.8.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.9.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.9.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.9.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.9.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.10.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.10.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.10.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.10.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.11.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.11.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.11.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.11.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.12.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.12.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.12.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.12.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.13.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.13.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.13.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.13.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.14.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.14.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.14.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.14.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.15.0' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.15.1' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.15.2' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff1.V.15.3' (Conv1d/conv1d.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.0.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.0.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.0.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.0.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.1.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.1.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.1.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.1.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.2.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.2.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.2.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.2.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.3.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.3.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.3.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.3.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.4.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.4.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.4.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.4.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.5.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.5.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.5.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.5.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.6.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.6.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.6.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.6.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.7.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.7.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.7.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.7.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.8.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.8.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.8.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.8.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.9.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.9.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.9.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.9.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.10.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.10.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.10.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.10.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.11.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.11.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.11.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.11.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.12.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.12.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.12.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.12.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.13.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.13.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.13.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.13.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.14.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.14.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.14.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.14.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.15.0' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.15.1' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.15.2' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_buff2.V.15.3' (Conv1d/conv1d.cpp:96) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'update_block' into 'conv1d' (Conv1d/conv1d.cpp:170) automatically.
Command         transform done; 10.896 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Conv1d/conv1d.cpp:38:26) to (Conv1d/conv1d.cpp:38:21) in function 'compute'... converting 641 basic blocks.
Command         transform done; 8.879 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 227.332 ; gain = 137.418
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.2.bc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Conv1d/conv1d.cpp:62:15) in function 'write_back'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (Conv1d/conv1d.cpp:73:15) in function 'write_back'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (Conv1d/conv1d.cpp:24:15) in function 'load_weight'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Conv1d/conv1d.cpp:23:14) in function 'load_weight'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Conv1d/conv1d.cpp:9:14) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (Conv1d/conv1d.cpp:37:13) in function 'compute'.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'B' (Conv1d/conv1d.cpp:165:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 3 on port 'weight.V' (Conv1d/conv1d.cpp:27:48). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 152 on port 'in.V' (Conv1d/conv1d.cpp:13:39). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'buff_out[0].V' (Conv1d/conv1d.cpp:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_buff[0].V' (Conv1d/conv1d.cpp:165:2)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_out[0].V' (Conv1d/conv1d.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'buff_in[0].V' (Conv1d/conv1d.cpp:15:5)
Command         transform done; 19.444 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 322.434 ; gain = 232.520
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 40.291 sec.
Command     elaborate done; 53.105 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1d' ...
Execute       ap_set_top_model conv1d 
Execute       get_model_list conv1d -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv1d 
Execute       preproc_iomode -model write_back 
Execute       preproc_iomode -model compute_output 
Execute       preproc_iomode -model compute 
Execute       preproc_iomode -model load_weight 
Execute       preproc_iomode -model load_input 
Execute       preproc_iomode -model load_bias 
Execute       get_model_list conv1d -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_bias load_input load_weight compute compute_output write_back conv1d
INFO-FLOW: Configuring Module : load_bias ...
Execute       set_default_model load_bias 
Execute       apply_spec_resource_limit load_bias 
INFO-FLOW: Configuring Module : load_input ...
Execute       set_default_model load_input 
Execute       apply_spec_resource_limit load_input 
INFO-FLOW: Configuring Module : load_weight ...
Execute       set_default_model load_weight 
Execute       apply_spec_resource_limit load_weight 
INFO-FLOW: Configuring Module : compute ...
Execute       set_default_model compute 
Execute       apply_spec_resource_limit compute 
INFO-FLOW: Configuring Module : compute_output ...
Execute       set_default_model compute_output 
Execute       apply_spec_resource_limit compute_output 
INFO-FLOW: Configuring Module : write_back ...
Execute       set_default_model write_back 
Execute       apply_spec_resource_limit write_back 
INFO-FLOW: Configuring Module : conv1d ...
Execute       set_default_model conv1d 
Execute       apply_spec_resource_limit conv1d 
INFO-FLOW: Model list for preprocess: load_bias load_input load_weight compute compute_output write_back conv1d
INFO-FLOW: Preprocessing Module: load_bias ...
Execute       set_default_model load_bias 
Execute       cdfg_preprocess -model load_bias 
Execute       rtl_gen_preprocess load_bias 
INFO-FLOW: Preprocessing Module: load_input ...
Execute       set_default_model load_input 
Execute       cdfg_preprocess -model load_input 
Execute       rtl_gen_preprocess load_input 
INFO-FLOW: Preprocessing Module: load_weight ...
Execute       set_default_model load_weight 
Execute       cdfg_preprocess -model load_weight 
Command       cdfg_preprocess done; 0.219 sec.
Execute       rtl_gen_preprocess load_weight 
INFO-FLOW: Preprocessing Module: compute ...
Execute       set_default_model compute 
Execute       cdfg_preprocess -model compute 
Execute       rtl_gen_preprocess compute 
INFO-FLOW: Preprocessing Module: compute_output ...
Execute       set_default_model compute_output 
Execute       cdfg_preprocess -model compute_output 
Command       cdfg_preprocess done; 0.501 sec.
Execute       rtl_gen_preprocess compute_output 
INFO-FLOW: Preprocessing Module: write_back ...
Execute       set_default_model write_back 
Execute       cdfg_preprocess -model write_back 
Execute       rtl_gen_preprocess write_back 
INFO-FLOW: Preprocessing Module: conv1d ...
Execute       set_default_model conv1d 
Execute       cdfg_preprocess -model conv1d 
Execute       rtl_gen_preprocess conv1d 
WARNING: [SYN 201-107] Renaming port name 'conv1d/IN' to 'conv1d/IN_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'conv1d/OUT' to 'conv1d/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: load_bias load_input load_weight compute compute_output write_back conv1d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_bias 
Execute       schedule -model load_bias 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.635 seconds; current allocated memory: 254.129 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.verbose.sched.rpt 
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.sched.adb -f 
INFO-FLOW: Finish scheduling load_bias.
Execute       set_default_model load_bias 
Execute       bind -model load_bias 
BIND OPTION: model=load_bias
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 254.590 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.verbose.bind.rpt 
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.bind.adb -f 
INFO-FLOW: Finish binding load_bias.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_input 
Execute       schedule -model load_input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 254.963 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.verbose.sched.rpt 
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.sched.adb -f 
INFO-FLOW: Finish scheduling load_input.
Execute       set_default_model load_input 
Execute       bind -model load_input 
BIND OPTION: model=load_input
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 255.260 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.verbose.bind.rpt 
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.bind.adb -f 
INFO-FLOW: Finish binding load_input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weight 
Execute       schedule -model load_weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.891 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 260.173 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.verbose.sched.rpt 
Command       syn_report done; 0.605 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.sched.adb -f 
Command       db_write done; 0.696 sec.
INFO-FLOW: Finish scheduling load_weight.
Execute       set_default_model load_weight 
Execute       bind -model load_weight 
BIND OPTION: model=load_weight
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.448 sec.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 266.857 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.verbose.bind.rpt 
Command       syn_report done; 0.704 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.bind.adb -f 
Command       db_write done; 0.791 sec.
INFO-FLOW: Finish binding load_weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute 
Execute       schedule -model compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.771 sec.
INFO: [HLS 200-111]  Elapsed time: 3.379 seconds; current allocated memory: 275.279 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.verbose.sched.rpt 
Command       syn_report done; 1.106 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.sched.adb -f 
Command       db_write done; 1.041 sec.
INFO-FLOW: Finish scheduling compute.
Execute       set_default_model compute 
Execute       bind -model compute 
BIND OPTION: model=compute
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.903 sec.
INFO: [HLS 200-111]  Elapsed time: 3.147 seconds; current allocated memory: 287.656 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.verbose.bind.rpt 
Command       syn_report done; 2.606 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.bind.adb -f 
Command       db_write done; 1.227 sec.
INFO-FLOW: Finish binding compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_output 
Execute       schedule -model compute_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.414 sec.
INFO: [HLS 200-111]  Elapsed time: 4.392 seconds; current allocated memory: 294.662 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.verbose.sched.rpt 
Command       syn_report done; 0.492 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.sched.adb -f 
Command       db_write done; 0.683 sec.
INFO-FLOW: Finish scheduling compute_output.
Execute       set_default_model compute_output 
Execute       bind -model compute_output 
BIND OPTION: model=compute_output
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.66 sec.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 302.471 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.verbose.bind.rpt 
Command       syn_report done; 2.074 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.bind.adb -f 
Command       db_write done; 0.748 sec.
INFO-FLOW: Finish binding compute_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back 
Execute       schedule -model write_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buff_out_0_V_load_2', Conv1d/conv1d.cpp:78) on array 'buff_out_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buff_out_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111]  Elapsed time: 3.166 seconds; current allocated memory: 305.900 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.verbose.sched.rpt 
Command       syn_report done; 0.323 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.sched.adb -f 
Command       db_write done; 0.107 sec.
INFO-FLOW: Finish scheduling write_back.
Execute       set_default_model write_back 
Execute       bind -model write_back 
BIND OPTION: model=write_back
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 307.010 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.verbose.bind.rpt 
Command       syn_report done; 0.217 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding write_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1d 
Execute       schedule -model conv1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.bias_buff.V.addr.1.bias.V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 307.572 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.verbose.sched.rpt 
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.sched.adb -f 
INFO-FLOW: Finish scheduling conv1d.
Execute       set_default_model conv1d 
Execute       bind -model conv1d 
BIND OPTION: model=conv1d
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.019 sec.
INFO: [HLS 200-111]  Elapsed time: 2.269 seconds; current allocated memory: 311.064 MB.
Execute       syn_report -verbosereport -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.verbose.bind.rpt 
Command       syn_report done; 1.755 sec.
Execute       db_write -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.bind.adb -f 
INFO-FLOW: Finish binding conv1d.
Execute       get_model_list conv1d -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_bias 
Execute       rtl_gen_preprocess load_input 
Execute       rtl_gen_preprocess load_weight 
Execute       rtl_gen_preprocess compute 
Execute       rtl_gen_preprocess compute_output 
Execute       rtl_gen_preprocess write_back 
Execute       rtl_gen_preprocess conv1d 
INFO-FLOW: Model list for RTL generation: load_bias load_input load_weight compute compute_output write_back conv1d
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_bias -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1d_mux_164_16_1_1' to 'conv1d_mux_164_16bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1d_mux_164_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias'.
INFO: [HLS 200-111]  Elapsed time: 2.014 seconds; current allocated memory: 314.447 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_bias -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/load_bias -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl load_bias -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/load_bias 
Execute       gen_rtl load_bias -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/load_bias 
Execute       syn_report -csynth -model load_bias -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_bias_csynth.rpt 
Execute       syn_report -rtlxml -model load_bias -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_bias_csynth.xml 
Execute       syn_report -verbosereport -model load_bias -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.verbose.rpt 
Execute       db_write -model load_bias -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.adb 
Execute       gen_tb_info load_bias -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_input -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1d_urem_10ns_9ns_10_14_1' to 'conv1d_urem_10ns_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1d_urem_10ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 315.443 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_input -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/load_input -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl load_input -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/load_input 
Execute       gen_rtl load_input -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/load_input 
Execute       syn_report -csynth -model load_input -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_input_csynth.rpt 
Execute       syn_report -rtlxml -model load_input -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_input_csynth.xml 
Execute       syn_report -verbosereport -model load_input -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.verbose.rpt 
Execute       db_write -model load_input -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.adb 
Execute       gen_tb_info load_input -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_weight -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1d_urem_8ns_3ns_8_12_1' to 'conv1d_urem_8ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1d_urem_8ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight'.
Command       create_rtl_model done; 3.254 sec.
INFO: [HLS 200-111]  Elapsed time: 3.667 seconds; current allocated memory: 403.636 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weight -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/load_weight -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl load_weight -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/load_weight 
Execute       gen_rtl load_weight -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/load_weight 
Execute       syn_report -csynth -model load_weight -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_weight_csynth.rpt 
Command       syn_report done; 0.149 sec.
Execute       syn_report -rtlxml -model load_weight -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/load_weight_csynth.xml 
Execute       syn_report -verbosereport -model load_weight -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.verbose.rpt 
Command       syn_report done; 0.93 sec.
Execute       db_write -model load_weight -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.adb 
Command       db_write done; 0.896 sec.
Execute       gen_tb_info load_weight -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1d_mux_32_16_1_1' to 'conv1d_mux_32_16_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_mul_mul_16s_16s_32_1_1' to 'conv1d_mul_mul_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv1d_mul_mul_16fYi': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv1d_mux_32_16_eOg': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
Command       create_rtl_model done; 0.722 sec.
INFO: [HLS 200-111]  Elapsed time: 4.64 seconds; current allocated memory: 426.660 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/compute -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl compute -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/compute 
Execute       gen_rtl compute -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/compute 
Execute       syn_report -csynth -model compute -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/compute_csynth.rpt 
Command       syn_report done; 1.217 sec.
Execute       syn_report -rtlxml -model compute -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/compute_csynth.xml 
Command       syn_report done; 0.495 sec.
Execute       syn_report -verbosereport -model compute -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.verbose.rpt 
Command       syn_report done; 2.967 sec.
Execute       db_write -model compute -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.adb 
Command       db_write done; 3.009 sec.
Execute       gen_tb_info compute -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_output -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in1_0_V' to 'compute_output_bug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in1_1_V' to 'compute_output_buhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in1_2_V' to 'compute_output_buibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in1_3_V' to 'compute_output_bujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in2_0_V' to 'compute_output_bukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in2_1_V' to 'compute_output_bulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in2_2_V' to 'compute_output_bumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'compute_output_buff_in2_3_V' to 'compute_output_buncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output'.
Command       create_rtl_model done; 2.07 sec.
INFO: [HLS 200-111]  Elapsed time: 13.297 seconds; current allocated memory: 489.725 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_output -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/compute_output -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl compute_output -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/compute_output 
Execute       gen_rtl compute_output -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/compute_output 
Execute       syn_report -csynth -model compute_output -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/compute_output_csynth.rpt 
Command       syn_report done; 0.172 sec.
Execute       syn_report -rtlxml -model compute_output -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/compute_output_csynth.xml 
Execute       syn_report -verbosereport -model compute_output -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.verbose.rpt 
Command       syn_report done; 2.299 sec.
Execute       db_write -model compute_output -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.adb 
Command       db_write done; 1.115 sec.
Execute       gen_tb_info compute_output -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_back -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'conv1d_mux_164_16bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_back'.
INFO: [HLS 200-111]  Elapsed time: 5.872 seconds; current allocated memory: 495.097 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_back -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/write_back -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl write_back -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/write_back 
Execute       gen_rtl write_back -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/write_back 
Execute       syn_report -csynth -model write_back -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/write_back_csynth.rpt 
Execute       syn_report -rtlxml -model write_back -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/write_back_csynth.xml 
Execute       syn_report -verbosereport -model write_back -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.verbose.rpt 
Command       syn_report done; 0.261 sec.
Execute       db_write -model write_back -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.adb 
Command       db_write done; 0.433 sec.
Execute       gen_tb_info write_back -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv1d -vendor xilinx -mg_file C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/IN_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/W' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/OUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/weight_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/bias_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/ch_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/ch_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1d/pool' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'weight_V', 'bias_V', 'ch_in', 'ch_out', 'size' and 'pool' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_0_V' to 'conv1d_buff_out1_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_1_V' to 'conv1d_buff_out1_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_2_V' to 'conv1d_buff_out1_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_3_V' to 'conv1d_buff_out1_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_4_V' to 'conv1d_buff_out1_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_5_V' to 'conv1d_buff_out1_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_6_V' to 'conv1d_buff_out1_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_7_V' to 'conv1d_buff_out1_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_8_V' to 'conv1d_buff_out1_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_9_V' to 'conv1d_buff_out1_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_10_V' to 'conv1d_buff_out1_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_11_V' to 'conv1d_buff_out1_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_12_V' to 'conv1d_buff_out1_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_13_V' to 'conv1d_buff_out1_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_14_V' to 'conv1d_buff_out1_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out1_15_V' to 'conv1d_buff_out1_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_0_V' to 'conv1d_buff_out2_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_1_V' to 'conv1d_buff_out2_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_2_V' to 'conv1d_buff_out2_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_3_V' to 'conv1d_buff_out2_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_4_V' to 'conv1d_buff_out2_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_5_V' to 'conv1d_buff_out2_JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_6_V' to 'conv1d_buff_out2_KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_7_V' to 'conv1d_buff_out2_Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_8_V' to 'conv1d_buff_out2_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_9_V' to 'conv1d_buff_out2_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_10_V' to 'conv1d_buff_out2_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_11_V' to 'conv1d_buff_out2_PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_12_V' to 'conv1d_buff_out2_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_13_V' to 'conv1d_buff_out2_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_14_V' to 'conv1d_buff_out2_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_buff_out2_15_V' to 'conv1d_buff_out2_Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_0_V' to 'conv1d_bias_buff_UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_1_V' to 'conv1d_bias_buff_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_2_V' to 'conv1d_bias_buff_WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_3_V' to 'conv1d_bias_buff_Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_4_V' to 'conv1d_bias_buff_Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_5_V' to 'conv1d_bias_buff_Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_6_V' to 'conv1d_bias_buff_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_7_V' to 'conv1d_bias_buff_1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_8_V' to 'conv1d_bias_buff_2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_9_V' to 'conv1d_bias_buff_3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_10_V' to 'conv1d_bias_buff_4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_11_V' to 'conv1d_bias_buff_5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_12_V' to 'conv1d_bias_buff_6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_13_V' to 'conv1d_bias_buff_7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_14_V' to 'conv1d_bias_buff_8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1d_bias_buff_15_V' to 'conv1d_bias_buff_9j0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1d'.
Command       create_rtl_model done; 1.315 sec.
INFO: [HLS 200-111]  Elapsed time: 2.619 seconds; current allocated memory: 500.046 MB.
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1d -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/systemc/conv1d -synmodules load_bias load_input load_weight compute compute_output write_back conv1d 
Execute       gen_rtl conv1d -istop -style xilinx -f -lang vhdl -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/vhdl/conv1d 
Command       gen_rtl done; 0.136 sec.
Execute       gen_rtl conv1d -istop -style xilinx -f -lang vlog -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/verilog/conv1d 
Execute       syn_report -csynth -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/conv1d_csynth.rpt 
Execute       syn_report -rtlxml -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/syn/report/conv1d_csynth.xml 
Execute       syn_report -verbosereport -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.verbose.rpt 
Command       syn_report done; 1.993 sec.
Execute       db_write -model conv1d -f -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.adb 
Command       db_write done; 0.429 sec.
Execute       gen_tb_info conv1d -p C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d 
Execute       export_constraint_db -f -tool general -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute       syn_report -designview -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.design.xml 
Command       syn_report done; 1.703 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model conv1d -o C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks conv1d 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain conv1d 
INFO-FLOW: Model list for RTL component generation: load_bias load_input load_weight compute compute_output write_back conv1d
INFO-FLOW: Handling components in module [load_bias] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
INFO-FLOW: Found component conv1d_mux_164_16bkb.
INFO-FLOW: Append model conv1d_mux_164_16bkb
INFO-FLOW: Handling components in module [load_input] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
INFO-FLOW: Found component conv1d_urem_10ns_cud.
INFO-FLOW: Append model conv1d_urem_10ns_cud
INFO-FLOW: Handling components in module [load_weight] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
INFO-FLOW: Found component conv1d_urem_8ns_3dEe.
INFO-FLOW: Append model conv1d_urem_8ns_3dEe
INFO-FLOW: Handling components in module [compute] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
INFO-FLOW: Found component conv1d_mux_32_16_eOg.
INFO-FLOW: Append model conv1d_mux_32_16_eOg
INFO-FLOW: Found component conv1d_mul_mul_16fYi.
INFO-FLOW: Append model conv1d_mul_mul_16fYi
INFO-FLOW: Handling components in module [compute_output] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
INFO-FLOW: Found component compute_output_bug8j.
INFO-FLOW: Append model compute_output_bug8j
INFO-FLOW: Handling components in module [write_back] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
INFO-FLOW: Handling components in module [conv1d] ... 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
INFO-FLOW: Found component conv1d_buff_out1_ocq.
INFO-FLOW: Append model conv1d_buff_out1_ocq
INFO-FLOW: Found component conv1d_bias_buff_UhA.
INFO-FLOW: Append model conv1d_bias_buff_UhA
INFO-FLOW: Found component conv1d_CTRL_s_axi.
INFO-FLOW: Append model conv1d_CTRL_s_axi
INFO-FLOW: Found component conv1d_IN_r_m_axi.
INFO-FLOW: Append model conv1d_IN_r_m_axi
INFO-FLOW: Found component conv1d_W_m_axi.
INFO-FLOW: Append model conv1d_W_m_axi
INFO-FLOW: Found component conv1d_B_m_axi.
INFO-FLOW: Append model conv1d_B_m_axi
INFO-FLOW: Found component conv1d_OUT_r_m_axi.
INFO-FLOW: Append model conv1d_OUT_r_m_axi
INFO-FLOW: Append model load_bias
INFO-FLOW: Append model load_input
INFO-FLOW: Append model load_weight
INFO-FLOW: Append model compute
INFO-FLOW: Append model compute_output
INFO-FLOW: Append model write_back
INFO-FLOW: Append model conv1d
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv1d_mux_164_16bkb conv1d_urem_10ns_cud conv1d_urem_8ns_3dEe conv1d_mux_32_16_eOg conv1d_mul_mul_16fYi compute_output_bug8j conv1d_buff_out1_ocq conv1d_bias_buff_UhA conv1d_CTRL_s_axi conv1d_IN_r_m_axi conv1d_W_m_axi conv1d_B_m_axi conv1d_OUT_r_m_axi load_bias load_input load_weight compute compute_output write_back conv1d
INFO-FLOW: To file: write model conv1d_mux_164_16bkb
INFO-FLOW: To file: write model conv1d_urem_10ns_cud
INFO-FLOW: To file: write model conv1d_urem_8ns_3dEe
INFO-FLOW: To file: write model conv1d_mux_32_16_eOg
INFO-FLOW: To file: write model conv1d_mul_mul_16fYi
INFO-FLOW: To file: write model compute_output_bug8j
INFO-FLOW: To file: write model conv1d_buff_out1_ocq
INFO-FLOW: To file: write model conv1d_bias_buff_UhA
INFO-FLOW: To file: write model conv1d_CTRL_s_axi
INFO-FLOW: To file: write model conv1d_IN_r_m_axi
INFO-FLOW: To file: write model conv1d_W_m_axi
INFO-FLOW: To file: write model conv1d_B_m_axi
INFO-FLOW: To file: write model conv1d_OUT_r_m_axi
INFO-FLOW: To file: write model load_bias
INFO-FLOW: To file: write model load_input
INFO-FLOW: To file: write model load_weight
INFO-FLOW: To file: write model compute
INFO-FLOW: To file: write model compute_output
INFO-FLOW: To file: write model write_back
INFO-FLOW: To file: write model conv1d
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model conv1d -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Epoch/Desktop/Conv1d/solution1_base
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.117 sec.
Command       ap_source done; 0.117 sec.
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'conv1d_urem_10ns_cud_div'
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'conv1d_urem_8ns_3dEe_div'
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'compute_output_bug8j_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv1d_buff_out1_ocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'conv1d_bias_buff_UhA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         source ./CTRL.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Command       ap_source done; 0.334 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Epoch/Desktop/Conv1d/solution1_base
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.116 sec.
Command       ap_source done; 0.116 sec.
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1d xml_exists=0
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Command       ap_source done; 0.107 sec.
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute       sc_get_clocks conv1d 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.tbgen.tcl 
Execute       source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:02:00 . Memory (MB): peak = 768.234 ; gain = 678.320
INFO: [VHDL 208-304] Generating VHDL RTL for conv1d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1d.
Command     autosyn done; 65.658 sec.
Command   csynth_design done; 118.771 sec.
Command ap_source done; 119.998 sec.
Execute cleanup_all 
Command cleanup_all done; 0.228 sec.
INFO-FLOW: Workspace C:/Users/Epoch/Desktop/Conv1d/solution1_base opened at Thu Mar 31 15:03:06 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.123 sec.
Command     ap_source done; 0.123 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-2 
Execute       ap_part_info -name xc7z020-clg400-2 -data single -quiet 
Command       ap_part_info done; 0.616 sec.
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-2 
Execute         ap_part_info -name xc7z020-clg400-2 -data resources 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-2'
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
Execute       get_default_platform 
Command     set_part done; 0.796 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-2 
Execute     ap_part_info -name xc7z020-clg400-2 -data resources 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.024 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 0.0.1 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=0.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 0.0.1
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.109 sec.
Command     ap_source done; 0.11 sec.
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv1d xml_exists=1
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.compgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=0
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute     sc_get_clocks conv1d 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_bias.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_input.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/load_weight.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/compute_output.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/write_back.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from C:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from C:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 0_0 C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.compgen.dataonly.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1d
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=conv1d
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.constraint.tcl 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/conv1d.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Epoch/Desktop/Conv1d/solution1_base/.autopilot/db/global.setting.tcl 
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.111 sec.
Command     ap_source done; 0.112 sec.
Execute     source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/vivado_tools_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec C:/Users/Epoch/Desktop/Conv1d/solution1_base/impl/ip/pack.bat
Command   export_design done; 32.449 sec.
Command ap_source done; 33.48 sec.
Execute cleanup_all 
