<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::Statistics Member List</h1>This is the complete list of members for <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a6bf671378018023a967fdbd9163557ea">adjustedTransactionExecution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a19ccc90fbd490bb9a81223d32e7de572">aggregateBankUtilization</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aae19bedc3cac37ac2f3091d8881ded21">bandwidthData</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a1315948279be57a57e231da2960e981f">bankLatencyUtilization</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a01a85b3e61912d467cbd07d0ecb9a235">cacheHitLatency</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a76959413330c2960420c889f5cbffee2">cacheLatency</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4faa80fa024777d57b6fa4b3559eec0a">clear</a>()</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a350c117a7661cf53c5be4afdc548265d">collectCommandStats</a>(const Command *)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ae435d174dc17300c38b02497751688cb">collectTransactionStats</a>(const Transaction *)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a1e7c04aec466e485921d029fed78cef7">commandDelay</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4916a8db7b11670624bfbc4954ea1f0d">commandExecution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a0126f561db902664181d5cbe4204d57d">commandTurnaround</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a9610a1fe96aaef78899a68b01f353e14">cumulativeAdjustedTransactionExecution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a57f721795e3340c7f5a35dee16d4344f">cumulativeHitRate</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aba826645414b7a526813a96b17716fc3">cumulativeTransactionExecution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a0519bda9d8211620d46cbadafebba33a">dimmCacheBandwidthData</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#abfd91f1d31099fee83253d301b7b6bc0">hitRate</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a6aee8e088dccf6ecdf0e647e485de947">issuedAtTFAW</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#add4ecfbdd143d3cf6a8413d395a17e58">operator==</a>(const Statistics &amp;right) const </td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a56564e2f052a21f1ed63a6c06794d498">pcOccurrence</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ab46d8760f6493bf70360f32d0ea22d37">rasReduction</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aa8332f04f8e8e8a3a60e1f386eabbb79">reportRowBufferAccess</a>(const Transaction *currentTransaction, bool isHit)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4f0607a67275df8011c0552f69f40c14">rowBufferAccesses</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ab934be5ce63e8f1a2385378eaf7d9c0f">Statistics</a>(const Settings &amp;settings)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [explicit]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aabd9529bd4025a1902237221dd2a862b">timePerEpoch</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a73f0086dc52647d03f93fba392845e20">transactionDecodeDelay</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ac1cd49ee1f60d9c2af695a10133094c3">transactionExecution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a2920436ea74c579a2f1f7e6654987a83">workingSet</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">DRAMsimII::Statistics</a></td><td><code> [protected]</code></td></tr>
</table></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
