Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May  8 15:34:29 2019
| Host         : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_128hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.595        0.000                      0                   80        0.174        0.000                      0                   80        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.595        0.000                      0                   80        0.174        0.000                      0                   80        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 2.806ns (43.555%)  route 3.636ns (56.445%))
  Logic Levels:           8  (CARRY4=3 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.103     6.706    tapsfir/c0/Q[1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  tapsfir/c0/multOp__1_carry__0_i_8/O
                         net (fo=1, routed)           0.452     7.282    tapsfir/c0/multOp__1_carry__0_i_8_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.406 r  tapsfir/c0/multOp__1_carry__0_i_3/O
                         net (fo=2, routed)           0.412     7.818    tapsfir/c0/DI[0]
    SLICE_X47Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.942 r  tapsfir/c0/multOp__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.942    tapsfir/mult_0/aritmetica/y_reg[2][0]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.189 r  tapsfir/mult_0/aritmetica/multOp__1_carry__0/O[0]
                         net (fo=1, routed)           1.033     9.223    tapsfir/mult_1/aritmetica/s_mult0[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.522 r  tapsfir/mult_1/aritmetica/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.522    tapsfir/soma_0/aritmetica/S[0]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.946 r  tapsfir/soma_0/aritmetica/_carry__0/O[1]
                         net (fo=2, routed)           0.636    10.582    tapsfir/soma_0/aritmetica/y_reg[7][5]
    SLICE_X52Y12         LUT2 (Prop_lut2_I0_O)        0.303    10.885 r  tapsfir/soma_0/aritmetica/_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.885    tapsfir/soma_1/aritmetica/y_reg[1]_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.528 r  tapsfir/soma_1/aritmetica/_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.528    tapsfir/yreg/D[7]
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.448    14.789    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.109    15.123    tapsfir/yreg/y_reg[7]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.741ns (42.979%)  route 3.636ns (57.021%))
  Logic Levels:           8  (CARRY4=3 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.103     6.706    tapsfir/c0/Q[1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  tapsfir/c0/multOp__1_carry__0_i_8/O
                         net (fo=1, routed)           0.452     7.282    tapsfir/c0/multOp__1_carry__0_i_8_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.406 r  tapsfir/c0/multOp__1_carry__0_i_3/O
                         net (fo=2, routed)           0.412     7.818    tapsfir/c0/DI[0]
    SLICE_X47Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.942 r  tapsfir/c0/multOp__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.942    tapsfir/mult_0/aritmetica/y_reg[2][0]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.189 r  tapsfir/mult_0/aritmetica/multOp__1_carry__0/O[0]
                         net (fo=1, routed)           1.033     9.223    tapsfir/mult_1/aritmetica/s_mult0[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.522 r  tapsfir/mult_1/aritmetica/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.522    tapsfir/soma_0/aritmetica/S[0]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.946 r  tapsfir/soma_0/aritmetica/_carry__0/O[1]
                         net (fo=2, routed)           0.636    10.582    tapsfir/soma_0/aritmetica/y_reg[7][5]
    SLICE_X52Y12         LUT2 (Prop_lut2_I0_O)        0.303    10.885 r  tapsfir/soma_0/aritmetica/_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.885    tapsfir/soma_1/aritmetica/y_reg[1]_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.463 r  tapsfir/soma_1/aritmetica/_carry__0/O[2]
                         net (fo=1, routed)           0.000    11.463    tapsfir/yreg/D[6]
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.448    14.789    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.109    15.123    tapsfir/yreg/y_reg[6]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.393ns (39.688%)  route 3.636ns (60.312%))
  Logic Levels:           8  (CARRY4=3 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.103     6.706    tapsfir/c0/Q[1]
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.830 r  tapsfir/c0/multOp__1_carry__0_i_8/O
                         net (fo=1, routed)           0.452     7.282    tapsfir/c0/multOp__1_carry__0_i_8_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.406 r  tapsfir/c0/multOp__1_carry__0_i_3/O
                         net (fo=2, routed)           0.412     7.818    tapsfir/c0/DI[0]
    SLICE_X47Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.942 r  tapsfir/c0/multOp__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.942    tapsfir/mult_0/aritmetica/y_reg[2][0]
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.189 r  tapsfir/mult_0/aritmetica/multOp__1_carry__0/O[0]
                         net (fo=1, routed)           1.033     9.223    tapsfir/mult_1/aritmetica/s_mult0[4]
    SLICE_X49Y12         LUT2 (Prop_lut2_I1_O)        0.299     9.522 r  tapsfir/mult_1/aritmetica/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.522    tapsfir/soma_0/aritmetica/S[0]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.946 r  tapsfir/soma_0/aritmetica/_carry__0/O[1]
                         net (fo=2, routed)           0.636    10.582    tapsfir/soma_0/aritmetica/y_reg[7][5]
    SLICE_X52Y12         LUT2 (Prop_lut2_I0_O)        0.303    10.885 r  tapsfir/soma_0/aritmetica/_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.885    tapsfir/soma_1/aritmetica/y_reg[1]_0[1]
    SLICE_X52Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.115 r  tapsfir/soma_1/aritmetica/_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.115    tapsfir/yreg/D[5]
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.448    14.789    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.109    15.123    tapsfir/yreg/y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 2.673ns (47.795%)  route 2.920ns (52.205%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.061     6.665    tapsfir/c0/Q[1]
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.789 r  tapsfir/c0/multOp__1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.789    tapsfir/mult_0/aritmetica/S[1]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.369 r  tapsfir/mult_0/aritmetica/multOp__1_carry/O[2]
                         net (fo=1, routed)           1.018     8.387    tapsfir/mult_1/aritmetica/s_mult0[2]
    SLICE_X49Y11         LUT2 (Prop_lut2_I1_O)        0.302     8.689 r  tapsfir/mult_1/aritmetica/_carry_i_2/O
                         net (fo=1, routed)           0.000     8.689    tapsfir/soma_0/aritmetica/y_reg[2][2]
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.937 r  tapsfir/soma_0/aritmetica/_carry/O[2]
                         net (fo=2, routed)           0.840     9.777    tapsfir/soma_0/aritmetica/y_reg[7][2]
    SLICE_X52Y11         LUT2 (Prop_lut2_I0_O)        0.302    10.079 r  tapsfir/soma_0/aritmetica/_carry_i_2__0/O
                         net (fo=1, routed)           0.000    10.079    tapsfir/soma_1/aritmetica/y_reg[2][2]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.459 r  tapsfir/soma_1/aritmetica/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.459    tapsfir/soma_1/aritmetica/_carry_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.678 r  tapsfir/soma_1/aritmetica/_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.678    tapsfir/yreg/D[4]
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.448    14.789    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  tapsfir/yreg/y_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X52Y12         FDRE (Setup_fdre_C_D)        0.109    15.123    tapsfir/yreg/y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.426ns (45.383%)  route 2.920ns (54.617%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.061     6.665    tapsfir/c0/Q[1]
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.789 r  tapsfir/c0/multOp__1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.789    tapsfir/mult_0/aritmetica/S[1]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.369 r  tapsfir/mult_0/aritmetica/multOp__1_carry/O[2]
                         net (fo=1, routed)           1.018     8.387    tapsfir/mult_1/aritmetica/s_mult0[2]
    SLICE_X49Y11         LUT2 (Prop_lut2_I1_O)        0.302     8.689 r  tapsfir/mult_1/aritmetica/_carry_i_2/O
                         net (fo=1, routed)           0.000     8.689    tapsfir/soma_0/aritmetica/y_reg[2][2]
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.937 r  tapsfir/soma_0/aritmetica/_carry/O[2]
                         net (fo=2, routed)           0.840     9.777    tapsfir/soma_0/aritmetica/y_reg[7][2]
    SLICE_X52Y11         LUT2 (Prop_lut2_I0_O)        0.302    10.079 r  tapsfir/soma_0/aritmetica/_carry_i_2__0/O
                         net (fo=1, routed)           0.000    10.079    tapsfir/soma_1/aritmetica/y_reg[2][2]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.431 r  tapsfir/soma_1/aritmetica/_carry/O[3]
                         net (fo=1, routed)           0.000    10.431    tapsfir/yreg/D[3]
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.449    14.790    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.109    15.124    tapsfir/yreg/y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 2.324ns (44.320%)  route 2.920ns (55.680%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.061     6.665    tapsfir/c0/Q[1]
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.789 r  tapsfir/c0/multOp__1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.789    tapsfir/mult_0/aritmetica/S[1]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.369 r  tapsfir/mult_0/aritmetica/multOp__1_carry/O[2]
                         net (fo=1, routed)           1.018     8.387    tapsfir/mult_1/aritmetica/s_mult0[2]
    SLICE_X49Y11         LUT2 (Prop_lut2_I1_O)        0.302     8.689 r  tapsfir/mult_1/aritmetica/_carry_i_2/O
                         net (fo=1, routed)           0.000     8.689    tapsfir/soma_0/aritmetica/y_reg[2][2]
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.937 r  tapsfir/soma_0/aritmetica/_carry/O[2]
                         net (fo=2, routed)           0.840     9.777    tapsfir/soma_0/aritmetica/y_reg[7][2]
    SLICE_X52Y11         LUT2 (Prop_lut2_I0_O)        0.302    10.079 r  tapsfir/soma_0/aritmetica/_carry_i_2__0/O
                         net (fo=1, routed)           0.000    10.079    tapsfir/soma_1/aritmetica/y_reg[2][2]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.329 r  tapsfir/soma_1/aritmetica/_carry/O[2]
                         net (fo=1, routed)           0.000    10.329    tapsfir/yreg/D[2]
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.449    14.790    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[2]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.109    15.124    tapsfir/yreg/y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 tapsfir/c0/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/yreg/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 1.932ns (39.891%)  route 2.911ns (60.109%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    tapsfir/c0/clk_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  tapsfir/c0/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  tapsfir/c0/y_reg[1]/Q
                         net (fo=12, routed)          1.061     6.665    tapsfir/c0/Q[1]
    SLICE_X47Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.789 r  tapsfir/c0/multOp__1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.789    tapsfir/mult_0/aritmetica/S[1]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     7.016 r  tapsfir/mult_0/aritmetica/multOp__1_carry/O[1]
                         net (fo=1, routed)           1.021     8.036    tapsfir/mult_1/aritmetica/s_mult0[1]
    SLICE_X49Y11         LUT2 (Prop_lut2_I1_O)        0.303     8.339 r  tapsfir/mult_1/aritmetica/_carry_i_3/O
                         net (fo=1, routed)           0.000     8.339    tapsfir/soma_0/aritmetica/y_reg[2][1]
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.566 r  tapsfir/soma_0/aritmetica/_carry/O[1]
                         net (fo=2, routed)           0.829     9.395    tapsfir/soma_0/aritmetica/y_reg[7][1]
    SLICE_X52Y11         LUT2 (Prop_lut2_I0_O)        0.303     9.698 r  tapsfir/soma_0/aritmetica/_carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.698    tapsfir/soma_1/aritmetica/y_reg[2][1]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.928 r  tapsfir/soma_1/aritmetica/_carry/O[1]
                         net (fo=1, routed)           0.000     9.928    tapsfir/yreg/D[1]
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.449    14.790    tapsfir/yreg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  tapsfir/yreg/y_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.109    15.124    tapsfir/yreg/y_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.058ns (26.219%)  route 2.977ns (73.781%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cont_reg[4]/Q
                         net (fo=2, routed)           0.833     6.380    cont_reg_n_0_[4]
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.504 f  cont[31]_i_9/O
                         net (fo=1, routed)           0.594     7.098    cont[31]_i_9_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.150     7.248 f  cont[31]_i_5/O
                         net (fo=2, routed)           0.605     7.853    cont[31]_i_5_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I2_O)        0.328     8.181 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.944     9.126    clk_128hz
    SLICE_X57Y17         FDRE                                         r  cont_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  cont_reg[29]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    cont_reg[29]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.058ns (26.219%)  route 2.977ns (73.781%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cont_reg[4]/Q
                         net (fo=2, routed)           0.833     6.380    cont_reg_n_0_[4]
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.504 f  cont[31]_i_9/O
                         net (fo=1, routed)           0.594     7.098    cont[31]_i_9_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.150     7.248 f  cont[31]_i_5/O
                         net (fo=2, routed)           0.605     7.853    cont[31]_i_5_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I2_O)        0.328     8.181 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.944     9.126    clk_128hz
    SLICE_X57Y17         FDRE                                         r  cont_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  cont_reg[30]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    cont_reg[30]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.058ns (26.219%)  route 2.977ns (73.781%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.569     5.090    clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 f  cont_reg[4]/Q
                         net (fo=2, routed)           0.833     6.380    cont_reg_n_0_[4]
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.504 f  cont[31]_i_9/O
                         net (fo=1, routed)           0.594     7.098    cont[31]_i_9_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.150     7.248 f  cont[31]_i_5/O
                         net (fo=2, routed)           0.605     7.853    cont[31]_i_5_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I2_O)        0.328     8.181 r  cont[31]_i_1/O
                         net (fo=31, routed)          0.944     9.126    clk_128hz
    SLICE_X57Y17         FDRE                                         r  cont_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  cont_reg[31]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X57Y17         FDRE (Setup_fdre_C_R)       -0.429    14.595    cont_reg[31]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tapsfir/xt1/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/xt2/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.497%)  route 0.133ns (48.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.447    tapsfir/xt1/clk_IBUF_BUFG
    SLICE_X48Y11         FDRE                                         r  tapsfir/xt1/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  tapsfir/xt1/y_reg[3]/Q
                         net (fo=9, routed)           0.133     1.721    tapsfir/xt2/O4[3]
    SLICE_X50Y11         FDRE                                         r  tapsfir/xt2/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     1.962    tapsfir/xt2/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  tapsfir/xt2/y_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.063     1.547    tapsfir/xt2/y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tapsfir/xt0/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/xt1/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.582%)  route 0.143ns (50.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    tapsfir/xt0/clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  tapsfir/xt0/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  tapsfir/xt0/y_reg[2]/Q
                         net (fo=9, routed)           0.143     1.730    tapsfir/xt1/O3[2]
    SLICE_X47Y11         FDRE                                         r  tapsfir/xt1/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    tapsfir/xt1/clk_IBUF_BUFG
    SLICE_X47Y11         FDRE                                         r  tapsfir/xt1/y_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.072     1.517    tapsfir/xt1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tapsfir/xt0/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tapsfir/xt1/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.294%)  route 0.170ns (54.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.446    tapsfir/xt0/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  tapsfir/xt0/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  tapsfir/xt0/y_reg[0]/Q
                         net (fo=10, routed)          0.170     1.757    tapsfir/xt1/O3[0]
    SLICE_X49Y12         FDRE                                         r  tapsfir/xt1/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    tapsfir/xt1/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  tapsfir/xt1/y_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.061     1.507    tapsfir/xt1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cont_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  cont_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[20]/Q
                         net (fo=2, routed)           0.117     1.705    cont_reg_n_0_[20]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  cont_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    data0[20]
    SLICE_X57Y14         FDRE                                         r  cont_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  cont_reg[20]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.105     1.552    cont_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    cont_reg_n_0_[16]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  cont_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    data0[16]
    SLICE_X57Y13         FDRE                                         r  cont_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  cont_reg[16]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.105     1.552    cont_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  cont_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cont_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    cont_reg_n_0_[24]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  cont_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    data0[24]
    SLICE_X57Y15         FDRE                                         r  cont_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  cont_reg[24]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.105     1.552    cont_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  cont_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  cont_reg[12]/Q
                         net (fo=2, routed)           0.120     1.709    cont_reg_n_0_[12]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  cont_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    data0[12]
    SLICE_X57Y12         FDRE                                         r  cont_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X57Y12         FDRE                                         r  cont_reg[12]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.105     1.553    cont_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cont_reg[4]/Q
                         net (fo=2, routed)           0.120     1.710    cont_reg_n_0_[4]
    SLICE_X57Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  cont_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    data0[4]
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  cont_reg[4]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y10         FDRE (Hold_fdre_C_D)         0.105     1.554    cont_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  cont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cont_reg[8]/Q
                         net (fo=2, routed)           0.120     1.710    cont_reg_n_0_[8]
    SLICE_X57Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  cont_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    data0[8]
    SLICE_X57Y11         FDRE                                         r  cont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  cont_reg[8]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDRE (Hold_fdre_C_D)         0.105     1.554    cont_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cont_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cont_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  cont_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cont_reg[28]/Q
                         net (fo=2, routed)           0.120     1.707    cont_reg_n_0_[28]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  cont_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    data0[28]
    SLICE_X57Y16         FDRE                                         r  cont_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  cont_reg[28]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    cont_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   clk_128hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   cont_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   cont_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   cont_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   cont_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   cont_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   cont_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   cont_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   cont_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   cont_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   cont_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   cont_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   cont_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   cont_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   cont_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   cont_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   cont_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   tapsfir/c2/y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   tapsfir/c2/y_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   clk_128hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   cont_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   cont_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   cont_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   cont_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   cont_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   cont_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   cont_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   cont_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   cont_reg[5]/C



