// Seed: 1526099337
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_2) begin
    disable id_4;
  end
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4
    , id_12,
    input tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    output wire id_8,
    output wire id_9,
    output tri0 id_10
);
  wire id_13;
  module_0(
      id_12, id_12, id_13
  );
endmodule
