git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_Sequential_Controller_Design.git f:/verilog_sva_gh_scraper/data/full_repos/271688717
git clone --depth 1 --no-tags https://github.com/Yogesh7920/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/270308462
git clone --depth 1 --no-tags https://github.com/johnsonkao0213/CO_LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/271251745
git clone --depth 1 --no-tags https://github.com/kjain3/minimap2.git f:/verilog_sva_gh_scraper/data/full_repos/268364664
git clone --depth 1 --no-tags https://github.com/FelliYang/yangMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/266773342
git clone --depth 1 --no-tags https://github.com/AdhamSaheb/Verilog_Small_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/267015818
git clone --depth 1 --no-tags https://github.com/nvdatk61/IC-.git f:/verilog_sva_gh_scraper/data/full_repos/268711290
git clone --depth 1 --no-tags https://github.com/martin-altenburg/ee180-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/267167032
git clone --depth 1 --no-tags https://github.com/milonimittal/Moore-FSM-Coin-Toss-Consecutive-Head-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/266045341
git clone --depth 1 --no-tags https://github.com/Rem-Yin/CS145-ArchLab.git f:/verilog_sva_gh_scraper/data/full_repos/266651546
git clone --depth 1 --no-tags https://github.com/nitheeshkumar17/Floating-Point-Adder-and-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/267334397
git clone --depth 1 --no-tags https://github.com/mfkiwl/Ochiba_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/267702968
git clone --depth 1 --no-tags https://github.com/0x5bjorn/com.333.git f:/verilog_sva_gh_scraper/data/full_repos/269398313
git clone --depth 1 --no-tags https://github.com/baidxi/Verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/266775395
git clone --depth 1 --no-tags https://github.com/muhammed-eldabea/CounterUP_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265988174
git clone --depth 1 --no-tags https://github.com/karthikgre273/DigitalNoiseCancellationUsingFFT.git f:/verilog_sva_gh_scraper/data/full_repos/266990578
git clone --depth 1 --no-tags https://github.com/betimthaqi/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/267737429
git clone --depth 1 --no-tags https://github.com/mfkiwl/Shinku_NPU.git f:/verilog_sva_gh_scraper/data/full_repos/267702722
git clone --depth 1 --no-tags https://github.com/ece544-spring2020/flask-half-full.git f:/verilog_sva_gh_scraper/data/full_repos/268200421
git clone --depth 1 --no-tags https://github.com/danielpoochai/DSD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/268238268
git clone --depth 1 --no-tags https://github.com/Bio-HO/Image-Sorting-Engine.git f:/verilog_sva_gh_scraper/data/full_repos/268763736
git clone --depth 1 --no-tags https://github.com/gavin-lewis/VerilogStarter.git f:/verilog_sva_gh_scraper/data/full_repos/268739601
git clone --depth 1 --no-tags https://github.com/danningyu/CS-M152A.git f:/verilog_sva_gh_scraper/data/full_repos/270131699
git clone --depth 1 --no-tags https://github.com/Chang-213/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/274771310
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/work2-capturaDatos.git f:/verilog_sva_gh_scraper/data/full_repos/274509842
git clone --depth 1 --no-tags https://github.com/harshilmehta67/16bit-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/271462942
git clone --depth 1 --no-tags https://github.com/maheshabburi/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/274888481
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/verilog_lesson.git f:/verilog_sva_gh_scraper/data/full_repos/273645309
git clone --depth 1 --no-tags https://github.com/laCorse/SIMPLE_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/273668207
git clone --depth 1 --no-tags https://github.com/HLhello/about_dip.git f:/verilog_sva_gh_scraper/data/full_repos/266355598
git clone --depth 1 --no-tags https://github.com/iremkilinc99/Bil264L-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/266183911
git clone --depth 1 --no-tags https://github.com/garyabc0123/fpgaprojectpresentation.git f:/verilog_sva_gh_scraper/data/full_repos/272280816
git clone --depth 1 --no-tags https://github.com/dc-base/fpga-allophone.git f:/verilog_sva_gh_scraper/data/full_repos/269541528
git clone --depth 1 --no-tags https://github.com/JavaRiceSparrow/eda_final.git f:/verilog_sva_gh_scraper/data/full_repos/269676160
git clone --depth 1 --no-tags https://github.com/vjtagaltera/epm240-spi-gen.git f:/verilog_sva_gh_scraper/data/full_repos/269513601
git clone --depth 1 --no-tags https://github.com/eletrolitico/mips.git f:/verilog_sva_gh_scraper/data/full_repos/273049848
git clone --depth 1 --no-tags https://github.com/merluzzob/test.git f:/verilog_sva_gh_scraper/data/full_repos/271065669
git clone --depth 1 --no-tags https://github.com/esteban11519/semana1.git f:/verilog_sva_gh_scraper/data/full_repos/271699473
git clone --depth 1 --no-tags https://github.com/rahulmala007/Verilog-Postmidsem.git f:/verilog_sva_gh_scraper/data/full_repos/270289968
git clone --depth 1 --no-tags https://github.com/ianyechen/crazy-taxi.git f:/verilog_sva_gh_scraper/data/full_repos/273314019
git clone --depth 1 --no-tags https://github.com/wwkkww1983/uart.git f:/verilog_sva_gh_scraper/data/full_repos/269883616
git clone --depth 1 --no-tags https://github.com/drive087/undertale-hwproject.git f:/verilog_sva_gh_scraper/data/full_repos/270343693
git clone --depth 1 --no-tags https://github.com/vulkanbets/vga_project.git f:/verilog_sva_gh_scraper/data/full_repos/267187766
git clone --depth 1 --no-tags https://github.com/satyajit-gantayat/Digital-Clock-design-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/271739404
git clone --depth 1 --no-tags https://github.com/EdwardRzayev/Verilog-chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/275017338
git clone --depth 1 --no-tags https://github.com/AhmedMostafa98/spi_master_slave_8bit.git f:/verilog_sva_gh_scraper/data/full_repos/274815800
git clone --depth 1 --no-tags https://github.com/Jaso0n/Improved-DDFS.git f:/verilog_sva_gh_scraper/data/full_repos/273813358
git clone --depth 1 --no-tags https://github.com/KingFrige/pipeLiningAdder.git f:/verilog_sva_gh_scraper/data/full_repos/273375169
git clone --depth 1 --no-tags https://github.com/shjiang-yang/RISCV-CPU-Growing.git f:/verilog_sva_gh_scraper/data/full_repos/273616676
git clone --depth 1 --no-tags https://github.com/DarkenedOrigins/8bitLaunchpad.git f:/verilog_sva_gh_scraper/data/full_repos/272149927
git clone --depth 1 --no-tags https://github.com/amalinprince/Adaptive_MaMeMi.git f:/verilog_sva_gh_scraper/data/full_repos/274488270
git clone --depth 1 --no-tags https://github.com/MikeRaphael/EEE4020F_Yoda_P18.git f:/verilog_sva_gh_scraper/data/full_repos/272386328
git clone --depth 1 --no-tags https://github.com/arkinmukherjee/64-bit-ARM-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/274246844
git clone --depth 1 --no-tags https://github.com/diegodru/DisenoDeSistemasLogicos.git f:/verilog_sva_gh_scraper/data/full_repos/267721163
git clone --depth 1 --no-tags https://github.com/hectam/EvaluacionDis.git f:/verilog_sva_gh_scraper/data/full_repos/267720333
git clone --depth 1 --no-tags https://github.com/joelramiroc/Evaluaciones.git f:/verilog_sva_gh_scraper/data/full_repos/267720449
git clone --depth 1 --no-tags https://github.com/Wojus997/AK2_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/266577271
git clone --depth 1 --no-tags https://github.com/halbleiter-pyrotechnik/ice40-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/267027033
git clone --depth 1 --no-tags https://github.com/mshah12/ece385-sp20.git f:/verilog_sva_gh_scraper/data/full_repos/267647534
git clone --depth 1 --no-tags https://github.com/QiuHuiSee/Radix2FFT.git f:/verilog_sva_gh_scraper/data/full_repos/267780005
git clone --depth 1 --no-tags https://github.com/varun-repo/Rush.git f:/verilog_sva_gh_scraper/data/full_repos/267871355
git clone --depth 1 --no-tags https://github.com/bhautik1209/MIPS-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/268924324
git clone --depth 1 --no-tags https://github.com/LoreleyB/TPFinal_Arqui2020.git f:/verilog_sva_gh_scraper/data/full_repos/271136223
git clone --depth 1 --no-tags https://github.com/dmireckid/ECE411_Personal.git f:/verilog_sva_gh_scraper/data/full_repos/270460351
git clone --depth 1 --no-tags https://github.com/tim1207/RYG.git f:/verilog_sva_gh_scraper/data/full_repos/270637035
git clone --depth 1 --no-tags https://github.com/sdmms1/single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/270493654
git clone --depth 1 --no-tags https://github.com/pierregobin/miniproc.git f:/verilog_sva_gh_scraper/data/full_repos/270788323
git clone --depth 1 --no-tags https://github.com/AbhishekRamesha/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/270148188
git clone --depth 1 --no-tags https://github.com/ajdouglass/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/269869494
git clone --depth 1 --no-tags https://github.com/Divyanshujain2000/16-Bit-RISC-microprocessor-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/266747373
git clone --depth 1 --no-tags https://github.com/Kiran760043/UART-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/266840645
git clone --depth 1 --no-tags https://github.com/ed9711/CSC258-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/266948626
git clone --depth 1 --no-tags https://github.com/imchristina/bdcpu.git f:/verilog_sva_gh_scraper/data/full_repos/269177605
git clone --depth 1 --no-tags https://github.com/thodoxuan99/numberguess_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/269106622
git clone --depth 1 --no-tags https://github.com/thatguy1104/MIPS-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/266441304
git clone --depth 1 --no-tags https://github.com/Void-7/mips-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/272853004
git clone --depth 1 --no-tags https://github.com/4ge32/verilog-newbie.git f:/verilog_sva_gh_scraper/data/full_repos/274109777
git clone --depth 1 --no-tags https://github.com/khayamx/HPES_Prac5.git f:/verilog_sva_gh_scraper/data/full_repos/271502902
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/Scan-based-test-for-FIFO-buffer-.git f:/verilog_sva_gh_scraper/data/full_repos/271727418
git clone --depth 1 --no-tags https://github.com/dhp520/test1.git f:/verilog_sva_gh_scraper/data/full_repos/271685255
git clone --depth 1 --no-tags https://github.com/nirvenus/mkio.git f:/verilog_sva_gh_scraper/data/full_repos/272948222
git clone --depth 1 --no-tags https://github.com/imuguruza/image_displayer.git f:/verilog_sva_gh_scraper/data/full_repos/272737831
git clone --depth 1 --no-tags https://github.com/HeshamRmah/SAP-I-Verilog-Implementation-master.git f:/verilog_sva_gh_scraper/data/full_repos/272682510
git clone --depth 1 --no-tags https://github.com/AlexandrSokolovsky/-.git f:/verilog_sva_gh_scraper/data/full_repos/272768277
git clone --depth 1 --no-tags https://github.com/IonitaCatalin/embedded-systems.git f:/verilog_sva_gh_scraper/data/full_repos/271985498
git clone --depth 1 --no-tags https://github.com/bansil-vaghasiya/5-stage-pipelined-MIPS-Architecture-with-forward-chainning.git f:/verilog_sva_gh_scraper/data/full_repos/271726440
git clone --depth 1 --no-tags https://github.com/ppalineee/hwsynlab_project.git f:/verilog_sva_gh_scraper/data/full_repos/268066674
git clone --depth 1 --no-tags https://github.com/camalasad/Digital-Electronics-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/269883834
git clone --depth 1 --no-tags https://github.com/fmurillom/Embebidos_Proyecto2.git f:/verilog_sva_gh_scraper/data/full_repos/270529764
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-05.git f:/verilog_sva_gh_scraper/data/full_repos/274721846
git clone --depth 1 --no-tags https://github.com/ivaniusss/single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/274962091
git clone --depth 1 --no-tags https://github.com/chandravathichellu/Verilog_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/272353409
git clone --depth 1 --no-tags https://github.com/kearnsm2atwit/ADCD_7seg_Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/272509486
git clone --depth 1 --no-tags https://github.com/nevercast/tinysoc.git f:/verilog_sva_gh_scraper/data/full_repos/273446082
git clone --depth 1 --no-tags https://github.com/g-lilian/project_mole.git f:/verilog_sva_gh_scraper/data/full_repos/273839101
git clone --depth 1 --no-tags https://github.com/LeonidPishugin/DTH.git f:/verilog_sva_gh_scraper/data/full_repos/270137161
git clone --depth 1 --no-tags https://github.com/yuhanqin/128-bit-AES-by-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/269506983
git clone --depth 1 --no-tags https://github.com/Jake-salazar/Modified-Hazard-System.git f:/verilog_sva_gh_scraper/data/full_repos/266113423
git clone --depth 1 --no-tags https://github.com/MojamojaK/MAX10-FPGA-Sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/266146905
git clone --depth 1 --no-tags https://github.com/huiye2431/extest.git f:/verilog_sva_gh_scraper/data/full_repos/266692120
