// Seed: 3703904814
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_3();
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_3;
  wire id_1;
  always_comb @(negedge 1) $display;
endmodule
