# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Error: Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:intelFPGA_lite8.1quartuslibrarieshdlltera_mf 
# Modifying modelsim.ini
# ** Error (suppressible): (vmap-19) Failed to access library 'altera_mf' at "C:intelFPGA_lite8.1quartuslibrarieshdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Error in macro ./sim.do line 2
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:intelFPGA_lite8.1quartuslibrarieshdlltera_mf 
# Modifying modelsim.ini
# ** Error (suppressible): (vmap-19) Failed to access library 'altera_mf' at "C:intelFPGA_lite8.1quartuslibrarieshdlltera_mf".
# Invalid argument. (errno = EINVAL)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 29)
#     invoked from within
# "vmap altera_mf C:\intelFPGA_lite\18.1\quartus\libraries\vhdl\altera_mf"
vmap altera_mf C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf 
# Modifying modelsim.ini
vsim work.dj_roomba_3000_tb
# vsim work.dj_roomba_3000_tb 
# Start time: 17:49:08 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# ** Warning: (vsim-3473) Component instance "dj_roomba : dj_roomba_3000" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb File: C:/projects/HDL_Course/HDL/testers/lab9_baseline/lab8_baseline/sim/src/dj_roomba_3000_tb.vhd
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 17:50:14 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 17:50:14 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 17:50:14 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 17:50:14 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:14 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:50:14 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:50:17 on Aug 08,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 17:50:17 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:19 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-13) Recompile altera_mf.altera_mf_components because ieee.std_logic_1164 has changed.
# ** Error (suppressible): ../../src/rom_data/rom_data.vhd(41): (vcom-1195) Cannot find expanded name "altera_mf.altera_mf_components".
# ** Error: ../../src/rom_data/rom_data.vhd(41): Unknown expanded name.
# ** Error: ../../src/rom_data/rom_data.vhd(43): VHDL Compiler exiting
# End time: 17:51:19 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/rom_data/rom_data.vhd"
vmap altera_mf ../../src/altera_mf
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:57 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-13) Recompile altera_mf.altera_mf_components because ieee.std_logic_1164 has changed.
# ** Error (suppressible): ../../src/rom_data/rom_data.vhd(41): (vcom-1195) Cannot find expanded name "altera_mf.altera_mf_components".
# ** Error: ../../src/rom_data/rom_data.vhd(41): Unknown expanded name.
# ** Error: ../../src/rom_data/rom_data.vhd(43): VHDL Compiler exiting
# End time: 17:51:57 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/rom_data/rom_data.vhd"
vlog -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:05 on Aug 08,2023
# vlog -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# -- Skipping entity a_graycounter
# -- Skipping entity alt3pram
# -- Skipping entity alt_aeq_s4
# -- Skipping package alt_aeq_s4_func
# -- Skipping entity alt_cal
# -- Skipping entity alt_cal_av
# -- Skipping entity alt_cal_c3gxb
# -- Skipping entity alt_cal_mm
# -- Skipping entity alt_cal_sv
# -- Skipping entity alt_dfe
# -- Skipping package alt_dfe_func
# -- Skipping entity alt_eyemon
# -- Skipping package alt_eyemon_func
# -- Skipping entity alt_fault_injection
# -- Skipping entity altaccumulate
# -- Skipping entity altclklock
# -- Skipping entity altddio_bidir
# -- Skipping entity altddio_in
# -- Skipping entity altddio_out
# -- Skipping entity altdpram
# -- Skipping package altera_common_conversion
# -- Skipping package altera_device_families
# -- Skipping package altera_mf_components
# -- Skipping package altera_mf_hint_evaluation
# -- Skipping entity altera_std_synchronizer
# -- Skipping entity altera_std_synchronizer_bundle
# -- Skipping entity altfp_mult
# -- Skipping entity altlvds_rx
# -- Skipping entity altlvds_tx
# -- Skipping entity altmult_accum
# -- Skipping entity altmult_add
# -- Skipping entity altparallel_flash_loader
# -- Skipping entity altpll
# -- Skipping entity altserial_flash_loader
# -- Skipping entity altshift_taps
# -- Skipping entity altsource_probe
# -- Skipping entity altsqrt
# -- Skipping entity altsquare
# -- Skipping entity altstratixii_oct
# -- Skipping entity altsyncram
# -- Skipping entity arm_m_cntr
# -- Skipping entity arm_n_cntr
# -- Skipping entity arm_scale_cntr
# -- Skipping entity dcfifo
# -- Skipping entity dcfifo_async
# -- Skipping entity dcfifo_dffpipe
# -- Skipping entity dcfifo_fefifo
# -- Skipping entity dcfifo_low_latency
# -- Skipping entity dcfifo_mixed_widths
# -- Skipping entity dcfifo_sync
# -- Skipping entity dffp
# -- Skipping entity dummy_hub
# -- Skipping entity flexible_lvds_rx
# -- Skipping entity flexible_lvds_tx
# -- Skipping entity jtag_tap_controller
# -- Skipping entity lcell
# -- Skipping entity mf_cda_mn_cntr
# -- Skipping entity mf_cda_scale_cntr
# -- Skipping entity mf_cycloneiii_pll
# -- Skipping entity mf_cycloneiiigl_pll
# -- Skipping entity mf_m_cntr
# -- Skipping entity mf_n_cntr
# -- Skipping entity mf_pll_reg
# -- Skipping package mf_pllpack
# -- Skipping entity mf_stingray_mn_cntr
# -- Skipping entity mf_stingray_post_divider
# -- Skipping entity mf_stingray_scale_cntr
# -- Skipping entity mf_stratix_pll
# -- Skipping entity mf_stratixii_pll
# -- Skipping entity mf_stratixiii_pll
# -- Skipping entity mf_ttn_mn_cntr
# -- Skipping entity mf_ttn_scale_cntr
# -- Skipping entity parallel_add
# -- Skipping entity pll_iobuf
# -- Skipping entity scfifo
# -- Skipping entity signal_gen
# -- Skipping package sld_node
# -- Skipping entity sld_signaltap
# -- Skipping entity sld_virtual_jtag
# -- Skipping entity sld_virtual_jtag_basic
# -- Skipping entity stratix_tx_outclk
# -- Skipping entity stratixii_lvds_rx
# -- Skipping entity stratixii_tx_outclk
# -- Skipping entity stratixiii_lvds_rx
# -- Skipping entity stratixiii_lvds_rx_channel
# -- Skipping entity stratixiii_lvds_rx_dpa
# -- Skipping entity stratixv_local_clk_divider
# -- Skipping entity stx_scale_cntr
# End time: 17:52:05 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:06 on Aug 08,2023
# vcom -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd: This version of the compiler is incompatible with the library .dat file.
# -- Loading package STANDARD
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): near "<byte 0x01>": illegal character found in source
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): near "p ": Identifier may not contain non-graphic character.
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): VHDL Compiler exiting
# End time: 17:52:06 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA_lite/18.1/modelsim_ae/altera/vhdl/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:15 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 17:54:15 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:15 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 17:54:15 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:15 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 17:54:15 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:15 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 17:54:16 on Aug 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:16 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:54:16 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 17:54:19 on Aug 08,2023, Elapsed time: 0:04:02
# Errors: 19, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 17:54:19 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA_lite/18.1/quartus/libraries/vhdl/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:48 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-11) Could not find altera_mf.altera_mf_components.
# ** Error (suppressible): ../../src/rom_data/rom_data.vhd(41): (vcom-1195) Cannot find expanded name "altera_mf.altera_mf_components".
# ** Error: ../../src/rom_data/rom_data.vhd(41): Unknown expanded name.
# ** Error: ../../src/rom_data/rom_data.vhd(43): VHDL Compiler exiting
# End time: 17:59:48 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/rom_data/rom_data.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:37 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 18:14:38 on Aug 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 18:14:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 18:14:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 18:14:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:14:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 18:14:42 on Aug 08,2023, Elapsed time: 0:20:23
# Errors: 8, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 18:14:42 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
vlog -work C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:22 on Aug 08,2023
# vlog -reportprogress 300 -work C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf -refresh -force_refresh 
# -- Skipping entity a_graycounter
# -- Skipping entity alt3pram
# -- Skipping entity alt_aeq_s4
# -- Skipping package alt_aeq_s4_func
# -- Skipping entity alt_cal
# -- Skipping entity alt_cal_av
# -- Skipping entity alt_cal_c3gxb
# -- Skipping entity alt_cal_mm
# -- Skipping entity alt_cal_sv
# -- Skipping entity alt_dfe
# -- Skipping package alt_dfe_func
# -- Skipping entity alt_eyemon
# -- Skipping package alt_eyemon_func
# -- Skipping entity alt_fault_injection
# -- Skipping entity altaccumulate
# -- Skipping entity altclklock
# -- Skipping entity altddio_bidir
# -- Skipping entity altddio_in
# -- Skipping entity altddio_out
# -- Skipping entity altdpram
# -- Skipping package altera_common_conversion
# -- Skipping package altera_device_families
# -- Skipping package altera_mf_components
# -- Skipping package altera_mf_hint_evaluation
# -- Skipping entity altera_std_synchronizer
# -- Skipping entity altera_std_synchronizer_bundle
# -- Skipping entity altfp_mult
# -- Skipping entity altlvds_rx
# -- Skipping entity altlvds_tx
# -- Skipping entity altmult_accum
# -- Skipping entity altmult_add
# -- Skipping entity altparallel_flash_loader
# -- Skipping entity altpll
# -- Skipping entity altserial_flash_loader
# -- Skipping entity altshift_taps
# -- Skipping entity altsource_probe
# -- Skipping entity altsqrt
# -- Skipping entity altsquare
# -- Skipping entity altstratixii_oct
# -- Skipping entity altsyncram
# -- Skipping entity arm_m_cntr
# -- Skipping entity arm_n_cntr
# -- Skipping entity arm_scale_cntr
# -- Skipping entity dcfifo
# -- Skipping entity dcfifo_async
# -- Skipping entity dcfifo_dffpipe
# -- Skipping entity dcfifo_fefifo
# -- Skipping entity dcfifo_low_latency
# -- Skipping entity dcfifo_mixed_widths
# -- Skipping entity dcfifo_sync
# -- Skipping entity dffp
# -- Skipping entity dummy_hub
# -- Skipping entity flexible_lvds_rx
# -- Skipping entity flexible_lvds_tx
# -- Skipping entity jtag_tap_controller
# -- Skipping entity lcell
# -- Skipping entity mf_cda_mn_cntr
# -- Skipping entity mf_cda_scale_cntr
# -- Skipping entity mf_cycloneiii_pll
# -- Skipping entity mf_cycloneiiigl_pll
# -- Skipping entity mf_m_cntr
# -- Skipping entity mf_n_cntr
# -- Skipping entity mf_pll_reg
# -- Skipping package mf_pllpack
# -- Skipping entity mf_stingray_mn_cntr
# -- Skipping entity mf_stingray_post_divider
# -- Skipping entity mf_stingray_scale_cntr
# -- Skipping entity mf_stratix_pll
# -- Skipping entity mf_stratixii_pll
# -- Skipping entity mf_stratixiii_pll
# -- Skipping entity mf_ttn_mn_cntr
# -- Skipping entity mf_ttn_scale_cntr
# -- Skipping entity parallel_add
# -- Skipping entity pll_iobuf
# -- Skipping entity scfifo
# -- Skipping entity signal_gen
# -- Skipping package sld_node
# -- Skipping entity sld_signaltap
# -- Skipping entity sld_virtual_jtag
# -- Skipping entity sld_virtual_jtag_basic
# -- Skipping entity stratix_tx_outclk
# -- Skipping entity stratixii_lvds_rx
# -- Skipping entity stratixii_tx_outclk
# -- Skipping entity stratixiii_lvds_rx
# -- Skipping entity stratixiii_lvds_rx_channel
# -- Skipping entity stratixiii_lvds_rx_dpa
# -- Skipping entity stratixv_local_clk_divider
# -- Skipping entity stx_scale_cntr
# End time: 18:18:22 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:23 on Aug 08,2023
# vcom -reportprogress 300 -work C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package altera_mf_components
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package altera_mf_components
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Loading entity MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Loading entity MF_stratixiii_pll
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package altera_mf_components
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Loading package SLD_NODE
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity DFFP
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Loading package SLD_NODE
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# End time: 18:18:24 on Aug 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf C:/intelFPGA/18.1/modelsim_ae/altera/vhdl/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:32 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 18:18:32 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:32 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 18:18:32 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:32 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 18:18:32 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:32 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 18:18:32 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:32 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 18:18:33 on Aug 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 18:18:36 on Aug 08,2023, Elapsed time: 0:03:54
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 18:18:36 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 20:53:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 20:53:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 20:53:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 20:53:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:38 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:53:38 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:53:42 on Aug 08,2023, Elapsed time: 2:35:06
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 20:53:42 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
vlog -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Aug 08,2023
# vlog -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# -- Skipping entity a_graycounter
# -- Skipping entity alt3pram
# -- Skipping entity alt_aeq_s4
# -- Skipping package alt_aeq_s4_func
# -- Skipping entity alt_cal
# -- Skipping entity alt_cal_av
# -- Skipping entity alt_cal_c3gxb
# -- Skipping entity alt_cal_mm
# -- Skipping entity alt_cal_sv
# -- Skipping entity alt_dfe
# -- Skipping package alt_dfe_func
# -- Skipping entity alt_eyemon
# -- Skipping package alt_eyemon_func
# -- Skipping entity alt_fault_injection
# -- Skipping entity altaccumulate
# -- Skipping entity altclklock
# -- Skipping entity altddio_bidir
# -- Skipping entity altddio_in
# -- Skipping entity altddio_out
# -- Skipping entity altdpram
# -- Skipping package altera_common_conversion
# -- Skipping package altera_device_families
# -- Skipping package altera_mf_components
# -- Skipping package altera_mf_hint_evaluation
# -- Skipping entity altera_std_synchronizer
# -- Skipping entity altera_std_synchronizer_bundle
# -- Skipping entity altfp_mult
# -- Skipping entity altlvds_rx
# -- Skipping entity altlvds_tx
# -- Skipping entity altmult_accum
# -- Skipping entity altmult_add
# -- Skipping entity altparallel_flash_loader
# -- Skipping entity altpll
# -- Skipping entity altserial_flash_loader
# -- Skipping entity altshift_taps
# -- Skipping entity altsource_probe
# -- Skipping entity altsqrt
# -- Skipping entity altsquare
# -- Skipping entity altstratixii_oct
# -- Skipping entity altsyncram
# -- Skipping entity arm_m_cntr
# -- Skipping entity arm_n_cntr
# -- Skipping entity arm_scale_cntr
# -- Skipping entity dcfifo
# -- Skipping entity dcfifo_async
# -- Skipping entity dcfifo_dffpipe
# -- Skipping entity dcfifo_fefifo
# -- Skipping entity dcfifo_low_latency
# -- Skipping entity dcfifo_mixed_widths
# -- Skipping entity dcfifo_sync
# -- Skipping entity dffp
# -- Skipping entity dummy_hub
# -- Skipping entity flexible_lvds_rx
# -- Skipping entity flexible_lvds_tx
# -- Skipping entity jtag_tap_controller
# -- Skipping entity lcell
# -- Skipping entity mf_cda_mn_cntr
# -- Skipping entity mf_cda_scale_cntr
# -- Skipping entity mf_cycloneiii_pll
# -- Skipping entity mf_cycloneiiigl_pll
# -- Skipping entity mf_m_cntr
# -- Skipping entity mf_n_cntr
# -- Skipping entity mf_pll_reg
# -- Skipping package mf_pllpack
# -- Skipping entity mf_stingray_mn_cntr
# -- Skipping entity mf_stingray_post_divider
# -- Skipping entity mf_stingray_scale_cntr
# -- Skipping entity mf_stratix_pll
# -- Skipping entity mf_stratixii_pll
# -- Skipping entity mf_stratixiii_pll
# -- Skipping entity mf_ttn_mn_cntr
# -- Skipping entity mf_ttn_scale_cntr
# -- Skipping entity parallel_add
# -- Skipping entity pll_iobuf
# -- Skipping entity scfifo
# -- Skipping entity signal_gen
# -- Skipping package sld_node
# -- Skipping entity sld_signaltap
# -- Skipping entity sld_virtual_jtag
# -- Skipping entity sld_virtual_jtag_basic
# -- Skipping entity stratix_tx_outclk
# -- Skipping entity stratixii_lvds_rx
# -- Skipping entity stratixii_tx_outclk
# -- Skipping entity stratixiii_lvds_rx
# -- Skipping entity stratixiii_lvds_rx_channel
# -- Skipping entity stratixiii_lvds_rx_dpa
# -- Skipping entity stratixv_local_clk_divider
# -- Skipping entity stx_scale_cntr
# End time: 20:54:11 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:11 on Aug 08,2023
# vcom -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package altera_mf_components
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package altera_mf_components
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Loading entity MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Loading entity MF_stratixiii_pll
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package altera_mf_components
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Loading package SLD_NODE
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Loading entity DFFP
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Loading package SLD_NODE
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# End time: 20:54:13 on Aug 08,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:17 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 20:54:17 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:18 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 20:54:18 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:18 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 20:54:18 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:18 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 20:54:18 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:18 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:54:18 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 20:54:21 on Aug 08,2023, Elapsed time: 0:00:39
# Errors: 2, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 20:54:21 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "instructions.mif" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /dj_roomba_3000_tb/dj_roomba/instructions/altsyncram_component/MEMORY File: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40291
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
run -all
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40291 Subprogram read_my_memory
# called from  C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41910 Process MEMORY
# 
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 21:01:25 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 21:01:25 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 21:01:25 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 21:01:25 on Aug 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:25 on Aug 08,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:01:26 on Aug 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:01:29 on Aug 08,2023, Elapsed time: 0:07:08
# Errors: 3, Warnings: 2
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 21:01:29 on Aug 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.dj_roomba_3000(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.rom_instructions(syn)
# Loading work.rising_edge_synchronizer(beh)
# ** Note: ****************** TB Start ****************
#    Time: 0 ps  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Note: ****************** TB Finish ****************
#    Time: 2 us  Iteration: 0  Instance: /dj_roomba_3000_tb
