

================================================================
== Vitis HLS Report for 'store_matrix_to_dram'
================================================================
* Date:           Sun Feb 22 21:56:49 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rows = load i32 %M_rows" [gp.cpp:66]   --->   Operation 5 'load' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %rows" [gp.cpp:66]   --->   Operation 6 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cols = load i32 %M_cols" [gp.cpp:67]   --->   Operation 7 'load' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %cols" [gp.cpp:67]   --->   Operation 8 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.70ns)   --->   "%cmp41 = icmp_sgt  i32 %cols, i32 0" [gp.cpp:67]   --->   Operation 9 'icmp' 'cmp41' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (2.70ns)   --->   "%empty = icmp_sgt  i32 %rows, i32 0" [gp.cpp:66]   --->   Operation 10 'icmp' 'empty' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.94ns)   --->   "%smax = select i1 %empty, i31 %trunc_ln66, i31 0" [gp.cpp:66]   --->   Operation 11 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%smax1 = select i1 %cmp41, i31 %trunc_ln67, i31 0" [gp.cpp:67]   --->   Operation 12 'select' 'smax1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.22>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [gp.cpp:66]   --->   Operation 13 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%smax1_cast = zext i31 %smax1" [gp.cpp:67]   --->   Operation 14 'zext' 'smax1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (8.22ns)   --->   "%bound = mul i62 %smax_cast, i62 %smax1_cast" [gp.cpp:66]   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 16 [2/2] (2.70ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 16 'call' 'call_ln67' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.82>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (3.82ns)   --->   "%call_ln67 = call void @store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, i32 %cols, i62 %bound, i32 %A_dram, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:67]   --->   Operation 21 'call' 'call_ln67' <Predicate = true> <Delay = 3.82> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [gp.cpp:74]   --->   Operation 22 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 3.646ns
The critical path consists of the following:
	'load' operation 32 bit ('rows', gp.cpp:66) on static variable 'M_rows' [12]  (0.000 ns)
	'icmp' operation 1 bit ('empty', gp.cpp:66) [17]  (2.702 ns)
	'select' operation 31 bit ('smax', gp.cpp:66) [18]  (0.944 ns)

 <State 2>: 8.227ns
The critical path consists of the following:
	'mul' operation 62 bit ('bound', gp.cpp:66) [22]  (8.227 ns)

 <State 3>: 2.702ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln67', gp.cpp:67) to 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2' [23]  (2.702 ns)

 <State 4>: 3.827ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln67', gp.cpp:67) to 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2' [23]  (3.827 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
