// Seed: 832692949
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1 ps `default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_4 = 1'b0;
  assign id_1 = id_4;
  defparam id_5.id_6 = id_4 != 1;
  generate
    logic id_7;
    initial begin : id_8
      if ("") begin
        SystemTFIdentifier(id_5, id_3#(.id_6(1)), 1, id_2);
      end
    end
  endgenerate
  logic id_9 = 1;
  assign id_4 = 1;
  logic id_10;
endmodule
