<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/ruslancer/Desktop/hdmi/impl/gwsynthesis/hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/ruslancer/Desktop/hdmi/src/hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/ruslancer/Desktop/hdmi/src/nano_20k_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Aug 14 17:18:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1879</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1034</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>46</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.469</td>
<td>74.244
<td>0.000</td>
<td>6.735</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.244(MHz)</td>
<td style="color: #FF0000;" class = "error">55.144(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-156.613</td>
<td>46</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.665</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[6]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.879</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.649</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[6]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.621</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>18.055</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.577</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.791</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.574</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.549</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.763</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.544</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[5]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.758</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.527</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[3]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.508</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[6]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.484</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.484</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[7]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.478</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.691</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.457</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[2]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.443</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.877</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.304</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[2]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.304</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[2]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.293</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.284</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[3]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.498</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.255</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.229</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1322_s0/A[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.443</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.181</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1362_s0/A[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.143</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.578</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.134</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1407_s0/A[3]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.348</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.002</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/color_val_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.437</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.942</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/n1338_s0/B[4]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>13.469</td>
<td>0.000</td>
<td>17.187</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.424</td>
<td>cnt_vs_2_s0/Q</td>
<td>cnt_vs_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>cnt_vs_6_s0/Q</td>
<td>cnt_vs_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>testpattern_inst/De_hcnt_1_s3/Q</td>
<td>testpattern_inst/De_hcnt_1_s3/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>testpattern_inst/frame_counter_0_s1/Q</td>
<td>testpattern_inst/frame_counter_0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_1_s1/Q</td>
<td>testpattern_inst/De_vcnt_1_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_6_s1/Q</td>
<td>testpattern_inst/De_vcnt_6_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_7_s1/Q</td>
<td>testpattern_inst/De_vcnt_7_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_8_s1/Q</td>
<td>testpattern_inst/De_vcnt_8_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_9_s1/Q</td>
<td>testpattern_inst/De_vcnt_9_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>testpattern_inst/De_vcnt_11_s1/Q</td>
<td>testpattern_inst/De_vcnt_11_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>testpattern_inst/frame_counter_3_s0/Q</td>
<td>testpattern_inst/frame_counter_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>testpattern_inst/frame_counter_7_s0/Q</td>
<td>testpattern_inst/frame_counter_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>testpattern_inst/frame_counter_9_s0/Q</td>
<td>testpattern_inst/frame_counter_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>cnt_vs_8_s0/Q</td>
<td>cnt_vs_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>testpattern_inst/De_hcnt_4_s3/Q</td>
<td>testpattern_inst/De_hcnt_4_s3/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>testpattern_inst/De_vcnt_10_s1/Q</td>
<td>testpattern_inst/De_vcnt_10_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>testpattern_inst/De_hcnt_3_s1/Q</td>
<td>testpattern_inst/De_hcnt_3_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>testpattern_inst/De_hcnt_5_s1/Q</td>
<td>testpattern_inst/De_hcnt_5_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>testpattern_inst/V_cnt_0_s1/Q</td>
<td>testpattern_inst/V_cnt_0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>testpattern_inst/V_cnt_5_s1/Q</td>
<td>testpattern_inst/V_cnt_5_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>testpattern_inst/H_cnt_9_s0/Q</td>
<td>testpattern_inst/H_cnt_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>testpattern_inst/H_cnt_10_s0/Q</td>
<td>testpattern_inst/H_cnt_10_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.428</td>
<td>testpattern_inst/V_cnt_8_s1/Q</td>
<td>testpattern_inst/V_cnt_8_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>24</td>
<td>0.452</td>
<td>testpattern_inst/pix_y2_0_s2/Q</td>
<td>testpattern_inst/pix_y2_0_s5/CE</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.463</td>
</tr>
<tr>
<td>25</td>
<td>0.483</td>
<td>testpattern_inst/De_vcnt_4_s1/Q</td>
<td>testpattern_inst/De_vcnt_4_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>vs_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>cnt_vs_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>cnt_vs_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/H_cnt_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/Pout_hs_dn_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/anim_fast_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/dist_approx_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/Data_tmp_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/Data_tmp_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>testpattern_inst/dist_approx_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.298</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>18.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>18.673</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>19.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>19.229</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>19.332</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>20.479</td>
<td>1.147</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 39.557%; route: 10.574, 59.146%; tC2Q: 0.232, 1.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.298</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>18.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>18.673</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>19.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>19.229</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>19.332</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>20.463</td>
<td>1.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 39.592%; route: 10.558, 59.109%; tC2Q: 0.232, 1.299%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.298</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>18.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>18.673</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>19.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>19.229</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>19.332</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>20.656</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>testpattern_inst/color_val_6_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>testpattern_inst/color_val_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 39.169%; route: 10.751, 59.546%; tC2Q: 0.232, 1.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>testpattern_inst/n4333_s23/I2</td>
</tr>
<tr>
<td>18.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s23/F</td>
</tr>
<tr>
<td>19.047</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>testpattern_inst/n4333_s22/I0</td>
</tr>
<tr>
<td>19.418</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s22/F</td>
</tr>
<tr>
<td>20.392</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.133%; route: 10.597, 59.563%; tC2Q: 0.232, 1.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>testpattern_inst/n4331_s11/I2</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s11/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>testpattern_inst/n4331_s10/I0</td>
</tr>
<tr>
<td>19.279</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s10/F</td>
</tr>
<tr>
<td>20.388</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.259%; route: 10.572, 59.437%; tC2Q: 0.232, 1.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>testpattern_inst/n4333_s23/I2</td>
</tr>
<tr>
<td>18.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s23/F</td>
</tr>
<tr>
<td>19.047</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>testpattern_inst/n4333_s22/I0</td>
</tr>
<tr>
<td>19.418</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s22/F</td>
</tr>
<tr>
<td>20.364</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.195%; route: 10.569, 59.499%; tC2Q: 0.232, 1.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>testpattern_inst/n4333_s23/I2</td>
</tr>
<tr>
<td>18.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s23/F</td>
</tr>
<tr>
<td>19.047</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>testpattern_inst/n4333_s22/I0</td>
</tr>
<tr>
<td>19.418</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s22/F</td>
</tr>
<tr>
<td>20.359</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.206%; route: 10.564, 59.488%; tC2Q: 0.232, 1.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>testpattern_inst/n4335_s20/I0</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s20/F</td>
</tr>
<tr>
<td>18.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>testpattern_inst/n4335_s19/I0</td>
</tr>
<tr>
<td>18.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s19/F</td>
</tr>
<tr>
<td>20.341</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.245%; route: 10.546, 59.447%; tC2Q: 0.232, 1.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.298</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td>testpattern_inst/n4332_s25/I2</td>
</tr>
<tr>
<td>18.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s25/F</td>
</tr>
<tr>
<td>18.673</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s31/I2</td>
</tr>
<tr>
<td>19.126</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s31/F</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td>testpattern_inst/n4332_s28/I0</td>
</tr>
<tr>
<td>19.229</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s28/O</td>
</tr>
<tr>
<td>19.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[0][B]</td>
<td>testpattern_inst/n4332_s17/I1</td>
</tr>
<tr>
<td>19.332</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R29C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4332_s17/O</td>
</tr>
<tr>
<td>20.322</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 39.907%; route: 10.417, 58.784%; tC2Q: 0.232, 1.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>testpattern_inst/n4331_s11/I2</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s11/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>testpattern_inst/n4331_s10/I0</td>
</tr>
<tr>
<td>19.279</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s10/F</td>
</tr>
<tr>
<td>20.298</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.458%; route: 10.483, 59.231%; tC2Q: 0.232, 1.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>testpattern_inst/n4331_s11/I2</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s11/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>testpattern_inst/n4331_s10/I0</td>
</tr>
<tr>
<td>19.279</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s10/F</td>
</tr>
<tr>
<td>20.298</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.458%; route: 10.483, 59.231%; tC2Q: 0.232, 1.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>testpattern_inst/n4334_s9/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s9/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>testpattern_inst/n4334_s8/I0</td>
</tr>
<tr>
<td>19.108</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s8/F</td>
</tr>
<tr>
<td>20.292</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.472%; route: 10.476, 59.216%; tC2Q: 0.232, 1.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>testpattern_inst/n4336_s14/I2</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s14/F</td>
</tr>
<tr>
<td>18.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>testpattern_inst/n4336_s13/I0</td>
</tr>
<tr>
<td>19.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s13/F</td>
</tr>
<tr>
<td>20.272</td>
<td>1.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.399%; route: 10.477, 59.288%; tC2Q: 0.232, 1.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.326</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>testpattern_inst/n4333_s23/I2</td>
</tr>
<tr>
<td>18.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s23/F</td>
</tr>
<tr>
<td>19.047</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[2][B]</td>
<td>testpattern_inst/n4333_s22/I0</td>
</tr>
<tr>
<td>19.418</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4333_s22/F</td>
</tr>
<tr>
<td>20.478</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>testpattern_inst/color_val_5_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>testpattern_inst/color_val_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 38.945%; route: 10.683, 59.758%; tC2Q: 0.232, 1.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>testpattern_inst/n4336_s14/I2</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s14/F</td>
</tr>
<tr>
<td>18.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>testpattern_inst/n4336_s13/I0</td>
</tr>
<tr>
<td>19.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s13/F</td>
</tr>
<tr>
<td>20.118</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.744%; route: 10.323, 58.932%; tC2Q: 0.232, 1.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>testpattern_inst/n4336_s14/I2</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s14/F</td>
</tr>
<tr>
<td>18.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>testpattern_inst/n4336_s13/I0</td>
</tr>
<tr>
<td>19.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s13/F</td>
</tr>
<tr>
<td>20.118</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.744%; route: 10.323, 58.932%; tC2Q: 0.232, 1.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>testpattern_inst/n4334_s9/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s9/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>testpattern_inst/n4334_s8/I0</td>
</tr>
<tr>
<td>19.108</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s8/F</td>
</tr>
<tr>
<td>20.327</td>
<td>1.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>testpattern_inst/color_val_4_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>testpattern_inst/color_val_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.394%; route: 10.511, 59.298%; tC2Q: 0.232, 1.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>testpattern_inst/n4335_s20/I0</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s20/F</td>
</tr>
<tr>
<td>18.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>testpattern_inst/n4335_s19/I0</td>
</tr>
<tr>
<td>18.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s19/F</td>
</tr>
<tr>
<td>20.098</td>
<td>1.116</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.789%; route: 10.304, 58.885%; tC2Q: 0.232, 1.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>testpattern_inst/n4336_s14/I2</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s14/F</td>
</tr>
<tr>
<td>18.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][A]</td>
<td>testpattern_inst/n4336_s13/I0</td>
</tr>
<tr>
<td>19.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C19[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4336_s13/F</td>
</tr>
<tr>
<td>20.289</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>testpattern_inst/color_val_2_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C17[0][A]</td>
<td>testpattern_inst/color_val_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.359%; route: 10.495, 59.329%; tC2Q: 0.232, 1.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>testpattern_inst/n4334_s9/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s9/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>testpattern_inst/n4334_s8/I0</td>
</tr>
<tr>
<td>19.108</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s8/F</td>
</tr>
<tr>
<td>20.044</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td style=" font-weight:bold;">testpattern_inst/n1322_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][B]</td>
<td>testpattern_inst/n1322_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 40.035%; route: 10.228, 58.635%; tC2Q: 0.232, 1.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>testpattern_inst/n4334_s9/I0</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s9/F</td>
</tr>
<tr>
<td>18.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[3][A]</td>
<td>testpattern_inst/n4334_s8/I0</td>
</tr>
<tr>
<td>19.108</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R30C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4334_s8/F</td>
</tr>
<tr>
<td>19.995</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1362_s0/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1362_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 40.146%; route: 10.179, 58.520%; tC2Q: 0.232, 1.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.537</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td>testpattern_inst/n4331_s11/I2</td>
</tr>
<tr>
<td>18.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C20[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s11/F</td>
</tr>
<tr>
<td>18.908</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>testpattern_inst/n4331_s10/I0</td>
</tr>
<tr>
<td>19.279</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s10/F</td>
</tr>
<tr>
<td>20.178</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>testpattern_inst/color_val_7_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>testpattern_inst/color_val_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 39.728%; route: 10.362, 58.952%; tC2Q: 0.232, 1.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.814</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>testpattern_inst/n4335_s20/I0</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s20/F</td>
</tr>
<tr>
<td>18.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>testpattern_inst/n4335_s19/I0</td>
</tr>
<tr>
<td>18.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s19/F</td>
</tr>
<tr>
<td>19.949</td>
<td>0.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1407_s0/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0/CLK</td>
</tr>
<tr>
<td>15.814</td>
<td>-0.255</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1407_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 40.133%; route: 10.154, 58.530%; tC2Q: 0.232, 1.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/color_val_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.225</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/COUT</td>
</tr>
<tr>
<td>9.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][A]</td>
<td>testpattern_inst/n3070_s/CIN</td>
</tr>
<tr>
<td>9.260</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3070_s/COUT</td>
</tr>
<tr>
<td>9.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[1][B]</td>
<td>testpattern_inst/n3069_s/CIN</td>
</tr>
<tr>
<td>9.295</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3069_s/COUT</td>
</tr>
<tr>
<td>9.295</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][A]</td>
<td>testpattern_inst/n3068_s/CIN</td>
</tr>
<tr>
<td>9.330</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3068_s/COUT</td>
</tr>
<tr>
<td>9.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[2][B]</td>
<td>testpattern_inst/n3067_s/CIN</td>
</tr>
<tr>
<td>9.800</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3067_s/SUM</td>
</tr>
<tr>
<td>10.213</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>testpattern_inst/n3143_s/I0</td>
</tr>
<tr>
<td>10.783</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3143_s/COUT</td>
</tr>
<tr>
<td>10.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>testpattern_inst/n3142_s/CIN</td>
</tr>
<tr>
<td>11.253</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3142_s/SUM</td>
</tr>
<tr>
<td>11.667</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>testpattern_inst/n3503_s7/I1</td>
</tr>
<tr>
<td>12.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s7/F</td>
</tr>
<tr>
<td>12.964</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[0][A]</td>
<td>testpattern_inst/n3503_s6/I0</td>
</tr>
<tr>
<td>13.513</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C24[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s6/COUT</td>
</tr>
<tr>
<td>13.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C24[0][B]</td>
<td>testpattern_inst/n3502_s6/CIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C24[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s6/COUT</td>
</tr>
<tr>
<td>13.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][A]</td>
<td>testpattern_inst/n3501_s6/CIN</td>
</tr>
<tr>
<td>13.584</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3501_s6/COUT</td>
</tr>
<tr>
<td>13.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[1][B]</td>
<td>testpattern_inst/n3500_s6/CIN</td>
</tr>
<tr>
<td>13.619</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3500_s6/COUT</td>
</tr>
<tr>
<td>13.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][A]</td>
<td>testpattern_inst/n3499_s6/CIN</td>
</tr>
<tr>
<td>13.654</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3499_s6/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C24[2][B]</td>
<td>testpattern_inst/n3498_s6/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C24[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s6/SUM</td>
</tr>
<tr>
<td>14.780</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[2][B]</td>
<td>testpattern_inst/n3498_s4/I1</td>
</tr>
<tr>
<td>15.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3498_s4/COUT</td>
</tr>
<tr>
<td>15.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][A]</td>
<td>testpattern_inst/n3497_s4/CIN</td>
</tr>
<tr>
<td>15.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3497_s4/COUT</td>
</tr>
<tr>
<td>15.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[0][B]</td>
<td>testpattern_inst/n3496_s1/CIN</td>
</tr>
<tr>
<td>15.222</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3496_s1/COUT</td>
</tr>
<tr>
<td>15.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C22[1][A]</td>
<td>testpattern_inst/n3495_s1/CIN</td>
</tr>
<tr>
<td>15.257</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C22[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3495_s1/COUT</td>
</tr>
<tr>
<td>15.731</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>testpattern_inst/n4331_s32/I2</td>
</tr>
<tr>
<td>16.301</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s32/F</td>
</tr>
<tr>
<td>16.474</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td>testpattern_inst/n4331_s30/I0</td>
</tr>
<tr>
<td>16.845</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C21[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s30/F</td>
</tr>
<tr>
<td>17.258</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>testpattern_inst/n4331_s16/I2</td>
</tr>
<tr>
<td>17.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4331_s16/F</td>
</tr>
<tr>
<td>18.061</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td>testpattern_inst/n4335_s20/I0</td>
</tr>
<tr>
<td>18.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s20/F</td>
</tr>
<tr>
<td>18.611</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[0][B]</td>
<td>testpattern_inst/n4335_s19/I0</td>
</tr>
<tr>
<td>18.982</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C19[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4335_s19/F</td>
</tr>
<tr>
<td>20.037</td>
<td>1.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/color_val_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>testpattern_inst/color_val_3_s0/CLK</td>
</tr>
<tr>
<td>16.035</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>testpattern_inst/color_val_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.962, 39.929%; route: 10.242, 58.741%; tC2Q: 0.232, 1.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/n1338_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>4.773</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C15</td>
<td>testpattern_inst/pix_x2_0_s8/AD[0]</td>
</tr>
<tr>
<td>5.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C15</td>
<td style=" background: #97FFFF;">testpattern_inst/pix_x2_0_s8/DO[0]</td>
</tr>
<tr>
<td>6.222</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[3][A]</td>
<td>testpattern_inst/n2856_s2/I0</td>
</tr>
<tr>
<td>6.777</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C20[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n2856_s2/F</td>
</tr>
<tr>
<td>9.190</td>
<td>2.412</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td>testpattern_inst/n3071_s/CIN</td>
</tr>
<tr>
<td>9.660</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3071_s/SUM</td>
</tr>
<tr>
<td>9.907</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>testpattern_inst/n3147_s/I0</td>
</tr>
<tr>
<td>10.477</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3147_s/COUT</td>
</tr>
<tr>
<td>10.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>testpattern_inst/n3146_s/CIN</td>
</tr>
<tr>
<td>10.947</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3146_s/SUM</td>
</tr>
<tr>
<td>11.360</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td>testpattern_inst/n3507_s10/I1</td>
</tr>
<tr>
<td>11.813</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C26[3][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3507_s10/F</td>
</tr>
<tr>
<td>12.740</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C23[1][A]</td>
<td>testpattern_inst/n3507_s6/I0</td>
</tr>
<tr>
<td>13.289</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3507_s6/COUT</td>
</tr>
<tr>
<td>13.289</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C23[1][B]</td>
<td>testpattern_inst/n3506_s6/CIN</td>
</tr>
<tr>
<td>13.759</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3506_s6/SUM</td>
</tr>
<tr>
<td>14.398</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C20[1][B]</td>
<td>testpattern_inst/n3506_s4/I1</td>
</tr>
<tr>
<td>14.769</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[1][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3506_s4/COUT</td>
</tr>
<tr>
<td>14.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C20[2][A]</td>
<td>testpattern_inst/n3505_s4/CIN</td>
</tr>
<tr>
<td>14.804</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3505_s4/COUT</td>
</tr>
<tr>
<td>14.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C20[2][B]</td>
<td>testpattern_inst/n3504_s4/CIN</td>
</tr>
<tr>
<td>14.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C20[2][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3504_s4/COUT</td>
</tr>
<tr>
<td>14.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[0][A]</td>
<td>testpattern_inst/n3503_s4/CIN</td>
</tr>
<tr>
<td>14.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C21[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3503_s4/COUT</td>
</tr>
<tr>
<td>14.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C21[0][B]</td>
<td>testpattern_inst/n3502_s4/CIN</td>
</tr>
<tr>
<td>15.345</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C21[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3502_s4/SUM</td>
</tr>
<tr>
<td>15.840</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C18[0][A]</td>
<td>testpattern_inst/n3517_s/I0</td>
</tr>
<tr>
<td>16.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3517_s/COUT</td>
</tr>
<tr>
<td>16.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C18[0][B]</td>
<td>testpattern_inst/n3516_s/CIN</td>
</tr>
<tr>
<td>16.880</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n3516_s/SUM</td>
</tr>
<tr>
<td>17.807</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>testpattern_inst/n4322_s26/I1</td>
</tr>
<tr>
<td>18.324</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4322_s26/F</td>
</tr>
<tr>
<td>18.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td>testpattern_inst/n4322_s23/I0</td>
</tr>
<tr>
<td>18.427</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4322_s23/O</td>
</tr>
<tr>
<td>18.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>testpattern_inst/n4322_s21/I1</td>
</tr>
<tr>
<td>18.530</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">testpattern_inst/n4322_s21/O</td>
</tr>
<tr>
<td>19.788</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/n1338_s0/B[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>13.469</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.070</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1338_s0/CLK</td>
</tr>
<tr>
<td>15.846</td>
<td>-0.224</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td>testpattern_inst/n1338_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.469</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.764, 39.352%; route: 10.192, 59.298%; tC2Q: 0.232, 1.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_vs_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cnt_vs_2_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_2_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C19[1][A]</td>
<td>n149_s/I1</td>
</tr>
<tr>
<td>2.276</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" background: #97FFFF;">n149_s/SUM</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cnt_vs_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cnt_vs_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_vs_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>cnt_vs_6_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">cnt_vs_6_s0/Q</td>
</tr>
<tr>
<td>2.044</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C20[0][A]</td>
<td>n145_s/I1</td>
</tr>
<tr>
<td>2.276</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" background: #97FFFF;">n145_s/SUM</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td style=" font-weight:bold;">cnt_vs_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>cnt_vs_6_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[0][A]</td>
<td>cnt_vs_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>testpattern_inst/De_hcnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C19[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_1_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>testpattern_inst/n365_s5/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n365_s5/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>testpattern_inst/De_hcnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C19[0][A]</td>
<td>testpattern_inst/De_hcnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>testpattern_inst/frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_0_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>testpattern_inst/n596_s3/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n596_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>testpattern_inst/frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[0][A]</td>
<td>testpattern_inst/frame_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>testpattern_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_1_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>testpattern_inst/n419_s3/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n419_s3/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>testpattern_inst/De_vcnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[1][A]</td>
<td>testpattern_inst/De_vcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][A]</td>
<td>testpattern_inst/De_vcnt_6_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C18[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_6_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][A]</td>
<td>testpattern_inst/n414_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C18[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n414_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][A]</td>
<td>testpattern_inst/De_vcnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18[1][A]</td>
<td>testpattern_inst/De_vcnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td>testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_7_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td>testpattern_inst/n413_s5/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n413_s5/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C19[1][A]</td>
<td>testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C19[1][A]</td>
<td>testpattern_inst/De_vcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>testpattern_inst/De_vcnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_8_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>testpattern_inst/n412_s4/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n412_s4/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>testpattern_inst/De_vcnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>testpattern_inst/De_vcnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>testpattern_inst/De_vcnt_9_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_9_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>testpattern_inst/n411_s5/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n411_s5/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>testpattern_inst/De_vcnt_9_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>testpattern_inst/De_vcnt_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_11_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>testpattern_inst/n409_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n409_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>testpattern_inst/De_vcnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>testpattern_inst/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C25[1][A]</td>
<td>testpattern_inst/n593_s/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n593_s/SUM</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>testpattern_inst/frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[1][A]</td>
<td>testpattern_inst/frame_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/frame_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_7_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/n589_s/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n589_s/SUM</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/frame_counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>testpattern_inst/frame_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/frame_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/frame_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>testpattern_inst/frame_counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_9_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C26[1][A]</td>
<td>testpattern_inst/n587_s/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n587_s/SUM</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/frame_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>testpattern_inst/frame_counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>testpattern_inst/frame_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_vs_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_vs_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td>cnt_vs_8_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C20[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_8_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C20[1][A]</td>
<td>n143_s/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td style=" background: #97FFFF;">n143_s/SUM</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td style=" font-weight:bold;">cnt_vs_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C20[1][A]</td>
<td>cnt_vs_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C20[1][A]</td>
<td>cnt_vs_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>testpattern_inst/De_hcnt_4_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C17[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_4_s3/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>testpattern_inst/n362_s6/I3</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n362_s6/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>testpattern_inst/De_hcnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>testpattern_inst/De_hcnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C17[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_10_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>testpattern_inst/n410_s2/I3</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n410_s2/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>testpattern_inst/De_vcnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[1][A]</td>
<td>testpattern_inst/De_hcnt_3_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C15[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_3_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[1][A]</td>
<td>testpattern_inst/n363_s2/I3</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C15[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n363_s2/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C15[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15[1][A]</td>
<td>testpattern_inst/De_hcnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C15[1][A]</td>
<td>testpattern_inst/De_hcnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_5_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>testpattern_inst/n361_s2/I3</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n361_s2/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_hcnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16[0][A]</td>
<td>testpattern_inst/De_hcnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td>testpattern_inst/V_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R35C17[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_0_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td>testpattern_inst/n74_s7/I0</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n74_s7/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C17[1][A]</td>
<td>testpattern_inst/V_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C17[1][A]</td>
<td>testpattern_inst/V_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>testpattern_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R35C20[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>testpattern_inst/n69_s4/I2</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n69_s4/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>testpattern_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[1][A]</td>
<td>testpattern_inst/V_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/H_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/H_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>testpattern_inst/H_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R35C16[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>testpattern_inst/n131_s2/I1</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n131_s2/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>testpattern_inst/H_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C16[1][A]</td>
<td>testpattern_inst/H_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/H_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/H_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>testpattern_inst/H_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R35C14[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_10_s0/Q</td>
</tr>
<tr>
<td>2.046</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>testpattern_inst/n130_s2/I2</td>
</tr>
<tr>
<td>2.278</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n130_s2/F</td>
</tr>
<tr>
<td>2.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/H_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>testpattern_inst/H_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C14[0][A]</td>
<td>testpattern_inst/H_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/V_cnt_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/V_cnt_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>testpattern_inst/V_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_8_s1/Q</td>
</tr>
<tr>
<td>2.048</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>testpattern_inst/n66_s5/I2</td>
</tr>
<tr>
<td>2.280</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n66_s5/F</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/V_cnt_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>testpattern_inst/V_cnt_8_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>testpattern_inst/V_cnt_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/pix_y2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/pix_y2_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[1][A]</td>
<td>testpattern_inst/pix_y2_0_s2/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>26</td>
<td>R20C19[1][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s2/Q</td>
</tr>
<tr>
<td>2.303</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/pix_y2_0_s5/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>testpattern_inst/pix_y2_0_s5/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[0][A]</td>
<td>testpattern_inst/pix_y2_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 56.348%; tC2Q: 0.202, 43.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>testpattern_inst/De_vcnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>testpattern_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C20[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_4_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>testpattern_inst/n416_s4/I2</td>
</tr>
<tr>
<td>2.335</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" background: #97FFFF;">testpattern_inst/n416_s4/F</td>
</tr>
<tr>
<td>2.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td style=" font-weight:bold;">testpattern_inst/De_vcnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>398</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>testpattern_inst/De_vcnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C20[2][A]</td>
<td>testpattern_inst/De_vcnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.652%; route: 0.002, 0.494%; tC2Q: 0.202, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vs_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>vs_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>vs_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_vs_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_vs_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_vs_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cnt_vs_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_vs_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_vs_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/H_cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/H_cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/H_cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/Pout_hs_dn_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/Pout_hs_dn_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/Pout_hs_dn_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/anim_fast_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/anim_fast_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/anim_fast_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/dist_approx_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/dist_approx_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/dist_approx_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/Data_tmp_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/Data_tmp_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/Data_tmp_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/Data_tmp_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/Data_tmp_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/Data_tmp_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>testpattern_inst/dist_approx_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.735</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.064</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.338</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>testpattern_inst/dist_approx_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.469</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.798</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.310</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>testpattern_inst/dist_approx_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>398</td>
<td>pix_clk</td>
<td>-4.665</td>
<td>2.274</td>
</tr>
<tr>
<td>73</td>
<td>testpattern_inst/pix_y2_0_9</td>
<td>-3.448</td>
<td>1.455</td>
</tr>
<tr>
<td>73</td>
<td>testpattern_inst/pix_y2_0_10</td>
<td>-3.436</td>
<td>1.302</td>
</tr>
<tr>
<td>66</td>
<td>testpattern_inst/mode_reg[0]</td>
<td>7.630</td>
<td>2.395</td>
</tr>
<tr>
<td>46</td>
<td>testpattern_inst/mode_reg[1]</td>
<td>8.150</td>
<td>1.728</td>
</tr>
<tr>
<td>42</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/de_d</td>
<td>11.045</td>
<td>1.695</td>
</tr>
<tr>
<td>40</td>
<td>testpattern_inst/color_hue[6]</td>
<td>9.626</td>
<td>2.249</td>
</tr>
<tr>
<td>36</td>
<td>testpattern_inst/center_x[8]</td>
<td>-3.698</td>
<td>2.663</td>
</tr>
<tr>
<td>33</td>
<td>testpattern_inst/anim_slow[0]</td>
<td>-4.286</td>
<td>4.158</td>
</tr>
<tr>
<td>33</td>
<td>testpattern_inst/Vs_pos</td>
<td>10.817</td>
<td>1.695</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C33</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04  [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
