[03/23 17:43:56      0s] 
[03/23 17:43:56      0s] Cadence Innovus(TM) Implementation System.
[03/23 17:43:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 17:43:56      0s] 
[03/23 17:43:56      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 17:43:56      0s] Options:	
[03/23 17:43:56      0s] Date:		Thu Mar 23 17:43:56 2023
[03/23 17:43:56      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 17:43:56      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 17:43:56      0s] 
[03/23 17:43:56      0s] License:
[03/23 17:43:56      0s] 		[17:43:56.185299] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 17:43:56      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 17:43:56      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 17:44:24     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 17:44:33     13s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:44:33     13s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 17:44:33     13s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:44:33     13s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 17:44:33     13s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 17:44:33     13s] @(#)CDS: CPE v21.14-s062
[03/23 17:44:33     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 17:44:33     13s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 17:44:33     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 17:44:33     13s] @(#)CDS: RCDB 11.15.0
[03/23 17:44:33     13s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 17:44:33     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL.

[03/23 17:44:33     13s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 17:44:37     14s] 
[03/23 17:44:37     14s] **INFO:  MMMC transition support version v31-84 
[03/23 17:44:37     14s] 
[03/23 17:44:37     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 17:44:37     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 17:44:37     14s] <CMD> win
[03/23 17:44:47     15s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 17:44:52     16s] <CMD> set defHierChar /
[03/23 17:44:52     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:44:52     16s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 17:44:52     16s] <CMD> set init_oa_search_lib {}
[03/23 17:44:52     16s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 17:44:52     16s] <CMD> set init_design_netlisttype Verilog
[03/23 17:44:52     16s] <CMD> set init_pwr_net VDD
[03/23 17:44:52     16s] <CMD> set init_top_cell PE_top
[03/23 17:44:52     16s] <CMD> set init_gnd_net VSS
[03/23 17:44:52     16s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:44:52     16s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 17:44:52     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:44:52     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 17:44:52     16s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 17:44:52     16s] <CMD> init_design
[03/23 17:44:52     16s] #% Begin Load MMMC data ... (date=03/23 17:44:52, mem=958.8M)
[03/23 17:44:52     16s] #% End Load MMMC data ... (date=03/23 17:44:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=960.0M, current mem=960.0M)
[03/23 17:44:52     16s] 
[03/23 17:44:52     16s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 17:44:52     16s] 
[03/23 17:44:52     16s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 17:44:52     16s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 17:44:52     16s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 17:44:52     16s] Set DBUPerIGU to M2 pitch 400.
[03/23 17:44:52     16s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 17:44:52     16s] Type 'man IMPLF-201' for more detail.
[03/23 17:44:52     16s] 
[03/23 17:44:52     16s] viaInitial starts at Thu Mar 23 17:44:52 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 17:44:52     16s] Type 'man IMPPP-557' for more detail.
[03/23 17:44:52     16s] viaInitial ends at Thu Mar 23 17:44:52 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 17:44:52     16s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 17:44:52     16s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 17:44:52     17s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 17:44:52     17s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 17:44:52     17s] Read 527 cells in library typical.
[03/23 17:44:52     17s] Library reading multithread flow ended.
[03/23 17:44:52     17s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:00.0, peak res=1107.6M, current mem=990.1M)
[03/23 17:44:52     17s] *** End library_loading (cpu=0.02min, real=0.00min, mem=168.5M, fe_cpu=0.29min, fe_real=0.93min, fe_mem=1065.9M) ***
[03/23 17:44:52     17s] #% Begin Load netlist data ... (date=03/23 17:44:52, mem=989.3M)
[03/23 17:44:52     17s] *** Begin netlist parsing (mem=1065.9M) ***
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 17:44:52     17s] Type 'man IMPVL-159' for more detail.
[03/23 17:44:52     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 17:44:52     17s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:44:52     17s] Created 527 new cells from 1 timing libraries.
[03/23 17:44:52     17s] Reading netlist ...
[03/23 17:44:52     17s] Backslashed names will retain backslash and a trailing blank character.
[03/23 17:44:52     17s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 17:44:52     17s] 
[03/23 17:44:52     17s] *** Memory Usage v#1 (Current mem = 1065.867M, initial mem = 397.922M) ***
[03/23 17:44:52     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1065.9M) ***
[03/23 17:44:52     17s] #% End Load netlist data ... (date=03/23 17:44:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1002.1M, current mem=1002.1M)
[03/23 17:44:52     17s] Set top cell to PE_top.
[03/23 17:44:53     17s] Hooked 527 DB cells to tlib cells.
[03/23 17:44:53     17s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1008.8M, current mem=1008.8M)
[03/23 17:44:53     17s] Starting recursive module instantiation check.
[03/23 17:44:53     17s] No recursion found.
[03/23 17:44:53     17s] Building hierarchical netlist for Cell PE_top ...
[03/23 17:44:53     17s] *** Netlist is unique.
[03/23 17:44:53     17s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 17:44:53     17s] ** info: there are 551 modules.
[03/23 17:44:53     17s] ** info: there are 2647 stdCell insts.
[03/23 17:44:53     17s] 
[03/23 17:44:53     17s] *** Memory Usage v#1 (Current mem = 1086.281M, initial mem = 397.922M) ***
[03/23 17:44:53     17s] Start create_tracks
[03/23 17:44:53     17s] Extraction setup Started 
[03/23 17:44:53     17s] 
[03/23 17:44:53     17s] Trim Metal Layers:
[03/23 17:44:53     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 17:44:53     17s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 17:44:53     17s] __QRC_SADV_USE_LE__ is set 0
[03/23 17:44:53     18s] Metal Layer Id 1 is M1 
[03/23 17:44:53     18s] Metal Layer Id 2 is M2 
[03/23 17:44:53     18s] Metal Layer Id 3 is M3 
[03/23 17:44:53     18s] Metal Layer Id 4 is M4 
[03/23 17:44:53     18s] Metal Layer Id 5 is M5 
[03/23 17:44:53     18s] Metal Layer Id 6 is M6 
[03/23 17:44:53     18s] Metal Layer Id 7 is MQ 
[03/23 17:44:53     18s] Metal Layer Id 8 is LM 
[03/23 17:44:53     18s] Via Layer Id 33 is CA 
[03/23 17:44:53     18s] Via Layer Id 34 is V1 
[03/23 17:44:53     18s] Via Layer Id 35 is V2 
[03/23 17:44:53     18s] Via Layer Id 36 is V3 
[03/23 17:44:53     18s] Via Layer Id 37 is V4 
[03/23 17:44:53     18s] Via Layer Id 38 is V5 
[03/23 17:44:53     18s] Via Layer Id 39 is VL 
[03/23 17:44:53     18s] Via Layer Id 40 is VQ 
[03/23 17:44:53     18s] 
[03/23 17:44:53     18s] Trim Metal Layers:
[03/23 17:44:53     18s] Generating auto layer map file.
[03/23 17:44:53     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 17:44:53     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 17:44:53     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 17:44:53     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 17:44:53     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 17:44:53     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 17:44:53     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 17:44:53     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 17:44:53     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 17:44:53     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 17:44:53     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 17:44:53     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 17:44:53     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 17:44:53     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 17:44:53     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 17:44:53     18s] Metal Layer Id 1 mapped to 9 
[03/23 17:44:53     18s] Via Layer Id 1 mapped to 10 
[03/23 17:44:53     18s] Metal Layer Id 2 mapped to 11 
[03/23 17:44:53     18s] Via Layer Id 2 mapped to 12 
[03/23 17:44:53     18s] Metal Layer Id 3 mapped to 13 
[03/23 17:44:53     18s] Via Layer Id 3 mapped to 14 
[03/23 17:44:53     18s] Metal Layer Id 4 mapped to 15 
[03/23 17:44:53     18s] Via Layer Id 4 mapped to 16 
[03/23 17:44:53     18s] Metal Layer Id 5 mapped to 17 
[03/23 17:44:53     18s] Via Layer Id 5 mapped to 18 
[03/23 17:44:53     18s] Metal Layer Id 6 mapped to 19 
[03/23 17:44:53     18s] Via Layer Id 6 mapped to 20 
[03/23 17:44:53     18s] Metal Layer Id 7 mapped to 21 
[03/23 17:44:53     18s] Via Layer Id 7 mapped to 22 
[03/23 17:44:53     18s] Metal Layer Id 8 mapped to 23 
[03/23 17:44:53     18s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 17:44:53     18s] eee: Reading patterns meta data.
[03/23 17:44:53     18s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 17:44:53     18s] Restore PreRoute Pattern Extraction data failed.
[03/23 17:44:53     18s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 17:44:53     18s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:44:54     18s] Metal Layer Id 1 is M1 
[03/23 17:44:54     18s] Metal Layer Id 2 is M2 
[03/23 17:44:54     18s] Metal Layer Id 3 is M3 
[03/23 17:44:54     18s] Metal Layer Id 4 is M4 
[03/23 17:44:54     18s] Metal Layer Id 5 is M5 
[03/23 17:44:54     18s] Metal Layer Id 6 is M6 
[03/23 17:44:54     18s] Metal Layer Id 7 is MQ 
[03/23 17:44:54     18s] Metal Layer Id 8 is LM 
[03/23 17:44:54     18s] Via Layer Id 33 is CA 
[03/23 17:44:54     18s] Via Layer Id 34 is V1 
[03/23 17:44:54     18s] Via Layer Id 35 is V2 
[03/23 17:44:54     18s] Via Layer Id 36 is V3 
[03/23 17:44:54     18s] Via Layer Id 37 is V4 
[03/23 17:44:54     18s] Via Layer Id 38 is V5 
[03/23 17:44:54     18s] Via Layer Id 39 is VL 
[03/23 17:44:54     18s] Via Layer Id 40 is VQ 
[03/23 17:44:54     18s] 
[03/23 17:44:54     18s] Trim Metal Layers:
[03/23 17:44:54     18s] Generating auto layer map file.
[03/23 17:44:54     18s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 17:44:54     18s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 17:44:54     18s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 17:44:54     18s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 17:44:54     18s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 17:44:54     18s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 17:44:54     18s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 17:44:54     18s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 17:44:54     18s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 17:44:54     18s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 17:44:54     18s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 17:44:54     18s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 17:44:54     18s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 17:44:54     18s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 17:44:54     18s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 17:44:54     18s] Metal Layer Id 1 mapped to 9 
[03/23 17:44:54     18s] Via Layer Id 1 mapped to 10 
[03/23 17:44:54     18s] Metal Layer Id 2 mapped to 11 
[03/23 17:44:54     18s] Via Layer Id 2 mapped to 12 
[03/23 17:44:54     18s] Metal Layer Id 3 mapped to 13 
[03/23 17:44:54     18s] Via Layer Id 3 mapped to 14 
[03/23 17:44:54     18s] Metal Layer Id 4 mapped to 15 
[03/23 17:44:54     18s] Via Layer Id 4 mapped to 16 
[03/23 17:44:54     18s] Metal Layer Id 5 mapped to 17 
[03/23 17:44:54     18s] Via Layer Id 5 mapped to 18 
[03/23 17:44:54     18s] Metal Layer Id 6 mapped to 19 
[03/23 17:44:54     18s] Via Layer Id 6 mapped to 20 
[03/23 17:44:54     18s] Metal Layer Id 7 mapped to 21 
[03/23 17:44:54     18s] Via Layer Id 7 mapped to 22 
[03/23 17:44:54     18s] Metal Layer Id 8 mapped to 23 
[03/23 17:44:55     19s] Completed (cpu: 0:00:01.8 real: 0:00:02.0)
[03/23 17:44:55     19s] Set Shrink Factor to 1.00000
[03/23 17:44:55     19s] Summary of Active RC-Corners : 
[03/23 17:44:55     19s]  
[03/23 17:44:55     19s]  Analysis View: setupAnalysis
[03/23 17:44:55     19s]     RC-Corner Name        : rc-typ
[03/23 17:44:55     19s]     RC-Corner Index       : 0
[03/23 17:44:55     19s]     RC-Corner Temperature : 25 Celsius
[03/23 17:44:55     19s]     RC-Corner Cap Table   : ''
[03/23 17:44:55     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:44:55     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:44:55     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 17:44:55     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:44:55     19s]  
[03/23 17:44:55     19s]  Analysis View: holdAnalysis
[03/23 17:44:55     19s]     RC-Corner Name        : rc-typ
[03/23 17:44:55     19s]     RC-Corner Index       : 0
[03/23 17:44:55     19s]     RC-Corner Temperature : 25 Celsius
[03/23 17:44:55     19s]     RC-Corner Cap Table   : ''
[03/23 17:44:55     19s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:44:55     19s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:44:55     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:44:55     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 17:44:55     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 17:44:55     19s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:44:55     19s] 
[03/23 17:44:55     19s] Trim Metal Layers:
[03/23 17:44:55     19s] LayerId::1 widthSet size::1
[03/23 17:44:55     19s] LayerId::2 widthSet size::1
[03/23 17:44:55     19s] LayerId::3 widthSet size::1
[03/23 17:44:55     19s] LayerId::4 widthSet size::1
[03/23 17:44:55     19s] LayerId::5 widthSet size::1
[03/23 17:44:55     19s] LayerId::6 widthSet size::1
[03/23 17:44:55     19s] LayerId::7 widthSet size::1
[03/23 17:44:55     19s] LayerId::8 widthSet size::1
[03/23 17:44:55     19s] Updating RC grid for preRoute extraction ...
[03/23 17:44:55     19s] eee: pegSigSF::1.070000
[03/23 17:44:55     19s] Initializing multi-corner resistance tables ...
[03/23 17:44:55     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:44:55     19s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 17:44:55     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:44:55     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 17:44:55     19s] *Info: initialize multi-corner CTS.
[03/23 17:44:55     19s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1279.5M, current mem=1076.2M)
[03/23 17:44:55     19s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 17:44:55     19s] Current (total cpu=0:00:20.0, real=0:00:59.0, peak res=1334.2M, current mem=1334.2M)
[03/23 17:44:55     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 17:44:55     19s] 
[03/23 17:44:55     19s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 17:44:55     19s] 
[03/23 17:44:55     20s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 17:44:55     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1352.5M, current mem=1352.5M)
[03/23 17:44:55     20s] Current (total cpu=0:00:20.1, real=0:00:59.0, peak res=1352.5M, current mem=1352.5M)
[03/23 17:44:55     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 17:44:55     20s] Summary for sequential cells identification: 
[03/23 17:44:55     20s]   Identified SBFF number: 112
[03/23 17:44:55     20s]   Identified MBFF number: 0
[03/23 17:44:55     20s]   Identified SB Latch number: 0
[03/23 17:44:55     20s]   Identified MB Latch number: 0
[03/23 17:44:55     20s]   Not identified SBFF number: 8
[03/23 17:44:55     20s]   Not identified MBFF number: 0
[03/23 17:44:55     20s]   Not identified SB Latch number: 0
[03/23 17:44:55     20s]   Not identified MB Latch number: 0
[03/23 17:44:55     20s]   Number of sequential cells which are not FFs: 34
[03/23 17:44:55     20s] Total number of combinational cells: 363
[03/23 17:44:55     20s] Total number of sequential cells: 154
[03/23 17:44:55     20s] Total number of tristate cells: 10
[03/23 17:44:55     20s] Total number of level shifter cells: 0
[03/23 17:44:55     20s] Total number of power gating cells: 0
[03/23 17:44:55     20s] Total number of isolation cells: 0
[03/23 17:44:55     20s] Total number of power switch cells: 0
[03/23 17:44:55     20s] Total number of pulse generator cells: 0
[03/23 17:44:55     20s] Total number of always on buffers: 0
[03/23 17:44:55     20s] Total number of retention cells: 0
[03/23 17:44:55     20s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 17:44:55     20s] Total number of usable buffers: 16
[03/23 17:44:55     20s] List of unusable buffers:
[03/23 17:44:55     20s] Total number of unusable buffers: 0
[03/23 17:44:55     20s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 17:44:55     20s] Total number of usable inverters: 19
[03/23 17:44:55     20s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 17:44:55     20s] Total number of unusable inverters: 3
[03/23 17:44:55     20s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 17:44:55     20s] Total number of identified usable delay cells: 8
[03/23 17:44:55     20s] List of identified unusable delay cells:
[03/23 17:44:55     20s] Total number of identified unusable delay cells: 0
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Deleting Cell Server End ...
[03/23 17:44:55     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.5M, current mem=1372.4M)
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:44:55     20s] Summary for sequential cells identification: 
[03/23 17:44:55     20s]   Identified SBFF number: 112
[03/23 17:44:55     20s]   Identified MBFF number: 0
[03/23 17:44:55     20s]   Identified SB Latch number: 0
[03/23 17:44:55     20s]   Identified MB Latch number: 0
[03/23 17:44:55     20s]   Not identified SBFF number: 8
[03/23 17:44:55     20s]   Not identified MBFF number: 0
[03/23 17:44:55     20s]   Not identified SB Latch number: 0
[03/23 17:44:55     20s]   Not identified MB Latch number: 0
[03/23 17:44:55     20s]   Number of sequential cells which are not FFs: 34
[03/23 17:44:55     20s]  Visiting view : setupAnalysis
[03/23 17:44:55     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:44:55     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:44:55     20s]  Visiting view : holdAnalysis
[03/23 17:44:55     20s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:44:55     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:44:55     20s] TLC MultiMap info (StdDelay):
[03/23 17:44:55     20s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:44:55     20s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:44:55     20s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:44:55     20s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:44:55     20s]  Setting StdDelay to: 22.7ps
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:44:55     20s] #% Begin Load MMMC data post ... (date=03/23 17:44:55, mem=1373.2M)
[03/23 17:44:55     20s] #% End Load MMMC data post ... (date=03/23 17:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1373.2M, current mem=1373.2M)
[03/23 17:44:55     20s] 
[03/23 17:44:55     20s] *** Summary of all messages that are not suppressed in this session:
[03/23 17:44:55     20s] Severity  ID               Count  Summary                                  
[03/23 17:44:55     20s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 17:44:55     20s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 17:44:55     20s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 17:44:55     20s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 17:44:55     20s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 17:44:55     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 17:44:55     20s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 17:44:55     20s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 17:44:55     20s] 
[03/23 17:45:10     21s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 17:45:10     21s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 17:45:10     21s] <CMD> floorPlan -noSnapToGrid -s 186 286 7 7 7 7
[03/23 17:45:10     21s] Start create_tracks
[03/23 17:45:10     21s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 17:45:10     21s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 17:45:10     21s] #% Begin save design ... (date=03/23 17:45:10, mem=1423.6M)
[03/23 17:45:10     21s] % Begin Save ccopt configuration ... (date=03/23 17:45:10, mem=1423.6M)
[03/23 17:45:10     21s] % End Save ccopt configuration ... (date=03/23 17:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.4M, current mem=1424.4M)
[03/23 17:45:10     21s] % Begin Save netlist data ... (date=03/23 17:45:10, mem=1424.4M)
[03/23 17:45:10     21s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:45:10     21s] % End Save netlist data ... (date=03/23 17:45:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1441.1M, current mem=1426.1M)
[03/23 17:45:10     21s] Saving symbol-table file in separate thread ...
[03/23 17:45:10     21s] Saving congestion map file in separate thread ...
[03/23 17:45:10     22s] % Begin Save AAE data ... (date=03/23 17:45:10, mem=1426.6M)
[03/23 17:45:10     22s] Saving AAE Data ...
[03/23 17:45:10     22s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:45:10     22s] % End Save AAE data ... (date=03/23 17:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1426.6M, current mem=1426.6M)
[03/23 17:45:10     22s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:45:10     22s] Saving mode setting ...
[03/23 17:45:10     22s] Saving global file ...
[03/23 17:45:11     22s] Saving Drc markers ...
[03/23 17:45:11     22s] ... No Drc file written since there is no markers found.
[03/23 17:45:11     22s] % Begin Save routing data ... (date=03/23 17:45:11, mem=1431.4M)
[03/23 17:45:11     22s] Saving route file ...
[03/23 17:45:11     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1561.3M) ***
[03/23 17:45:11     22s] % End Save routing data ... (date=03/23 17:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1431.6M, current mem=1431.6M)
[03/23 17:45:11     22s] Saving special route data file in separate thread ...
[03/23 17:45:11     22s] Saving PG Conn data in separate thread ...
[03/23 17:45:11     22s] Saving placement file in separate thread ...
[03/23 17:45:11     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:45:11     22s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:45:11     22s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:11     22s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:11     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1576.3M) ***
[03/23 17:45:11     22s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:11     22s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 17:45:11     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1576.3M) ***
[03/23 17:45:11     22s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:45:11     22s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 17:45:11     22s] Checksum of RCGrid density data::96
[03/23 17:45:12     22s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:12     22s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:12     22s] % Begin Save power constraints data ... (date=03/23 17:45:12, mem=1434.1M)
[03/23 17:45:12     22s] % End Save power constraints data ... (date=03/23 17:45:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1434.1M, current mem=1434.1M)
[03/23 17:45:12     22s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 17:45:12     22s] #% End save design ... (date=03/23 17:45:12, total cpu=0:00:00.6, real=0:00:02.0, peak res=1461.9M, current mem=1436.7M)
[03/23 17:45:12     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:45:12     22s] 
[03/23 17:45:12     22s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 17:45:12     22s] #% Begin save design ... (date=03/23 17:45:12, mem=1436.7M)
[03/23 17:45:12     22s] % Begin Save ccopt configuration ... (date=03/23 17:45:12, mem=1436.7M)
[03/23 17:45:12     22s] % End Save ccopt configuration ... (date=03/23 17:45:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1436.7M, current mem=1436.7M)
[03/23 17:45:12     22s] % Begin Save netlist data ... (date=03/23 17:45:12, mem=1436.7M)
[03/23 17:45:12     22s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:45:12     22s] % End Save netlist data ... (date=03/23 17:45:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.1M, current mem=1437.1M)
[03/23 17:45:12     22s] Saving symbol-table file in separate thread ...
[03/23 17:45:12     22s] Saving congestion map file in separate thread ...
[03/23 17:45:12     22s] % Begin Save AAE data ... (date=03/23 17:45:12, mem=1437.1M)
[03/23 17:45:12     22s] Saving AAE Data ...
[03/23 17:45:12     22s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:45:12     22s] % End Save AAE data ... (date=03/23 17:45:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.1M, current mem=1437.1M)
[03/23 17:45:12     22s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:45:12     22s] Saving mode setting ...
[03/23 17:45:12     22s] Saving global file ...
[03/23 17:45:13     22s] Saving Drc markers ...
[03/23 17:45:13     22s] ... No Drc file written since there is no markers found.
[03/23 17:45:13     22s] % Begin Save routing data ... (date=03/23 17:45:13, mem=1437.2M)
[03/23 17:45:13     22s] Saving route file ...
[03/23 17:45:13     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1599.3M) ***
[03/23 17:45:13     22s] % End Save routing data ... (date=03/23 17:45:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.2M, current mem=1437.2M)
[03/23 17:45:13     22s] Saving special route data file in separate thread ...
[03/23 17:45:13     22s] Saving PG Conn data in separate thread ...
[03/23 17:45:13     22s] Saving placement file in separate thread ...
[03/23 17:45:13     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:45:13     22s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:45:13     22s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:13     22s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:13     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1613.3M) ***
[03/23 17:45:13     22s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:13     22s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 17:45:13     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1613.3M) ***
[03/23 17:45:13     22s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:45:13     22s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 17:45:13     22s] Checksum of RCGrid density data::96
[03/23 17:45:13     22s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:13     22s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:13     22s] % Begin Save power constraints data ... (date=03/23 17:45:13, mem=1437.5M)
[03/23 17:45:13     22s] % End Save power constraints data ... (date=03/23 17:45:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1437.5M, current mem=1437.5M)
[03/23 17:45:14     22s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 17:45:14     22s] #% End save design ... (date=03/23 17:45:14, total cpu=0:00:00.5, real=0:00:02.0, peak res=1467.9M, current mem=1437.7M)
[03/23 17:45:14     22s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:45:14     22s] 
[03/23 17:45:17     23s] <CMD> zoomBox -94.93900 -76.71900 366.05200 335.96600
[03/23 17:45:18     23s] <CMD> zoomBox -159.76200 -114.05500 478.28800 457.13600
[03/23 17:45:18     23s] <CMD> zoomBox -99.52100 -55.08300 361.47000 357.60200
[03/23 17:45:22     23s] <CMD> clearGlobalNets
[03/23 17:45:22     23s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:45:22     23s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:45:22     23s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:45:22     23s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:45:22     23s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:45:22     23s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:45:22     23s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:45:22     23s] 
[03/23 17:45:22     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.4M)
[03/23 17:45:22     23s] Ring generation is complete.
[03/23 17:45:22     23s] vias are now being generated.
[03/23 17:45:22     23s] addRing created 8 wires.
[03/23 17:45:22     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] |  Layer |     Created    |     Deleted    |
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] |   M2   |        4       |       NA       |
[03/23 17:45:22     23s] |   V2   |        8       |        0       |
[03/23 17:45:22     23s] |   M3   |        4       |       NA       |
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:45:22     23s] 
[03/23 17:45:22     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1612.4M)
[03/23 17:45:22     23s] Ring generation is complete.
[03/23 17:45:22     23s] vias are now being generated.
[03/23 17:45:22     23s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (196.00, 6.00).
[03/23 17:45:22     23s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 293.20) (196.00, 295.20).
[03/23 17:45:22     23s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (199.00, 3.00).
[03/23 17:45:22     23s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 296.20) (199.00, 298.20).
[03/23 17:45:22     23s] addRing created 4 wires.
[03/23 17:45:22     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] |  Layer |     Created    |     Deleted    |
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] |   V3   |        8       |        0       |
[03/23 17:45:22     23s] |   M4   |        4       |       NA       |
[03/23 17:45:22     23s] +--------+----------------+----------------+
[03/23 17:45:22     23s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:45:22     23s] #% Begin save design ... (date=03/23 17:45:22, mem=1441.0M)
[03/23 17:45:22     24s] % Begin Save ccopt configuration ... (date=03/23 17:45:22, mem=1441.0M)
[03/23 17:45:22     24s] % End Save ccopt configuration ... (date=03/23 17:45:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.0M, current mem=1441.0M)
[03/23 17:45:22     24s] % Begin Save netlist data ... (date=03/23 17:45:22, mem=1441.0M)
[03/23 17:45:22     24s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:45:22     24s] % End Save netlist data ... (date=03/23 17:45:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.0M, current mem=1441.0M)
[03/23 17:45:22     24s] Saving symbol-table file in separate thread ...
[03/23 17:45:22     24s] Saving congestion map file in separate thread ...
[03/23 17:45:22     24s] % Begin Save AAE data ... (date=03/23 17:45:22, mem=1441.3M)
[03/23 17:45:22     24s] Saving AAE Data ...
[03/23 17:45:22     24s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:45:22     24s] % End Save AAE data ... (date=03/23 17:45:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.3M, current mem=1441.3M)
[03/23 17:45:23     24s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:45:23     24s] Saving mode setting ...
[03/23 17:45:23     24s] Saving global file ...
[03/23 17:45:23     24s] Saving Drc markers ...
[03/23 17:45:23     24s] ... No Drc file written since there is no markers found.
[03/23 17:45:23     24s] % Begin Save routing data ... (date=03/23 17:45:23, mem=1441.5M)
[03/23 17:45:23     24s] Saving route file ...
[03/23 17:45:23     24s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1612.0M) ***
[03/23 17:45:23     24s] % End Save routing data ... (date=03/23 17:45:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.6M, current mem=1441.6M)
[03/23 17:45:23     24s] Saving special route data file in separate thread ...
[03/23 17:45:23     24s] Saving PG file in separate thread ...
[03/23 17:45:23     24s] Saving placement file in separate thread ...
[03/23 17:45:23     24s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:45:23     24s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:45:23     24s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:23     24s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1626.0M) ***
[03/23 17:45:23     24s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:45:23 2023)
[03/23 17:45:23     24s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1626.0M) ***
[03/23 17:45:23     24s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:23     24s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:24     24s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:45:24     24s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1626.0M) ***
[03/23 17:45:24     24s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:45:24     24s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:45:24     24s] Checksum of RCGrid density data::96
[03/23 17:45:24     24s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:45:24     24s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:45:24     24s] % Begin Save power constraints data ... (date=03/23 17:45:24, mem=1442.8M)
[03/23 17:45:24     24s] % End Save power constraints data ... (date=03/23 17:45:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.8M, current mem=1442.8M)
[03/23 17:45:24     24s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:45:24     24s] #% End save design ... (date=03/23 17:45:24, total cpu=0:00:00.5, real=0:00:02.0, peak res=1472.3M, current mem=1442.9M)
[03/23 17:45:24     24s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:45:24     24s] 
[03/23 17:45:24     24s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:45:24     24s] #% Begin sroute (date=03/23 17:45:24, mem=1442.9M)
[03/23 17:45:24     24s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:45:24     24s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:45:24 2023 ***
[03/23 17:45:24     24s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:45:24     24s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 3.30Ghz)
[03/23 17:45:24     24s] 
[03/23 17:45:24     24s] Begin option processing ...
[03/23 17:45:24     24s] srouteConnectPowerBump set to false
[03/23 17:45:24     24s] routeSelectNet set to "VSS VDD"
[03/23 17:45:24     24s] routeSpecial set to true
[03/23 17:45:24     24s] srouteBottomLayerLimit set to 1
[03/23 17:45:24     24s] srouteConnectBlockPin set to false
[03/23 17:45:24     24s] srouteConnectConverterPin set to false
[03/23 17:45:24     24s] srouteConnectPadPin set to false
[03/23 17:45:24     24s] srouteConnectStripe set to false
[03/23 17:45:24     24s] srouteCrossoverViaTopLayer set to 1
[03/23 17:45:24     24s] srouteFollowCorePinEnd set to 3
[03/23 17:45:24     24s] srouteFollowPadPin set to false
[03/23 17:45:24     24s] sroutePadPinAllPorts set to true
[03/23 17:45:24     24s] sroutePreserveExistingRoutes set to true
[03/23 17:45:24     24s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:45:24     24s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:45:24     24s] srouteTopLayerLimit set to 1
[03/23 17:45:24     24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2990.00 megs.
[03/23 17:45:24     24s] 
[03/23 17:45:24     24s] Reading DB technology information...
[03/23 17:45:24     24s] Finished reading DB technology information.
[03/23 17:45:24     24s] Reading floorplan and netlist information...
[03/23 17:45:24     24s] Finished reading floorplan and netlist information.
[03/23 17:45:24     24s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:45:25     24s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:45:25     24s] Read in 535 macros, 125 used
[03/23 17:45:25     24s] Read in 124 components
[03/23 17:45:25     24s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 17:45:25     24s] Read in 68 physical pins
[03/23 17:45:25     24s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:45:25     24s] Read in 68 nets
[03/23 17:45:25     24s] Read in 2 special nets, 2 routed
[03/23 17:45:25     24s] Read in 316 terminals
[03/23 17:45:25     24s] 2 nets selected.
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] Begin power routing ...
[03/23 17:45:25     24s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:45:25     24s] CPU time for VDD FollowPin 0 seconds
[03/23 17:45:25     24s] CPU time for VSS FollowPin 0 seconds
[03/23 17:45:25     24s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:45:25     24s]   Number of Core ports routed: 0  open: 160
[03/23 17:45:25     24s]   Number of Followpin connections: 80
[03/23 17:45:25     24s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2997.00 megs.
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s]  Begin updating DB with routing results ...
[03/23 17:45:25     24s]  Updating DB with 68 io pins ...
[03/23 17:45:25     24s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 17:45:25     24s] Pin and blockage extraction finished
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] sroute created 80 wires.
[03/23 17:45:25     24s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |  Layer |     Created    |     Deleted    |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |   M1   |       80       |       NA       |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] #% End sroute (date=03/23 17:45:25, total cpu=0:00:00.2, real=0:00:01.0, peak res=1453.0M, current mem=1453.0M)
[03/23 17:45:25     24s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:45:25     24s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:45:25     24s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 278
[03/23 17:45:25     24s] #% Begin addStripe (date=03/23 17:45:25, mem=1453.0M)
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] Initialize fgc environment(mem: 1616.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Starting stripe generation ...
[03/23 17:45:25     24s] Non-Default Mode Option Settings :
[03/23 17:45:25     24s]   NONE
[03/23 17:45:25     24s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:45:25     24s] Type 'man IMPPP-4055' for more detail.
[03/23 17:45:25     24s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Stripe generation is complete.
[03/23 17:45:25     24s] vias are now being generated.
[03/23 17:45:25     24s] addStripe created 18 wires.
[03/23 17:45:25     24s] ViaGen created 1512 vias, deleted 0 via to avoid violation.
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |  Layer |     Created    |     Deleted    |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |   V1   |       720      |        0       |
[03/23 17:45:25     24s] |   V2   |       756      |        0       |
[03/23 17:45:25     24s] |   M3   |       18       |       NA       |
[03/23 17:45:25     24s] |   V3   |       36       |        0       |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] #% End addStripe (date=03/23 17:45:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
[03/23 17:45:25     24s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:45:25     24s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:45:25     24s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 178
[03/23 17:45:25     24s] #% Begin addStripe (date=03/23 17:45:25, mem=1454.6M)
[03/23 17:45:25     24s] 
[03/23 17:45:25     24s] Initialize fgc environment(mem: 1616.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.3M)
[03/23 17:45:25     24s] Starting stripe generation ...
[03/23 17:45:25     24s] Non-Default Mode Option Settings :
[03/23 17:45:25     24s]   NONE
[03/23 17:45:25     24s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:45:25     24s] Type 'man IMPPP-4055' for more detail.
[03/23 17:45:25     24s] Stripe generation is complete.
[03/23 17:45:25     24s] vias are now being generated.
[03/23 17:45:25     24s] addStripe created 16 wires.
[03/23 17:45:25     24s] ViaGen created 176 vias, deleted 0 via to avoid violation.
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |  Layer |     Created    |     Deleted    |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] |   V3   |       176      |        0       |
[03/23 17:45:25     24s] |   M4   |       16       |       NA       |
[03/23 17:45:25     24s] +--------+----------------+----------------+
[03/23 17:45:25     24s] #% End addStripe (date=03/23 17:45:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
[03/23 17:45:25     24s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:45:25     24s] #% Begin save design ... (date=03/23 17:45:25, mem=1454.6M)
[03/23 17:45:25     24s] % Begin Save ccopt configuration ... (date=03/23 17:45:25, mem=1454.6M)
[03/23 17:45:25     24s] % End Save ccopt configuration ... (date=03/23 17:45:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.6M, current mem=1454.6M)
[03/23 17:45:25     24s] % Begin Save netlist data ... (date=03/23 17:45:25, mem=1454.6M)
[03/23 17:45:25     24s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:45:25     25s] % End Save netlist data ... (date=03/23 17:45:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1473.5M, current mem=1454.8M)
[03/23 17:45:25     25s] Saving symbol-table file in separate thread ...
[03/23 17:45:25     25s] Saving congestion map file in separate thread ...
[03/23 17:45:25     25s] % Begin Save AAE data ... (date=03/23 17:45:25, mem=1454.8M)
[03/23 17:45:25     25s] Saving AAE Data ...
[03/23 17:45:25     25s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:45:25     25s] % End Save AAE data ... (date=03/23 17:45:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.8M, current mem=1454.8M)
[03/23 17:45:25     25s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:45:25     25s] Saving mode setting ...
[03/23 17:45:25     25s] Saving global file ...
[03/23 17:45:26     25s] Saving Drc markers ...
[03/23 17:45:26     25s] ... 160 markers are saved ...
[03/23 17:45:26     25s] ... 0 geometry drc markers are saved ...
[03/23 17:45:26     25s] ... 0 antenna drc markers are saved ...
[03/23 17:45:26     25s] % Begin Save routing data ... (date=03/23 17:45:26, mem=1455.2M)
[03/23 17:45:26     25s] Saving route file ...
[03/23 17:45:26     25s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1616.9M) ***
[03/23 17:45:26     25s] % End Save routing data ... (date=03/23 17:45:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.2M, current mem=1455.2M)
[03/23 17:45:26     25s] Saving special route data file in separate thread ...
[03/23 17:45:26     25s] Saving PG file in separate thread ...
[03/23 17:45:26     25s] Saving placement file in separate thread ...
[03/23 17:45:26     25s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:45:26     25s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:45:26     25s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:26     25s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1630.9M) ***
[03/23 17:45:26     25s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:45:26 2023)
[03/23 17:45:26     25s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1630.9M) ***
[03/23 17:45:26     25s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:26     25s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:27     25s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 17:45:27     25s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1630.9M) ***
[03/23 17:45:27     25s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:45:27     25s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 17:45:27     25s] Checksum of RCGrid density data::96
[03/23 17:45:27     25s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:27     25s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:45:27     25s] % Begin Save power constraints data ... (date=03/23 17:45:27, mem=1455.4M)
[03/23 17:45:27     25s] % End Save power constraints data ... (date=03/23 17:45:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.4M, current mem=1455.4M)
[03/23 17:45:27     25s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 17:45:27     25s] #% End save design ... (date=03/23 17:45:27, total cpu=0:00:00.5, real=0:00:02.0, peak res=1485.9M, current mem=1455.8M)
[03/23 17:45:27     25s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:45:27     25s] 
[03/23 17:45:31     25s] <CMD> zoomBox -66.75500 42.55600 266.31200 340.72200
[03/23 17:45:32     26s] <CMD> zoomBox -116.43400 -63.49300 425.91100 422.02200
[03/23 17:45:32     26s] <CMD> zoomBox -146.39800 -90.98100 491.65600 480.21400
[03/23 17:45:33     26s] <CMD> zoomBox -95.09100 -64.86900 365.90400 347.82000
[03/23 17:45:33     26s] <CMD> zoomBox -31.23800 -32.37300 209.40500 183.05400
[03/23 17:45:33     26s] <CMD> zoomBox -11.88700 -22.52500 161.97800 133.12100
[03/23 17:45:35     26s] <CMD> zoomBox -6.45700 -13.72400 119.16000 98.73000
[03/23 17:45:35     26s] <CMD> zoomBox -3.16700 -10.89600 103.60800 84.69000
[03/23 17:45:36     26s] <CMD> zoomBox -18.75900 -17.82400 185.78900 165.29000
[03/23 17:45:36     26s] <CMD> zoomBox -39.04400 -26.30400 294.02900 271.86700
[03/23 17:45:38     27s] <CMD> zoomBox -71.97800 -59.56900 389.02300 353.12500
[03/23 17:45:39     27s] <CMD> zoomBox -34.24500 25.82700 298.82800 323.99800
[03/23 17:46:04     29s] <CMD> clearGlobalNets
[03/23 17:46:04     29s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 17:46:04     29s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:46:04     29s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 17:46:04     29s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:46:04     29s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 17:46:04     29s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 17:46:04     29s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1
[03/23 17:46:04     29s] 
[03/23 17:46:04     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1625.0M)
[03/23 17:46:04     29s] Ring generation is complete.
[03/23 17:46:04     29s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M4 bottom M4 left M3 right M3} -rectangle 1
[03/23 17:46:04     29s] 
[03/23 17:46:04     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1625.0M)
[03/23 17:46:04     29s] Ring generation is complete.
[03/23 17:46:04     29s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 17:46:04     29s] #% Begin save design ... (date=03/23 17:46:04, mem=1456.1M)
[03/23 17:46:04     29s] % Begin Save ccopt configuration ... (date=03/23 17:46:04, mem=1456.1M)
[03/23 17:46:04     29s] % End Save ccopt configuration ... (date=03/23 17:46:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.1M, current mem=1456.1M)
[03/23 17:46:04     29s] % Begin Save netlist data ... (date=03/23 17:46:04, mem=1456.1M)
[03/23 17:46:04     29s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:46:04     29s] % End Save netlist data ... (date=03/23 17:46:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1456.1M, current mem=1456.1M)
[03/23 17:46:04     29s] Saving symbol-table file in separate thread ...
[03/23 17:46:04     29s] Saving congestion map file in separate thread ...
[03/23 17:46:04     29s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:46:04     29s] % Begin Save AAE data ... (date=03/23 17:46:04, mem=1456.1M)
[03/23 17:46:04     29s] Saving AAE Data ...
[03/23 17:46:05     29s] % End Save AAE data ... (date=03/23 17:46:04, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.1M, current mem=1456.1M)
[03/23 17:46:05     29s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:46:05     29s] Saving mode setting ...
[03/23 17:46:05     30s] Saving global file ...
[03/23 17:46:05     30s] Saving Drc markers ...
[03/23 17:46:05     30s] ... 160 markers are saved ...
[03/23 17:46:05     30s] ... 0 geometry drc markers are saved ...
[03/23 17:46:05     30s] ... 0 antenna drc markers are saved ...
[03/23 17:46:05     30s] % Begin Save routing data ... (date=03/23 17:46:05, mem=1456.2M)
[03/23 17:46:05     30s] Saving route file ...
[03/23 17:46:06     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1623.6M) ***
[03/23 17:46:06     30s] % End Save routing data ... (date=03/23 17:46:06, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.2M, current mem=1456.2M)
[03/23 17:46:06     30s] Saving special route data file in separate thread ...
[03/23 17:46:06     30s] Saving PG file in separate thread ...
[03/23 17:46:06     30s] Saving placement file in separate thread ...
[03/23 17:46:06     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:46:06     30s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:06     30s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:46:06     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1637.6M) ***
[03/23 17:46:06     30s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:46:06 2023)
[03/23 17:46:06     30s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1637.6M) ***
[03/23 17:46:06     30s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:06     30s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:06     30s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 17:46:06     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1637.6M) ***
[03/23 17:46:06     30s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:46:06     30s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 17:46:06     30s] Checksum of RCGrid density data::96
[03/23 17:46:06     30s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:06     30s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:06     30s] % Begin Save power constraints data ... (date=03/23 17:46:06, mem=1456.4M)
[03/23 17:46:06     30s] % End Save power constraints data ... (date=03/23 17:46:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.4M, current mem=1456.4M)
[03/23 17:46:07     30s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 17:46:07     30s] #% End save design ... (date=03/23 17:46:07, total cpu=0:00:00.5, real=0:00:03.0, peak res=1486.9M, current mem=1456.4M)
[03/23 17:46:07     30s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 17:46:07     30s] #% Begin sroute (date=03/23 17:46:07, mem=1456.4M)
[03/23 17:46:07     30s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 17:46:07     30s] *** Begin SPECIAL ROUTE on Thu Mar 23 17:46:07 2023 ***
[03/23 17:46:07     30s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 17:46:07     30s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.00Ghz)
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] Begin option processing ...
[03/23 17:46:07     30s] srouteConnectPowerBump set to false
[03/23 17:46:07     30s] routeSelectNet set to "VSS VDD"
[03/23 17:46:07     30s] routeSpecial set to true
[03/23 17:46:07     30s] srouteBottomLayerLimit set to 1
[03/23 17:46:07     30s] srouteConnectBlockPin set to false
[03/23 17:46:07     30s] srouteConnectConverterPin set to false
[03/23 17:46:07     30s] srouteConnectPadPin set to false
[03/23 17:46:07     30s] srouteConnectStripe set to false
[03/23 17:46:07     30s] srouteCrossoverViaTopLayer set to 1
[03/23 17:46:07     30s] srouteFollowCorePinEnd set to 3
[03/23 17:46:07     30s] srouteFollowPadPin set to false
[03/23 17:46:07     30s] sroutePadPinAllPorts set to true
[03/23 17:46:07     30s] sroutePreserveExistingRoutes set to true
[03/23 17:46:07     30s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 17:46:07     30s] srouteStraightConnections set to "straightWithChanges"
[03/23 17:46:07     30s] srouteTopLayerLimit set to 1
[03/23 17:46:07     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3002.00 megs.
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] Reading DB technology information...
[03/23 17:46:07     30s] Finished reading DB technology information.
[03/23 17:46:07     30s] Reading floorplan and netlist information...
[03/23 17:46:07     30s] Finished reading floorplan and netlist information.
[03/23 17:46:07     30s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 17:46:07     30s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 17:46:07     30s] Read in 535 macros, 125 used
[03/23 17:46:07     30s] Read in 124 components
[03/23 17:46:07     30s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 17:46:07     30s] Read in 68 physical pins
[03/23 17:46:07     30s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 17:46:07     30s] Read in 68 nets
[03/23 17:46:07     30s] Read in 2 special nets, 2 routed
[03/23 17:46:07     30s] Read in 316 terminals
[03/23 17:46:07     30s] 2 nets selected.
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] Begin power routing ...
[03/23 17:46:07     30s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 17:46:07     30s] CPU time for VDD FollowPin 0 seconds
[03/23 17:46:07     30s] CPU time for VSS FollowPin 0 seconds
[03/23 17:46:07     30s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 295.200) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 17:46:07     30s]   Number of Core ports routed: 0  open: 160
[03/23 17:46:07     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3004.00 megs.
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s]  Begin updating DB with routing results ...
[03/23 17:46:07     30s]  Updating DB with 68 io pins ...
[03/23 17:46:07     30s]  Updating DB with 0 via definition ...
[03/23 17:46:07     30s] sroute created 0 wire.
[03/23 17:46:07     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 17:46:07     30s] #% End sroute (date=03/23 17:46:07, total cpu=0:00:00.2, real=0:00:00.0, peak res=1456.4M, current mem=1455.6M)
[03/23 17:46:07     30s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:46:07     30s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:46:07     30s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 178
[03/23 17:46:07     30s] #% Begin addStripe (date=03/23 17:46:07, mem=1455.6M)
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] Initialize fgc environment(mem: 1621.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Starting stripe generation ...
[03/23 17:46:07     30s] Non-Default Mode Option Settings :
[03/23 17:46:07     30s]   NONE
[03/23 17:46:07     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:46:07     30s] Type 'man IMPPP-4055' for more detail.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.000000, 4.000000) (23.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (43.000000, 4.000000) (43.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (63.000000, 4.000000) (63.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (83.000000, 4.000000) (83.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (103.000000, 4.000000) (103.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (123.000000, 4.000000) (123.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (143.000000, 4.000000) (143.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (163.000000, 4.000000) (163.000000, 295.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (27.000000, 1.000000) (27.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (47.000000, 1.000000) (47.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.000000, 1.000000) (67.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (87.000000, 1.000000) (87.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (107.000000, 1.000000) (107.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (127.000000, 1.000000) (127.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (147.000000, 1.000000) (147.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (167.000000, 1.000000) (167.000000, 298.200012) because same wire already exists.
[03/23 17:46:07     30s] Stripe generation is complete.
[03/23 17:46:07     30s] #% End addStripe (date=03/23 17:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.8M, current mem=1455.8M)
[03/23 17:46:07     30s] <CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:46:07     30s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 17:46:07     30s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 278
[03/23 17:46:07     30s] #% Begin addStripe (date=03/23 17:46:07, mem=1455.8M)
[03/23 17:46:07     30s] 
[03/23 17:46:07     30s] Initialize fgc environment(mem: 1621.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Starting stripe generation ...
[03/23 17:46:07     30s] Non-Default Mode Option Settings :
[03/23 17:46:07     30s]   NONE
[03/23 17:46:07     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 17:46:07     30s] Type 'man IMPPP-4055' for more detail.
[03/23 17:46:07     30s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1621.9M)
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 23.000000) (196.000000, 23.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 43.000000) (196.000000, 43.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 63.000000) (196.000000, 63.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 83.000000) (196.000000, 83.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 103.000000) (196.000000, 103.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 123.000000) (196.000000, 123.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 143.000000) (196.000000, 143.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (4.000000, 163.000000) (196.000000, 163.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 27.000000) (199.000000, 27.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 47.000000) (199.000000, 47.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 67.000000) (199.000000, 67.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 87.000000) (199.000000, 87.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 107.000000) (199.000000, 107.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 127.000000) (199.000000, 127.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 147.000000) (199.000000, 147.000000) because same wire already exists.
[03/23 17:46:07     30s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (1.000000, 167.000000) (199.000000, 167.000000) because same wire already exists.
[03/23 17:46:07     30s] Stripe generation is complete.
[03/23 17:46:07     30s] vias are now being generated.
[03/23 17:46:07     30s] addStripe created 10 wires.
[03/23 17:46:07     30s] ViaGen created 110 vias, deleted 0 via to avoid violation.
[03/23 17:46:07     30s] +--------+----------------+----------------+
[03/23 17:46:07     30s] |  Layer |     Created    |     Deleted    |
[03/23 17:46:07     30s] +--------+----------------+----------------+
[03/23 17:46:07     30s] |   V3   |       110      |        0       |
[03/23 17:46:07     30s] |   M4   |       10       |       NA       |
[03/23 17:46:07     30s] +--------+----------------+----------------+
[03/23 17:46:07     30s] #% End addStripe (date=03/23 17:46:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1455.8M, current mem=1455.8M)
[03/23 17:46:07     30s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 17:46:07     30s] #% Begin save design ... (date=03/23 17:46:07, mem=1455.8M)
[03/23 17:46:07     30s] % Begin Save ccopt configuration ... (date=03/23 17:46:07, mem=1455.8M)
[03/23 17:46:07     30s] % End Save ccopt configuration ... (date=03/23 17:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.8M, current mem=1455.8M)
[03/23 17:46:07     30s] % Begin Save netlist data ... (date=03/23 17:46:07, mem=1455.8M)
[03/23 17:46:07     30s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:46:07     30s] % End Save netlist data ... (date=03/23 17:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.0M, current mem=1456.0M)
[03/23 17:46:07     30s] Saving symbol-table file in separate thread ...
[03/23 17:46:07     30s] Saving congestion map file in separate thread ...
[03/23 17:46:07     30s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 17:46:07     30s] % Begin Save AAE data ... (date=03/23 17:46:07, mem=1456.0M)
[03/23 17:46:07     30s] Saving AAE Data ...
[03/23 17:46:07     30s] % End Save AAE data ... (date=03/23 17:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.0M, current mem=1456.0M)
[03/23 17:46:08     30s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 17:46:08     30s] Saving mode setting ...
[03/23 17:46:08     30s] Saving global file ...
[03/23 17:46:08     30s] Saving Drc markers ...
[03/23 17:46:08     30s] ... 160 markers are saved ...
[03/23 17:46:08     30s] ... 0 geometry drc markers are saved ...
[03/23 17:46:08     30s] ... 0 antenna drc markers are saved ...
[03/23 17:46:08     30s] % Begin Save routing data ... (date=03/23 17:46:08, mem=1456.2M)
[03/23 17:46:08     30s] Saving route file ...
[03/23 17:46:09     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1623.4M) ***
[03/23 17:46:09     30s] % End Save routing data ... (date=03/23 17:46:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.2M, current mem=1456.2M)
[03/23 17:46:09     30s] Saving special route data file in separate thread ...
[03/23 17:46:09     30s] Saving PG file in separate thread ...
[03/23 17:46:09     30s] Saving placement file in separate thread ...
[03/23 17:46:09     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:46:09     30s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:46:09     30s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:09     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1637.4M) ***
[03/23 17:46:09     30s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:46:09 2023)
[03/23 17:46:09     30s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1637.4M) ***
[03/23 17:46:09     30s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:09     30s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:09     30s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 17:46:09     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1637.4M) ***
[03/23 17:46:09     30s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 17:46:09     31s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 17:46:09     31s] Checksum of RCGrid density data::96
[03/23 17:46:09     31s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:09     31s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:09     31s] % Begin Save power constraints data ... (date=03/23 17:46:09, mem=1456.3M)
[03/23 17:46:09     31s] % End Save power constraints data ... (date=03/23 17:46:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.3M, current mem=1456.3M)
[03/23 17:46:10     31s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 17:46:10     31s] #% End save design ... (date=03/23 17:46:10, total cpu=0:00:00.5, real=0:00:03.0, peak res=1487.0M, current mem=1456.6M)
[03/23 17:46:10     31s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:46:10     31s] 
[03/23 17:46:12     31s] <CMD> zoomBox -100.13500 -150.93400 537.92700 420.26800
[03/23 17:46:13     31s] <CMD> zoomBox -54.88800 -90.56800 406.11300 322.12600
[03/23 17:46:15     31s] <CMD> zoomBox -34.53300 14.52100 298.54100 312.69300
[03/23 17:46:15     31s] <CMD> zoomBox -19.82700 90.44800 220.82000 305.87800
[03/23 17:46:16     32s] <CMD> zoomBox -55.62400 -11.27000 336.23000 339.52300
[03/23 17:46:16     32s] <CMD> zoomBox -93.59100 -105.89500 448.76700 379.63100
[03/23 17:46:17     32s] <CMD> zoomBox -42.42100 49.50900 290.65500 347.68300
[03/23 17:46:19     32s] <CMD> zoomBox -132.94100 -142.76900 505.12800 428.43900
[03/23 17:46:20     32s] <CMD> zoomBox -209.34800 -264.82900 673.79300 525.77100
[03/23 17:46:20     32s] <CMD> zoomBox -115.44600 -122.87400 426.91400 362.65400
[03/23 17:46:21     32s] <CMD> zoomBox -67.55000 -97.17400 324.30600 253.62100
[03/23 17:46:27     33s] <CMD> setDesignMode -process 130
[03/23 17:46:27     33s] ##  Process: 130           (User Set)               
[03/23 17:46:27     33s] ##     Node: (not set)                           
[03/23 17:46:27     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/23 17:46:27     33s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/23 17:46:27     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/23 17:46:27     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/23 17:46:27     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/23 17:46:27     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/23 17:46:27     33s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/23 17:46:27     33s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 17:46:27     33s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:46:27     33s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:46:27     33s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 17:46:27     33s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8
[03/23 17:46:27     33s] <CMD> timeDesign -prePlace
[03/23 17:46:27     33s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:33.6/0:02:26.5 (0.2), mem = 1626.5M
[03/23 17:46:27     33s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/23 17:46:27     33s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/23 17:46:27     33s] Multithreaded Timing Analysis is initialized with 6 threads
[03/23 17:46:27     33s] 
[03/23 17:46:27     33s] Set Using Default Delay Limit as 101.
[03/23 17:46:27     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/23 17:46:27     33s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/23 17:46:27     33s] Set Default Net Delay as 0 ps.
[03/23 17:46:27     33s] Set Default Net Load as 0 pF. 
[03/23 17:46:27     33s] Set Default Input Pin Transition as 1 ps.
[03/23 17:46:27     33s] Effort level <high> specified for reg2reg path_group
[03/23 17:46:27     34s] All LLGs are deleted
[03/23 17:46:27     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1855.9M, EPOCH TIME: 1679607987.693654
[03/23 17:46:27     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1855.9M, EPOCH TIME: 1679607987.693887
[03/23 17:46:27     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1855.9M, EPOCH TIME: 1679607987.694381
[03/23 17:46:27     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1951.9M, EPOCH TIME: 1679607987.696311
[03/23 17:46:27     34s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:27     34s] Core basic site is IBM13SITE
[03/23 17:46:27     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1951.9M, EPOCH TIME: 1679607987.703591
[03/23 17:46:27     34s] After signature check, allow fast init is false, keep pre-filter is false.
[03/23 17:46:27     34s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:46:27     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:1983.9M, EPOCH TIME: 1679607987.706653
[03/23 17:46:27     34s] Use non-trimmed site array because memory saving is not enough.
[03/23 17:46:27     34s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:46:27     34s] SiteArray: use 204,800 bytes
[03/23 17:46:27     34s] SiteArray: current memory after site array memory allocation 1984.1M
[03/23 17:46:27     34s] SiteArray: FP blocked sites are writable
[03/23 17:46:27     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1952.1M, EPOCH TIME: 1679607987.709597
[03/23 17:46:27     34s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:46:27     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.007, REAL:0.003, MEM:1984.1M, EPOCH TIME: 1679607987.712890
[03/23 17:46:27     34s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:46:27     34s] Atter site array init, number of instance map data is 0.
[03/23 17:46:27     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.025, REAL:0.018, MEM:1984.1M, EPOCH TIME: 1679607987.713896
[03/23 17:46:27     34s] 
[03/23 17:46:27     34s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:27     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.021, MEM:1888.1M, EPOCH TIME: 1679607987.715017
[03/23 17:46:27     34s] All LLGs are deleted
[03/23 17:46:27     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:27     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1888.1M, EPOCH TIME: 1679607987.716000
[03/23 17:46:27     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1888.1M, EPOCH TIME: 1679607987.716164
[03/23 17:46:27     34s] Starting delay calculation for Setup views
[03/23 17:46:27     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:46:28     34s] AAE DB initialization (MEM=1888.09 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:46:28     34s] #################################################################################
[03/23 17:46:28     34s] # Design Stage: PreRoute
[03/23 17:46:28     34s] # Design Name: PE_top
[03/23 17:46:28     34s] # Design Mode: 130nm
[03/23 17:46:28     34s] # Analysis Mode: MMMC Non-OCV 
[03/23 17:46:28     34s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:46:28     34s] # Signoff Settings: SI Off 
[03/23 17:46:28     34s] #################################################################################
[03/23 17:46:28     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 1888.1M, InitMEM = 1888.1M)
[03/23 17:46:28     34s] Calculate delays in Single mode...
[03/23 17:46:28     34s] Start delay calculation (fullDC) (6 T). (MEM=1888.09)
[03/23 17:46:28     34s] siFlow : Timing analysis mode is single, using late cdB files
[03/23 17:46:28     34s] Start AAE Lib Loading. (MEM=1899.6)
[03/23 17:46:28     34s] End AAE Lib Loading. (MEM=1937.76 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 17:46:28     34s] End AAE Lib Interpolated Model. (MEM=1937.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:28     35s] Total number of fetched objects 2714
[03/23 17:46:28     35s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:28     35s] End delay calculation. (MEM=2317.79 CPU=0:00:00.3 REAL=0:00:00.0)
[03/23 17:46:28     35s] End delay calculation (fullDC). (MEM=2317.79 CPU=0:00:00.7 REAL=0:00:00.0)
[03/23 17:46:28     35s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 2317.8M) ***
[03/23 17:46:28     35s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:35.5 mem=2269.8M)
[03/23 17:46:28     35s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:46:29     35s] All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.8M, EPOCH TIME: 1679607989.006307
[03/23 17:46:29     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1679607989.006563
[03/23 17:46:29     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.8M, EPOCH TIME: 1679607989.007045
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2224.8M, EPOCH TIME: 1679607989.009674
[03/23 17:46:29     35s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:29     35s] Core basic site is IBM13SITE
[03/23 17:46:29     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2224.8M, EPOCH TIME: 1679607989.018074
[03/23 17:46:29     35s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.006, MEM:2248.8M, EPOCH TIME: 1679607989.024096
[03/23 17:46:29     35s] Fast DP-INIT is on for default
[03/23 17:46:29     35s] Atter site array init, number of instance map data is 0.
[03/23 17:46:29     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2248.8M, EPOCH TIME: 1679607989.026287
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:29     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:2152.8M, EPOCH TIME: 1679607989.028325
[03/23 17:46:29     35s] All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.8M, EPOCH TIME: 1679607989.030072
[03/23 17:46:29     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.8M, EPOCH TIME: 1679607989.030317
[03/23 17:46:29     35s] Density: 72.193%
------------------------------------------------------------------
All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.8M, EPOCH TIME: 1679607989.035457
[03/23 17:46:29     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.8M, EPOCH TIME: 1679607989.035727
[03/23 17:46:29     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2152.8M, EPOCH TIME: 1679607989.036520
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2216.8M, EPOCH TIME: 1679607989.039414
[03/23 17:46:29     35s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:29     35s] Core basic site is IBM13SITE
[03/23 17:46:29     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2216.8M, EPOCH TIME: 1679607989.049975
[03/23 17:46:29     35s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.003, MEM:2248.8M, EPOCH TIME: 1679607989.053383
[03/23 17:46:29     35s] Fast DP-INIT is on for default
[03/23 17:46:29     35s] Atter site array init, number of instance map data is 0.
[03/23 17:46:29     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.015, MEM:2248.8M, EPOCH TIME: 1679607989.054679
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:29     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.020, MEM:2152.8M, EPOCH TIME: 1679607989.056268
[03/23 17:46:29     35s] All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2152.8M, EPOCH TIME: 1679607989.057987
[03/23 17:46:29     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2152.8M, EPOCH TIME: 1679607989.058233
[03/23 17:46:29     35s] Set Using Default Delay Limit as 1000.
[03/23 17:46:29     35s] Resetting back High Fanout Nets as non-ideal
[03/23 17:46:29     35s] Set Default Net Delay as 1000 ps.
[03/23 17:46:29     35s] Set Default Input Pin Transition as 0.1 ps.
[03/23 17:46:29     35s] Set Default Net Load as 0.5 pF. 
[03/23 17:46:29     35s] Reported timing to dir ./timingReports
[03/23 17:46:29     35s] Total CPU time: 2.23 sec
[03/23 17:46:29     35s] Total Real time: 2.0 sec
[03/23 17:46:29     35s] Total Memory Usage: 2068.273438 Mbytes
[03/23 17:46:29     35s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.2/0:00:01.8 (1.2), totSession cpu/real = 0:00:35.9/0:02:28.4 (0.2), mem = 2068.3M
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s] =============================================================================================
[03/23 17:46:29     35s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/23 17:46:29     35s] =============================================================================================
[03/23 17:46:29     35s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:29     35s] ---------------------------------------------------------------------------------------------
[03/23 17:46:29     35s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:29     35s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.6 % )     0:00:01.4 /  0:00:01.8    1.3
[03/23 17:46:29     35s] [ TimingUpdate           ]      1   0:00:00.6  (  33.1 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 17:46:29     35s] [ FullDelayCalc          ]      1   0:00:00.5  (  26.4 % )     0:00:00.5 /  0:00:00.8    1.5
[03/23 17:46:29     35s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 17:46:29     35s] [ GenerateReports        ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:46:29     35s] [ MISC                   ]          0:00:00.4  (  23.4 % )     0:00:00.4 /  0:00:00.5    1.1
[03/23 17:46:29     35s] ---------------------------------------------------------------------------------------------
[03/23 17:46:29     35s]  timeDesign #1 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.2    1.2
[03/23 17:46:29     35s] ---------------------------------------------------------------------------------------------
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 17:46:29     35s] **INFO: User settings:
[03/23 17:46:29     35s] setDesignMode -process                  130
[03/23 17:46:29     35s] setExtractRCMode -coupling_c_th         0.4
[03/23 17:46:29     35s] setExtractRCMode -relative_c_th         1
[03/23 17:46:29     35s] setExtractRCMode -total_c_th            0
[03/23 17:46:29     35s] setDelayCalMode -enable_high_fanout     true
[03/23 17:46:29     35s] setDelayCalMode -engine                 aae
[03/23 17:46:29     35s] setDelayCalMode -ignoreNetLoad          false
[03/23 17:46:29     35s] setDelayCalMode -socv_accuracy_mode     low
[03/23 17:46:29     35s] setOptMode -addInst                     true
[03/23 17:46:29     35s] setOptMode -addInstancePrefix           PLACED
[03/23 17:46:29     35s] setOptMode -allEndPoints                true
[03/23 17:46:29     35s] setOptMode -drcMargin                   0.1
[03/23 17:46:29     35s] setOptMode -effort                      high
[03/23 17:46:29     35s] setOptMode -fixDrc                      true
[03/23 17:46:29     35s] setOptMode -fixFanoutLoad               true
[03/23 17:46:29     35s] setOptMode -holdTargetSlack             0.05
[03/23 17:46:29     35s] setOptMode -maxLength                   1000
[03/23 17:46:29     35s] setOptMode -restruct                    false
[03/23 17:46:29     35s] setOptMode -setupTargetSlack            0.05
[03/23 17:46:29     35s] setOptMode -usefulSkew                  false
[03/23 17:46:29     35s] setPlaceMode -place_global_max_density  0.8
[03/23 17:46:29     35s] setPlaceMode -timingDriven              true
[03/23 17:46:29     35s] setAnalysisMode -analysisType           single
[03/23 17:46:29     35s] setAnalysisMode -checkType              setup
[03/23 17:46:29     35s] setAnalysisMode -clkSrcPath             false
[03/23 17:46:29     35s] setAnalysisMode -clockPropagation       forcedIdeal
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:35.9/0:02:28.4 (0.2), mem = 2068.3M
[03/23 17:46:29     35s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/23 17:46:29     35s] *** Starting GigaPlace ***
[03/23 17:46:29     35s] #optDebug: fT-E <X 2 3 1 0>
[03/23 17:46:29     35s] OPERPROF: Starting DPlace-Init at level 1, MEM:2068.3M, EPOCH TIME: 1679607989.158140
[03/23 17:46:29     35s] Processing tracks to init pin-track alignment.
[03/23 17:46:29     35s] z: 2, totalTracks: 1
[03/23 17:46:29     35s] z: 4, totalTracks: 1
[03/23 17:46:29     35s] z: 6, totalTracks: 1
[03/23 17:46:29     35s] z: 8, totalTracks: 1
[03/23 17:46:29     35s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:29     35s] All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.3M, EPOCH TIME: 1679607989.162339
[03/23 17:46:29     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.1M, EPOCH TIME: 1679607989.162671
[03/23 17:46:29     35s] # Building PE_top llgBox search-tree.
[03/23 17:46:29     35s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2068.1M, EPOCH TIME: 1679607989.163452
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2132.1M, EPOCH TIME: 1679607989.166071
[03/23 17:46:29     35s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:29     35s] Core basic site is IBM13SITE
[03/23 17:46:29     35s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2132.1M, EPOCH TIME: 1679607989.181818
[03/23 17:46:29     35s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     35s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:46:29     35s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.010, MEM:2164.1M, EPOCH TIME: 1679607989.191461
[03/23 17:46:29     35s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:46:29     35s] SiteArray: use 204,800 bytes
[03/23 17:46:29     35s] SiteArray: current memory after site array memory allocation 2164.3M
[03/23 17:46:29     35s] SiteArray: FP blocked sites are writable
[03/23 17:46:29     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:29     35s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2132.3M, EPOCH TIME: 1679607989.200665
[03/23 17:46:29     35s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:46:29     35s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.008, REAL:0.005, MEM:2164.3M, EPOCH TIME: 1679607989.205240
[03/23 17:46:29     35s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:46:29     35s] Atter site array init, number of instance map data is 0.
[03/23 17:46:29     35s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.040, MEM:2164.3M, EPOCH TIME: 1679607989.206007
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:29     35s] OPERPROF:     Starting CMU at level 3, MEM:2164.3M, EPOCH TIME: 1679607989.206573
[03/23 17:46:29     35s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2164.3M, EPOCH TIME: 1679607989.206953
[03/23 17:46:29     35s] 
[03/23 17:46:29     35s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:29     35s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.045, MEM:2068.3M, EPOCH TIME: 1679607989.208009
[03/23 17:46:29     35s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2068.3M, EPOCH TIME: 1679607989.208125
[03/23 17:46:29     35s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2068.3M, EPOCH TIME: 1679607989.210177
[03/23 17:46:29     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2068.3MB).
[03/23 17:46:29     35s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2068.3M, EPOCH TIME: 1679607989.211205
[03/23 17:46:29     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2068.3M, EPOCH TIME: 1679607989.211283
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] All LLGs are deleted
[03/23 17:46:29     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2068.3M, EPOCH TIME: 1679607989.212790
[03/23 17:46:29     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2068.3M, EPOCH TIME: 1679607989.213222
[03/23 17:46:29     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:2068.3M, EPOCH TIME: 1679607989.213880
[03/23 17:46:29     35s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:36.0/0:02:28.5 (0.2), mem = 2068.3M
[03/23 17:46:29     35s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:46:29     35s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/23 17:46:29     35s] no activity file in design. spp won't run.
[03/23 17:46:29     36s] #Start colorize_geometry on Thu Mar 23 17:46:29 2023
[03/23 17:46:29     36s] #
[03/23 17:46:29     36s] ### Time Record (colorize_geometry) is installed.
[03/23 17:46:29     36s] ### Time Record (Pre Callback) is installed.
[03/23 17:46:29     36s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:46:29     36s] ### Time Record (DB Import) is installed.
[03/23 17:46:29     36s] #create default rule from bind_ndr_rule rule=0x7f160f5e2480 0x7f15cab76018
[03/23 17:46:29     36s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=470211274 pin_access=1 inst_pattern=1
[03/23 17:46:29     36s] ### Time Record (DB Import) is uninstalled.
[03/23 17:46:29     36s] ### Time Record (DB Export) is installed.
[03/23 17:46:29     36s] Extracting standard cell pins and blockage ...... 
[03/23 17:46:29     36s] Pin and blockage extraction finished
[03/23 17:46:29     36s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=470211274 pin_access=1 inst_pattern=1
[03/23 17:46:29     36s] ### Time Record (DB Export) is uninstalled.
[03/23 17:46:29     36s] ### Time Record (Post Callback) is installed.
[03/23 17:46:29     36s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:46:29     36s] #
[03/23 17:46:29     36s] #colorize_geometry statistics:
[03/23 17:46:29     36s] #Cpu time = 00:00:00
[03/23 17:46:29     36s] #Elapsed time = 00:00:00
[03/23 17:46:29     36s] #Increased memory = 23.59 (MB)
[03/23 17:46:29     36s] #Total memory = 1702.20 (MB)
[03/23 17:46:29     36s] #Peak memory = 1812.86 (MB)
[03/23 17:46:29     36s] #Number of warnings = 0
[03/23 17:46:29     36s] #Total number of warnings = 2
[03/23 17:46:29     36s] #Number of fails = 0
[03/23 17:46:29     36s] #Total number of fails = 0
[03/23 17:46:29     36s] #Complete colorize_geometry on Thu Mar 23 17:46:29 2023
[03/23 17:46:29     36s] #
[03/23 17:46:29     36s] ### Time Record (colorize_geometry) is uninstalled.
[03/23 17:46:29     36s] ### 
[03/23 17:46:29     36s] ###   Scalability Statistics
[03/23 17:46:29     36s] ### 
[03/23 17:46:29     36s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:46:29     36s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/23 17:46:29     36s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:46:29     36s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/23 17:46:29     36s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/23 17:46:29     36s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/23 17:46:29     36s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/23 17:46:29     36s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/23 17:46:29     36s] ### ------------------------+----------------+----------------+----------------+
[03/23 17:46:29     36s] ### 
[03/23 17:46:29     36s] {MMLU 0 0 2714}
[03/23 17:46:29     36s] ### Creating LA Mngr. totSessionCpu=0:00:36.3 mem=2085.3M
[03/23 17:46:29     36s] ### Creating LA Mngr, finished. totSessionCpu=0:00:36.3 mem=2085.3M
[03/23 17:46:29     36s] *** Start deleteBufferTree ***
[03/23 17:46:29     36s] Info: Detect buffers to remove automatically.
[03/23 17:46:29     36s] Analyzing netlist ...
[03/23 17:46:29     36s] Updating netlist
[03/23 17:46:29     36s] 
[03/23 17:46:29     36s] *summary: 105 instances (buffers/inverters) removed
[03/23 17:46:29     36s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/23 17:46:29     36s] 
[03/23 17:46:29     36s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:29     36s] 
[03/23 17:46:29     36s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:29     36s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 17:46:29     36s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:46:29     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2104.6M, EPOCH TIME: 1679607989.834371
[03/23 17:46:29     36s] Deleted 0 physical inst  (cell - / prefix -).
[03/23 17:46:29     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2104.6M, EPOCH TIME: 1679607989.834587
[03/23 17:46:29     36s] INFO: #ExclusiveGroups=0
[03/23 17:46:29     36s] INFO: There are no Exclusive Groups.
[03/23 17:46:29     36s] No user-set net weight.
[03/23 17:46:29     36s] Net fanout histogram:
[03/23 17:46:29     36s] 2		: 1403 (53.5%) nets
[03/23 17:46:29     36s] 3		: 737 (28.1%) nets
[03/23 17:46:29     36s] 4     -	14	: 452 (17.2%) nets
[03/23 17:46:29     36s] 15    -	39	: 28 (1.1%) nets
[03/23 17:46:29     36s] 40    -	79	: 0 (0.0%) nets
[03/23 17:46:29     36s] 80    -	159	: 1 (0.0%) nets
[03/23 17:46:29     36s] 160   -	319	: 0 (0.0%) nets
[03/23 17:46:29     36s] 320   -	639	: 0 (0.0%) nets
[03/23 17:46:29     36s] 640   -	1279	: 1 (0.0%) nets
[03/23 17:46:29     36s] 1280  -	2559	: 0 (0.0%) nets
[03/23 17:46:29     36s] 2560  -	5119	: 0 (0.0%) nets
[03/23 17:46:29     36s] 5120+		: 0 (0.0%) nets
[03/23 17:46:29     36s] no activity file in design. spp won't run.
[03/23 17:46:29     36s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/23 17:46:29     36s] Scan chains were not defined.
[03/23 17:46:29     36s] Processing tracks to init pin-track alignment.
[03/23 17:46:29     36s] z: 2, totalTracks: 1
[03/23 17:46:29     36s] z: 4, totalTracks: 1
[03/23 17:46:29     36s] z: 6, totalTracks: 1
[03/23 17:46:29     36s] z: 8, totalTracks: 1
[03/23 17:46:29     36s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:29     36s] All LLGs are deleted
[03/23 17:46:29     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2104.6M, EPOCH TIME: 1679607989.840078
[03/23 17:46:29     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2104.6M, EPOCH TIME: 1679607989.840302
[03/23 17:46:29     36s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/23 17:46:29     36s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/23 17:46:29     36s] stdCell: 2555 single + 0 double + 0 multi
[03/23 17:46:29     36s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/23 17:46:29     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2104.6M, EPOCH TIME: 1679607989.841311
[03/23 17:46:29     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:29     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2200.6M, EPOCH TIME: 1679607989.843997
[03/23 17:46:29     36s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:29     36s] Core basic site is IBM13SITE
[03/23 17:46:29     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2200.6M, EPOCH TIME: 1679607989.853004
[03/23 17:46:29     36s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:29     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:46:29     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.006, MEM:2200.6M, EPOCH TIME: 1679607989.858799
[03/23 17:46:29     36s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:46:29     36s] SiteArray: use 204,800 bytes
[03/23 17:46:29     36s] SiteArray: current memory after site array memory allocation 2200.6M
[03/23 17:46:29     36s] SiteArray: FP blocked sites are writable
[03/23 17:46:29     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:29     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2168.6M, EPOCH TIME: 1679607989.863750
[03/23 17:46:29     36s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:46:29     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.009, REAL:0.005, MEM:2200.6M, EPOCH TIME: 1679607989.868898
[03/23 17:46:29     36s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:46:29     36s] Atter site array init, number of instance map data is 0.
[03/23 17:46:29     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.028, REAL:0.026, MEM:2200.6M, EPOCH TIME: 1679607989.869990
[03/23 17:46:29     36s] 
[03/23 17:46:29     36s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:29     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.030, MEM:2104.6M, EPOCH TIME: 1679607989.871728
[03/23 17:46:29     36s] 
[03/23 17:46:29     36s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:29     36s] Average module density = 0.704.
[03/23 17:46:29     36s] Density for the design = 0.704.
[03/23 17:46:29     36s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 36735 sites (52898 um^2).
[03/23 17:46:29     36s] Pin Density = 0.2555.
[03/23 17:46:29     36s]             = total # of pins 9384 / total area 36735.
[03/23 17:46:29     36s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2104.6M, EPOCH TIME: 1679607989.873550
[03/23 17:46:29     36s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2104.6M, EPOCH TIME: 1679607989.874017
[03/23 17:46:29     36s] OPERPROF: Starting pre-place ADS at level 1, MEM:2104.6M, EPOCH TIME: 1679607989.874222
[03/23 17:46:29     36s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2104.6M, EPOCH TIME: 1679607989.875163
[03/23 17:46:29     36s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2104.6M, EPOCH TIME: 1679607989.875228
[03/23 17:46:29     36s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2104.6M, EPOCH TIME: 1679607989.875312
[03/23 17:46:29     36s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2104.6M, EPOCH TIME: 1679607989.875382
[03/23 17:46:29     36s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2104.6M, EPOCH TIME: 1679607989.875455
[03/23 17:46:29     36s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:2104.6M, EPOCH TIME: 1679607989.875984
[03/23 17:46:29     36s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2104.6M, EPOCH TIME: 1679607989.876066
[03/23 17:46:29     36s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2104.6M, EPOCH TIME: 1679607989.876219
[03/23 17:46:29     36s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2104.6M, EPOCH TIME: 1679607989.876315
[03/23 17:46:29     36s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2104.6M, EPOCH TIME: 1679607989.876423
[03/23 17:46:29     36s] ADSU 0.704 -> 0.731. site 36735.000 -> 35352.600. GS 28.800
[03/23 17:46:29     36s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.004, REAL:0.004, MEM:2104.6M, EPOCH TIME: 1679607989.878014
[03/23 17:46:29     36s] OPERPROF: Starting spMPad at level 1, MEM:2092.6M, EPOCH TIME: 1679607989.879540
[03/23 17:46:29     36s] OPERPROF:   Starting spContextMPad at level 2, MEM:2092.6M, EPOCH TIME: 1679607989.879876
[03/23 17:46:29     36s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2092.6M, EPOCH TIME: 1679607989.879959
[03/23 17:46:29     36s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2092.6M, EPOCH TIME: 1679607989.880036
[03/23 17:46:29     36s] Initial padding reaches pin density 0.500 for top
[03/23 17:46:29     36s] InitPadU 0.731 -> 0.841 for top
[03/23 17:46:29     36s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/23 17:46:29     36s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2092.6M, EPOCH TIME: 1679607989.883589
[03/23 17:46:29     36s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2092.6M, EPOCH TIME: 1679607989.883941
[03/23 17:46:29     36s] === lastAutoLevel = 8 
[03/23 17:46:29     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:2092.6M, EPOCH TIME: 1679607989.885596
[03/23 17:46:29     36s] no activity file in design. spp won't run.
[03/23 17:46:29     36s] [spp] 0
[03/23 17:46:29     36s] [adp] 0:1:1:3
[03/23 17:46:29     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:2092.6M, EPOCH TIME: 1679607989.886054
[03/23 17:46:29     36s] Clock gating cells determined by native netlist tracing.
[03/23 17:46:29     36s] no activity file in design. spp won't run.
[03/23 17:46:29     36s] no activity file in design. spp won't run.
[03/23 17:46:29     36s] OPERPROF: Starting npMain at level 1, MEM:2092.6M, EPOCH TIME: 1679607989.886502
[03/23 17:46:30     36s] OPERPROF:   Starting npPlace at level 2, MEM:2221.6M, EPOCH TIME: 1679607990.894979
[03/23 17:46:30     36s] Iteration  1: Total net bbox = 2.064e+04 (6.96e+03 1.37e+04)
[03/23 17:46:30     36s]               Est.  stn bbox = 2.394e+04 (7.97e+03 1.60e+04)
[03/23 17:46:30     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2161.6M
[03/23 17:46:30     36s] Iteration  2: Total net bbox = 2.064e+04 (6.96e+03 1.37e+04)
[03/23 17:46:30     36s]               Est.  stn bbox = 2.394e+04 (7.97e+03 1.60e+04)
[03/23 17:46:30     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2161.6M
[03/23 17:46:30     36s] OPERPROF:     Starting InitSKP at level 3, MEM:2161.6M, EPOCH TIME: 1679607990.911813
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:46:30     36s] TLC MultiMap info (StdDelay):
[03/23 17:46:30     36s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:30     36s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:30     36s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:30     36s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:30     36s]  Setting StdDelay to: 22.7ps
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:46:30     36s] TLC MultiMap info (StdDelay):
[03/23 17:46:30     36s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:30     36s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:30     36s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:30     36s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:30     36s]  Setting StdDelay to: 22.7ps
[03/23 17:46:30     36s] 
[03/23 17:46:30     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:46:31     37s] 
[03/23 17:46:31     37s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:31     37s] 
[03/23 17:46:31     37s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:31     37s] 
[03/23 17:46:31     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:46:31     37s] TLC MultiMap info (StdDelay):
[03/23 17:46:31     37s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:31     37s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:31     37s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:31     37s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:31     37s]  Setting StdDelay to: 22.7ps
[03/23 17:46:31     37s] 
[03/23 17:46:31     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:46:32     38s] Edge Data Id : 30488 / 4294967295
[03/23 17:46:32     38s] Data Id : 21376 / 4294967295
[03/23 17:46:32     38s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[03/23 17:46:32     38s] OPERPROF:     Finished InitSKP at level 3, CPU:2.112, REAL:1.588, MEM:2519.5M, EPOCH TIME: 1679607992.499891
[03/23 17:46:32     38s] exp_mt_sequential is set from setPlaceMode option to 1
[03/23 17:46:32     38s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/23 17:46:32     38s] place_exp_mt_interval set to default 32
[03/23 17:46:32     38s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/23 17:46:32     39s] Iteration  3: Total net bbox = 1.930e+04 (8.12e+03 1.12e+04)
[03/23 17:46:32     39s]               Est.  stn bbox = 2.365e+04 (9.86e+03 1.38e+04)
[03/23 17:46:32     39s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2737.0M
[03/23 17:46:32     40s] Iteration  4: Total net bbox = 2.926e+04 (1.43e+04 1.50e+04)
[03/23 17:46:32     40s]               Est.  stn bbox = 3.529e+04 (1.70e+04 1.83e+04)
[03/23 17:46:32     40s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 2774.9M
[03/23 17:46:32     40s] Iteration  5: Total net bbox = 2.926e+04 (1.43e+04 1.50e+04)
[03/23 17:46:32     40s]               Est.  stn bbox = 3.529e+04 (1.70e+04 1.83e+04)
[03/23 17:46:32     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2774.9M
[03/23 17:46:32     40s] OPERPROF:   Finished npPlace at level 2, CPU:3.397, REAL:2.071, MEM:2678.9M, EPOCH TIME: 1679607992.965533
[03/23 17:46:32     40s] OPERPROF: Finished npMain at level 1, CPU:3.416, REAL:3.082, MEM:2678.9M, EPOCH TIME: 1679607992.968174
[03/23 17:46:32     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2678.9M, EPOCH TIME: 1679607992.969306
[03/23 17:46:32     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 17:46:32     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2678.9M, EPOCH TIME: 1679607992.970120
[03/23 17:46:32     40s] OPERPROF: Starting npMain at level 1, MEM:2678.9M, EPOCH TIME: 1679607992.970333
[03/23 17:46:32     40s] OPERPROF:   Starting npPlace at level 2, MEM:2742.9M, EPOCH TIME: 1679607992.983269
[03/23 17:46:33     41s] Iteration  6: Total net bbox = 4.322e+04 (2.17e+04 2.15e+04)
[03/23 17:46:33     41s]               Est.  stn bbox = 5.253e+04 (2.65e+04 2.60e+04)
[03/23 17:46:33     41s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 2833.9M
[03/23 17:46:33     41s] OPERPROF:   Finished npPlace at level 2, CPU:1.035, REAL:0.463, MEM:2769.9M, EPOCH TIME: 1679607993.446125
[03/23 17:46:33     41s] OPERPROF: Finished npMain at level 1, CPU:1.063, REAL:0.480, MEM:2673.9M, EPOCH TIME: 1679607993.450209
[03/23 17:46:33     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.450587
[03/23 17:46:33     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 17:46:33     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2673.9M, EPOCH TIME: 1679607993.450830
[03/23 17:46:33     41s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.450941
[03/23 17:46:33     41s] Starting Early Global Route rough congestion estimation: mem = 2673.9M
[03/23 17:46:33     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:33     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:33     41s] (I)      ================== Layers ==================
[03/23 17:46:33     41s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:33     41s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:33     41s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:33     41s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:33     41s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:33     41s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:33     41s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:33     41s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:33     41s] (I)      Started Import and model ( Curr Mem: 2673.86 MB )
[03/23 17:46:33     41s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:33     41s] (I)      == Non-default Options ==
[03/23 17:46:33     41s] (I)      Print mode                                         : 2
[03/23 17:46:33     41s] (I)      Stop if highly congested                           : false
[03/23 17:46:33     41s] (I)      Maximum routing layer                              : 4
[03/23 17:46:33     41s] (I)      Assign partition pins                              : false
[03/23 17:46:33     41s] (I)      Support large GCell                                : true
[03/23 17:46:33     41s] (I)      Number of threads                                  : 6
[03/23 17:46:33     41s] (I)      Number of rows per GCell                           : 4
[03/23 17:46:33     41s] (I)      Max num rows per GCell                             : 32
[03/23 17:46:33     41s] (I)      Method to set GCell size                           : row
[03/23 17:46:33     41s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:33     41s] (I)      Use row-based GCell size
[03/23 17:46:33     41s] (I)      Use row-based GCell align
[03/23 17:46:33     41s] (I)      layer 0 area = 89000
[03/23 17:46:33     41s] (I)      layer 1 area = 120000
[03/23 17:46:33     41s] (I)      layer 2 area = 120000
[03/23 17:46:33     41s] (I)      layer 3 area = 120000
[03/23 17:46:33     41s] (I)      GCell unit size   : 3600
[03/23 17:46:33     41s] (I)      GCell multiplier  : 4
[03/23 17:46:33     41s] (I)      GCell row height  : 3600
[03/23 17:46:33     41s] (I)      Actual row height : 3600
[03/23 17:46:33     41s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:33     41s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:33     41s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:33     41s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:33     41s] (I)      ============== Default via ===============
[03/23 17:46:33     41s] (I)      +---+------------------+-----------------+
[03/23 17:46:33     41s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:33     41s] (I)      +---+------------------+-----------------+
[03/23 17:46:33     41s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:33     41s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:33     41s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:33     41s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:33     41s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:33     41s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:33     41s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:33     41s] (I)      +---+------------------+-----------------+
[03/23 17:46:33     41s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:33     41s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:33     41s] [NR-eGR] Read 0 other shapes
[03/23 17:46:33     41s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:33     41s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:33     41s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:33     41s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:33     41s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:33     41s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:33     41s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:33     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:33     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:33     41s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 17:46:33     41s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:33     41s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:33     41s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:33     41s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:33     41s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:33     41s] (I)      Number of ignored nets                =      0
[03/23 17:46:33     41s] (I)      Number of connected nets              =      0
[03/23 17:46:33     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:33     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:33     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:33     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:33     41s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:33     41s] (I)      Ndr track 0 does not exist
[03/23 17:46:33     41s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:33     41s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:33     41s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:46:33     41s] (I)      Site width          :   400  (dbu)
[03/23 17:46:33     41s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:33     41s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:33     41s] (I)      GCell width         : 14400  (dbu)
[03/23 17:46:33     41s] (I)      GCell height        : 14400  (dbu)
[03/23 17:46:33     41s] (I)      Grid                :    14    21     4
[03/23 17:46:33     41s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:33     41s] (I)      Vertical capacity   :     0 14400     0 14400
[03/23 17:46:33     41s] (I)      Horizontal capacity :     0     0 14400     0
[03/23 17:46:33     41s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:33     41s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:33     41s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:33     41s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:33     41s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:33     41s] (I)      Num tracks per GCell: 45.00 36.00 36.00 36.00
[03/23 17:46:33     41s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:33     41s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:33     41s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:33     41s] (I)      --------------------------------------------------------
[03/23 17:46:33     41s] 
[03/23 17:46:33     41s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:33     41s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 17:46:33     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:33     41s] (I)                    Layer    2    3    4 
[03/23 17:46:33     41s] (I)                    Pitch  400  400  400 
[03/23 17:46:33     41s] (I)             #Used tracks    1    1    1 
[03/23 17:46:33     41s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:33     41s] [NR-eGR] ========================================
[03/23 17:46:33     41s] [NR-eGR] 
[03/23 17:46:33     41s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:33     41s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:33     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:33     41s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:33     41s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:33     41s] (I)      |     2 |   10479 |     3046 |        29.07% |
[03/23 17:46:33     41s] (I)      |     3 |   10486 |    10414 |        99.31% |
[03/23 17:46:33     41s] (I)      |     4 |   10479 |     9892 |        94.40% |
[03/23 17:46:33     41s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:33     41s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2673.86 MB )
[03/23 17:46:33     41s] (I)      Reset routing kernel
[03/23 17:46:33     41s] (I)      numLocalWires=8230  numGlobalNetBranches=2476  numLocalNetBranches=1658
[03/23 17:46:33     41s] (I)      totalPins=9384  totalGlobalPin=4106 (43.76%)
[03/23 17:46:33     41s] (I)      total 2D Cap : 23955 = (6948 H, 17007 V)
[03/23 17:46:33     41s] (I)      
[03/23 17:46:33     41s] (I)      ============  Phase 1a Route ============
[03/23 17:46:33     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/23 17:46:33     41s] (I)      Usage: 3682 = (1948 H, 1734 V) = (28.04% H, 10.20% V) = (2.805e+04um H, 2.497e+04um V)
[03/23 17:46:33     41s] (I)      
[03/23 17:46:33     41s] (I)      ============  Phase 1b Route ============
[03/23 17:46:33     41s] (I)      Usage: 3682 = (1948 H, 1734 V) = (28.04% H, 10.20% V) = (2.805e+04um H, 2.497e+04um V)
[03/23 17:46:33     41s] (I)      eGR overflow: 2.04% H + 0.00% V
[03/23 17:46:33     41s] 
[03/23 17:46:33     41s] [NR-eGR] Overflow after Early Global Route 1.02% H + 0.00% V
[03/23 17:46:33     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:33     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:33     41s] Finished Early Global Route rough congestion estimation: mem = 2673.9M
[03/23 17:46:33     41s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.061, REAL:0.059, MEM:2673.9M, EPOCH TIME: 1679607993.509834
[03/23 17:46:33     41s] earlyGlobalRoute rough estimation gcell size 4 row height
[03/23 17:46:33     41s] OPERPROF: Starting CDPad at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.510039
[03/23 17:46:33     41s] CDPadU 0.840 -> 0.846. R=0.731, N=2555, GS=14.400
[03/23 17:46:33     41s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.012, MEM:2673.9M, EPOCH TIME: 1679607993.521676
[03/23 17:46:33     41s] OPERPROF: Starting npMain at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.522310
[03/23 17:46:33     41s] OPERPROF:   Starting npPlace at level 2, MEM:2737.9M, EPOCH TIME: 1679607993.538261
[03/23 17:46:33     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.038, REAL:0.021, MEM:2769.9M, EPOCH TIME: 1679607993.558996
[03/23 17:46:33     41s] OPERPROF: Finished npMain at level 1, CPU:0.067, REAL:0.042, MEM:2673.9M, EPOCH TIME: 1679607993.564581
[03/23 17:46:33     41s] Global placement CDP skipped at cutLevel 7.
[03/23 17:46:33     41s] Iteration  7: Total net bbox = 4.659e+04 (2.48e+04 2.18e+04)
[03/23 17:46:33     41s]               Est.  stn bbox = 5.595e+04 (2.97e+04 2.63e+04)
[03/23 17:46:33     41s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2673.9M
[03/23 17:46:33     41s] Iteration  8: Total net bbox = 4.659e+04 (2.48e+04 2.18e+04)
[03/23 17:46:33     41s]               Est.  stn bbox = 5.595e+04 (2.97e+04 2.63e+04)
[03/23 17:46:33     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2673.9M
[03/23 17:46:33     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.572732
[03/23 17:46:33     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 17:46:33     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2673.9M, EPOCH TIME: 1679607993.573125
[03/23 17:46:33     41s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 17:46:33     41s] No instances found in the vector
[03/23 17:46:33     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2673.9M, DRC: 0)
[03/23 17:46:33     41s] 0 (out of 0) MH cells were successfully legalized.
[03/23 17:46:33     41s] OPERPROF: Starting npMain at level 1, MEM:2673.9M, EPOCH TIME: 1679607993.573635
[03/23 17:46:33     41s] OPERPROF:   Starting npPlace at level 2, MEM:2737.9M, EPOCH TIME: 1679607993.587537
[03/23 17:46:34     44s] Iteration  9: Total net bbox = 4.886e+04 (2.37e+04 2.51e+04)
[03/23 17:46:34     44s]               Est.  stn bbox = 5.848e+04 (2.86e+04 2.99e+04)
[03/23 17:46:34     44s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 2863.9M
[03/23 17:46:34     44s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 17:46:34     44s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2959.9M, EPOCH TIME: 1679607994.838878
[03/23 17:46:34     44s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2959.9M, EPOCH TIME: 1679607994.839016
[03/23 17:46:34     44s] Iteration 10: Total net bbox = 4.893e+04 (2.39e+04 2.50e+04)
[03/23 17:46:34     44s]               Est.  stn bbox = 5.856e+04 (2.88e+04 2.98e+04)
[03/23 17:46:34     44s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2863.9M
[03/23 17:46:34     44s] OPERPROF:   Finished npPlace at level 2, CPU:3.455, REAL:1.253, MEM:2767.9M, EPOCH TIME: 1679607994.840823
[03/23 17:46:34     44s] OPERPROF: Finished npMain at level 1, CPU:3.481, REAL:1.271, MEM:2671.9M, EPOCH TIME: 1679607994.844559
[03/23 17:46:34     44s] Iteration 11: Total net bbox = 5.219e+04 (2.67e+04 2.55e+04)
[03/23 17:46:34     44s]               Est.  stn bbox = 6.188e+04 (3.16e+04 3.03e+04)
[03/23 17:46:34     44s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 2671.9M
[03/23 17:46:34     44s] Iteration 12: Total net bbox = 5.219e+04 (2.67e+04 2.55e+04)
[03/23 17:46:34     44s]               Est.  stn bbox = 6.188e+04 (3.16e+04 3.03e+04)
[03/23 17:46:34     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2671.9M
[03/23 17:46:34     44s] [adp] clock
[03/23 17:46:34     44s] [adp] weight, nr nets, wire length
[03/23 17:46:34     44s] [adp]      0        1  478.203000
[03/23 17:46:34     44s] [adp] data
[03/23 17:46:34     44s] [adp] weight, nr nets, wire length
[03/23 17:46:34     44s] [adp]      0     2621  51708.672000
[03/23 17:46:34     44s] [adp] 0.000000|0.000000|0.000000
[03/23 17:46:34     44s] Iteration 13: Total net bbox = 5.219e+04 (2.67e+04 2.55e+04)
[03/23 17:46:34     44s]               Est.  stn bbox = 6.188e+04 (3.16e+04 3.03e+04)
[03/23 17:46:34     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2671.9M
[03/23 17:46:34     44s] Clear WL Bound Manager after Global Placement... 
[03/23 17:46:34     44s] Finished Global Placement (cpu=0:00:08.1, real=0:00:05.0, mem=2671.9M)
[03/23 17:46:34     44s] Placement multithread real runtime: 0:00:05.0 with 6 threads.
[03/23 17:46:34     44s] Keep Tdgp Graph and DB for later use
[03/23 17:46:34     44s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[03/23 17:46:34     44s] Saved padding area to DB
[03/23 17:46:34     44s] All LLGs are deleted
[03/23 17:46:34     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2671.9M, EPOCH TIME: 1679607994.855464
[03/23 17:46:34     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679607994.855656
[03/23 17:46:34     44s] Solver runtime cpu: 0:00:05.1 real: 0:00:01.8
[03/23 17:46:34     44s] Core Placement runtime cpu: 0:00:08.0 real: 0:00:05.0
[03/23 17:46:34     44s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 17:46:34     44s] Type 'man IMPSP-9025' for more detail.
[03/23 17:46:34     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2671.9M, EPOCH TIME: 1679607994.856926
[03/23 17:46:34     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2671.9M, EPOCH TIME: 1679607994.857045
[03/23 17:46:34     44s] Processing tracks to init pin-track alignment.
[03/23 17:46:34     44s] z: 2, totalTracks: 1
[03/23 17:46:34     44s] z: 4, totalTracks: 1
[03/23 17:46:34     44s] z: 6, totalTracks: 1
[03/23 17:46:34     44s] z: 8, totalTracks: 1
[03/23 17:46:34     44s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:34     44s] All LLGs are deleted
[03/23 17:46:34     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2671.9M, EPOCH TIME: 1679607994.859943
[03/23 17:46:34     44s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679607994.860217
[03/23 17:46:34     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2671.9M, EPOCH TIME: 1679607994.860925
[03/23 17:46:34     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:34     44s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2735.9M, EPOCH TIME: 1679607994.863773
[03/23 17:46:34     44s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:34     44s] Core basic site is IBM13SITE
[03/23 17:46:34     44s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2735.9M, EPOCH TIME: 1679607994.878729
[03/23 17:46:34     44s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:34     44s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:34     44s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.005, REAL:0.005, MEM:2767.9M, EPOCH TIME: 1679607994.883525
[03/23 17:46:34     44s] Fast DP-INIT is on for default
[03/23 17:46:34     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:34     44s] Atter site array init, number of instance map data is 0.
[03/23 17:46:34     44s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.023, REAL:0.022, MEM:2767.9M, EPOCH TIME: 1679607994.885647
[03/23 17:46:34     44s] 
[03/23 17:46:34     44s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:34     44s] OPERPROF:       Starting CMU at level 4, MEM:2767.9M, EPOCH TIME: 1679607994.886290
[03/23 17:46:34     44s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2767.9M, EPOCH TIME: 1679607994.890632
[03/23 17:46:34     44s] 
[03/23 17:46:34     44s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:34     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.032, REAL:0.031, MEM:2671.9M, EPOCH TIME: 1679607994.891937
[03/23 17:46:34     44s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2671.9M, EPOCH TIME: 1679607994.892042
[03/23 17:46:34     44s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:2671.9M, EPOCH TIME: 1679607994.894179
[03/23 17:46:34     44s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2671.9MB).
[03/23 17:46:34     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:2671.9M, EPOCH TIME: 1679607994.895499
[03/23 17:46:34     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:2671.9M, EPOCH TIME: 1679607994.895641
[03/23 17:46:34     44s] TDRefine: refinePlace mode is spiral
[03/23 17:46:34     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.1
[03/23 17:46:34     44s] OPERPROF: Starting RefinePlace at level 1, MEM:2671.9M, EPOCH TIME: 1679607994.895842
[03/23 17:46:34     44s] *** Starting refinePlace (0:00:44.8 mem=2671.9M) ***
[03/23 17:46:34     44s] Total net bbox length = 5.219e+04 (2.669e+04 2.550e+04) (ext = 2.130e+03)
[03/23 17:46:34     44s] 
[03/23 17:46:34     44s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:34     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:34     44s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:34     44s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:34     44s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2671.9M, EPOCH TIME: 1679607994.902507
[03/23 17:46:34     44s] Starting refinePlace ...
[03/23 17:46:34     44s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:34     44s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:34     44s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2735.9M, EPOCH TIME: 1679607994.910654
[03/23 17:46:34     44s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:46:34     44s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2735.9M, EPOCH TIME: 1679607994.910808
[03/23 17:46:34     44s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2735.9M, EPOCH TIME: 1679607994.910960
[03/23 17:46:34     44s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2735.9M, EPOCH TIME: 1679607994.911062
[03/23 17:46:34     44s] DDP markSite nrRow 79 nrJob 79
[03/23 17:46:34     44s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2735.9M, EPOCH TIME: 1679607994.911232
[03/23 17:46:34     44s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2735.9M, EPOCH TIME: 1679607994.911364
[03/23 17:46:34     44s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/23 17:46:34     44s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2735.9M, EPOCH TIME: 1679607994.913098
[03/23 17:46:34     44s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2735.9M, EPOCH TIME: 1679607994.913182
[03/23 17:46:34     44s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.002, MEM:2735.9M, EPOCH TIME: 1679607994.914938
[03/23 17:46:34     44s] ** Cut row section cpu time 0:00:00.0.
[03/23 17:46:34     44s]  ** Cut row section real time 0:00:00.0.
[03/23 17:46:34     44s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.002, MEM:2735.9M, EPOCH TIME: 1679607994.915105
[03/23 17:46:34     44s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 17:46:34     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2671.9MB) @(0:00:44.8 - 0:00:44.8).
[03/23 17:46:34     44s] Move report: preRPlace moves 2555 insts, mean move: 0.21 um, max move: 6.29 um 
[03/23 17:46:34     44s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U89): (79.32, 87.99) --> (80.20, 93.40)
[03/23 17:46:34     44s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX6TR
[03/23 17:46:34     44s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 17:46:34     44s] tweakage running in 6 threads.
[03/23 17:46:34     44s] Placement tweakage begins.
[03/23 17:46:34     44s] wire length = 6.564e+04
[03/23 17:46:35     45s] wire length = 6.103e+04
[03/23 17:46:35     45s] Placement tweakage ends.
[03/23 17:46:35     45s] Move report: tweak moves 348 insts, mean move: 4.66 um, max move: 18.80 um 
[03/23 17:46:35     45s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2): (15.00, 194.20) --> (7.00, 183.40)
[03/23 17:46:35     45s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=2671.9MB) @(0:00:44.9 - 0:00:45.1).
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:46:35     45s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:46:35     45s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:46:35     45s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:35     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2671.9MB) @(0:00:45.1 - 0:00:45.3).
[03/23 17:46:35     45s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:46:35     45s] Move report: Detail placement moves 2555 insts, mean move: 0.81 um, max move: 18.65 um 
[03/23 17:46:35     45s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2): (14.85, 194.20) --> (7.00, 183.40)
[03/23 17:46:35     45s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2671.9MB
[03/23 17:46:35     45s] Statistics of distance of Instance movement in refine placement:
[03/23 17:46:35     45s]   maximum (X+Y) =        18.65 um
[03/23 17:46:35     45s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2) with max move: (14.849, 194.203) -> (7, 183.4)
[03/23 17:46:35     45s]   mean    (X+Y) =         0.81 um
[03/23 17:46:35     45s] Summary Report:
[03/23 17:46:35     45s] Instances move: 2555 (out of 2555 movable)
[03/23 17:46:35     45s] Instances flipped: 0
[03/23 17:46:35     45s] Mean displacement: 0.81 um
[03/23 17:46:35     45s] Max displacement: 18.65 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG116_S2) (14.849, 194.203) -> (7, 183.4)
[03/23 17:46:35     45s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/23 17:46:35     45s] Total instances moved : 2555
[03/23 17:46:35     45s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.476, REAL:0.267, MEM:2671.9M, EPOCH TIME: 1679607995.170000
[03/23 17:46:35     45s] Total net bbox length = 4.837e+04 (2.280e+04 2.556e+04) (ext = 2.120e+03)
[03/23 17:46:35     45s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2671.9MB
[03/23 17:46:35     45s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2671.9MB) @(0:00:44.8 - 0:00:45.3).
[03/23 17:46:35     45s] *** Finished refinePlace (0:00:45.3 mem=2671.9M) ***
[03/23 17:46:35     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.1
[03/23 17:46:35     45s] OPERPROF: Finished RefinePlace at level 1, CPU:0.484, REAL:0.275, MEM:2671.9M, EPOCH TIME: 1679607995.171336
[03/23 17:46:35     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2671.9M, EPOCH TIME: 1679607995.171431
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] All LLGs are deleted
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2671.9M, EPOCH TIME: 1679607995.173381
[03/23 17:46:35     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679607995.173683
[03/23 17:46:35     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:2671.9M, EPOCH TIME: 1679607995.176026
[03/23 17:46:35     45s] *** Finished Initial Placement (cpu=0:00:08.7, real=0:00:06.0, mem=2671.9M) ***
[03/23 17:46:35     45s] Processing tracks to init pin-track alignment.
[03/23 17:46:35     45s] z: 2, totalTracks: 1
[03/23 17:46:35     45s] z: 4, totalTracks: 1
[03/23 17:46:35     45s] z: 6, totalTracks: 1
[03/23 17:46:35     45s] z: 8, totalTracks: 1
[03/23 17:46:35     45s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:35     45s] All LLGs are deleted
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2671.9M, EPOCH TIME: 1679607995.179625
[03/23 17:46:35     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679607995.179865
[03/23 17:46:35     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2671.9M, EPOCH TIME: 1679607995.180266
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2751.9M, EPOCH TIME: 1679607995.182513
[03/23 17:46:35     45s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:35     45s] Core basic site is IBM13SITE
[03/23 17:46:35     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2751.9M, EPOCH TIME: 1679607995.194739
[03/23 17:46:35     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:35     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:35     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:2767.9M, EPOCH TIME: 1679607995.198719
[03/23 17:46:35     45s] Fast DP-INIT is on for default
[03/23 17:46:35     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:35     45s] Atter site array init, number of instance map data is 0.
[03/23 17:46:35     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2767.9M, EPOCH TIME: 1679607995.201303
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:35     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:2671.9M, EPOCH TIME: 1679607995.202996
[03/23 17:46:35     45s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2671.9M, EPOCH TIME: 1679607995.203804
[03/23 17:46:35     45s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2671.9M, EPOCH TIME: 1679607995.204415
[03/23 17:46:35     45s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.003, MEM:2671.9M, EPOCH TIME: 1679607995.207612
[03/23 17:46:35     45s] default core: bins with density > 0.750 = 45.83 % ( 22 / 48 )
[03/23 17:46:35     45s] Density distribution unevenness ratio = 7.114%
[03/23 17:46:35     45s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.004, REAL:0.004, MEM:2671.9M, EPOCH TIME: 1679607995.207794
[03/23 17:46:35     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2671.9M, EPOCH TIME: 1679607995.207891
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] All LLGs are deleted
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2671.9M, EPOCH TIME: 1679607995.210215
[03/23 17:46:35     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2671.9M, EPOCH TIME: 1679607995.210469
[03/23 17:46:35     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2671.9M, EPOCH TIME: 1679607995.211451
[03/23 17:46:35     45s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] *** Start incrementalPlace ***
[03/23 17:46:35     45s] User Input Parameters:
[03/23 17:46:35     45s] - Congestion Driven    : On
[03/23 17:46:35     45s] - Timing Driven        : On
[03/23 17:46:35     45s] - Area-Violation Based : On
[03/23 17:46:35     45s] - Start Rollback Level : -5
[03/23 17:46:35     45s] - Legalized            : On
[03/23 17:46:35     45s] - Window Based         : Off
[03/23 17:46:35     45s] - eDen incr mode       : Off
[03/23 17:46:35     45s] - Small incr mode      : Off
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] No Views given, use default active views for adaptive view pruning
[03/23 17:46:35     45s] SKP will enable view:
[03/23 17:46:35     45s]   setupAnalysis
[03/23 17:46:35     45s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2673.9M, EPOCH TIME: 1679607995.226398
[03/23 17:46:35     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:35     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:35     45s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2673.9M, EPOCH TIME: 1679607995.232734
[03/23 17:46:35     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2673.9M, EPOCH TIME: 1679607995.232886
[03/23 17:46:35     45s] Starting Early Global Route congestion estimation: mem = 2673.9M
[03/23 17:46:35     45s] (I)      ================== Layers ==================
[03/23 17:46:35     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:35     45s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:35     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:35     45s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:35     45s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:35     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:35     45s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:35     45s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:35     45s] (I)      Started Import and model ( Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:35     45s] (I)      == Non-default Options ==
[03/23 17:46:35     45s] (I)      Maximum routing layer                              : 4
[03/23 17:46:35     45s] (I)      Number of threads                                  : 6
[03/23 17:46:35     45s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 17:46:35     45s] (I)      Method to set GCell size                           : row
[03/23 17:46:35     45s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:35     45s] (I)      Use row-based GCell size
[03/23 17:46:35     45s] (I)      Use row-based GCell align
[03/23 17:46:35     45s] (I)      layer 0 area = 89000
[03/23 17:46:35     45s] (I)      layer 1 area = 120000
[03/23 17:46:35     45s] (I)      layer 2 area = 120000
[03/23 17:46:35     45s] (I)      layer 3 area = 120000
[03/23 17:46:35     45s] (I)      GCell unit size   : 3600
[03/23 17:46:35     45s] (I)      GCell multiplier  : 1
[03/23 17:46:35     45s] (I)      GCell row height  : 3600
[03/23 17:46:35     45s] (I)      Actual row height : 3600
[03/23 17:46:35     45s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:35     45s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:35     45s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:35     45s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:35     45s] (I)      ============== Default via ===============
[03/23 17:46:35     45s] (I)      +---+------------------+-----------------+
[03/23 17:46:35     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:35     45s] (I)      +---+------------------+-----------------+
[03/23 17:46:35     45s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:35     45s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:35     45s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:35     45s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:35     45s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:35     45s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:35     45s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:35     45s] (I)      +---+------------------+-----------------+
[03/23 17:46:35     45s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:35     45s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:35     45s] [NR-eGR] Read 0 other shapes
[03/23 17:46:35     45s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:35     45s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:35     45s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:35     45s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:35     45s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:35     45s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:35     45s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:35     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:35     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:35     45s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 17:46:35     45s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:35     45s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:35     45s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:35     45s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:35     45s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:35     45s] (I)      Number of ignored nets                =      0
[03/23 17:46:35     45s] (I)      Number of connected nets              =      0
[03/23 17:46:35     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:35     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:35     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:35     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:35     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:35     45s] (I)      Ndr track 0 does not exist
[03/23 17:46:35     45s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:35     45s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:35     45s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:46:35     45s] (I)      Site width          :   400  (dbu)
[03/23 17:46:35     45s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:35     45s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:35     45s] (I)      GCell width         :  3600  (dbu)
[03/23 17:46:35     45s] (I)      GCell height        :  3600  (dbu)
[03/23 17:46:35     45s] (I)      Grid                :    55    83     4
[03/23 17:46:35     45s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:35     45s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:46:35     45s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:46:35     45s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:35     45s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:35     45s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:35     45s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:35     45s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:35     45s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:46:35     45s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:35     45s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:35     45s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:35     45s] (I)      --------------------------------------------------------
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:35     45s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 17:46:35     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:35     45s] (I)                    Layer    2    3    4 
[03/23 17:46:35     45s] (I)                    Pitch  400  400  400 
[03/23 17:46:35     45s] (I)             #Used tracks    1    1    1 
[03/23 17:46:35     45s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:35     45s] [NR-eGR] ========================================
[03/23 17:46:35     45s] [NR-eGR] 
[03/23 17:46:35     45s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:35     45s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:35     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:35     45s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:35     45s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:35     45s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:46:35     45s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:46:35     45s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:46:35     45s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:35     45s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      Reset routing kernel
[03/23 17:46:35     45s] (I)      Started Global Routing ( Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      totalPins=9384  totalGlobalPin=9002 (95.93%)
[03/23 17:46:35     45s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:46:35     45s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1a Route ============
[03/23 17:46:35     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 56
[03/23 17:46:35     45s] (I)      Usage: 16327 = (7761 H, 8566 V) = (28.69% H, 13.07% V) = (2.794e+04um H, 3.084e+04um V)
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1b Route ============
[03/23 17:46:35     45s] (I)      Usage: 16337 = (7762 H, 8575 V) = (28.70% H, 13.08% V) = (2.794e+04um H, 3.087e+04um V)
[03/23 17:46:35     45s] (I)      Overflow of layer group 1: 12.35% H + 0.03% V. EstWL: 5.881320e+04um
[03/23 17:46:35     45s] (I)      Congestion metric : 12.35%H 0.03%V, 12.38%HV
[03/23 17:46:35     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1c Route ============
[03/23 17:46:35     45s] (I)      Level2 Grid: 11 x 17
[03/23 17:46:35     45s] (I)      Usage: 16335 = (7762 H, 8573 V) = (28.70% H, 13.08% V) = (2.794e+04um H, 3.086e+04um V)
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1d Route ============
[03/23 17:46:35     45s] (I)      Usage: 16335 = (7762 H, 8573 V) = (28.70% H, 13.08% V) = (2.794e+04um H, 3.086e+04um V)
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1e Route ============
[03/23 17:46:35     45s] (I)      Usage: 16381 = (7758 H, 8623 V) = (28.68% H, 13.15% V) = (2.793e+04um H, 3.104e+04um V)
[03/23 17:46:35     45s] [NR-eGR] Early Global Route overflow of layer group 1: 12.35% H + 0.03% V. EstWL: 5.897160e+04um
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] (I)      ============  Phase 1l Route ============
[03/23 17:46:35     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:46:35     45s] (I)      Layer  2:      36807     10719         0         387       40203    ( 0.95%) 
[03/23 17:46:35     45s] (I)      Layer  3:      28011      7876       364         432       39906    ( 1.07%) 
[03/23 17:46:35     45s] (I)      Layer  4:      29965      1409         3         468       40122    ( 1.15%) 
[03/23 17:46:35     45s] (I)      Total:         94783     20004       367        1287      120231    ( 1.06%) 
[03/23 17:46:35     45s] (I)      
[03/23 17:46:35     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:46:35     45s] [NR-eGR]                        OverCon           OverCon            
[03/23 17:46:35     45s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 17:46:35     45s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[03/23 17:46:35     45s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:46:35     45s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:35     45s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:35     45s] [NR-eGR]      M3 ( 3)       205( 4.62%)        29( 0.65%)   ( 5.28%) 
[03/23 17:46:35     45s] [NR-eGR]      M4 ( 4)         3( 0.07%)         0( 0.00%)   ( 0.07%) 
[03/23 17:46:35     45s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:46:35     45s] [NR-eGR]        Total       208( 1.56%)        29( 0.22%)   ( 1.77%) 
[03/23 17:46:35     45s] [NR-eGR] 
[03/23 17:46:35     45s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:46:35     45s] [NR-eGR] Overflow after Early Global Route 5.19% H + 0.00% V
[03/23 17:46:35     45s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2673.9M
[03/23 17:46:35     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.128, REAL:0.091, MEM:2673.9M, EPOCH TIME: 1679607995.324348
[03/23 17:46:35     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2673.9M, EPOCH TIME: 1679607995.324449
[03/23 17:46:35     45s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:35     45s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:46:35     45s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:35     45s] [hotspot] | normalized |          1.00 |          3.00 |
[03/23 17:46:35     45s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:35     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[03/23 17:46:35     45s] [hotspot] max/total 1.00/3.00, big hotspot (>10) total 0.00
[03/23 17:46:35     45s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:46:35     45s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:35     45s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:46:35     45s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:35     45s] [hotspot] |  1  |   161.80   133.00   176.20   147.40 |        1.00   |
[03/23 17:46:35     45s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:35     45s] [hotspot] |  2  |   133.00   219.40   147.40   233.80 |        1.00   |
[03/23 17:46:35     45s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:35     45s] [hotspot] |  3  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:46:35     45s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:35     45s] Top 3 hotspots total area: 3.00
[03/23 17:46:35     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.004, MEM:2673.9M, EPOCH TIME: 1679607995.328516
[03/23 17:46:35     45s] Skipped repairing congestion.
[03/23 17:46:35     45s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2673.9M, EPOCH TIME: 1679607995.328652
[03/23 17:46:35     45s] Starting Early Global Route wiring: mem = 2673.9M
[03/23 17:46:35     45s] (I)      ============= Track Assignment ============
[03/23 17:46:35     45s] (I)      Started Track Assignment (6T) ( Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:46:35     45s] (I)      Run Multi-thread track assignment
[03/23 17:46:35     45s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] (I)      Started Export ( Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] [NR-eGR]             Length (um)   Vias 
[03/23 17:46:35     45s] [NR-eGR] -------------------------------
[03/23 17:46:35     45s] [NR-eGR]  M1  (1H)             0   9327 
[03/23 17:46:35     45s] [NR-eGR]  M2  (2V)         27973  13985 
[03/23 17:46:35     45s] [NR-eGR]  M3  (3H)         29621    524 
[03/23 17:46:35     45s] [NR-eGR]  M4  (4V)          5087      0 
[03/23 17:46:35     45s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:46:35     45s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:46:35     45s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:46:35     45s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:46:35     45s] [NR-eGR] -------------------------------
[03/23 17:46:35     45s] [NR-eGR]      Total        62681  23836 
[03/23 17:46:35     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:35     45s] [NR-eGR] Total half perimeter of net bounding box: 48369um
[03/23 17:46:35     45s] [NR-eGR] Total length: 62681um, number of vias: 23836
[03/23 17:46:35     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:35     45s] [NR-eGR] Total eGR-routed clock nets wire length: 4879um, number of vias: 2118
[03/23 17:46:35     45s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:35     45s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2673.86 MB )
[03/23 17:46:35     45s] Early Global Route wiring runtime: 0.04 seconds, mem = 2673.9M
[03/23 17:46:35     45s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.039, MEM:2673.9M, EPOCH TIME: 1679607995.367272
[03/23 17:46:35     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:35     45s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:35     45s] 0 delay mode for cte disabled.
[03/23 17:46:35     45s] SKP cleared!
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 17:46:35     45s] Tdgp not successfully inited but do clear! skip clearing
[03/23 17:46:35     45s] **placeDesign ... cpu = 0: 0:10, real = 0: 0: 6, mem = 2399.9M **
[03/23 17:46:35     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:46:35     45s] VSMManager cleared!
[03/23 17:46:35     45s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.7/0:00:06.2 (1.6), totSession cpu/real = 0:00:45.7/0:02:34.7 (0.3), mem = 2399.9M
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] =============================================================================================
[03/23 17:46:35     45s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/23 17:46:35     45s] =============================================================================================
[03/23 17:46:35     45s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:35     45s] ---------------------------------------------------------------------------------------------
[03/23 17:46:35     45s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:35     45s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:35     45s] [ TimingUpdate           ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.3
[03/23 17:46:35     45s] [ MISC                   ]          0:00:06.2  (  99.1 % )     0:00:06.2 /  0:00:09.6    1.5
[03/23 17:46:35     45s] ---------------------------------------------------------------------------------------------
[03/23 17:46:35     45s]  GlobalPlace #1 TOTAL               0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:09.7    1.6
[03/23 17:46:35     45s] ---------------------------------------------------------------------------------------------
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] Enable CTE adjustment.
[03/23 17:46:35     45s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.3M, totSessionCpu=0:00:46 **
[03/23 17:46:35     45s] GigaOpt running with 6 threads.
[03/23 17:46:35     45s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.7/0:02:34.7 (0.3), mem = 2399.9M
[03/23 17:46:35     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:2399.9M, EPOCH TIME: 1679607995.481489
[03/23 17:46:35     45s] Processing tracks to init pin-track alignment.
[03/23 17:46:35     45s] z: 2, totalTracks: 1
[03/23 17:46:35     45s] z: 4, totalTracks: 1
[03/23 17:46:35     45s] z: 6, totalTracks: 1
[03/23 17:46:35     45s] z: 8, totalTracks: 1
[03/23 17:46:35     45s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:35     45s] All LLGs are deleted
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2399.9M, EPOCH TIME: 1679607995.485219
[03/23 17:46:35     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2399.9M, EPOCH TIME: 1679607995.485508
[03/23 17:46:35     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2399.9M, EPOCH TIME: 1679607995.486047
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2495.9M, EPOCH TIME: 1679607995.488827
[03/23 17:46:35     45s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:35     45s] Core basic site is IBM13SITE
[03/23 17:46:35     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2495.9M, EPOCH TIME: 1679607995.498666
[03/23 17:46:35     45s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:35     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:35     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.003, MEM:2495.9M, EPOCH TIME: 1679607995.502071
[03/23 17:46:35     45s] Fast DP-INIT is on for default
[03/23 17:46:35     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:35     45s] Atter site array init, number of instance map data is 0.
[03/23 17:46:35     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.015, MEM:2495.9M, EPOCH TIME: 1679607995.504298
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:35     45s] OPERPROF:     Starting CMU at level 3, MEM:2495.9M, EPOCH TIME: 1679607995.505006
[03/23 17:46:35     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2495.9M, EPOCH TIME: 1679607995.505495
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:35     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:2399.9M, EPOCH TIME: 1679607995.506971
[03/23 17:46:35     45s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2399.9M, EPOCH TIME: 1679607995.507090
[03/23 17:46:35     45s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2399.9M, EPOCH TIME: 1679607995.509769
[03/23 17:46:35     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2399.9MB).
[03/23 17:46:35     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.030, MEM:2399.9M, EPOCH TIME: 1679607995.511364
[03/23 17:46:35     45s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2399.9M, EPOCH TIME: 1679607995.511523
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:35     45s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2399.9M, EPOCH TIME: 1679607995.516049
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] Trim Metal Layers:
[03/23 17:46:35     45s] LayerId::1 widthSet size::1
[03/23 17:46:35     45s] LayerId::2 widthSet size::1
[03/23 17:46:35     45s] LayerId::3 widthSet size::1
[03/23 17:46:35     45s] LayerId::4 widthSet size::1
[03/23 17:46:35     45s] LayerId::5 widthSet size::1
[03/23 17:46:35     45s] LayerId::6 widthSet size::1
[03/23 17:46:35     45s] LayerId::7 widthSet size::1
[03/23 17:46:35     45s] LayerId::8 widthSet size::1
[03/23 17:46:35     45s] Updating RC grid for preRoute extraction ...
[03/23 17:46:35     45s] eee: pegSigSF::1.070000
[03/23 17:46:35     45s] Initializing multi-corner resistance tables ...
[03/23 17:46:35     45s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:46:35     45s] eee: l::2 avDens::0.166048 usedTrk::806.994721 availTrk::4860.000000 sigTrk::806.994721
[03/23 17:46:35     45s] eee: l::3 avDens::0.179879 usedTrk::874.212503 availTrk::4860.000000 sigTrk::874.212503
[03/23 17:46:35     45s] eee: l::4 avDens::0.033526 usedTrk::162.937776 availTrk::4860.000000 sigTrk::162.937776
[03/23 17:46:35     45s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:35     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:35     45s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:35     45s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:35     45s] {RT rc-typ 0 4 4 0}
[03/23 17:46:35     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.081160 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] Creating Lib Analyzer ...
[03/23 17:46:35     45s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:35     45s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:35     45s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:35     45s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:46:35     45s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:35     45s] 
[03/23 17:46:35     45s] {RT rc-typ 0 4 4 0}
[03/23 17:46:36     46s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:46.5 mem=2405.9M
[03/23 17:46:36     46s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:46.5 mem=2405.9M
[03/23 17:46:36     46s] Creating Lib Analyzer, finished. 
[03/23 17:46:36     46s] #optDebug: fT-S <1 2 3 1 0>
[03/23 17:46:36     46s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1806.7M, totSessionCpu=0:00:46 **
[03/23 17:46:36     46s] *** optDesign -preCTS ***
[03/23 17:46:36     46s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 17:46:36     46s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 17:46:36     46s] Hold Target Slack: user slack 0.05
[03/23 17:46:36     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2405.9M, EPOCH TIME: 1679607996.269881
[03/23 17:46:36     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:36     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:36     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:2405.9M, EPOCH TIME: 1679607996.283902
[03/23 17:46:36     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:36     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:36     46s] Multi-VT timing optimization disabled based on library information.
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:36     46s] Deleting Lib Analyzer.
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:36     46s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:46:36     46s] Summary for sequential cells identification: 
[03/23 17:46:36     46s]   Identified SBFF number: 112
[03/23 17:46:36     46s]   Identified MBFF number: 0
[03/23 17:46:36     46s]   Identified SB Latch number: 0
[03/23 17:46:36     46s]   Identified MB Latch number: 0
[03/23 17:46:36     46s]   Not identified SBFF number: 8
[03/23 17:46:36     46s]   Not identified MBFF number: 0
[03/23 17:46:36     46s]   Not identified SB Latch number: 0
[03/23 17:46:36     46s]   Not identified MB Latch number: 0
[03/23 17:46:36     46s]   Number of sequential cells which are not FFs: 34
[03/23 17:46:36     46s]  Visiting view : setupAnalysis
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:46:36     46s]  Visiting view : holdAnalysis
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:46:36     46s] TLC MultiMap info (StdDelay):
[03/23 17:46:36     46s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:36     46s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:36     46s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:36     46s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:36     46s]  Setting StdDelay to: 22.7ps
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] Creating Lib Analyzer ...
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:46:36     46s] Summary for sequential cells identification: 
[03/23 17:46:36     46s]   Identified SBFF number: 112
[03/23 17:46:36     46s]   Identified MBFF number: 0
[03/23 17:46:36     46s]   Identified SB Latch number: 0
[03/23 17:46:36     46s]   Identified MB Latch number: 0
[03/23 17:46:36     46s]   Not identified SBFF number: 8
[03/23 17:46:36     46s]   Not identified MBFF number: 0
[03/23 17:46:36     46s]   Not identified SB Latch number: 0
[03/23 17:46:36     46s]   Not identified MB Latch number: 0
[03/23 17:46:36     46s]   Number of sequential cells which are not FFs: 34
[03/23 17:46:36     46s]  Visiting view : setupAnalysis
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:46:36     46s]  Visiting view : holdAnalysis
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:46:36     46s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:46:36     46s] TLC MultiMap info (StdDelay):
[03/23 17:46:36     46s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:36     46s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:36     46s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:46:36     46s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:46:36     46s]  Setting StdDelay to: 22.7ps
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:46:36     46s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:36     46s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:36     46s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:36     46s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:36     46s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:36     46s] 
[03/23 17:46:36     46s] {RT rc-typ 0 4 4 0}
[03/23 17:46:37     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.3 mem=2405.9M
[03/23 17:46:37     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.3 mem=2405.9M
[03/23 17:46:37     47s] Creating Lib Analyzer, finished. 
[03/23 17:46:37     47s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2405.9M, EPOCH TIME: 1679607997.035348
[03/23 17:46:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] All LLGs are deleted
[03/23 17:46:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2405.9M, EPOCH TIME: 1679607997.035531
[03/23 17:46:37     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2405.9M, EPOCH TIME: 1679607997.035617
[03/23 17:46:37     47s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2405.9M, EPOCH TIME: 1679607997.036150
[03/23 17:46:37     47s] {MMLU 0 0 2622}
[03/23 17:46:37     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.3 mem=2405.9M
[03/23 17:46:37     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.3 mem=2405.9M
[03/23 17:46:37     47s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:37     47s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:37     47s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      ================== Layers ==================
[03/23 17:46:37     47s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:37     47s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:37     47s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:37     47s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:37     47s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:37     47s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:37     47s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:37     47s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:37     47s] (I)      Started Import and model ( Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:37     47s] (I)      Number of ignored instance 0
[03/23 17:46:37     47s] (I)      Number of inbound cells 0
[03/23 17:46:37     47s] (I)      Number of opened ILM blockages 0
[03/23 17:46:37     47s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 17:46:37     47s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 17:46:37     47s] (I)      cell height: 3600, count: 2555
[03/23 17:46:37     47s] (I)      Number of nets = 2622 ( 0 ignored )
[03/23 17:46:37     47s] (I)      Read rows... (mem=2405.9M)
[03/23 17:46:37     47s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 17:46:37     47s] (I)      rowRegion : (7000, 7000) - (193000, 291400)
[03/23 17:46:37     47s] (I)      coreBox   : (7000, 7000) - (193000, 293000)
[03/23 17:46:37     47s] (I)      Done Read rows (cpu=0.000s, mem=2405.9M)
[03/23 17:46:37     47s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/23 17:46:37     47s] (I)      Read module constraints... (mem=2405.9M)
[03/23 17:46:37     47s] (I)      Done Read module constraints (cpu=0.000s, mem=2405.9M)
[03/23 17:46:37     47s] (I)      == Non-default Options ==
[03/23 17:46:37     47s] (I)      Maximum routing layer                              : 4
[03/23 17:46:37     47s] (I)      Buffering-aware routing                            : true
[03/23 17:46:37     47s] (I)      Spread congestion away from blockages              : true
[03/23 17:46:37     47s] (I)      Number of threads                                  : 6
[03/23 17:46:37     47s] (I)      Overflow penalty cost                              : 10
[03/23 17:46:37     47s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 17:46:37     47s] (I)      Method to set GCell size                           : row
[03/23 17:46:37     47s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:37     47s] (I)      Use row-based GCell size
[03/23 17:46:37     47s] (I)      Use row-based GCell align
[03/23 17:46:37     47s] (I)      layer 0 area = 89000
[03/23 17:46:37     47s] (I)      layer 1 area = 120000
[03/23 17:46:37     47s] (I)      layer 2 area = 120000
[03/23 17:46:37     47s] (I)      layer 3 area = 120000
[03/23 17:46:37     47s] (I)      GCell unit size   : 3600
[03/23 17:46:37     47s] (I)      GCell multiplier  : 1
[03/23 17:46:37     47s] (I)      GCell row height  : 3600
[03/23 17:46:37     47s] (I)      Actual row height : 3600
[03/23 17:46:37     47s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:37     47s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:37     47s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:37     47s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:37     47s] (I)      ============== Default via ===============
[03/23 17:46:37     47s] (I)      +---+------------------+-----------------+
[03/23 17:46:37     47s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:37     47s] (I)      +---+------------------+-----------------+
[03/23 17:46:37     47s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:37     47s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:37     47s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:37     47s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:37     47s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:37     47s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:37     47s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:37     47s] (I)      +---+------------------+-----------------+
[03/23 17:46:37     47s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:37     47s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:37     47s] [NR-eGR] Read 0 other shapes
[03/23 17:46:37     47s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:37     47s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:37     47s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:37     47s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:37     47s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:37     47s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:37     47s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:37     47s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:37     47s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:37     47s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/23 17:46:37     47s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:37     47s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:37     47s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:37     47s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:37     47s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:37     47s] (I)      Number of ignored nets                =      0
[03/23 17:46:37     47s] (I)      Number of connected nets              =      0
[03/23 17:46:37     47s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:37     47s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:37     47s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:37     47s] (I)      Constructing bin map
[03/23 17:46:37     47s] (I)      Initialize bin information with width=7200 height=7200
[03/23 17:46:37     47s] (I)      Done constructing bin map
[03/23 17:46:37     47s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:37     47s] (I)      Ndr track 0 does not exist
[03/23 17:46:37     47s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:37     47s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:37     47s] (I)      Core area           : (7000, 7000) - (193000, 291400)
[03/23 17:46:37     47s] (I)      Site width          :   400  (dbu)
[03/23 17:46:37     47s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:37     47s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:37     47s] (I)      GCell width         :  3600  (dbu)
[03/23 17:46:37     47s] (I)      GCell height        :  3600  (dbu)
[03/23 17:46:37     47s] (I)      Grid                :    55    83     4
[03/23 17:46:37     47s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:37     47s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:46:37     47s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:46:37     47s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:37     47s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:37     47s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:37     47s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:37     47s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:37     47s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:46:37     47s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:37     47s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:37     47s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:37     47s] (I)      --------------------------------------------------------
[03/23 17:46:37     47s] 
[03/23 17:46:37     47s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:37     47s] [NR-eGR] Rule id: 0  Nets: 2622
[03/23 17:46:37     47s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:37     47s] (I)                    Layer    2    3    4 
[03/23 17:46:37     47s] (I)                    Pitch  400  400  400 
[03/23 17:46:37     47s] (I)             #Used tracks    1    1    1 
[03/23 17:46:37     47s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:37     47s] [NR-eGR] ========================================
[03/23 17:46:37     47s] [NR-eGR] 
[03/23 17:46:37     47s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:37     47s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:37     47s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:37     47s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:37     47s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:37     47s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:46:37     47s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:46:37     47s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:46:37     47s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:37     47s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      Reset routing kernel
[03/23 17:46:37     47s] (I)      Started Global Routing ( Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      totalPins=9384  totalGlobalPin=9002 (95.93%)
[03/23 17:46:37     47s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:46:37     47s] (I)      #blocked areas for congestion spreading : 0
[03/23 17:46:37     47s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1a Route ============
[03/23 17:46:37     47s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 60
[03/23 17:46:37     47s] (I)      Usage: 16511 = (7961 H, 8550 V) = (29.43% H, 13.04% V) = (2.866e+04um H, 3.078e+04um V)
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1b Route ============
[03/23 17:46:37     47s] (I)      Usage: 16547 = (7968 H, 8579 V) = (29.46% H, 13.09% V) = (2.868e+04um H, 3.088e+04um V)
[03/23 17:46:37     47s] (I)      Overflow of layer group 1: 13.11% H + 0.03% V. EstWL: 5.956920e+04um
[03/23 17:46:37     47s] (I)      Congestion metric : 13.11%H 0.03%V, 13.15%HV
[03/23 17:46:37     47s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1c Route ============
[03/23 17:46:37     47s] (I)      Level2 Grid: 11 x 17
[03/23 17:46:37     47s] (I)      Usage: 16536 = (7958 H, 8578 V) = (29.42% H, 13.08% V) = (2.865e+04um H, 3.088e+04um V)
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1d Route ============
[03/23 17:46:37     47s] (I)      Usage: 16534 = (7958 H, 8576 V) = (29.42% H, 13.08% V) = (2.865e+04um H, 3.087e+04um V)
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1e Route ============
[03/23 17:46:37     47s] (I)      Usage: 16599 = (7959 H, 8640 V) = (29.42% H, 13.18% V) = (2.865e+04um H, 3.110e+04um V)
[03/23 17:46:37     47s] [NR-eGR] Early Global Route overflow of layer group 1: 12.97% H + 0.03% V. EstWL: 5.975640e+04um
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] (I)      ============  Phase 1l Route ============
[03/23 17:46:37     47s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:46:37     47s] (I)      Layer  2:      36807     10704         1         387       40203    ( 0.95%) 
[03/23 17:46:37     47s] (I)      Layer  3:      28011      8066       396         432       39906    ( 1.07%) 
[03/23 17:46:37     47s] (I)      Layer  4:      29965      1442         4         468       40122    ( 1.15%) 
[03/23 17:46:37     47s] (I)      Total:         94783     20212       401        1287      120231    ( 1.06%) 
[03/23 17:46:37     47s] (I)      
[03/23 17:46:37     47s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:46:37     47s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:46:37     47s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:46:37     47s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:46:37     47s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:37     47s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:37     47s] [NR-eGR]      M2 ( 2)         1( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 17:46:37     47s] [NR-eGR]      M3 ( 3)       227( 5.12%)        31( 0.70%)         1( 0.02%)   ( 5.84%) 
[03/23 17:46:37     47s] [NR-eGR]      M4 ( 4)         4( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[03/23 17:46:37     47s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:37     47s] [NR-eGR]        Total       232( 1.74%)        31( 0.23%)         1( 0.01%)   ( 1.98%) 
[03/23 17:46:37     47s] [NR-eGR] 
[03/23 17:46:37     47s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:46:37     47s] [NR-eGR] Overflow after Early Global Route 5.75% H + 0.02% V
[03/23 17:46:37     47s] (I)      ============= Track Assignment ============
[03/23 17:46:37     47s] (I)      Started Track Assignment (6T) ( Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:46:37     47s] (I)      Run Multi-thread track assignment
[03/23 17:46:37     47s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      Started Export ( Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] [NR-eGR]             Length (um)   Vias 
[03/23 17:46:37     47s] [NR-eGR] -------------------------------
[03/23 17:46:37     47s] [NR-eGR]  M1  (1H)             0   9327 
[03/23 17:46:37     47s] [NR-eGR]  M2  (2V)         27958  14026 
[03/23 17:46:37     47s] [NR-eGR]  M3  (3H)         30337    539 
[03/23 17:46:37     47s] [NR-eGR]  M4  (4V)          5203      0 
[03/23 17:46:37     47s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:46:37     47s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:46:37     47s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:46:37     47s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:46:37     47s] [NR-eGR] -------------------------------
[03/23 17:46:37     47s] [NR-eGR]      Total        63497  23892 
[03/23 17:46:37     47s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:37     47s] [NR-eGR] Total half perimeter of net bounding box: 48369um
[03/23 17:46:37     47s] [NR-eGR] Total length: 63497um, number of vias: 23892
[03/23 17:46:37     47s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:37     47s] [NR-eGR] Total eGR-routed clock nets wire length: 5208um, number of vias: 2147
[03/23 17:46:37     47s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:37     47s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.13 sec, Curr Mem: 2405.88 MB )
[03/23 17:46:37     47s] (I)      ========================================= Runtime Summary ==========================================
[03/23 17:46:37     47s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[03/23 17:46:37     47s] (I)      ----------------------------------------------------------------------------------------------------
[03/23 17:46:37     47s] (I)       Early Global Route kernel                          100.00%  3.57 sec  3.70 sec  0.13 sec  0.21 sec 
[03/23 17:46:37     47s] (I)       +-Import and model                                  27.09%  3.58 sec  3.62 sec  0.03 sec  0.03 sec 
[03/23 17:46:37     47s] (I)       | +-Create place DB                                  6.97%  3.58 sec  3.59 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | +-Import place data                              6.83%  3.58 sec  3.59 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read instances and placement                 2.53%  3.58 sec  3.59 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read nets                                    3.11%  3.59 sec  3.59 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Create route DB                                 13.15%  3.59 sec  3.61 sec  0.02 sec  0.02 sec 
[03/23 17:46:37     47s] (I)       | | +-Import route data (6T)                        12.63%  3.59 sec  3.61 sec  0.02 sec  0.02 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read blockages ( Layer 2-4 )                 2.89%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read routing blockages                     0.00%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read instance blockages                    0.64%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read PG blockages                          0.50%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read clock blockages                       0.09%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read other blockages                       0.09%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read halo blockages                        0.02%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Read boundary cut boxes                    0.00%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read blackboxes                              0.06%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read prerouted                               0.24%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read unlegalized nets                        0.19%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Read nets                                    0.91%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Set up via pillars                           0.02%  3.60 sec  3.60 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Initialize 3D grid graph                     0.02%  3.61 sec  3.61 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Model blockage capacity                      1.79%  3.61 sec  3.61 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Initialize 3D capacity                     1.53%  3.61 sec  3.61 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Read aux data                                    0.39%  3.61 sec  3.61 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Others data preparation                          0.23%  3.61 sec  3.61 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Create route kernel                              5.42%  3.61 sec  3.62 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       +-Global Routing                                    31.91%  3.62 sec  3.66 sec  0.04 sec  0.08 sec 
[03/23 17:46:37     47s] (I)       | +-Initialization                                   0.78%  3.62 sec  3.62 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Net group 1                                     27.73%  3.62 sec  3.65 sec  0.04 sec  0.08 sec 
[03/23 17:46:37     47s] (I)       | | +-Generate topology (6T)                         2.16%  3.62 sec  3.62 sec  0.00 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1a                                       6.33%  3.62 sec  3.63 sec  0.01 sec  0.02 sec 
[03/23 17:46:37     47s] (I)       | | | +-Pattern routing (6T)                         4.76%  3.62 sec  3.63 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.62%  3.63 sec  3.63 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Add via demand to 2D                         0.39%  3.63 sec  3.63 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1b                                       1.92%  3.63 sec  3.63 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Monotonic routing (6T)                       1.63%  3.63 sec  3.63 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1c                                       1.71%  3.63 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Two level Routing                            1.54%  3.63 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Two Level Routing (Regular)                0.88%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Two Level Routing (Strong)                 0.14%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.06%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1d                                       2.83%  3.64 sec  3.64 sec  0.00 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | | +-Detoured routing (6T)                        2.66%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1e                                       0.88%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | +-Route legalization                           0.66%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Legalize Blockage Violations               0.44%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | | | +-Legalize Reach Aware Violations            0.03%  3.64 sec  3.64 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | | +-Phase 1l                                       9.40%  3.64 sec  3.65 sec  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)       | | | +-Layer assignment (6T)                        9.11%  3.64 sec  3.65 sec  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)       | +-Clean cong LA                                    0.00%  3.65 sec  3.65 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       +-Export 3D cong map                                 1.02%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Export 2D cong map                               0.31%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       +-Extract Global 3D Wires                            0.38%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       +-Track Assignment (6T)                             11.88%  3.66 sec  3.68 sec  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)       | +-Initialization                                   0.13%  3.66 sec  3.66 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Track Assignment Kernel                         11.24%  3.66 sec  3.68 sec  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)       | +-Free Memory                                      0.01%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       +-Export                                            17.56%  3.68 sec  3.70 sec  0.02 sec  0.03 sec 
[03/23 17:46:37     47s] (I)       | +-Export DB wires                                  6.64%  3.68 sec  3.68 sec  0.01 sec  0.02 sec 
[03/23 17:46:37     47s] (I)       | | +-Export all nets (6T)                           4.13%  3.68 sec  3.68 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | | +-Set wire vias (6T)                             1.74%  3.68 sec  3.68 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Report wirelength                                8.85%  3.68 sec  3.70 sec  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)       | +-Update net boxes                                 1.47%  3.70 sec  3.70 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       | +-Update timing                                    0.00%  3.70 sec  3.70 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)       +-Postprocess design                                 0.55%  3.70 sec  3.70 sec  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)      ========================== Summary by functions ==========================
[03/23 17:46:37     47s] (I)       Lv  Step                                           %      Real       CPU 
[03/23 17:46:37     47s] (I)      --------------------------------------------------------------------------
[03/23 17:46:37     47s] (I)        0  Early Global Route kernel                100.00%  0.13 sec  0.21 sec 
[03/23 17:46:37     47s] (I)        1  Global Routing                            31.91%  0.04 sec  0.08 sec 
[03/23 17:46:37     47s] (I)        1  Import and model                          27.09%  0.03 sec  0.03 sec 
[03/23 17:46:37     47s] (I)        1  Export                                    17.56%  0.02 sec  0.03 sec 
[03/23 17:46:37     47s] (I)        1  Track Assignment (6T)                     11.88%  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)        1  Export 3D cong map                         1.02%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        1  Postprocess design                         0.55%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        1  Extract Global 3D Wires                    0.38%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Net group 1                               27.73%  0.04 sec  0.08 sec 
[03/23 17:46:37     47s] (I)        2  Create route DB                           13.15%  0.02 sec  0.02 sec 
[03/23 17:46:37     47s] (I)        2  Track Assignment Kernel                   11.24%  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)        2  Report wirelength                          8.85%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        2  Create place DB                            6.97%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        2  Export DB wires                            6.64%  0.01 sec  0.02 sec 
[03/23 17:46:37     47s] (I)        2  Create route kernel                        5.42%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        2  Update net boxes                           1.47%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Initialization                             0.91%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Read aux data                              0.39%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Export 2D cong map                         0.31%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Others data preparation                    0.23%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Free Memory                                0.01%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        3  Import route data (6T)                    12.63%  0.02 sec  0.02 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1l                                   9.40%  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)        3  Import place data                          6.83%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1a                                   6.33%  0.01 sec  0.02 sec 
[03/23 17:46:37     47s] (I)        3  Export all nets (6T)                       4.13%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1d                                   2.83%  0.00 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        3  Generate topology (6T)                     2.16%  0.00 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1b                                   1.92%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        3  Set wire vias (6T)                         1.74%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1c                                   1.71%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        3  Phase 1e                                   0.88%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Layer assignment (6T)                      9.11%  0.01 sec  0.04 sec 
[03/23 17:46:37     47s] (I)        4  Pattern routing (6T)                       4.76%  0.01 sec  0.01 sec 
[03/23 17:46:37     47s] (I)        4  Read nets                                  4.03%  0.01 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Read blockages ( Layer 2-4 )               2.89%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Detoured routing (6T)                      2.66%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Read instances and placement               2.53%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Model blockage capacity                    1.79%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Monotonic routing (6T)                     1.63%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Two level Routing                          1.54%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Route legalization                         0.66%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Pattern Routing Avoiding Blockages         0.62%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Add via demand to 2D                       0.39%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Read prerouted                             0.24%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Read unlegalized nets                      0.19%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Read blackboxes                            0.06%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Set up via pillars                         0.02%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        4  Initialize 3D grid graph                   0.02%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Initialize 3D capacity                     1.53%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Two Level Routing (Regular)                0.88%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read instance blockages                    0.64%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read PG blockages                          0.50%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Legalize Blockage Violations               0.44%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Two Level Routing (Strong)                 0.14%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read clock blockages                       0.09%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read other blockages                       0.09%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.06%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Legalize Reach Aware Violations            0.03%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read halo blockages                        0.02%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[03/23 17:46:37     47s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:37     47s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:37     47s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/23 17:46:37     47s] PreRoute RC Extraction called for design PE_top.
[03/23 17:46:37     47s] RC Extraction called in multi-corner(1) mode.
[03/23 17:46:37     47s] RCMode: PreRoute
[03/23 17:46:37     47s]       RC Corner Indexes            0   
[03/23 17:46:37     47s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:46:37     47s] Resistance Scaling Factor    : 1.00000 
[03/23 17:46:37     47s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:46:37     47s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:46:37     47s] Shrink Factor                : 1.00000
[03/23 17:46:37     47s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:46:37     47s] Using Quantus QRC technology file ...
[03/23 17:46:37     47s] 
[03/23 17:46:37     47s] Trim Metal Layers:
[03/23 17:46:37     47s] LayerId::1 widthSet size::1
[03/23 17:46:37     47s] LayerId::2 widthSet size::1
[03/23 17:46:37     47s] LayerId::3 widthSet size::1
[03/23 17:46:37     47s] LayerId::4 widthSet size::1
[03/23 17:46:37     47s] LayerId::5 widthSet size::1
[03/23 17:46:37     47s] LayerId::6 widthSet size::1
[03/23 17:46:37     47s] LayerId::7 widthSet size::1
[03/23 17:46:37     47s] LayerId::8 widthSet size::1
[03/23 17:46:37     47s] Updating RC grid for preRoute extraction ...
[03/23 17:46:37     47s] eee: pegSigSF::1.070000
[03/23 17:46:37     47s] Initializing multi-corner resistance tables ...
[03/23 17:46:37     47s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:46:37     47s] eee: l::2 avDens::0.165781 usedTrk::805.693614 availTrk::4860.000000 sigTrk::805.693614
[03/23 17:46:37     47s] eee: l::3 avDens::0.183989 usedTrk::894.185835 availTrk::4860.000000 sigTrk::894.185835
[03/23 17:46:37     47s] eee: l::4 avDens::0.034039 usedTrk::165.427779 availTrk::4860.000000 sigTrk::165.427779
[03/23 17:46:37     47s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:37     47s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:37     47s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:37     47s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:37     47s] {RT rc-typ 0 4 4 0}
[03/23 17:46:37     47s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.081934 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:46:37     47s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2405.875M)
[03/23 17:46:37     47s] All LLGs are deleted
[03/23 17:46:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2405.9M, EPOCH TIME: 1679607997.249743
[03/23 17:46:37     47s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2405.9M, EPOCH TIME: 1679607997.250035
[03/23 17:46:37     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2405.9M, EPOCH TIME: 1679607997.250773
[03/23 17:46:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2501.9M, EPOCH TIME: 1679607997.254571
[03/23 17:46:37     47s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:37     47s] Core basic site is IBM13SITE
[03/23 17:46:37     47s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2501.9M, EPOCH TIME: 1679607997.270228
[03/23 17:46:37     47s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:37     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:37     47s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:2501.9M, EPOCH TIME: 1679607997.273377
[03/23 17:46:37     47s] Fast DP-INIT is on for default
[03/23 17:46:37     47s] Atter site array init, number of instance map data is 0.
[03/23 17:46:37     47s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:2501.9M, EPOCH TIME: 1679607997.275335
[03/23 17:46:37     47s] 
[03/23 17:46:37     47s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:37     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:2405.9M, EPOCH TIME: 1679607997.277571
[03/23 17:46:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     47s] Starting delay calculation for Setup views
[03/23 17:46:37     47s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:46:37     47s] #################################################################################
[03/23 17:46:37     47s] # Design Stage: PreRoute
[03/23 17:46:37     47s] # Design Name: PE_top
[03/23 17:46:37     47s] # Design Mode: 130nm
[03/23 17:46:37     47s] # Analysis Mode: MMMC Non-OCV 
[03/23 17:46:37     47s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:46:37     47s] # Signoff Settings: SI Off 
[03/23 17:46:37     47s] #################################################################################
[03/23 17:46:37     47s] Topological Sorting (REAL = 0:00:00.0, MEM = 2476.7M, InitMEM = 2474.7M)
[03/23 17:46:37     47s] Calculate delays in Single mode...
[03/23 17:46:37     47s] Start delay calculation (fullDC) (6 T). (MEM=2476.71)
[03/23 17:46:37     47s] End AAE Lib Interpolated Model. (MEM=2488.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:37     48s] Total number of fetched objects 2622
[03/23 17:46:37     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:37     48s] End delay calculation. (MEM=2736.86 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:46:37     48s] End delay calculation (fullDC). (MEM=2736.86 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:46:37     48s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2736.9M) ***
[03/23 17:46:37     48s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:48.5 mem=2736.9M)
[03/23 17:46:37     48s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.121  |
|           TNS (ns):|-341.369 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.346   |      2 (2)       |
|   max_tran     |      1 (92)      |   -1.562   |      1 (92)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2767.4M, EPOCH TIME: 1679607997.743604
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:37     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:2768.9M, EPOCH TIME: 1679607997.758533
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] Density: 70.380%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1930.9M, totSessionCpu=0:00:49 **
[03/23 17:46:37     48s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.3 (1.3), totSession cpu/real = 0:00:48.6/0:02:37.0 (0.3), mem = 2518.9M
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] =============================================================================================
[03/23 17:46:37     48s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 17:46:37     48s] =============================================================================================
[03/23 17:46:37     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:37     48s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:00.5 /  0:00:01.0    2.0
[03/23 17:46:37     48s] [ DrvReport              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:46:37     48s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:46:37     48s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  59.4 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 17:46:37     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:37     48s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:37     48s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.3    1.5
[03/23 17:46:37     48s] [ ExtractRC              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:37     48s] [ TimingUpdate           ]      1   0:00:00.2  (   8.3 % )     0:00:00.4 /  0:00:00.9    2.2
[03/23 17:46:37     48s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.7    3.0
[03/23 17:46:37     48s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 17:46:37     48s] [ MISC                   ]          0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/23 17:46:37     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:37     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=2518.9M
[03/23 17:46:37     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2518.9M, EPOCH TIME: 1679607997.770420
[03/23 17:46:37     48s] Processing tracks to init pin-track alignment.
[03/23 17:46:37     48s] z: 2, totalTracks: 1
[03/23 17:46:37     48s] z: 4, totalTracks: 1
[03/23 17:46:37     48s] z: 6, totalTracks: 1
[03/23 17:46:37     48s] z: 8, totalTracks: 1
[03/23 17:46:37     48s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:37     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2518.9M, EPOCH TIME: 1679607997.775364
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:37     48s] OPERPROF:     Starting CMU at level 3, MEM:2582.9M, EPOCH TIME: 1679607997.790541
[03/23 17:46:37     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2582.9M, EPOCH TIME: 1679607997.790885
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:37     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:2518.9M, EPOCH TIME: 1679607997.791582
[03/23 17:46:37     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2518.9M, EPOCH TIME: 1679607997.791653
[03/23 17:46:37     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2518.9M, EPOCH TIME: 1679607997.793475
[03/23 17:46:37     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2518.9MB).
[03/23 17:46:37     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.023, MEM:2518.9M, EPOCH TIME: 1679607997.793891
[03/23 17:46:37     48s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 17:46:37     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.6 mem=2518.9M
[03/23 17:46:37     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2518.9M, EPOCH TIME: 1679607997.796624
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:2518.9M, EPOCH TIME: 1679607997.800257
[03/23 17:46:37     48s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 17:46:37     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:37     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=2518.9M
[03/23 17:46:37     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2518.9M, EPOCH TIME: 1679607997.800751
[03/23 17:46:37     48s] Processing tracks to init pin-track alignment.
[03/23 17:46:37     48s] z: 2, totalTracks: 1
[03/23 17:46:37     48s] z: 4, totalTracks: 1
[03/23 17:46:37     48s] z: 6, totalTracks: 1
[03/23 17:46:37     48s] z: 8, totalTracks: 1
[03/23 17:46:37     48s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:37     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2518.9M, EPOCH TIME: 1679607997.804184
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:37     48s] OPERPROF:     Starting CMU at level 3, MEM:2582.9M, EPOCH TIME: 1679607997.822775
[03/23 17:46:37     48s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2582.9M, EPOCH TIME: 1679607997.823318
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:37     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:2518.9M, EPOCH TIME: 1679607997.824356
[03/23 17:46:37     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2518.9M, EPOCH TIME: 1679607997.824477
[03/23 17:46:37     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.003, MEM:2518.9M, EPOCH TIME: 1679607997.826984
[03/23 17:46:37     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2518.9MB).
[03/23 17:46:37     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:2518.9M, EPOCH TIME: 1679607997.827792
[03/23 17:46:37     48s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 17:46:37     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=2518.9M
[03/23 17:46:37     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2518.9M, EPOCH TIME: 1679607997.832407
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:37     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:2518.9M, EPOCH TIME: 1679607997.836880
[03/23 17:46:37     48s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 17:46:37     48s] *** Starting optimizing excluded clock nets MEM= 2518.9M) ***
[03/23 17:46:37     48s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2518.9M) ***
[03/23 17:46:37     48s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/23 17:46:37     48s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 17:46:37     48s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.7/0:02:37.1 (0.3), mem = 2518.9M
[03/23 17:46:37     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.1
[03/23 17:46:37     48s] ### Creating RouteCongInterface, started
[03/23 17:46:37     48s] ### Creating TopoMgr, started
[03/23 17:46:37     48s] ### Creating TopoMgr, finished
[03/23 17:46:37     48s] #optDebug: Start CG creation (mem=2518.9M)
[03/23 17:46:37     48s]  ...initializing CG  maxDriveDist 1661.762000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.176000 
[03/23 17:46:37     48s] (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgPrt (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgEgp (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgPbk (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgNrb(cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgObs (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgCon (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s]  ...processing cgPdm (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] #optDebug: {0, 1.000}
[03/23 17:46:37     48s] ### Creating RouteCongInterface, finished
[03/23 17:46:37     48s] Updated routing constraints on 0 nets.
[03/23 17:46:37     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.1
[03/23 17:46:37     48s] Bottom Preferred Layer:
[03/23 17:46:37     48s]     None
[03/23 17:46:37     48s] Via Pillar Rule:
[03/23 17:46:37     48s]     None
[03/23 17:46:37     48s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:48.8/0:02:37.2 (0.3), mem = 2595.4M
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] =============================================================================================
[03/23 17:46:37     48s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/23 17:46:37     48s] =============================================================================================
[03/23 17:46:37     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  88.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:46:37     48s] [ MISC                   ]          0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 17:46:37     48s] ---------------------------------------------------------------------------------------------
[03/23 17:46:37     48s] 
[03/23 17:46:37     48s] End: GigaOpt Route Type Constraints Refinement
[03/23 17:46:37     48s] The useful skew maximum allowed delay is: 0.3
[03/23 17:46:38     48s] Deleting Lib Analyzer.
[03/23 17:46:38     48s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.9/0:02:37.3 (0.3), mem = 2595.4M
[03/23 17:46:38     48s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:38     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.9 mem=2595.4M
[03/23 17:46:38     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.9 mem=2595.4M
[03/23 17:46:38     48s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 17:46:38     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.2
[03/23 17:46:38     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:38     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.0 mem=2595.4M
[03/23 17:46:38     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2595.4M, EPOCH TIME: 1679607998.070476
[03/23 17:46:38     48s] Processing tracks to init pin-track alignment.
[03/23 17:46:38     48s] z: 2, totalTracks: 1
[03/23 17:46:38     48s] z: 4, totalTracks: 1
[03/23 17:46:38     48s] z: 6, totalTracks: 1
[03/23 17:46:38     48s] z: 8, totalTracks: 1
[03/23 17:46:38     48s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:38     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2595.4M, EPOCH TIME: 1679607998.074334
[03/23 17:46:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:38     48s] 
[03/23 17:46:38     48s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:38     48s] OPERPROF:     Starting CMU at level 3, MEM:2659.4M, EPOCH TIME: 1679607998.093501
[03/23 17:46:38     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2659.4M, EPOCH TIME: 1679607998.093999
[03/23 17:46:38     48s] 
[03/23 17:46:38     48s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:38     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.021, MEM:2595.4M, EPOCH TIME: 1679607998.095146
[03/23 17:46:38     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2595.4M, EPOCH TIME: 1679607998.095252
[03/23 17:46:38     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2595.4M, EPOCH TIME: 1679607998.098343
[03/23 17:46:38     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2595.4MB).
[03/23 17:46:38     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.029, MEM:2595.4M, EPOCH TIME: 1679607998.099198
[03/23 17:46:38     48s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 17:46:38     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.0 mem=2595.4M
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] Footprint cell information for calculating maxBufDist
[03/23 17:46:38     49s] *info: There are 16 candidate Buffer cells
[03/23 17:46:38     49s] *info: There are 15 candidate Inverter cells
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] #optDebug: Start CG creation (mem=2595.4M)
[03/23 17:46:38     49s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 17:46:38     49s] (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgPrt (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgEgp (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgPbk (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgNrb(cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgObs (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgCon (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s]  ...processing cgPdm (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2595.4M)
[03/23 17:46:38     49s] ### Creating RouteCongInterface, started
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] Creating Lib Analyzer ...
[03/23 17:46:38     49s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:38     49s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:38     49s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:38     49s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:38     49s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] {RT rc-typ 0 4 4 0}
[03/23 17:46:38     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.8 mem=2595.4M
[03/23 17:46:38     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.8 mem=2595.4M
[03/23 17:46:38     49s] Creating Lib Analyzer, finished. 
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:46:38     49s] 
[03/23 17:46:38     49s] #optDebug: {0, 1.000}
[03/23 17:46:38     49s] ### Creating RouteCongInterface, finished
[03/23 17:46:39     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2868.2M, EPOCH TIME: 1679607999.169938
[03/23 17:46:39     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2868.2M, EPOCH TIME: 1679607999.170086
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] Netlist preparation processing... 
[03/23 17:46:39     50s] Removed 0 instance
[03/23 17:46:39     50s] *info: Marking 0 isolation instances dont touch
[03/23 17:46:39     50s] *info: Marking 0 level shifter instances dont touch
[03/23 17:46:39     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2822.9M, EPOCH TIME: 1679607999.186077
[03/23 17:46:39     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/23 17:46:39     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:39     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:39     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:39     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:2557.6M, EPOCH TIME: 1679607999.191777
[03/23 17:46:39     50s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 17:46:39     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.2
[03/23 17:46:39     50s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:50.1/0:02:38.4 (0.3), mem = 2557.6M
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] =============================================================================================
[03/23 17:46:39     50s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/23 17:46:39     50s] =============================================================================================
[03/23 17:46:39     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:39     50s] ---------------------------------------------------------------------------------------------
[03/23 17:46:39     50s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 17:46:39     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:39     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:39     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:39     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 17:46:39     50s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  16.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 17:46:39     50s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:39     50s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:39     50s] [ MISC                   ]          0:00:00.3  (  27.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:46:39     50s] ---------------------------------------------------------------------------------------------
[03/23 17:46:39     50s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 17:46:39     50s] ---------------------------------------------------------------------------------------------
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] Activate 1st preCTS DRV-based MLT
[03/23 17:46:39     50s] Deleting Lib Analyzer.
[03/23 17:46:39     50s] Begin: GigaOpt high fanout net optimization
[03/23 17:46:39     50s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 17:46:39     50s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 17:46:39     50s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.1/0:02:38.5 (0.3), mem = 2557.6M
[03/23 17:46:39     50s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:39     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.3
[03/23 17:46:39     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:39     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.1 mem=2557.6M
[03/23 17:46:39     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:46:39     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2557.6M, EPOCH TIME: 1679607999.235566
[03/23 17:46:39     50s] Processing tracks to init pin-track alignment.
[03/23 17:46:39     50s] z: 2, totalTracks: 1
[03/23 17:46:39     50s] z: 4, totalTracks: 1
[03/23 17:46:39     50s] z: 6, totalTracks: 1
[03/23 17:46:39     50s] z: 8, totalTracks: 1
[03/23 17:46:39     50s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:39     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2557.6M, EPOCH TIME: 1679607999.238693
[03/23 17:46:39     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:39     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:39     50s] OPERPROF:     Starting CMU at level 3, MEM:2622.4M, EPOCH TIME: 1679607999.256649
[03/23 17:46:39     50s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2622.4M, EPOCH TIME: 1679607999.257204
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:39     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:2558.4M, EPOCH TIME: 1679607999.258337
[03/23 17:46:39     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2558.4M, EPOCH TIME: 1679607999.258464
[03/23 17:46:39     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2558.4M, EPOCH TIME: 1679607999.260959
[03/23 17:46:39     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2558.4MB).
[03/23 17:46:39     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.026, MEM:2558.4M, EPOCH TIME: 1679607999.261762
[03/23 17:46:39     50s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 17:46:39     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.2 mem=2558.4M
[03/23 17:46:39     50s] ### Creating RouteCongInterface, started
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] Creating Lib Analyzer ...
[03/23 17:46:39     50s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:39     50s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:39     50s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:39     50s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:39     50s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] {RT rc-typ 0 4 4 0}
[03/23 17:46:39     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.8 mem=2558.4M
[03/23 17:46:39     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.8 mem=2558.4M
[03/23 17:46:39     50s] Creating Lib Analyzer, finished. 
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:46:39     50s] 
[03/23 17:46:39     50s] #optDebug: {0, 1.000}
[03/23 17:46:39     50s] ### Creating RouteCongInterface, finished
[03/23 17:46:40     51s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:40     51s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:40     51s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:40     51s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 63497.4, Stn-len 0
[03/23 17:46:40     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2690.4M, EPOCH TIME: 1679608000.134786
[03/23 17:46:40     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:2558.2M, EPOCH TIME: 1679608000.138209
[03/23 17:46:40     51s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/23 17:46:40     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.3
[03/23 17:46:40     51s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 0:00:51.1/0:02:39.4 (0.3), mem = 2558.2M
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s] =============================================================================================
[03/23 17:46:40     51s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 17:46:40     51s] =============================================================================================
[03/23 17:46:40     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:40     51s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     51s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.6 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 17:46:40     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:46:40     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:40     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     51s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     51s] [ MISC                   ]          0:00:00.2  (  23.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 17:46:40     51s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     51s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.0    1.1
[03/23 17:46:40     51s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 17:46:40     51s] End: GigaOpt high fanout net optimization
[03/23 17:46:40     51s] Begin: GigaOpt DRV Optimization
[03/23 17:46:40     51s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 17:46:40     51s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.1/0:02:39.4 (0.3), mem = 2558.2M
[03/23 17:46:40     51s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:40     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.4
[03/23 17:46:40     51s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:40     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.1 mem=2558.2M
[03/23 17:46:40     51s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:46:40     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2558.2M, EPOCH TIME: 1679608000.147994
[03/23 17:46:40     51s] Processing tracks to init pin-track alignment.
[03/23 17:46:40     51s] z: 2, totalTracks: 1
[03/23 17:46:40     51s] z: 4, totalTracks: 1
[03/23 17:46:40     51s] z: 6, totalTracks: 1
[03/23 17:46:40     51s] z: 8, totalTracks: 1
[03/23 17:46:40     51s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:40     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2558.2M, EPOCH TIME: 1679608000.152758
[03/23 17:46:40     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:40     51s] OPERPROF:     Starting CMU at level 3, MEM:2622.9M, EPOCH TIME: 1679608000.174284
[03/23 17:46:40     51s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2622.9M, EPOCH TIME: 1679608000.174822
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:40     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:2558.9M, EPOCH TIME: 1679608000.175951
[03/23 17:46:40     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2558.9M, EPOCH TIME: 1679608000.176063
[03/23 17:46:40     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2558.9M, EPOCH TIME: 1679608000.179157
[03/23 17:46:40     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2558.9MB).
[03/23 17:46:40     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:2558.9M, EPOCH TIME: 1679608000.179936
[03/23 17:46:40     51s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/23 17:46:40     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.1 mem=2558.9M
[03/23 17:46:40     51s] ### Creating RouteCongInterface, started
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:46:40     51s] 
[03/23 17:46:40     51s] #optDebug: {0, 1.000}
[03/23 17:46:40     51s] ### Creating RouteCongInterface, finished
[03/23 17:46:40     51s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:46:40     51s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:46:40     51s] [GPS-DRV] maxLocalDensity: 1.2
[03/23 17:46:40     51s] [GPS-DRV] All active and enabled setup views
[03/23 17:46:40     51s] [GPS-DRV]     setupAnalysis
[03/23 17:46:40     51s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:46:40     51s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:46:40     51s] [GPS-DRV] maxFanoutLoad on
[03/23 17:46:40     51s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 17:46:40     51s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:46:40     51s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 17:46:40     51s] [GPS-DRV] timing-driven DRV settings
[03/23 17:46:40     51s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:46:40     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2850.8M, EPOCH TIME: 1679608000.547504
[03/23 17:46:40     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2850.8M, EPOCH TIME: 1679608000.547632
[03/23 17:46:40     51s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:40     51s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:40     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:40     51s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 17:46:40     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:40     51s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:46:40     51s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:40     51s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:40     51s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:40     51s] Info: violation cost 334.305817 (cap = 5.021387, tran = 320.346924, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:40     51s] |    10|   240|    -1.87|     9|     9|    -0.40|    24|    24|     0|     0|    -1.12|  -341.37|       0|       0|       0| 70.38%|          |         |
[03/23 17:46:40     52s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:40     52s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:40     52s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:40     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:40     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.10|  -245.53|      36|       0|      18| 70.66%| 0:00:00.0|  3003.4M|
[03/23 17:46:40     52s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:40     52s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:40     52s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:40     52s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.10|  -245.53|       0|       0|       0| 70.66%| 0:00:00.0|  3003.4M|
[03/23 17:46:40     52s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3003.4M) ***
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] Total-nets :: 2658, Stn-nets :: 0, ratio :: 0 %, Total-len 63497, Stn-len 0
[03/23 17:46:40     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2843.6M, EPOCH TIME: 1679608000.769711
[03/23 17:46:40     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2591).
[03/23 17:46:40     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:2571.3M, EPOCH TIME: 1679608000.775321
[03/23 17:46:40     52s] TotalInstCnt at PhyDesignMc Destruction: 2591
[03/23 17:46:40     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.4
[03/23 17:46:40     52s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.7), totSession cpu/real = 0:00:52.2/0:02:40.0 (0.3), mem = 2571.3M
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] =============================================================================================
[03/23 17:46:40     52s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/23 17:46:40     52s] =============================================================================================
[03/23 17:46:40     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:40     52s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:40     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     52s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:46:40     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     52s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.6    2.9
[03/23 17:46:40     52s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.5    2.9
[03/23 17:46:40     52s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:40     52s] [ OptEval                ]      3   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    3.7
[03/23 17:46:40     52s] [ OptCommit              ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:40     52s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.3    3.6
[03/23 17:46:40     52s] [ IncrDelayCalc          ]     26   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.3    4.9
[03/23 17:46:40     52s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    3.8
[03/23 17:46:40     52s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    2.4
[03/23 17:46:40     52s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.1    2.5
[03/23 17:46:40     52s] [ MISC                   ]          0:00:00.4  (  57.0 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 17:46:40     52s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     52s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.7
[03/23 17:46:40     52s] ---------------------------------------------------------------------------------------------
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] End: GigaOpt DRV Optimization
[03/23 17:46:40     52s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/23 17:46:40     52s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 1982.4M, totSessionCpu=0:00:52 **
[03/23 17:46:40     52s] Deactivate 1st preCTS DRV-based MLT
[03/23 17:46:40     52s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:40     52s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] Active setup views:
[03/23 17:46:40     52s]  setupAnalysis
[03/23 17:46:40     52s]   Dominating endpoints: 0
[03/23 17:46:40     52s]   Dominating TNS: -0.000
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] Activate optFanout-based MLT
[03/23 17:46:40     52s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:46:40     52s] Deleting Lib Analyzer.
[03/23 17:46:40     52s] Begin: GigaOpt Global Optimization
[03/23 17:46:40     52s] *info: use new DP (enabled)
[03/23 17:46:40     52s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 17:46:40     52s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:40     52s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.2/0:02:40.1 (0.3), mem = 2704.1M
[03/23 17:46:40     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.5
[03/23 17:46:40     52s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:40     52s] ### Creating PhyDesignMc. totSessionCpu=0:00:52.2 mem=2704.1M
[03/23 17:46:40     52s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:46:40     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2704.1M, EPOCH TIME: 1679608000.831926
[03/23 17:46:40     52s] Processing tracks to init pin-track alignment.
[03/23 17:46:40     52s] z: 2, totalTracks: 1
[03/23 17:46:40     52s] z: 4, totalTracks: 1
[03/23 17:46:40     52s] z: 6, totalTracks: 1
[03/23 17:46:40     52s] z: 8, totalTracks: 1
[03/23 17:46:40     52s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:40     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2704.1M, EPOCH TIME: 1679608000.836886
[03/23 17:46:40     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:40     52s] OPERPROF:     Starting CMU at level 3, MEM:2769.6M, EPOCH TIME: 1679608000.860364
[03/23 17:46:40     52s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2769.6M, EPOCH TIME: 1679608000.860928
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:40     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.025, MEM:2705.6M, EPOCH TIME: 1679608000.862108
[03/23 17:46:40     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2705.6M, EPOCH TIME: 1679608000.862221
[03/23 17:46:40     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2705.6M, EPOCH TIME: 1679608000.865767
[03/23 17:46:40     52s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2705.6MB).
[03/23 17:46:40     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.035, MEM:2705.6M, EPOCH TIME: 1679608000.866518
[03/23 17:46:40     52s] TotalInstCnt at PhyDesignMc Initialization: 2591
[03/23 17:46:40     52s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:52.3 mem=2705.6M
[03/23 17:46:40     52s] ### Creating RouteCongInterface, started
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] Creating Lib Analyzer ...
[03/23 17:46:40     52s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:40     52s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:40     52s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:40     52s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:40     52s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:40     52s] 
[03/23 17:46:40     52s] {RT rc-typ 0 4 4 0}
[03/23 17:46:41     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:53.0 mem=2705.6M
[03/23 17:46:41     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:53.0 mem=2705.6M
[03/23 17:46:41     52s] Creating Lib Analyzer, finished. 
[03/23 17:46:41     52s] 
[03/23 17:46:41     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:46:41     52s] 
[03/23 17:46:41     52s] #optDebug: {0, 1.000}
[03/23 17:46:41     52s] ### Creating RouteCongInterface, finished
[03/23 17:46:41     53s] *info: 1 clock net excluded
[03/23 17:46:41     53s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2902.1M, EPOCH TIME: 1679608001.944083
[03/23 17:46:41     53s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2902.1M, EPOCH TIME: 1679608001.944262
[03/23 17:46:41     53s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:46:42     53s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:46:42     53s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:42     53s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:42     53s] ** GigaOpt Global Opt WNS Slack -1.097  TNS Slack -245.525 
[03/23 17:46:42     53s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:42     53s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:46:42     53s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:42     53s] |  -1.097|-245.525|   70.66%|   0:00:00.0| 2902.1M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:46:42     53s] |        |        |         |            |        |             |         | _r_REG190_S1/D                                     |
[03/23 17:46:42     53s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/23 17:46:42     53s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:42     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:42     54s] |  -0.176|  -2.488|   70.76%|   0:00:00.0| 3066.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:46:42     54s] |        |        |         |            |        |             |         | _r_REG328_S1/D                                     |
[03/23 17:46:42     54s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:46:42     54s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:42     54s] |  -0.104|  -1.052|   70.78%|   0:00:00.0| 3066.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:46:42     54s] |        |        |         |            |        |             |         | _r_REG162_S1/D                                     |
[03/23 17:46:42     54s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:46:42     54s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:42     54s] |  -0.104|  -1.052|   70.78%|   0:00:00.0| 3066.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:46:42     54s] |        |        |         |            |        |             |         | _r_REG162_S1/D                                     |
[03/23 17:46:42     54s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:46:42     54s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:42     54s] |   0.007|   0.000|   70.83%|   0:00:00.0| 3069.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:46:42     54s] |        |        |         |            |        |             |         | _r_REG162_S1/D                                     |
[03/23 17:46:42     54s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:42     54s] |   0.050|   0.000|   70.84%|   0:00:00.0| 3073.2M|           NA|       NA| NA                                                 |
[03/23 17:46:42     54s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=3073.2M) ***
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=3073.2M) ***
[03/23 17:46:42     54s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 17:46:42     54s] Total-nets :: 2661, Stn-nets :: 13, ratio :: 0.488538 %, Total-len 64025, Stn-len 1883.31
[03/23 17:46:42     54s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2913.3M, EPOCH TIME: 1679608002.411479
[03/23 17:46:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2594).
[03/23 17:46:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:42     54s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:2624.1M, EPOCH TIME: 1679608002.420961
[03/23 17:46:42     54s] TotalInstCnt at PhyDesignMc Destruction: 2594
[03/23 17:46:42     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.5
[03/23 17:46:42     54s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:01.6 (1.5), totSession cpu/real = 0:00:54.7/0:02:41.7 (0.3), mem = 2624.1M
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] =============================================================================================
[03/23 17:46:42     54s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/23 17:46:42     54s] =============================================================================================
[03/23 17:46:42     54s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:42     54s] ---------------------------------------------------------------------------------------------
[03/23 17:46:42     54s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:42     54s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:42     54s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:46:42     54s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:42     54s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ BottleneckAnalyzerInit ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    2.4
[03/23 17:46:42     54s] [ TransformInit          ]      1   0:00:00.4  (  24.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 17:46:42     54s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.9    3.1
[03/23 17:46:42     54s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ OptEval                ]      5   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.6    4.1
[03/23 17:46:42     54s] [ OptCommit              ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 17:46:42     54s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    3.2
[03/23 17:46:42     54s] [ IncrDelayCalc          ]     30   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    4.8
[03/23 17:46:42     54s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:42     54s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    3.8
[03/23 17:46:42     54s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    1.9
[03/23 17:46:42     54s] [ MISC                   ]          0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 17:46:42     54s] ---------------------------------------------------------------------------------------------
[03/23 17:46:42     54s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.4    1.5
[03/23 17:46:42     54s] ---------------------------------------------------------------------------------------------
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] End: GigaOpt Global Optimization
[03/23 17:46:42     54s] Deactivate optFanout-based MLT
[03/23 17:46:42     54s] *** Timing Is met
[03/23 17:46:42     54s] *** Check timing (0:00:00.0)
[03/23 17:46:42     54s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:46:42     54s] Deleting Lib Analyzer.
[03/23 17:46:42     54s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 17:46:42     54s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:42     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.7 mem=2624.1M
[03/23 17:46:42     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.7 mem=2624.1M
[03/23 17:46:42     54s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 17:46:42     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:42     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.7 mem=2900.7M
[03/23 17:46:42     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2900.7M, EPOCH TIME: 1679608002.455957
[03/23 17:46:42     54s] Processing tracks to init pin-track alignment.
[03/23 17:46:42     54s] z: 2, totalTracks: 1
[03/23 17:46:42     54s] z: 4, totalTracks: 1
[03/23 17:46:42     54s] z: 6, totalTracks: 1
[03/23 17:46:42     54s] z: 8, totalTracks: 1
[03/23 17:46:42     54s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:42     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2900.7M, EPOCH TIME: 1679608002.460237
[03/23 17:46:42     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:42     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:42     54s] OPERPROF:     Starting CMU at level 3, MEM:2980.7M, EPOCH TIME: 1679608002.474720
[03/23 17:46:42     54s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:3012.7M, EPOCH TIME: 1679608002.476677
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:42     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2916.7M, EPOCH TIME: 1679608002.477706
[03/23 17:46:42     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2916.7M, EPOCH TIME: 1679608002.477808
[03/23 17:46:42     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.006, MEM:2916.7M, EPOCH TIME: 1679608002.483783
[03/23 17:46:42     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2916.7MB).
[03/23 17:46:42     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.029, MEM:2916.7M, EPOCH TIME: 1679608002.484733
[03/23 17:46:42     54s] TotalInstCnt at PhyDesignMc Initialization: 2594
[03/23 17:46:42     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.7 mem=2916.7M
[03/23 17:46:42     54s] Begin: Area Reclaim Optimization
[03/23 17:46:42     54s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.7/0:02:41.8 (0.3), mem = 2916.7M
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] Creating Lib Analyzer ...
[03/23 17:46:42     54s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:42     54s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:42     54s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:42     54s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:42     54s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:42     54s] 
[03/23 17:46:42     54s] {RT rc-typ 0 4 4 0}
[03/23 17:46:43     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.5 mem=2918.7M
[03/23 17:46:43     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.5 mem=2918.7M
[03/23 17:46:43     55s] Creating Lib Analyzer, finished. 
[03/23 17:46:43     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.6
[03/23 17:46:43     55s] ### Creating RouteCongInterface, started
[03/23 17:46:43     55s] 
[03/23 17:46:43     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:46:43     55s] 
[03/23 17:46:43     55s] #optDebug: {0, 1.000}
[03/23 17:46:43     55s] ### Creating RouteCongInterface, finished
[03/23 17:46:43     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2918.7M, EPOCH TIME: 1679608003.454629
[03/23 17:46:43     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2918.7M, EPOCH TIME: 1679608003.454834
[03/23 17:46:43     55s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:43     55s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     55s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 70.84
[03/23 17:46:43     55s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:43     55s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 17:46:43     55s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:43     55s] |   70.84%|        -|   0.050|   0.000|   0:00:00.0| 2918.7M|
[03/23 17:46:43     55s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:46:43     55s] |   70.84%|        0|   0.050|   0.000|   0:00:00.0| 2918.7M|
[03/23 17:46:43     55s] |   70.82%|        2|   0.050|   0.000|   0:00:00.0| 3046.5M|
[03/23 17:46:43     56s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     56s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     56s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     56s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:43     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:44     57s] |   64.29%|      628|   0.050|   0.000|   0:00:01.0| 3103.2M|
[03/23 17:46:44     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:44     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:44     57s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:44     58s] |   64.03%|       42|   0.050|   0.000|   0:00:00.0| 3103.2M|
[03/23 17:46:44     58s] |   64.02%|        3|   0.050|   0.000|   0:00:00.0| 3103.2M|
[03/23 17:46:44     58s] |   64.02%|        0|   0.050|   0.000|   0:00:00.0| 3103.2M|
[03/23 17:46:44     58s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:46:44     58s] |   64.02%|        0|   0.050|   0.000|   0:00:00.0| 3103.2M|
[03/23 17:46:44     58s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:44     58s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 64.02
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 672 **
[03/23 17:46:44     58s] --------------------------------------------------------------
[03/23 17:46:44     58s] |                                   | Total     | Sequential |
[03/23 17:46:44     58s] --------------------------------------------------------------
[03/23 17:46:44     58s] | Num insts resized                 |     638  |     151    |
[03/23 17:46:44     58s] | Num insts undone                  |       0  |       0    |
[03/23 17:46:44     58s] | Num insts Downsized               |     638  |     151    |
[03/23 17:46:44     58s] | Num insts Samesized               |       0  |       0    |
[03/23 17:46:44     58s] | Num insts Upsized                 |       0  |       0    |
[03/23 17:46:44     58s] | Num multiple commits+uncommits    |      36  |       -    |
[03/23 17:46:44     58s] --------------------------------------------------------------
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/23 17:46:44     58s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:02.0) **
[03/23 17:46:44     58s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.6
[03/23 17:46:44     58s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:01.8 (1.9), totSession cpu/real = 0:00:58.1/0:02:43.5 (0.4), mem = 3103.2M
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] =============================================================================================
[03/23 17:46:44     58s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/23 17:46:44     58s] =============================================================================================
[03/23 17:46:44     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:44     58s] ---------------------------------------------------------------------------------------------
[03/23 17:46:44     58s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:44     58s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  38.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:44     58s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:44     58s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:44     58s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:44     58s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:44     58s] [ OptimizationStep       ]      1   0:00:00.1  (   2.9 % )     0:00:00.8 /  0:00:02.4    2.9
[03/23 17:46:44     58s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.5 % )     0:00:00.8 /  0:00:02.3    3.1
[03/23 17:46:44     58s] [ OptGetWeight           ]     81   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:44     58s] [ OptEval                ]     81   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.6    4.3
[03/23 17:46:44     58s] [ OptCommit              ]     81   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:44     58s] [ PostCommitDelayUpdate  ]     82   0:00:00.1  (   6.7 % )     0:00:00.3 /  0:00:01.0    3.1
[03/23 17:46:44     58s] [ IncrDelayCalc          ]    166   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.9    4.7
[03/23 17:46:44     58s] [ IncrTimingUpdate       ]     31   0:00:00.2  (  13.8 % )     0:00:00.2 /  0:00:00.7    2.7
[03/23 17:46:44     58s] [ MISC                   ]          0:00:00.3  (  14.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:46:44     58s] ---------------------------------------------------------------------------------------------
[03/23 17:46:44     58s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:03.4    1.9
[03/23 17:46:44     58s] ---------------------------------------------------------------------------------------------
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] Executing incremental physical updates
[03/23 17:46:44     58s] Executing incremental physical updates
[03/23 17:46:44     58s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2943.4M, EPOCH TIME: 1679608004.295983
[03/23 17:46:44     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2592).
[03/23 17:46:44     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:2671.1M, EPOCH TIME: 1679608004.304933
[03/23 17:46:44     58s] TotalInstCnt at PhyDesignMc Destruction: 2592
[03/23 17:46:44     58s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2671.14M, totSessionCpu=0:00:58).
[03/23 17:46:44     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2671.1M, EPOCH TIME: 1679608004.341732
[03/23 17:46:44     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:44     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:2671.9M, EPOCH TIME: 1679608004.364512
[03/23 17:46:44     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] **INFO: Flow update: Design is easy to close.
[03/23 17:46:44     58s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.2/0:02:43.6 (0.4), mem = 2671.9M
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] *** Start incrementalPlace ***
[03/23 17:46:44     58s] User Input Parameters:
[03/23 17:46:44     58s] - Congestion Driven    : On
[03/23 17:46:44     58s] - Timing Driven        : On
[03/23 17:46:44     58s] - Area-Violation Based : On
[03/23 17:46:44     58s] - Start Rollback Level : -5
[03/23 17:46:44     58s] - Legalized            : On
[03/23 17:46:44     58s] - Window Based         : Off
[03/23 17:46:44     58s] - eDen incr mode       : Off
[03/23 17:46:44     58s] - Small incr mode      : Off
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] no activity file in design. spp won't run.
[03/23 17:46:44     58s] Effort level <high> specified for reg2reg path_group
[03/23 17:46:44     58s] No Views given, use default active views for adaptive view pruning
[03/23 17:46:44     58s] SKP will enable view:
[03/23 17:46:44     58s]   setupAnalysis
[03/23 17:46:44     58s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.469804
[03/23 17:46:44     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:44     58s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:44     58s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2675.9M, EPOCH TIME: 1679608004.474873
[03/23 17:46:44     58s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.474991
[03/23 17:46:44     58s] Starting Early Global Route congestion estimation: mem = 2675.9M
[03/23 17:46:44     58s] (I)      ================== Layers ==================
[03/23 17:46:44     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:44     58s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:44     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:44     58s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:44     58s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:44     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:44     58s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:44     58s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:44     58s] (I)      Started Import and model ( Curr Mem: 2675.90 MB )
[03/23 17:46:44     58s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:44     58s] (I)      == Non-default Options ==
[03/23 17:46:44     58s] (I)      Maximum routing layer                              : 4
[03/23 17:46:44     58s] (I)      Number of threads                                  : 6
[03/23 17:46:44     58s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 17:46:44     58s] (I)      Method to set GCell size                           : row
[03/23 17:46:44     58s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:44     58s] (I)      Use row-based GCell size
[03/23 17:46:44     58s] (I)      Use row-based GCell align
[03/23 17:46:44     58s] (I)      layer 0 area = 89000
[03/23 17:46:44     58s] (I)      layer 1 area = 120000
[03/23 17:46:44     58s] (I)      layer 2 area = 120000
[03/23 17:46:44     58s] (I)      layer 3 area = 120000
[03/23 17:46:44     58s] (I)      GCell unit size   : 3600
[03/23 17:46:44     58s] (I)      GCell multiplier  : 1
[03/23 17:46:44     58s] (I)      GCell row height  : 3600
[03/23 17:46:44     58s] (I)      Actual row height : 3600
[03/23 17:46:44     58s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:44     58s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:44     58s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:44     58s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:44     58s] (I)      ============== Default via ===============
[03/23 17:46:44     58s] (I)      +---+------------------+-----------------+
[03/23 17:46:44     58s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:44     58s] (I)      +---+------------------+-----------------+
[03/23 17:46:44     58s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:44     58s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:44     58s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:44     58s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:44     58s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:44     58s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:44     58s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:44     58s] (I)      +---+------------------+-----------------+
[03/23 17:46:44     58s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:44     58s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:44     58s] [NR-eGR] Read 0 other shapes
[03/23 17:46:44     58s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:44     58s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:44     58s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:44     58s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:44     58s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:44     58s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:44     58s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:44     58s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:44     58s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:44     58s] [NR-eGR] Read 2659 nets ( ignored 0 )
[03/23 17:46:44     58s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:44     58s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:44     58s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:44     58s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:44     58s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:44     58s] (I)      Number of ignored nets                =      0
[03/23 17:46:44     58s] (I)      Number of connected nets              =      0
[03/23 17:46:44     58s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:44     58s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:44     58s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:44     58s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:44     58s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:44     58s] (I)      Ndr track 0 does not exist
[03/23 17:46:44     58s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:44     58s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:44     58s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:46:44     58s] (I)      Site width          :   400  (dbu)
[03/23 17:46:44     58s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:44     58s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:44     58s] (I)      GCell width         :  3600  (dbu)
[03/23 17:46:44     58s] (I)      GCell height        :  3600  (dbu)
[03/23 17:46:44     58s] (I)      Grid                :    55    83     4
[03/23 17:46:44     58s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:44     58s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:46:44     58s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:46:44     58s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:44     58s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:44     58s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:44     58s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:44     58s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:44     58s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:46:44     58s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:44     58s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:44     58s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:44     58s] (I)      --------------------------------------------------------
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:44     58s] [NR-eGR] Rule id: 0  Nets: 2659
[03/23 17:46:44     58s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:44     58s] (I)                    Layer    2    3    4 
[03/23 17:46:44     58s] (I)                    Pitch  400  400  400 
[03/23 17:46:44     58s] (I)             #Used tracks    1    1    1 
[03/23 17:46:44     58s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:44     58s] [NR-eGR] ========================================
[03/23 17:46:44     58s] [NR-eGR] 
[03/23 17:46:44     58s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:44     58s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:44     58s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:44     58s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:44     58s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:44     58s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:46:44     58s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:46:44     58s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:46:44     58s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:44     58s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2675.90 MB )
[03/23 17:46:44     58s] (I)      Reset routing kernel
[03/23 17:46:44     58s] (I)      Started Global Routing ( Curr Mem: 2675.90 MB )
[03/23 17:46:44     58s] (I)      totalPins=9458  totalGlobalPin=9064 (95.83%)
[03/23 17:46:44     58s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:46:44     58s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1a Route ============
[03/23 17:46:44     58s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 58
[03/23 17:46:44     58s] (I)      Usage: 16653 = (7974 H, 8679 V) = (29.48% H, 13.24% V) = (2.871e+04um H, 3.124e+04um V)
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1b Route ============
[03/23 17:46:44     58s] (I)      Usage: 16663 = (7972 H, 8691 V) = (29.47% H, 13.26% V) = (2.870e+04um H, 3.129e+04um V)
[03/23 17:46:44     58s] (I)      Overflow of layer group 1: 13.03% H + 0.03% V. EstWL: 5.998680e+04um
[03/23 17:46:44     58s] (I)      Congestion metric : 13.03%H 0.03%V, 13.06%HV
[03/23 17:46:44     58s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1c Route ============
[03/23 17:46:44     58s] (I)      Level2 Grid: 11 x 17
[03/23 17:46:44     58s] (I)      Usage: 16666 = (7973 H, 8693 V) = (29.48% H, 13.26% V) = (2.870e+04um H, 3.129e+04um V)
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1d Route ============
[03/23 17:46:44     58s] (I)      Usage: 16666 = (7973 H, 8693 V) = (29.48% H, 13.26% V) = (2.870e+04um H, 3.129e+04um V)
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1e Route ============
[03/23 17:46:44     58s] (I)      Usage: 16698 = (7975 H, 8723 V) = (29.48% H, 13.30% V) = (2.871e+04um H, 3.140e+04um V)
[03/23 17:46:44     58s] [NR-eGR] Early Global Route overflow of layer group 1: 13.16% H + 0.03% V. EstWL: 6.011280e+04um
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] (I)      ============  Phase 1l Route ============
[03/23 17:46:44     58s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:46:44     58s] (I)      Layer  2:      36807     10677         0         387       40203    ( 0.95%) 
[03/23 17:46:44     58s] (I)      Layer  3:      28011      8089       387         432       39906    ( 1.07%) 
[03/23 17:46:44     58s] (I)      Layer  4:      29965      1580         1         468       40122    ( 1.15%) 
[03/23 17:46:44     58s] (I)      Total:         94783     20346       388        1287      120231    ( 1.06%) 
[03/23 17:46:44     58s] (I)      
[03/23 17:46:44     58s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:46:44     58s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:46:44     58s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:46:44     58s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[03/23 17:46:44     58s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:44     58s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:44     58s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:44     58s] [NR-eGR]      M3 ( 3)       221( 4.98%)        30( 0.68%)         2( 0.05%)   ( 5.70%) 
[03/23 17:46:44     58s] [NR-eGR]      M4 ( 4)         1( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/23 17:46:44     58s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:44     58s] [NR-eGR]        Total       222( 1.66%)        30( 0.22%)         2( 0.01%)   ( 1.90%) 
[03/23 17:46:44     58s] [NR-eGR] 
[03/23 17:46:44     58s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 2675.90 MB )
[03/23 17:46:44     58s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:46:44     58s] [NR-eGR] Overflow after Early Global Route 5.62% H + 0.00% V
[03/23 17:46:44     58s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2675.9M
[03/23 17:46:44     58s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.123, REAL:0.089, MEM:2675.9M, EPOCH TIME: 1679608004.564200
[03/23 17:46:44     58s] OPERPROF: Starting HotSpotCal at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.564289
[03/23 17:46:44     58s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:44     58s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:46:44     58s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:44     58s] [hotspot] | normalized |          1.00 |          3.00 |
[03/23 17:46:44     58s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:44     58s] Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
[03/23 17:46:44     58s] [hotspot] max/total 1.00/3.00, big hotspot (>10) total 0.00
[03/23 17:46:44     58s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:46:44     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:44     58s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:46:44     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:44     58s] [hotspot] |  1  |   161.80   133.00   176.20   147.40 |        1.00   |
[03/23 17:46:44     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:44     58s] [hotspot] |  2  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:46:44     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:44     58s] [hotspot] |  3  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:46:44     58s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:44     58s] Top 3 hotspots total area: 3.00
[03/23 17:46:44     58s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:2675.9M, EPOCH TIME: 1679608004.570571
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s] === incrementalPlace Internal Loop 1 ===
[03/23 17:46:44     58s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/23 17:46:44     58s] OPERPROF: Starting IPInitSPData at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.571325
[03/23 17:46:44     58s] Processing tracks to init pin-track alignment.
[03/23 17:46:44     58s] z: 2, totalTracks: 1
[03/23 17:46:44     58s] z: 4, totalTracks: 1
[03/23 17:46:44     58s] z: 6, totalTracks: 1
[03/23 17:46:44     58s] z: 8, totalTracks: 1
[03/23 17:46:44     58s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:44     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2675.9M, EPOCH TIME: 1679608004.576051
[03/23 17:46:44     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:44     58s] 
[03/23 17:46:44     58s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:44     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:2675.9M, EPOCH TIME: 1679608004.593224
[03/23 17:46:44     58s] OPERPROF:   Starting post-place ADS at level 2, MEM:2675.9M, EPOCH TIME: 1679608004.593322
[03/23 17:46:44     58s] ADSU 0.640 -> 0.641. site 36735.000 -> 36669.000. GS 28.800
[03/23 17:46:44     58s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.004, REAL:0.004, MEM:2675.9M, EPOCH TIME: 1679608004.597573
[03/23 17:46:44     58s] OPERPROF:   Starting spMPad at level 2, MEM:2675.9M, EPOCH TIME: 1679608004.601270
[03/23 17:46:44     58s] OPERPROF:     Starting spContextMPad at level 3, MEM:2675.9M, EPOCH TIME: 1679608004.601678
[03/23 17:46:44     58s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2675.9M, EPOCH TIME: 1679608004.601744
[03/23 17:46:44     58s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2675.9M, EPOCH TIME: 1679608004.602912
[03/23 17:46:44     58s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2675.9M, EPOCH TIME: 1679608004.604174
[03/23 17:46:44     58s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2675.9M, EPOCH TIME: 1679608004.604353
[03/23 17:46:44     58s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2675.9M, EPOCH TIME: 1679608004.604688
[03/23 17:46:44     58s] no activity file in design. spp won't run.
[03/23 17:46:44     58s] [spp] 0
[03/23 17:46:44     58s] [adp] 0:1:1:3
[03/23 17:46:44     58s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2675.9M, EPOCH TIME: 1679608004.605429
[03/23 17:46:44     58s] SP #FI/SF FL/PI 0/0 2592/0
[03/23 17:46:44     58s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.036, REAL:0.035, MEM:2675.9M, EPOCH TIME: 1679608004.606004
[03/23 17:46:44     58s] PP off. flexM 0
[03/23 17:46:44     58s] OPERPROF: Starting CDPad at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.612088
[03/23 17:46:44     58s] 3DP is on.
[03/23 17:46:44     58s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/23 17:46:44     58s] design sh 0.006.
[03/23 17:46:44     58s] design sh 0.006.
[03/23 17:46:44     58s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/23 17:46:44     58s] design sh 0.019.
[03/23 17:46:44     58s] CDPadU 0.856 -> 0.843. R=0.641, N=2592, GS=3.600
[03/23 17:46:44     58s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.019, MEM:2675.9M, EPOCH TIME: 1679608004.630750
[03/23 17:46:44     58s] OPERPROF: Starting InitSKP at level 1, MEM:2675.9M, EPOCH TIME: 1679608004.630914
[03/23 17:46:44     58s] no activity file in design. spp won't run.
[03/23 17:46:44     58s] no activity file in design. spp won't run.
[03/23 17:46:44     58s] Edge Data Id : 30636 / 4294967295
[03/23 17:46:44     58s] Data Id : 21524 / 4294967295
[03/23 17:46:44     59s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[03/23 17:46:44     59s] OPERPROF: Finished InitSKP at level 1, CPU:0.505, REAL:0.252, MEM:2899.9M, EPOCH TIME: 1679608004.883279
[03/23 17:46:44     59s] NP #FI/FS/SF FL/PI: 0/0/0 2592/0
[03/23 17:46:44     59s] no activity file in design. spp won't run.
[03/23 17:46:44     59s] 
[03/23 17:46:44     59s] AB Est...
[03/23 17:46:44     59s] OPERPROF: Starting npPlace at level 1, MEM:2899.9M, EPOCH TIME: 1679608004.887092
[03/23 17:46:44     59s] OPERPROF: Finished npPlace at level 1, CPU:0.026, REAL:0.013, MEM:2905.1M, EPOCH TIME: 1679608004.899677
[03/23 17:46:44     59s] Iteration  4: Skipped, with CDP Off
[03/23 17:46:44     59s] 
[03/23 17:46:44     59s] AB Est...
[03/23 17:46:44     59s] OPERPROF: Starting npPlace at level 1, MEM:2937.1M, EPOCH TIME: 1679608004.903568
[03/23 17:46:44     59s] OPERPROF: Finished npPlace at level 1, CPU:0.021, REAL:0.011, MEM:2905.1M, EPOCH TIME: 1679608004.915005
[03/23 17:46:44     59s] Iteration  5: Skipped, with CDP Off
[03/23 17:46:44     59s] OPERPROF: Starting npPlace at level 1, MEM:3001.1M, EPOCH TIME: 1679608004.933806
[03/23 17:46:45     59s] Iteration  6: Total net bbox = 4.432e+04 (2.26e+04 2.17e+04)
[03/23 17:46:45     59s]               Est.  stn bbox = 5.310e+04 (2.72e+04 2.59e+04)
[03/23 17:46:45     59s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3115.4M
[03/23 17:46:45     59s] OPERPROF: Finished npPlace at level 1, CPU:0.713, REAL:0.343, MEM:3051.4M, EPOCH TIME: 1679608005.276925
[03/23 17:46:45     59s] no activity file in design. spp won't run.
[03/23 17:46:45     59s] NP #FI/FS/SF FL/PI: 0/0/0 2592/0
[03/23 17:46:45     59s] no activity file in design. spp won't run.
[03/23 17:46:45     59s] OPERPROF: Starting npPlace at level 1, MEM:3019.4M, EPOCH TIME: 1679608005.296039
[03/23 17:46:45     60s] Iteration  7: Total net bbox = 4.668e+04 (2.31e+04 2.36e+04)
[03/23 17:46:45     60s]               Est.  stn bbox = 5.584e+04 (2.78e+04 2.80e+04)
[03/23 17:46:45     60s]               cpu = 0:00:01.1 real = 0:00:00.0 mem = 3115.4M
[03/23 17:46:45     60s] OPERPROF: Finished npPlace at level 1, CPU:1.066, REAL:0.504, MEM:3051.4M, EPOCH TIME: 1679608005.800021
[03/23 17:46:45     60s] Legalizing MH Cells... 0 / 0 (level 5)
[03/23 17:46:45     60s] No instances found in the vector
[03/23 17:46:45     60s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2955.4M, DRC: 0)
[03/23 17:46:45     60s] 0 (out of 0) MH cells were successfully legalized.
[03/23 17:46:45     60s] no activity file in design. spp won't run.
[03/23 17:46:45     60s] NP #FI/FS/SF FL/PI: 0/0/0 2592/0
[03/23 17:46:45     60s] no activity file in design. spp won't run.
[03/23 17:46:45     61s] OPERPROF: Starting npPlace at level 1, MEM:3019.4M, EPOCH TIME: 1679608005.821627
[03/23 17:46:46     62s] Iteration  8: Total net bbox = 4.902e+04 (2.45e+04 2.45e+04)
[03/23 17:46:46     62s]               Est.  stn bbox = 5.817e+04 (2.91e+04 2.91e+04)
[03/23 17:46:46     62s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 3112.4M
[03/23 17:46:46     62s] OPERPROF: Finished npPlace at level 1, CPU:1.130, REAL:0.457, MEM:3048.4M, EPOCH TIME: 1679608006.279008
[03/23 17:46:46     62s] Legalizing MH Cells... 0 / 0 (level 6)
[03/23 17:46:46     62s] No instances found in the vector
[03/23 17:46:46     62s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2952.4M, DRC: 0)
[03/23 17:46:46     62s] 0 (out of 0) MH cells were successfully legalized.
[03/23 17:46:46     62s] no activity file in design. spp won't run.
[03/23 17:46:46     62s] NP #FI/FS/SF FL/PI: 0/0/0 2592/0
[03/23 17:46:46     62s] no activity file in design. spp won't run.
[03/23 17:46:46     62s] OPERPROF: Starting npPlace at level 1, MEM:3016.4M, EPOCH TIME: 1679608006.297582
[03/23 17:46:46     63s] Iteration  9: Total net bbox = 5.176e+04 (2.52e+04 2.65e+04)
[03/23 17:46:46     63s]               Est.  stn bbox = 6.085e+04 (2.98e+04 3.11e+04)
[03/23 17:46:46     63s]               cpu = 0:00:01.4 real = 0:00:00.0 mem = 3112.4M
[03/23 17:46:46     63s] OPERPROF: Finished npPlace at level 1, CPU:1.449, REAL:0.537, MEM:3048.4M, EPOCH TIME: 1679608006.834962
[03/23 17:46:46     63s] Legalizing MH Cells... 0 / 0 (level 7)
[03/23 17:46:46     63s] No instances found in the vector
[03/23 17:46:46     63s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2952.4M, DRC: 0)
[03/23 17:46:46     63s] 0 (out of 0) MH cells were successfully legalized.
[03/23 17:46:46     63s] no activity file in design. spp won't run.
[03/23 17:46:46     63s] NP #FI/FS/SF FL/PI: 0/0/0 2592/0
[03/23 17:46:46     63s] no activity file in design. spp won't run.
[03/23 17:46:46     63s] OPERPROF: Starting npPlace at level 1, MEM:3016.4M, EPOCH TIME: 1679608006.858452
[03/23 17:46:46     63s] GP RA stats: MHOnly 0 nrInst 2592 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/23 17:46:47     64s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3208.4M, EPOCH TIME: 1679608007.155864
[03/23 17:46:47     64s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3208.4M, EPOCH TIME: 1679608007.155986
[03/23 17:46:47     64s] Iteration 10: Total net bbox = 5.078e+04 (2.47e+04 2.61e+04)
[03/23 17:46:47     64s]               Est.  stn bbox = 5.976e+04 (2.92e+04 3.06e+04)
[03/23 17:46:47     64s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 3144.4M
[03/23 17:46:47     64s] OPERPROF: Finished npPlace at level 1, CPU:0.834, REAL:0.300, MEM:3048.4M, EPOCH TIME: 1679608007.158300
[03/23 17:46:47     64s] Legalizing MH Cells... 0 / 0 (level 8)
[03/23 17:46:47     64s] No instances found in the vector
[03/23 17:46:47     64s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2952.4M, DRC: 0)
[03/23 17:46:47     64s] 0 (out of 0) MH cells were successfully legalized.
[03/23 17:46:47     64s] Move report: Timing Driven Placement moves 2592 insts, mean move: 10.36 um, max move: 179.03 um 
[03/23 17:46:47     64s] 	Max move on inst (buff_mult_arr0/PLACEDFE_OFC41_reset): (8.60, 17.80) --> (126.94, 78.49)
[03/23 17:46:47     64s] no activity file in design. spp won't run.
[03/23 17:46:47     64s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2952.4M, EPOCH TIME: 1679608007.164292
[03/23 17:46:47     64s] Saved padding area to DB
[03/23 17:46:47     64s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2952.4M, EPOCH TIME: 1679608007.164700
[03/23 17:46:47     64s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2952.4M, EPOCH TIME: 1679608007.165250
[03/23 17:46:47     64s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2952.4M, EPOCH TIME: 1679608007.165818
[03/23 17:46:47     64s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/23 17:46:47     64s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2952.4M, EPOCH TIME: 1679608007.166317
[03/23 17:46:47     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2952.4M, EPOCH TIME: 1679608007.166837
[03/23 17:46:47     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2952.4M, EPOCH TIME: 1679608007.167013
[03/23 17:46:47     64s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.003, REAL:0.003, MEM:2952.4M, EPOCH TIME: 1679608007.167753
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s] Finished Incremental Placement (cpu=0:00:06.0, real=0:00:03.0, mem=2952.4M)
[03/23 17:46:47     64s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 17:46:47     64s] Type 'man IMPSP-9025' for more detail.
[03/23 17:46:47     64s] CongRepair sets shifter mode to gplace
[03/23 17:46:47     64s] TDRefine: refinePlace mode is spiral
[03/23 17:46:47     64s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2952.4M, EPOCH TIME: 1679608007.169837
[03/23 17:46:47     64s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2952.4M, EPOCH TIME: 1679608007.169918
[03/23 17:46:47     64s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2952.4M, EPOCH TIME: 1679608007.170043
[03/23 17:46:47     64s] Processing tracks to init pin-track alignment.
[03/23 17:46:47     64s] z: 2, totalTracks: 1
[03/23 17:46:47     64s] z: 4, totalTracks: 1
[03/23 17:46:47     64s] z: 6, totalTracks: 1
[03/23 17:46:47     64s] z: 8, totalTracks: 1
[03/23 17:46:47     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:47     64s] All LLGs are deleted
[03/23 17:46:47     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2952.4M, EPOCH TIME: 1679608007.172834
[03/23 17:46:47     64s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2952.4M, EPOCH TIME: 1679608007.173041
[03/23 17:46:47     64s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2952.4M, EPOCH TIME: 1679608007.173559
[03/23 17:46:47     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3032.4M, EPOCH TIME: 1679608007.175524
[03/23 17:46:47     64s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:47     64s] Core basic site is IBM13SITE
[03/23 17:46:47     64s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3032.4M, EPOCH TIME: 1679608007.190795
[03/23 17:46:47     64s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:47     64s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:47     64s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.004, MEM:3048.4M, EPOCH TIME: 1679608007.194773
[03/23 17:46:47     64s] Fast DP-INIT is on for default
[03/23 17:46:47     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:47     64s] Atter site array init, number of instance map data is 0.
[03/23 17:46:47     64s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.022, REAL:0.021, MEM:3048.4M, EPOCH TIME: 1679608007.197011
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:47     64s] OPERPROF:         Starting CMU at level 5, MEM:3048.4M, EPOCH TIME: 1679608007.197621
[03/23 17:46:47     64s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:3048.4M, EPOCH TIME: 1679608007.202657
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:47     64s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.032, REAL:0.031, MEM:2952.4M, EPOCH TIME: 1679608007.204173
[03/23 17:46:47     64s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2952.4M, EPOCH TIME: 1679608007.204304
[03/23 17:46:47     64s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2952.4M, EPOCH TIME: 1679608007.206490
[03/23 17:46:47     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2952.4MB).
[03/23 17:46:47     64s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.039, REAL:0.037, MEM:2952.4M, EPOCH TIME: 1679608007.207350
[03/23 17:46:47     64s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.039, REAL:0.038, MEM:2952.4M, EPOCH TIME: 1679608007.207480
[03/23 17:46:47     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.2
[03/23 17:46:47     64s] OPERPROF:   Starting RefinePlace at level 2, MEM:2952.4M, EPOCH TIME: 1679608007.207632
[03/23 17:46:47     64s] *** Starting refinePlace (0:01:05 mem=2952.4M) ***
[03/23 17:46:47     64s] Total net bbox length = 5.355e+04 (2.696e+04 2.659e+04) (ext = 2.106e+03)
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:47     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:47     64s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:47     64s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:47     64s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2952.4M, EPOCH TIME: 1679608007.213744
[03/23 17:46:47     64s] Starting refinePlace ...
[03/23 17:46:47     64s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:47     64s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:47     64s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3016.4M, EPOCH TIME: 1679608007.223007
[03/23 17:46:47     64s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:46:47     64s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3016.4M, EPOCH TIME: 1679608007.223171
[03/23 17:46:47     64s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3016.4M, EPOCH TIME: 1679608007.223315
[03/23 17:46:47     64s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3016.4M, EPOCH TIME: 1679608007.223400
[03/23 17:46:47     64s] DDP markSite nrRow 79 nrJob 79
[03/23 17:46:47     64s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3016.4M, EPOCH TIME: 1679608007.223606
[03/23 17:46:47     64s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3016.4M, EPOCH TIME: 1679608007.223704
[03/23 17:46:47     64s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 17:46:47     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2952.4MB) @(0:01:05 - 0:01:05).
[03/23 17:46:47     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:47     64s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 17:46:47     64s] tweakage running in 6 threads.
[03/23 17:46:47     64s] Placement tweakage begins.
[03/23 17:46:47     64s] wire length = 6.541e+04
[03/23 17:46:47     64s] wire length = 6.143e+04
[03/23 17:46:47     64s] Placement tweakage ends.
[03/23 17:46:47     64s] Move report: tweak moves 4 insts, mean move: 3.12 um, max move: 3.72 um 
[03/23 17:46:47     64s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U3): (150.44, 183.41) --> (146.72, 183.41)
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:46:47     64s] Move report: legalization moves 2592 insts, mean move: 2.77 um, max move: 14.17 um spiral
[03/23 17:46:47     64s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U42): (127.97, 223.00) --> (117.40, 219.40)
[03/23 17:46:47     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:46:47     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:47     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2973.8MB) @(0:01:05 - 0:01:05).
[03/23 17:46:47     64s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:46:47     64s] Move report: Detail placement moves 2592 insts, mean move: 2.77 um, max move: 14.17 um 
[03/23 17:46:47     64s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U42): (127.97, 223.00) --> (117.40, 219.40)
[03/23 17:46:47     64s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2973.8MB
[03/23 17:46:47     64s] Statistics of distance of Instance movement in refine placement:
[03/23 17:46:47     64s]   maximum (X+Y) =        14.17 um
[03/23 17:46:47     64s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U42) with max move: (127.974, 222.999) -> (117.4, 219.4)
[03/23 17:46:47     64s]   mean    (X+Y) =         2.77 um
[03/23 17:46:47     64s] Summary Report:
[03/23 17:46:47     64s] Instances move: 2592 (out of 2592 movable)
[03/23 17:46:47     64s] Instances flipped: 0
[03/23 17:46:47     64s] Mean displacement: 2.77 um
[03/23 17:46:47     64s] Max displacement: 14.17 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U42) (127.974, 222.999) -> (117.4, 219.4)
[03/23 17:46:47     64s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
[03/23 17:46:47     64s] Total instances moved : 2592
[03/23 17:46:47     64s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.295, REAL:0.208, MEM:2973.8M, EPOCH TIME: 1679608007.421745
[03/23 17:46:47     64s] Total net bbox length = 5.260e+04 (2.427e+04 2.833e+04) (ext = 2.214e+03)
[03/23 17:46:47     64s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2973.8MB
[03/23 17:46:47     64s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2973.8MB) @(0:01:05 - 0:01:05).
[03/23 17:46:47     64s] *** Finished refinePlace (0:01:05 mem=2973.8M) ***
[03/23 17:46:47     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.2
[03/23 17:46:47     64s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.303, REAL:0.215, MEM:2973.8M, EPOCH TIME: 1679608007.423115
[03/23 17:46:47     64s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2973.8M, EPOCH TIME: 1679608007.423222
[03/23 17:46:47     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2592).
[03/23 17:46:47     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     64s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.008, MEM:2950.8M, EPOCH TIME: 1679608007.431556
[03/23 17:46:47     64s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.353, REAL:0.262, MEM:2950.8M, EPOCH TIME: 1679608007.431852
[03/23 17:46:47     64s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2950.8M, EPOCH TIME: 1679608007.432506
[03/23 17:46:47     64s] Starting Early Global Route congestion estimation: mem = 2950.8M
[03/23 17:46:47     64s] (I)      ================== Layers ==================
[03/23 17:46:47     64s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:47     64s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:47     64s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:47     64s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:47     64s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:47     64s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:47     64s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:47     64s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:47     64s] (I)      Started Import and model ( Curr Mem: 2950.79 MB )
[03/23 17:46:47     64s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:47     64s] (I)      == Non-default Options ==
[03/23 17:46:47     64s] (I)      Maximum routing layer                              : 4
[03/23 17:46:47     64s] (I)      Number of threads                                  : 6
[03/23 17:46:47     64s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 17:46:47     64s] (I)      Method to set GCell size                           : row
[03/23 17:46:47     64s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:47     64s] (I)      Use row-based GCell size
[03/23 17:46:47     64s] (I)      Use row-based GCell align
[03/23 17:46:47     64s] (I)      layer 0 area = 89000
[03/23 17:46:47     64s] (I)      layer 1 area = 120000
[03/23 17:46:47     64s] (I)      layer 2 area = 120000
[03/23 17:46:47     64s] (I)      layer 3 area = 120000
[03/23 17:46:47     64s] (I)      GCell unit size   : 3600
[03/23 17:46:47     64s] (I)      GCell multiplier  : 1
[03/23 17:46:47     64s] (I)      GCell row height  : 3600
[03/23 17:46:47     64s] (I)      Actual row height : 3600
[03/23 17:46:47     64s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:47     64s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:47     64s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:47     64s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:47     64s] (I)      ============== Default via ===============
[03/23 17:46:47     64s] (I)      +---+------------------+-----------------+
[03/23 17:46:47     64s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:47     64s] (I)      +---+------------------+-----------------+
[03/23 17:46:47     64s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:47     64s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:47     64s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:47     64s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:47     64s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:47     64s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:47     64s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:47     64s] (I)      +---+------------------+-----------------+
[03/23 17:46:47     64s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:47     64s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:47     64s] [NR-eGR] Read 0 other shapes
[03/23 17:46:47     64s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:47     64s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:47     64s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:47     64s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:47     64s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:47     64s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:47     64s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:47     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:47     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:47     64s] [NR-eGR] Read 2659 nets ( ignored 0 )
[03/23 17:46:47     64s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:47     64s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:47     64s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:47     64s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:47     64s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:47     64s] (I)      Number of ignored nets                =      0
[03/23 17:46:47     64s] (I)      Number of connected nets              =      0
[03/23 17:46:47     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:47     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:47     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:47     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:47     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:47     64s] (I)      Ndr track 0 does not exist
[03/23 17:46:47     64s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:47     64s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:47     64s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:46:47     64s] (I)      Site width          :   400  (dbu)
[03/23 17:46:47     64s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:47     64s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:47     64s] (I)      GCell width         :  3600  (dbu)
[03/23 17:46:47     64s] (I)      GCell height        :  3600  (dbu)
[03/23 17:46:47     64s] (I)      Grid                :    55    83     4
[03/23 17:46:47     64s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:47     64s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:46:47     64s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:46:47     64s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:47     64s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:47     64s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:47     64s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:47     64s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:47     64s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:46:47     64s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:47     64s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:47     64s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:47     64s] (I)      --------------------------------------------------------
[03/23 17:46:47     64s] 
[03/23 17:46:47     64s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:47     64s] [NR-eGR] Rule id: 0  Nets: 2659
[03/23 17:46:47     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:47     64s] (I)                    Layer    2    3    4 
[03/23 17:46:47     64s] (I)                    Pitch  400  400  400 
[03/23 17:46:47     64s] (I)             #Used tracks    1    1    1 
[03/23 17:46:47     64s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:47     64s] [NR-eGR] ========================================
[03/23 17:46:47     64s] [NR-eGR] 
[03/23 17:46:47     64s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:47     64s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:47     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:47     64s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:47     64s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:47     64s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:46:47     64s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:46:47     64s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:46:47     64s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:47     64s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2950.79 MB )
[03/23 17:46:47     64s] (I)      Reset routing kernel
[03/23 17:46:47     64s] (I)      Started Global Routing ( Curr Mem: 2950.79 MB )
[03/23 17:46:47     64s] (I)      totalPins=9458  totalGlobalPin=9049 (95.68%)
[03/23 17:46:47     64s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:46:47     64s] [NR-eGR] Layer group 1: route 2659 net(s) in layer range [2, 4]
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1a Route ============
[03/23 17:46:47     64s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 50
[03/23 17:46:47     64s] (I)      Usage: 17178 = (8033 H, 9145 V) = (29.70% H, 13.95% V) = (2.892e+04um H, 3.292e+04um V)
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1b Route ============
[03/23 17:46:47     64s] (I)      Usage: 17201 = (8033 H, 9168 V) = (29.70% H, 13.98% V) = (2.892e+04um H, 3.300e+04um V)
[03/23 17:46:47     64s] (I)      Overflow of layer group 1: 13.51% H + 0.17% V. EstWL: 6.192360e+04um
[03/23 17:46:47     64s] (I)      Congestion metric : 13.51%H 0.17%V, 13.68%HV
[03/23 17:46:47     64s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1c Route ============
[03/23 17:46:47     64s] (I)      Level2 Grid: 11 x 17
[03/23 17:46:47     64s] (I)      Usage: 17201 = (8031 H, 9170 V) = (29.69% H, 13.99% V) = (2.891e+04um H, 3.301e+04um V)
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1d Route ============
[03/23 17:46:47     64s] (I)      Usage: 17201 = (8031 H, 9170 V) = (29.69% H, 13.99% V) = (2.891e+04um H, 3.301e+04um V)
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1e Route ============
[03/23 17:46:47     64s] (I)      Usage: 17254 = (8030 H, 9224 V) = (29.69% H, 14.07% V) = (2.891e+04um H, 3.321e+04um V)
[03/23 17:46:47     64s] [NR-eGR] Early Global Route overflow of layer group 1: 13.48% H + 0.14% V. EstWL: 6.211440e+04um
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] (I)      ============  Phase 1l Route ============
[03/23 17:46:47     64s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:46:47     64s] (I)      Layer  2:      36807     11130        10         387       40203    ( 0.95%) 
[03/23 17:46:47     64s] (I)      Layer  3:      28011      8181       392         432       39906    ( 1.07%) 
[03/23 17:46:47     64s] (I)      Layer  4:      29965      1684         3         468       40122    ( 1.15%) 
[03/23 17:46:47     64s] (I)      Total:         94783     20995       405        1287      120231    ( 1.06%) 
[03/23 17:46:47     64s] (I)      
[03/23 17:46:47     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:46:47     64s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:46:47     64s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:46:47     64s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:46:47     64s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:47     64s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:47     64s] [NR-eGR]      M2 ( 2)         7( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 17:46:47     64s] [NR-eGR]      M3 ( 3)       209( 4.71%)        34( 0.77%)         1( 0.02%)   ( 5.50%) 
[03/23 17:46:47     64s] [NR-eGR]      M4 ( 4)         3( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 17:46:47     64s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:47     64s] [NR-eGR]        Total       219( 1.64%)        34( 0.25%)         1( 0.01%)   ( 1.90%) 
[03/23 17:46:47     64s] [NR-eGR] 
[03/23 17:46:47     64s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2950.79 MB )
[03/23 17:46:47     64s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:46:47     64s] [NR-eGR] Overflow after Early Global Route 5.42% H + 0.04% V
[03/23 17:46:47     64s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2950.8M
[03/23 17:46:47     64s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.091, MEM:2950.8M, EPOCH TIME: 1679608007.523859
[03/23 17:46:47     64s] OPERPROF: Starting HotSpotCal at level 1, MEM:2950.8M, EPOCH TIME: 1679608007.523966
[03/23 17:46:47     64s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:47     64s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:46:47     64s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:47     64s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 17:46:47     64s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:47     64s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 17:46:47     64s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 17:46:47     64s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] [hotspot] |  1  |   161.80   118.60   176.20   147.40 |        2.00   |
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] [hotspot] |  2  |   118.60   147.40   133.00   161.80 |        1.00   |
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] [hotspot] |  3  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] [hotspot] |  4  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:46:47     64s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:47     64s] Top 4 hotspots total area: 5.00
[03/23 17:46:47     64s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:2950.8M, EPOCH TIME: 1679608007.528767
[03/23 17:46:47     64s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2950.8M, EPOCH TIME: 1679608007.529204
[03/23 17:46:47     64s] Starting Early Global Route wiring: mem = 2950.8M
[03/23 17:46:47     64s] (I)      ============= Track Assignment ============
[03/23 17:46:47     64s] (I)      Started Track Assignment (6T) ( Curr Mem: 2950.79 MB )
[03/23 17:46:47     64s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:46:47     64s] (I)      Run Multi-thread track assignment
[03/23 17:46:47     65s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2950.79 MB )
[03/23 17:46:47     65s] (I)      Started Export ( Curr Mem: 2950.79 MB )
[03/23 17:46:47     65s] [NR-eGR]             Length (um)   Vias 
[03/23 17:46:47     65s] [NR-eGR] -------------------------------
[03/23 17:46:47     65s] [NR-eGR]  M1  (1H)             0   9401 
[03/23 17:46:47     65s] [NR-eGR]  M2  (2V)         29109  14676 
[03/23 17:46:47     65s] [NR-eGR]  M3  (3H)         31038    629 
[03/23 17:46:47     65s] [NR-eGR]  M4  (4V)          6111      0 
[03/23 17:46:47     65s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:46:47     65s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:46:47     65s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:46:47     65s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:46:47     65s] [NR-eGR] -------------------------------
[03/23 17:46:47     65s] [NR-eGR]      Total        66259  24706 
[03/23 17:46:47     65s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:47     65s] [NR-eGR] Total half perimeter of net bounding box: 52604um
[03/23 17:46:47     65s] [NR-eGR] Total length: 66259um, number of vias: 24706
[03/23 17:46:47     65s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:47     65s] [NR-eGR] Total eGR-routed clock nets wire length: 4863um, number of vias: 2083
[03/23 17:46:47     65s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:46:47     65s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2950.79 MB )
[03/23 17:46:47     65s] Early Global Route wiring runtime: 0.04 seconds, mem = 2950.8M
[03/23 17:46:47     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.082, REAL:0.042, MEM:2950.8M, EPOCH TIME: 1679608007.570826
[03/23 17:46:47     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:47     65s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:47     65s] 0 delay mode for cte disabled.
[03/23 17:46:47     65s] SKP cleared!
[03/23 17:46:47     65s] 
[03/23 17:46:47     65s] *** Finished incrementalPlace (cpu=0:00:06.9, real=0:00:03.0)***
[03/23 17:46:47     65s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2694.8M, EPOCH TIME: 1679608007.588071
[03/23 17:46:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     65s] All LLGs are deleted
[03/23 17:46:47     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:47     65s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2694.8M, EPOCH TIME: 1679608007.588316
[03/23 17:46:47     65s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2694.8M, EPOCH TIME: 1679608007.588421
[03/23 17:46:47     65s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2694.8M, EPOCH TIME: 1679608007.589740
[03/23 17:46:47     65s] Start to check current routing status for nets...
[03/23 17:46:47     65s] All nets are already routed correctly.
[03/23 17:46:47     65s] End to check current routing status for nets (mem=2694.8M)
[03/23 17:46:47     65s] Extraction called for design 'PE_top' of instances=2592 and nets=2661 using extraction engine 'preRoute' .
[03/23 17:46:47     65s] PreRoute RC Extraction called for design PE_top.
[03/23 17:46:47     65s] RC Extraction called in multi-corner(1) mode.
[03/23 17:46:47     65s] RCMode: PreRoute
[03/23 17:46:47     65s]       RC Corner Indexes            0   
[03/23 17:46:47     65s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:46:47     65s] Resistance Scaling Factor    : 1.00000 
[03/23 17:46:47     65s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:46:47     65s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:46:47     65s] Shrink Factor                : 1.00000
[03/23 17:46:47     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:46:47     65s] Using Quantus QRC technology file ...
[03/23 17:46:47     65s] 
[03/23 17:46:47     65s] Trim Metal Layers:
[03/23 17:46:47     65s] LayerId::1 widthSet size::1
[03/23 17:46:47     65s] LayerId::2 widthSet size::1
[03/23 17:46:47     65s] LayerId::3 widthSet size::1
[03/23 17:46:47     65s] LayerId::4 widthSet size::1
[03/23 17:46:47     65s] LayerId::5 widthSet size::1
[03/23 17:46:47     65s] LayerId::6 widthSet size::1
[03/23 17:46:47     65s] LayerId::7 widthSet size::1
[03/23 17:46:47     65s] LayerId::8 widthSet size::1
[03/23 17:46:47     65s] Updating RC grid for preRoute extraction ...
[03/23 17:46:47     65s] eee: pegSigSF::1.070000
[03/23 17:46:47     65s] Initializing multi-corner resistance tables ...
[03/23 17:46:47     65s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:46:47     65s] eee: l::2 avDens::0.171961 usedTrk::835.729167 availTrk::4860.000000 sigTrk::835.729167
[03/23 17:46:47     65s] eee: l::3 avDens::0.187753 usedTrk::912.481391 availTrk::4860.000000 sigTrk::912.481391
[03/23 17:46:47     65s] eee: l::4 avDens::0.039402 usedTrk::191.494444 availTrk::4860.000000 sigTrk::191.494444
[03/23 17:46:47     65s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:47     65s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:47     65s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:47     65s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:47     65s] {RT rc-typ 0 4 4 0}
[03/23 17:46:47     65s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.092236 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:46:47     65s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2694.789M)
[03/23 17:46:47     65s] Compute RC Scale Done ...
[03/23 17:46:47     65s] **optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 1939.0M, totSessionCpu=0:01:05 **
[03/23 17:46:47     65s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:46:47     65s] #################################################################################
[03/23 17:46:47     65s] # Design Stage: PreRoute
[03/23 17:46:47     65s] # Design Name: PE_top
[03/23 17:46:47     65s] # Design Mode: 130nm
[03/23 17:46:47     65s] # Analysis Mode: MMMC Non-OCV 
[03/23 17:46:47     65s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:46:47     65s] # Signoff Settings: SI Off 
[03/23 17:46:47     65s] #################################################################################
[03/23 17:46:47     65s] Topological Sorting (REAL = 0:00:00.0, MEM = 2720.1M, InitMEM = 2718.1M)
[03/23 17:46:47     65s] Calculate delays in Single mode...
[03/23 17:46:47     65s] Start delay calculation (fullDC) (6 T). (MEM=2720.14)
[03/23 17:46:47     65s] End AAE Lib Interpolated Model. (MEM=2731.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:48     65s] Total number of fetched objects 2659
[03/23 17:46:48     66s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:48     66s] End delay calculation. (MEM=2967.27 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 17:46:48     66s] End delay calculation (fullDC). (MEM=2967.27 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 17:46:48     66s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2967.3M) ***
[03/23 17:46:48     66s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.0/0:00:03.8 (2.1), totSession cpu/real = 0:01:06.2/0:02:47.4 (0.4), mem = 2967.3M
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s] =============================================================================================
[03/23 17:46:48     66s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/23 17:46:48     66s] =============================================================================================
[03/23 17:46:48     66s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:48     66s] ---------------------------------------------------------------------------------------------
[03/23 17:46:48     66s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:48     66s] [ ExtractRC              ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:48     66s] [ TimingUpdate           ]      4   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.2    3.8
[03/23 17:46:48     66s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.7    2.9
[03/23 17:46:48     66s] [ MISC                   ]          0:00:03.4  (  91.2 % )     0:00:03.4 /  0:00:07.0    2.0
[03/23 17:46:48     66s] ---------------------------------------------------------------------------------------------
[03/23 17:46:48     66s]  IncrReplace #1 TOTAL               0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:08.0    2.1
[03/23 17:46:48     66s] ---------------------------------------------------------------------------------------------
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s] *** Timing NOT met, worst failing slack is -0.002
[03/23 17:46:48     66s] *** Check timing (0:00:00.0)
[03/23 17:46:48     66s] Activate preCTS OCP-based MLT
[03/23 17:46:48     66s] Deleting Lib Analyzer.
[03/23 17:46:48     66s] Begin: GigaOpt Optimization in WNS mode
[03/23 17:46:48     66s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/23 17:46:48     66s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:48     66s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.3/0:02:47.5 (0.4), mem = 2999.3M
[03/23 17:46:48     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.7
[03/23 17:46:48     66s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:48     66s] ### Creating PhyDesignMc. totSessionCpu=0:01:06 mem=2999.3M
[03/23 17:46:48     66s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:46:48     66s] OPERPROF: Starting DPlace-Init at level 1, MEM:2999.3M, EPOCH TIME: 1679608008.264812
[03/23 17:46:48     66s] Processing tracks to init pin-track alignment.
[03/23 17:46:48     66s] z: 2, totalTracks: 1
[03/23 17:46:48     66s] z: 4, totalTracks: 1
[03/23 17:46:48     66s] z: 6, totalTracks: 1
[03/23 17:46:48     66s] z: 8, totalTracks: 1
[03/23 17:46:48     66s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:48     66s] All LLGs are deleted
[03/23 17:46:48     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:48     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:48     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2999.3M, EPOCH TIME: 1679608008.267703
[03/23 17:46:48     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2999.3M, EPOCH TIME: 1679608008.267925
[03/23 17:46:48     66s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2999.3M, EPOCH TIME: 1679608008.268439
[03/23 17:46:48     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:48     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:48     66s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3063.3M, EPOCH TIME: 1679608008.272398
[03/23 17:46:48     66s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:48     66s] Core basic site is IBM13SITE
[03/23 17:46:48     66s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3063.3M, EPOCH TIME: 1679608008.286803
[03/23 17:46:48     66s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:46:48     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:46:48     66s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:3095.3M, EPOCH TIME: 1679608008.292007
[03/23 17:46:48     66s] Fast DP-INIT is on for default
[03/23 17:46:48     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:48     66s] Atter site array init, number of instance map data is 0.
[03/23 17:46:48     66s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.021, MEM:3095.3M, EPOCH TIME: 1679608008.293746
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:48     66s] OPERPROF:     Starting CMU at level 3, MEM:3095.3M, EPOCH TIME: 1679608008.294337
[03/23 17:46:48     66s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3095.3M, EPOCH TIME: 1679608008.294818
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:48     66s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.028, MEM:2999.3M, EPOCH TIME: 1679608008.296283
[03/23 17:46:48     66s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2999.3M, EPOCH TIME: 1679608008.296457
[03/23 17:46:48     66s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2999.3M, EPOCH TIME: 1679608008.299297
[03/23 17:46:48     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2999.3MB).
[03/23 17:46:48     66s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:2999.3M, EPOCH TIME: 1679608008.299859
[03/23 17:46:48     66s] TotalInstCnt at PhyDesignMc Initialization: 2592
[03/23 17:46:48     66s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:06 mem=2999.3M
[03/23 17:46:48     66s] ### Creating RouteCongInterface, started
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s] Creating Lib Analyzer ...
[03/23 17:46:48     66s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:46:48     66s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:46:48     66s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:46:48     66s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:46:48     66s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:46:48     66s] 
[03/23 17:46:48     66s] {RT rc-typ 0 4 4 0}
[03/23 17:46:48     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:07 mem=2999.3M
[03/23 17:46:48     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:07 mem=2999.3M
[03/23 17:46:48     67s] Creating Lib Analyzer, finished. 
[03/23 17:46:49     67s] 
[03/23 17:46:49     67s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 17:46:49     67s] 
[03/23 17:46:49     67s] #optDebug: {0, 1.000}
[03/23 17:46:49     67s] ### Creating RouteCongInterface, finished
[03/23 17:46:49     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=2999.3M
[03/23 17:46:49     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=2999.3M
[03/23 17:46:49     67s] *info: 1 clock net excluded
[03/23 17:46:49     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111707.1
[03/23 17:46:49     67s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/23 17:46:49     67s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:49     67s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:49     67s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.002 Density 64.02
[03/23 17:46:49     67s] Optimizer WNS Pass 0
[03/23 17:46:49     67s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.002|-0.002|
|reg2reg   | 0.024| 0.000|
|HEPG      | 0.024| 0.000|
|All Paths |-0.002|-0.002|
+----------+------+------+

[03/23 17:46:49     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3157.6M, EPOCH TIME: 1679608009.358315
[03/23 17:46:49     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3157.6M, EPOCH TIME: 1679608009.358484
[03/23 17:46:49     67s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:46:49     67s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:46:49     67s] Active Path Group: reg2reg  
[03/23 17:46:49     67s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:49     67s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:46:49     67s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:49     67s] |   0.024|   -0.002|   0.000|   -0.002|   64.02%|   0:00:00.0| 3157.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:46:49     67s] |   0.048|   -0.002|   0.000|   -0.002|   64.04%|   0:00:00.0| 3195.8M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:46:49     67s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:46:49     67s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:49     67s] |   0.053|   -0.002|   0.000|   -0.002|   64.15%|   0:00:00.0| 3205.8M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 17:46:49     68s] |   0.066|   -0.002|   0.000|   -0.002|   64.19%|   0:00:00.0| 3206.8M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 17:46:49     68s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:46:49     68s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:46:49     68s] |   0.080|   -0.002|   0.000|   -0.002|   64.28%|   0:00:00.0| 3233.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 17:46:49     68s] |   0.080|   -0.002|   0.000|   -0.002|   64.28%|   0:00:00.0| 3233.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 17:46:49     68s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:49     68s] 
[03/23 17:46:49     68s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3233.9M) ***
[03/23 17:46:49     68s] Active Path Group: default 
[03/23 17:46:49     68s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:49     68s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:46:49     68s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:49     68s] |  -0.002|   -0.002|  -0.002|   -0.002|   64.28%|   0:00:00.0| 3233.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
[03/23 17:46:49     68s] |   0.016|    0.016|   0.000|    0.000|   64.29%|   0:00:00.0| 3233.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG368_S1/D                                     |
[03/23 17:46:49     68s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:49     68s] |   0.033|    0.033|   0.000|    0.000|   64.31%|   0:00:00.0| 3240.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG165_S1/D                                     |
[03/23 17:46:49     68s] |   0.045|    0.045|   0.000|    0.000|   64.32%|   0:00:00.0| 3240.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:46:49     68s] |   0.054|    0.054|   0.000|    0.000|   64.34%|   0:00:00.0| 3242.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG330_S1/D                                     |
[03/23 17:46:49     68s] |   0.071|    0.071|   0.000|    0.000|   64.34%|   0:00:00.0| 3242.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:46:49     68s] |        |         |        |         |         |            |        |             |         | _r_REG701_S1/D                                     |
[03/23 17:46:50     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:50     69s] |   0.084|    0.080|   0.000|    0.000|   64.41%|   0:00:01.0| 3264.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:46:50     69s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:46:50     69s] |   0.084|    0.080|   0.000|    0.000|   64.41%|   0:00:00.0| 3264.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:46:50     69s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:46:50     69s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=3264.0M) ***
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=3264.0M) ***
[03/23 17:46:50     69s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.080|0.000|
|HEPG      |0.080|0.000|
|All Paths |0.080|0.000|
+----------+-----+-----+

[03/23 17:46:50     69s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 64.41
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111707.1
[03/23 17:46:50     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3264.0M, EPOCH TIME: 1679608010.034575
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3243.0M, EPOCH TIME: 1679608010.041100
[03/23 17:46:50     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3243.0M, EPOCH TIME: 1679608010.041953
[03/23 17:46:50     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3243.0M, EPOCH TIME: 1679608010.042119
[03/23 17:46:50     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3243.0M, EPOCH TIME: 1679608010.046816
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:50     69s] OPERPROF:       Starting CMU at level 4, MEM:3307.0M, EPOCH TIME: 1679608010.072917
[03/23 17:46:50     69s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:3339.0M, EPOCH TIME: 1679608010.074939
[03/23 17:46:50     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.031, REAL:0.030, MEM:3243.0M, EPOCH TIME: 1679608010.076969
[03/23 17:46:50     69s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3243.0M, EPOCH TIME: 1679608010.077155
[03/23 17:46:50     69s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.006, REAL:0.004, MEM:3243.0M, EPOCH TIME: 1679608010.081432
[03/23 17:46:50     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.042, REAL:0.040, MEM:3243.0M, EPOCH TIME: 1679608010.082357
[03/23 17:46:50     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.043, REAL:0.041, MEM:3243.0M, EPOCH TIME: 1679608010.082462
[03/23 17:46:50     69s] TDRefine: refinePlace mode is spiral
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.3
[03/23 17:46:50     69s] OPERPROF: Starting RefinePlace at level 1, MEM:3243.0M, EPOCH TIME: 1679608010.082642
[03/23 17:46:50     69s] *** Starting refinePlace (0:01:09 mem=3243.0M) ***
[03/23 17:46:50     69s] Total net bbox length = 5.265e+04 (2.431e+04 2.834e+04) (ext = 2.217e+03)
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:50     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:50     69s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:50     69s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] Starting Small incrNP...
[03/23 17:46:50     69s] User Input Parameters:
[03/23 17:46:50     69s] - Congestion Driven    : Off
[03/23 17:46:50     69s] - Timing Driven        : Off
[03/23 17:46:50     69s] - Area-Violation Based : Off
[03/23 17:46:50     69s] - Start Rollback Level : -5
[03/23 17:46:50     69s] - Legalized            : On
[03/23 17:46:50     69s] - Window Based         : Off
[03/23 17:46:50     69s] - eDen incr mode       : Off
[03/23 17:46:50     69s] - Small incr mode      : On
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3243.0M, EPOCH TIME: 1679608010.090713
[03/23 17:46:50     69s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3243.0M, EPOCH TIME: 1679608010.091105
[03/23 17:46:50     69s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.006, REAL:0.005, MEM:3243.0M, EPOCH TIME: 1679608010.096094
[03/23 17:46:50     69s] default core: bins with density > 0.750 =  8.33 % ( 4 / 48 )
[03/23 17:46:50     69s] Density distribution unevenness ratio = 7.912%
[03/23 17:46:50     69s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.007, REAL:0.006, MEM:3243.0M, EPOCH TIME: 1679608010.096307
[03/23 17:46:50     69s] cost 0.816667, thresh 1.000000
[03/23 17:46:50     69s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3243.0M)
[03/23 17:46:50     69s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:50     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3243.0M, EPOCH TIME: 1679608010.096803
[03/23 17:46:50     69s] Starting refinePlace ...
[03/23 17:46:50     69s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:50     69s] One DDP V2 for no tweak run.
[03/23 17:46:50     69s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:50     69s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3307.0M, EPOCH TIME: 1679608010.110512
[03/23 17:46:50     69s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:46:50     69s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3307.0M, EPOCH TIME: 1679608010.110694
[03/23 17:46:50     69s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3307.0M, EPOCH TIME: 1679608010.110834
[03/23 17:46:50     69s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3307.0M, EPOCH TIME: 1679608010.110928
[03/23 17:46:50     69s] DDP markSite nrRow 79 nrJob 79
[03/23 17:46:50     69s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3307.0M, EPOCH TIME: 1679608010.111111
[03/23 17:46:50     69s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3307.0M, EPOCH TIME: 1679608010.111205
[03/23 17:46:50     69s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 17:46:50     69s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3243.0MB) @(0:01:09 - 0:01:09).
[03/23 17:46:50     69s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:50     69s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:46:50     69s] Move report: legalization moves 37 insts, mean move: 2.55 um, max move: 10.40 um spiral
[03/23 17:46:50     69s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U27): (128.60, 280.60) --> (125.40, 287.80)
[03/23 17:46:50     69s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:46:50     69s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:50     69s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3272.3MB) @(0:01:09 - 0:01:09).
[03/23 17:46:50     69s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:46:50     69s] Move report: Detail placement moves 37 insts, mean move: 2.55 um, max move: 10.40 um 
[03/23 17:46:50     69s] 	Max move on inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U27): (128.60, 280.60) --> (125.40, 287.80)
[03/23 17:46:50     69s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3272.3MB
[03/23 17:46:50     69s] Statistics of distance of Instance movement in refine placement:
[03/23 17:46:50     69s]   maximum (X+Y) =        10.40 um
[03/23 17:46:50     69s]   inst (buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U27) with max move: (128.6, 280.6) -> (125.4, 287.8)
[03/23 17:46:50     69s]   mean    (X+Y) =         2.55 um
[03/23 17:46:50     69s] Summary Report:
[03/23 17:46:50     69s] Instances move: 37 (out of 2595 movable)
[03/23 17:46:50     69s] Instances flipped: 0
[03/23 17:46:50     69s] Mean displacement: 2.55 um
[03/23 17:46:50     69s] Max displacement: 10.40 um (Instance: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U27) (128.6, 280.6) -> (125.4, 287.8)
[03/23 17:46:50     69s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
[03/23 17:46:50     69s] Total instances moved : 37
[03/23 17:46:50     69s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.203, REAL:0.146, MEM:3272.3M, EPOCH TIME: 1679608010.242489
[03/23 17:46:50     69s] Total net bbox length = 5.270e+04 (2.433e+04 2.837e+04) (ext = 2.207e+03)
[03/23 17:46:50     69s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3272.3MB
[03/23 17:46:50     69s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3272.3MB) @(0:01:09 - 0:01:09).
[03/23 17:46:50     69s] *** Finished refinePlace (0:01:09 mem=3272.3M) ***
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.3
[03/23 17:46:50     69s] OPERPROF: Finished RefinePlace at level 1, CPU:0.220, REAL:0.161, MEM:3272.3M, EPOCH TIME: 1679608010.244003
[03/23 17:46:50     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3272.3M, EPOCH TIME: 1679608010.254739
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2595).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.009, MEM:3249.3M, EPOCH TIME: 1679608010.263941
[03/23 17:46:50     69s] *** maximum move = 10.40 um ***
[03/23 17:46:50     69s] *** Finished re-routing un-routed nets (3249.3M) ***
[03/23 17:46:50     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:3249.3M, EPOCH TIME: 1679608010.271595
[03/23 17:46:50     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3249.3M, EPOCH TIME: 1679608010.276250
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:50     69s] OPERPROF:     Starting CMU at level 3, MEM:3313.3M, EPOCH TIME: 1679608010.295602
[03/23 17:46:50     69s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3313.3M, EPOCH TIME: 1679608010.296229
[03/23 17:46:50     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.021, MEM:3249.3M, EPOCH TIME: 1679608010.297598
[03/23 17:46:50     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3249.3M, EPOCH TIME: 1679608010.297697
[03/23 17:46:50     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.003, MEM:3249.3M, EPOCH TIME: 1679608010.300832
[03/23 17:46:50     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.030, MEM:3249.3M, EPOCH TIME: 1679608010.301640
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=3249.3M) ***
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111707.1
[03/23 17:46:50     69s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:50     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:50     69s] ** GigaOpt Optimizer WNS Slack 0.080 TNS Slack 0.000 Density 64.41
[03/23 17:46:50     69s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.080|0.000|
|HEPG      |0.080|0.000|
|All Paths |0.080|0.000|
+----------+-----+-----+

[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:01.0 mem=3249.3M) ***
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111707.1
[03/23 17:46:50     69s] Total-nets :: 2662, Stn-nets :: 6, ratio :: 0.225394 %, Total-len 66251.3, Stn-len 450.52
[03/23 17:46:50     69s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3089.5M, EPOCH TIME: 1679608010.350973
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.019, MEM:2808.2M, EPOCH TIME: 1679608010.370459
[03/23 17:46:50     69s] TotalInstCnt at PhyDesignMc Destruction: 2595
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.7
[03/23 17:46:50     69s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:02.1 (1.5), totSession cpu/real = 0:01:09.5/0:02:49.6 (0.4), mem = 2808.2M
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] =============================================================================================
[03/23 17:46:50     69s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/23 17:46:50     69s] =============================================================================================
[03/23 17:46:50     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:50     69s] ---------------------------------------------------------------------------------------------
[03/23 17:46:50     69s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 17:46:50     69s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  32.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:50     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:46:50     69s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:50     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ TransformInit          ]      1   0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:46:50     69s] [ OptimizationStep       ]      2   0:00:00.1  (   3.6 % )     0:00:00.6 /  0:00:01.4    2.4
[03/23 17:46:50     69s] [ OptSingleIteration     ]     10   0:00:00.0  (   2.4 % )     0:00:00.5 /  0:00:01.3    2.6
[03/23 17:46:50     69s] [ OptGetWeight           ]     10   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 17:46:50     69s] [ OptEval                ]     10   0:00:00.3  (  12.0 % )     0:00:00.3 /  0:00:00.9    3.5
[03/23 17:46:50     69s] [ OptCommit              ]     10   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ PostCommitDelayUpdate  ]     10   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    2.2
[03/23 17:46:50     69s] [ IncrDelayCalc          ]     55   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.7
[03/23 17:46:50     69s] [ SetupOptGetWorkingSet  ]     30   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 17:46:50     69s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ SetupOptSlackGraph     ]     10   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:50     69s] [ RefinePlace            ]      1   0:00:00.3  (  13.4 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 17:46:50     69s] [ TimingUpdate           ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    3.5
[03/23 17:46:50     69s] [ IncrTimingUpdate       ]     16   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.2    1.9
[03/23 17:46:50     69s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.3    2.0
[03/23 17:46:50     69s] ---------------------------------------------------------------------------------------------
[03/23 17:46:50     69s]  WnsOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:03.2    1.5
[03/23 17:46:50     69s] ---------------------------------------------------------------------------------------------
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] End: GigaOpt Optimization in WNS mode
[03/23 17:46:50     69s] Deactivate preCTS OCP-based MLT
[03/23 17:46:50     69s] Activate preCTS path group based MLT
[03/23 17:46:50     69s] Deactivate preCTS path group based MLT
[03/23 17:46:50     69s] *** Timing Is met
[03/23 17:46:50     69s] *** Check timing (0:00:00.0)
[03/23 17:46:50     69s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 17:46:50     69s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:50     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=2808.2M
[03/23 17:46:50     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=2808.2M
[03/23 17:46:50     69s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 17:46:50     69s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:50     69s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=3084.8M
[03/23 17:46:50     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:3084.8M, EPOCH TIME: 1679608010.416442
[03/23 17:46:50     69s] Processing tracks to init pin-track alignment.
[03/23 17:46:50     69s] z: 2, totalTracks: 1
[03/23 17:46:50     69s] z: 4, totalTracks: 1
[03/23 17:46:50     69s] z: 6, totalTracks: 1
[03/23 17:46:50     69s] z: 8, totalTracks: 1
[03/23 17:46:50     69s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:50     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3084.8M, EPOCH TIME: 1679608010.420160
[03/23 17:46:50     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:50     69s] OPERPROF:     Starting CMU at level 3, MEM:3164.8M, EPOCH TIME: 1679608010.437155
[03/23 17:46:50     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3164.8M, EPOCH TIME: 1679608010.437581
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:50     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.019, MEM:3100.8M, EPOCH TIME: 1679608010.438786
[03/23 17:46:50     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3100.8M, EPOCH TIME: 1679608010.438903
[03/23 17:46:50     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3100.8M, EPOCH TIME: 1679608010.441849
[03/23 17:46:50     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3100.8MB).
[03/23 17:46:50     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.026, MEM:3100.8M, EPOCH TIME: 1679608010.442642
[03/23 17:46:50     69s] TotalInstCnt at PhyDesignMc Initialization: 2595
[03/23 17:46:50     69s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=3100.8M
[03/23 17:46:50     69s] Begin: Area Reclaim Optimization
[03/23 17:46:50     69s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:09.6/0:02:49.7 (0.4), mem = 3100.8M
[03/23 17:46:50     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.8
[03/23 17:46:50     69s] ### Creating RouteCongInterface, started
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:46:50     69s] 
[03/23 17:46:50     69s] #optDebug: {0, 1.000}
[03/23 17:46:50     69s] ### Creating RouteCongInterface, finished
[03/23 17:46:50     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=3100.8M
[03/23 17:46:50     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=3100.8M
[03/23 17:46:50     69s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3100.8M, EPOCH TIME: 1679608010.765027
[03/23 17:46:50     69s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3100.8M, EPOCH TIME: 1679608010.765179
[03/23 17:46:50     69s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:50     69s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:50     69s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 64.41
[03/23 17:46:50     69s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:50     69s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 17:46:50     69s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:50     69s] |   64.41%|        -|   0.050|   0.000|   0:00:00.0| 3100.8M|
[03/23 17:46:50     69s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:46:50     69s] |   64.41%|        0|   0.050|   0.000|   0:00:00.0| 3100.8M|
[03/23 17:46:50     70s] |   64.36%|        5|   0.041|   0.000|   0:00:00.0| 3245.9M|
[03/23 17:46:50     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:50     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:50     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:51     70s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:51     70s] |   63.94%|       58|   0.049|   0.000|   0:00:01.0| 3248.2M|
[03/23 17:46:51     70s] |   63.90%|        9|   0.049|   0.000|   0:00:00.0| 3248.2M|
[03/23 17:46:51     70s] |   63.90%|        0|   0.049|   0.000|   0:00:00.0| 3248.2M|
[03/23 17:46:51     70s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:46:51     70s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 17:46:51     70s] |   63.90%|        0|   0.049|   0.000|   0:00:00.0| 3248.2M|
[03/23 17:46:51     70s] +---------+---------+--------+--------+------------+--------+
[03/23 17:46:51     70s] Reclaim Optimization End WNS Slack 0.049  TNS Slack 0.000 Density 63.90
[03/23 17:46:51     70s] 
[03/23 17:46:51     70s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 0 Resize = 64 **
[03/23 17:46:51     70s] --------------------------------------------------------------
[03/23 17:46:51     70s] |                                   | Total     | Sequential |
[03/23 17:46:51     70s] --------------------------------------------------------------
[03/23 17:46:51     70s] | Num insts resized                 |      60  |      12    |
[03/23 17:46:51     70s] | Num insts undone                  |       3  |       3    |
[03/23 17:46:51     70s] | Num insts Downsized               |      60  |      12    |
[03/23 17:46:51     70s] | Num insts Samesized               |       0  |       0    |
[03/23 17:46:51     70s] | Num insts Upsized                 |       0  |       0    |
[03/23 17:46:51     70s] | Num multiple commits+uncommits    |       4  |       -    |
[03/23 17:46:51     70s] --------------------------------------------------------------
[03/23 17:46:51     70s] 
[03/23 17:46:51     70s] Number of times islegalLocAvaiable called = 158 skipped = 0, called in commitmove = 67, skipped in commitmove = 0
[03/23 17:46:51     70s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
[03/23 17:46:51     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3248.2M, EPOCH TIME: 1679608011.239578
[03/23 17:46:51     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:46:51     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3248.2M, EPOCH TIME: 1679608011.245318
[03/23 17:46:51     70s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3248.2M, EPOCH TIME: 1679608011.247001
[03/23 17:46:51     70s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3248.2M, EPOCH TIME: 1679608011.247181
[03/23 17:46:51     70s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3248.2M, EPOCH TIME: 1679608011.251650
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] OPERPROF:       Starting CMU at level 4, MEM:3312.2M, EPOCH TIME: 1679608011.271326
[03/23 17:46:51     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3312.2M, EPOCH TIME: 1679608011.271774
[03/23 17:46:51     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.021, MEM:3248.2M, EPOCH TIME: 1679608011.273116
[03/23 17:46:51     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3248.2M, EPOCH TIME: 1679608011.273250
[03/23 17:46:51     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:3248.2M, EPOCH TIME: 1679608011.276643
[03/23 17:46:51     71s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3248.2M, EPOCH TIME: 1679608011.277167
[03/23 17:46:51     71s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3248.2M, EPOCH TIME: 1679608011.277300
[03/23 17:46:51     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.030, MEM:3248.2M, EPOCH TIME: 1679608011.277414
[03/23 17:46:51     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.034, REAL:0.030, MEM:3248.2M, EPOCH TIME: 1679608011.277488
[03/23 17:46:51     71s] TDRefine: refinePlace mode is spiral
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.4
[03/23 17:46:51     71s] OPERPROF: Starting RefinePlace at level 1, MEM:3248.2M, EPOCH TIME: 1679608011.277679
[03/23 17:46:51     71s] *** Starting refinePlace (0:01:11 mem=3248.2M) ***
[03/23 17:46:51     71s] Total net bbox length = 5.266e+04 (2.431e+04 2.835e+04) (ext = 2.207e+03)
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3248.2M, EPOCH TIME: 1679608011.283149
[03/23 17:46:51     71s] Starting refinePlace ...
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] One DDP V2 for no tweak run.
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:46:51     71s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:46:51     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:46:51     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:51     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3248.2MB) @(0:01:11 - 0:01:11).
[03/23 17:46:51     71s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:46:51     71s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:51     71s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3248.2MB
[03/23 17:46:51     71s] Statistics of distance of Instance movement in refine placement:
[03/23 17:46:51     71s]   maximum (X+Y) =         0.00 um
[03/23 17:46:51     71s]   mean    (X+Y) =         0.00 um
[03/23 17:46:51     71s] Summary Report:
[03/23 17:46:51     71s] Instances move: 0 (out of 2590 movable)
[03/23 17:46:51     71s] Instances flipped: 0
[03/23 17:46:51     71s] Mean displacement: 0.00 um
[03/23 17:46:51     71s] Max displacement: 0.00 um 
[03/23 17:46:51     71s] Total instances moved : 0
[03/23 17:46:51     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.174, REAL:0.110, MEM:3248.2M, EPOCH TIME: 1679608011.393353
[03/23 17:46:51     71s] Total net bbox length = 5.266e+04 (2.431e+04 2.835e+04) (ext = 2.207e+03)
[03/23 17:46:51     71s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3248.2MB
[03/23 17:46:51     71s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3248.2MB) @(0:01:11 - 0:01:11).
[03/23 17:46:51     71s] *** Finished refinePlace (0:01:11 mem=3248.2M) ***
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.4
[03/23 17:46:51     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.181, REAL:0.117, MEM:3248.2M, EPOCH TIME: 1679608011.394904
[03/23 17:46:51     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3248.2M, EPOCH TIME: 1679608011.408832
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:3248.2M, EPOCH TIME: 1679608011.414575
[03/23 17:46:51     71s] *** maximum move = 0.00 um ***
[03/23 17:46:51     71s] *** Finished re-routing un-routed nets (3248.2M) ***
[03/23 17:46:51     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:3248.2M, EPOCH TIME: 1679608011.423019
[03/23 17:46:51     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3248.2M, EPOCH TIME: 1679608011.426974
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] OPERPROF:     Starting CMU at level 3, MEM:3312.2M, EPOCH TIME: 1679608011.441999
[03/23 17:46:51     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3312.2M, EPOCH TIME: 1679608011.442453
[03/23 17:46:51     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:3248.2M, EPOCH TIME: 1679608011.443994
[03/23 17:46:51     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3248.2M, EPOCH TIME: 1679608011.444146
[03/23 17:46:51     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3248.2M, EPOCH TIME: 1679608011.447254
[03/23 17:46:51     71s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3248.2M, EPOCH TIME: 1679608011.447876
[03/23 17:46:51     71s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3248.2M, EPOCH TIME: 1679608011.448022
[03/23 17:46:51     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.025, MEM:3248.2M, EPOCH TIME: 1679608011.448157
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3248.2M) ***
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.8
[03/23 17:46:51     71s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.0 (1.6), totSession cpu/real = 0:01:11.3/0:02:50.7 (0.4), mem = 3248.2M
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] =============================================================================================
[03/23 17:46:51     71s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/23 17:46:51     71s] =============================================================================================
[03/23 17:46:51     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:51     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 17:46:51     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ OptimizationStep       ]      1   0:00:00.0  (   4.6 % )     0:00:00.5 /  0:00:01.0    2.2
[03/23 17:46:51     71s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.5 % )     0:00:00.4 /  0:00:01.0    2.4
[03/23 17:46:51     71s] [ OptGetWeight           ]     67   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ OptEval                ]     67   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.3    3.5
[03/23 17:46:51     71s] [ OptCommit              ]     67   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:46:51     71s] [ PostCommitDelayUpdate  ]     68   0:00:00.0  (   3.7 % )     0:00:00.1 /  0:00:00.3    2.9
[03/23 17:46:51     71s] [ IncrDelayCalc          ]     93   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.2    4.2
[03/23 17:46:51     71s] [ RefinePlace            ]      1   0:00:00.2  (  21.9 % )     0:00:00.2 /  0:00:00.3    1.4
[03/23 17:46:51     71s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ IncrTimingUpdate       ]     23   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:00.3    1.9
[03/23 17:46:51     71s] [ MISC                   ]          0:00:00.3  (  29.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s]  AreaOpt #2 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.6    1.6
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3088.4M, EPOCH TIME: 1679608011.465432
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.010, MEM:2815.1M, EPOCH TIME: 1679608011.475226
[03/23 17:46:51     71s] TotalInstCnt at PhyDesignMc Destruction: 2590
[03/23 17:46:51     71s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2815.09M, totSessionCpu=0:01:11).
[03/23 17:46:51     71s] Begin: GigaOpt postEco DRV Optimization
[03/23 17:46:51     71s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/23 17:46:51     71s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.3/0:02:50.8 (0.4), mem = 2815.1M
[03/23 17:46:51     71s] Info: 1 clock net  excluded from IPO operation.
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.9
[03/23 17:46:51     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:46:51     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:11 mem=2815.1M
[03/23 17:46:51     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2815.1M, EPOCH TIME: 1679608011.522675
[03/23 17:46:51     71s] Processing tracks to init pin-track alignment.
[03/23 17:46:51     71s] z: 2, totalTracks: 1
[03/23 17:46:51     71s] z: 4, totalTracks: 1
[03/23 17:46:51     71s] z: 6, totalTracks: 1
[03/23 17:46:51     71s] z: 8, totalTracks: 1
[03/23 17:46:51     71s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:51     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2815.1M, EPOCH TIME: 1679608011.527607
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] OPERPROF:     Starting CMU at level 3, MEM:2879.8M, EPOCH TIME: 1679608011.544027
[03/23 17:46:51     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2879.8M, EPOCH TIME: 1679608011.544465
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:51     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:2815.8M, EPOCH TIME: 1679608011.545295
[03/23 17:46:51     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2815.8M, EPOCH TIME: 1679608011.545370
[03/23 17:46:51     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2815.8M, EPOCH TIME: 1679608011.547720
[03/23 17:46:51     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2815.8MB).
[03/23 17:46:51     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.026, MEM:2815.8M, EPOCH TIME: 1679608011.548228
[03/23 17:46:51     71s] TotalInstCnt at PhyDesignMc Initialization: 2590
[03/23 17:46:51     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=2815.8M
[03/23 17:46:51     71s] ### Creating RouteCongInterface, started
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] #optDebug: {0, 1.000}
[03/23 17:46:51     71s] ### Creating RouteCongInterface, finished
[03/23 17:46:51     71s] ### Creating LA Mngr. totSessionCpu=0:01:11 mem=2815.8M
[03/23 17:46:51     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:11 mem=2815.8M
[03/23 17:46:51     71s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:46:51     71s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:46:51     71s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 17:46:51     71s] [GPS-DRV] All active and enabled setup views
[03/23 17:46:51     71s] [GPS-DRV]     setupAnalysis
[03/23 17:46:51     71s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:46:51     71s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:46:51     71s] [GPS-DRV] maxFanoutLoad on
[03/23 17:46:51     71s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 17:46:51     71s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:46:51     71s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 17:46:51     71s] [GPS-DRV] timing-driven DRV settings
[03/23 17:46:51     71s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:46:51     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3107.7M, EPOCH TIME: 1679608011.820609
[03/23 17:46:51     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3107.7M, EPOCH TIME: 1679608011.820723
[03/23 17:46:51     71s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:51     71s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:51     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:51     71s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 17:46:51     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:51     71s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:46:51     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:51     71s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:51     71s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:51     71s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:51     71s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 63.90%|          |         |
[03/23 17:46:51     71s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:46:51     71s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:46:51     71s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:46:51     71s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 63.90%| 0:00:00.0|  3107.7M|
[03/23 17:46:51     71s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3107.7M) ***
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Total-nets :: 2657, Stn-nets :: 9, ratio :: 0.338728 %, Total-len 66205.7, Stn-len 873.32
[03/23 17:46:51     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2947.9M, EPOCH TIME: 1679608011.859162
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.008, MEM:2815.6M, EPOCH TIME: 1679608011.866914
[03/23 17:46:51     71s] TotalInstCnt at PhyDesignMc Destruction: 2590
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.9
[03/23 17:46:51     71s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.2), totSession cpu/real = 0:01:11.8/0:02:51.1 (0.4), mem = 2815.6M
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] =============================================================================================
[03/23 17:46:51     71s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/23 17:46:51     71s] =============================================================================================
[03/23 17:46:51     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:46:51     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:46:51     71s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 17:46:51     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 17:46:51     71s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    3.0
[03/23 17:46:51     71s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:51     71s] [ MISC                   ]          0:00:00.3  (  75.5 % )     0:00:00.3 /  0:00:00.3    1.2
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 17:46:51     71s] ---------------------------------------------------------------------------------------------
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] End: GigaOpt postEco DRV Optimization
[03/23 17:46:51     71s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:46:51     71s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2815.6M, EPOCH TIME: 1679608011.903415
[03/23 17:46:51     71s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2815.6M, EPOCH TIME: 1679608011.903518
[03/23 17:46:51     71s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2815.6M, EPOCH TIME: 1679608011.903649
[03/23 17:46:51     71s] Processing tracks to init pin-track alignment.
[03/23 17:46:51     71s] z: 2, totalTracks: 1
[03/23 17:46:51     71s] z: 4, totalTracks: 1
[03/23 17:46:51     71s] z: 6, totalTracks: 1
[03/23 17:46:51     71s] z: 8, totalTracks: 1
[03/23 17:46:51     71s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:51     71s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2815.6M, EPOCH TIME: 1679608011.907093
[03/23 17:46:51     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] OPERPROF:         Starting CMU at level 5, MEM:2880.4M, EPOCH TIME: 1679608011.921652
[03/23 17:46:51     71s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2880.4M, EPOCH TIME: 1679608011.922022
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:46:51     71s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:2816.4M, EPOCH TIME: 1679608011.924990
[03/23 17:46:51     71s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2816.4M, EPOCH TIME: 1679608011.925084
[03/23 17:46:51     71s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:2816.4M, EPOCH TIME: 1679608011.927310
[03/23 17:46:51     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2816.4MB).
[03/23 17:46:51     71s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.025, REAL:0.024, MEM:2816.4M, EPOCH TIME: 1679608011.928007
[03/23 17:46:51     71s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.025, REAL:0.025, MEM:2816.4M, EPOCH TIME: 1679608011.928103
[03/23 17:46:51     71s] TDRefine: refinePlace mode is spiral
[03/23 17:46:51     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.5
[03/23 17:46:51     71s] OPERPROF:   Starting RefinePlace at level 2, MEM:2816.4M, EPOCH TIME: 1679608011.928274
[03/23 17:46:51     71s] *** Starting refinePlace (0:01:12 mem=2816.4M) ***
[03/23 17:46:51     71s] Total net bbox length = 5.266e+04 (2.431e+04 2.835e+04) (ext = 2.207e+03)
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Starting Small incrNP...
[03/23 17:46:51     71s] User Input Parameters:
[03/23 17:46:51     71s] - Congestion Driven    : Off
[03/23 17:46:51     71s] - Timing Driven        : Off
[03/23 17:46:51     71s] - Area-Violation Based : Off
[03/23 17:46:51     71s] - Start Rollback Level : -5
[03/23 17:46:51     71s] - Legalized            : On
[03/23 17:46:51     71s] - Window Based         : Off
[03/23 17:46:51     71s] - eDen incr mode       : Off
[03/23 17:46:51     71s] - Small incr mode      : On
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2816.4M, EPOCH TIME: 1679608011.937522
[03/23 17:46:51     71s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2816.4M, EPOCH TIME: 1679608011.938147
[03/23 17:46:51     71s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.004, REAL:0.004, MEM:2816.4M, EPOCH TIME: 1679608011.941649
[03/23 17:46:51     71s] default core: bins with density > 0.750 =  8.33 % ( 4 / 48 )
[03/23 17:46:51     71s] Density distribution unevenness ratio = 7.902%
[03/23 17:46:51     71s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.005, REAL:0.004, MEM:2816.4M, EPOCH TIME: 1679608011.941869
[03/23 17:46:51     71s] cost 0.814444, thresh 1.000000
[03/23 17:46:51     71s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2816.4M)
[03/23 17:46:51     71s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:51     71s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2816.4M, EPOCH TIME: 1679608011.942366
[03/23 17:46:51     71s] Starting refinePlace ...
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] One DDP V2 for no tweak run.
[03/23 17:46:51     71s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:51     71s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2880.4M, EPOCH TIME: 1679608011.955374
[03/23 17:46:51     71s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:46:51     71s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2880.4M, EPOCH TIME: 1679608011.955550
[03/23 17:46:51     71s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2880.4M, EPOCH TIME: 1679608011.955698
[03/23 17:46:51     71s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2880.4M, EPOCH TIME: 1679608011.955789
[03/23 17:46:51     71s] DDP markSite nrRow 79 nrJob 79
[03/23 17:46:51     71s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2880.4M, EPOCH TIME: 1679608011.955984
[03/23 17:46:51     71s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2880.4M, EPOCH TIME: 1679608011.956087
[03/23 17:46:51     71s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 17:46:51     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2816.4MB) @(0:01:12 - 0:01:12).
[03/23 17:46:51     71s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:51     71s] wireLenOptFixPriorityInst 0 inst fixed
[03/23 17:46:51     71s] 
[03/23 17:46:51     71s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:46:52     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:46:52     72s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:52     72s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:46:52     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2816.4MB) @(0:01:12 - 0:01:12).
[03/23 17:46:52     72s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:46:52     72s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:46:52     72s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2816.4MB
[03/23 17:46:52     72s] Statistics of distance of Instance movement in refine placement:
[03/23 17:46:52     72s]   maximum (X+Y) =         0.00 um
[03/23 17:46:52     72s]   mean    (X+Y) =         0.00 um
[03/23 17:46:52     72s] Summary Report:
[03/23 17:46:52     72s] Instances move: 0 (out of 2590 movable)
[03/23 17:46:52     72s] Instances flipped: 0
[03/23 17:46:52     72s] Mean displacement: 0.00 um
[03/23 17:46:52     72s] Max displacement: 0.00 um 
[03/23 17:46:52     72s] Total instances moved : 0
[03/23 17:46:52     72s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.182, REAL:0.128, MEM:2816.4M, EPOCH TIME: 1679608012.070709
[03/23 17:46:52     72s] Total net bbox length = 5.266e+04 (2.431e+04 2.835e+04) (ext = 2.207e+03)
[03/23 17:46:52     72s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2816.4MB
[03/23 17:46:52     72s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2816.4MB) @(0:01:12 - 0:01:12).
[03/23 17:46:52     72s] *** Finished refinePlace (0:01:12 mem=2816.4M) ***
[03/23 17:46:52     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.5
[03/23 17:46:52     72s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.198, REAL:0.144, MEM:2816.4M, EPOCH TIME: 1679608012.072434
[03/23 17:46:52     72s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2816.4M, EPOCH TIME: 1679608012.072568
[03/23 17:46:52     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:46:52     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     72s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:2816.4M, EPOCH TIME: 1679608012.077300
[03/23 17:46:52     72s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.231, REAL:0.174, MEM:2816.4M, EPOCH TIME: 1679608012.077405
[03/23 17:46:52     72s] GigaOpt: WNS changes after postEco optimization: 0.049 -> 0.049 (bump = 0.0)
[03/23 17:46:52     72s] GigaOpt: Skipping nonLegal postEco optimization
[03/23 17:46:52     72s] Design TNS changes after trial route: 0.050 -> 0.050
[03/23 17:46:52     72s] GigaOpt: Skipping post-eco TNS optimization
[03/23 17:46:52     72s] VT info 8.01024641873 5
[03/23 17:46:52     72s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 17:46:52     72s] Register exp ratio and priority group on 0 nets on 2657 nets : 
[03/23 17:46:52     72s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:46:52     72s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:46:52     72s] 
[03/23 17:46:52     72s] Active setup views:
[03/23 17:46:52     72s]  setupAnalysis
[03/23 17:46:52     72s]   Dominating endpoints: 0
[03/23 17:46:52     72s]   Dominating TNS: -0.000
[03/23 17:46:52     72s] 
[03/23 17:46:52     72s] Extraction called for design 'PE_top' of instances=2590 and nets=2659 using extraction engine 'preRoute' .
[03/23 17:46:52     72s] PreRoute RC Extraction called for design PE_top.
[03/23 17:46:52     72s] RC Extraction called in multi-corner(1) mode.
[03/23 17:46:52     72s] RCMode: PreRoute
[03/23 17:46:52     72s]       RC Corner Indexes            0   
[03/23 17:46:52     72s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:46:52     72s] Resistance Scaling Factor    : 1.00000 
[03/23 17:46:52     72s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:46:52     72s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:46:52     72s] Shrink Factor                : 1.00000
[03/23 17:46:52     72s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:46:52     72s] Using Quantus QRC technology file ...
[03/23 17:46:52     72s] RC Grid backup saved.
[03/23 17:46:52     72s] 
[03/23 17:46:52     72s] Trim Metal Layers:
[03/23 17:46:52     72s] LayerId::1 widthSet size::1
[03/23 17:46:52     72s] LayerId::2 widthSet size::1
[03/23 17:46:52     72s] LayerId::3 widthSet size::1
[03/23 17:46:52     72s] LayerId::4 widthSet size::1
[03/23 17:46:52     72s] LayerId::5 widthSet size::1
[03/23 17:46:52     72s] LayerId::6 widthSet size::1
[03/23 17:46:52     72s] LayerId::7 widthSet size::1
[03/23 17:46:52     72s] LayerId::8 widthSet size::1
[03/23 17:46:52     72s] Skipped RC grid update for preRoute extraction.
[03/23 17:46:52     72s] eee: pegSigSF::1.070000
[03/23 17:46:52     72s] Initializing multi-corner resistance tables ...
[03/23 17:46:52     72s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:46:52     72s] eee: l::2 avDens::0.171961 usedTrk::835.729167 availTrk::4860.000000 sigTrk::835.729167
[03/23 17:46:52     72s] eee: l::3 avDens::0.187753 usedTrk::912.481391 availTrk::4860.000000 sigTrk::912.481391
[03/23 17:46:52     72s] eee: l::4 avDens::0.039402 usedTrk::191.494444 availTrk::4860.000000 sigTrk::191.494444
[03/23 17:46:52     72s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:52     72s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:52     72s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:52     72s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:46:52     72s] {RT rc-typ 0 4 4 0}
[03/23 17:46:52     72s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:46:52     72s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2745.406M)
[03/23 17:46:52     72s] Skewing Data Summary (End_of_FINAL)
[03/23 17:46:52     72s] --------------------------------------------------
[03/23 17:46:52     72s]  Total skewed count:0
[03/23 17:46:52     72s] --------------------------------------------------
[03/23 17:46:52     72s] Starting delay calculation for Setup views
[03/23 17:46:52     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:46:52     72s] #################################################################################
[03/23 17:46:52     72s] # Design Stage: PreRoute
[03/23 17:46:52     72s] # Design Name: PE_top
[03/23 17:46:52     72s] # Design Mode: 130nm
[03/23 17:46:52     72s] # Analysis Mode: MMMC Non-OCV 
[03/23 17:46:52     72s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:46:52     72s] # Signoff Settings: SI Off 
[03/23 17:46:52     72s] #################################################################################
[03/23 17:46:52     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2791.4M, InitMEM = 2791.4M)
[03/23 17:46:52     72s] Calculate delays in Single mode...
[03/23 17:46:52     72s] Start delay calculation (fullDC) (6 T). (MEM=2791.41)
[03/23 17:46:52     72s] End AAE Lib Interpolated Model. (MEM=2802.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:52     73s] Total number of fetched objects 2657
[03/23 17:46:52     73s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:46:52     73s] End delay calculation. (MEM=3038.03 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:46:52     73s] End delay calculation (fullDC). (MEM=3038.03 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:46:52     73s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3038.0M) ***
[03/23 17:46:52     73s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:01:13 mem=3038.0M)
[03/23 17:46:52     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:52     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:52     73s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3038.03 MB )
[03/23 17:46:52     73s] (I)      ================== Layers ==================
[03/23 17:46:52     73s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:52     73s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:46:52     73s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:52     73s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:46:52     73s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:46:52     73s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:52     73s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:46:52     73s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:46:52     73s] (I)      Started Import and model ( Curr Mem: 3038.03 MB )
[03/23 17:46:52     73s] (I)      Default pattern map key = PE_top_default.
[03/23 17:46:52     73s] (I)      == Non-default Options ==
[03/23 17:46:52     73s] (I)      Build term to term wires                           : false
[03/23 17:46:52     73s] (I)      Maximum routing layer                              : 4
[03/23 17:46:52     73s] (I)      Number of threads                                  : 6
[03/23 17:46:52     73s] (I)      Method to set GCell size                           : row
[03/23 17:46:52     73s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:46:52     73s] (I)      Use row-based GCell size
[03/23 17:46:52     73s] (I)      Use row-based GCell align
[03/23 17:46:52     73s] (I)      layer 0 area = 89000
[03/23 17:46:52     73s] (I)      layer 1 area = 120000
[03/23 17:46:52     73s] (I)      layer 2 area = 120000
[03/23 17:46:52     73s] (I)      layer 3 area = 120000
[03/23 17:46:52     73s] (I)      GCell unit size   : 3600
[03/23 17:46:52     73s] (I)      GCell multiplier  : 1
[03/23 17:46:52     73s] (I)      GCell row height  : 3600
[03/23 17:46:52     73s] (I)      Actual row height : 3600
[03/23 17:46:52     73s] (I)      GCell align ref   : 7000 7000
[03/23 17:46:52     73s] [NR-eGR] Track table information for default rule: 
[03/23 17:46:52     73s] [NR-eGR] M1 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] M2 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] M3 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] M4 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] M5 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] M6 has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] MQ has single uniform track structure
[03/23 17:46:52     73s] [NR-eGR] LM has single uniform track structure
[03/23 17:46:52     73s] (I)      ============== Default via ===============
[03/23 17:46:52     73s] (I)      +---+------------------+-----------------+
[03/23 17:46:52     73s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:46:52     73s] (I)      +---+------------------+-----------------+
[03/23 17:46:52     73s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:46:52     73s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:46:52     73s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:46:52     73s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:46:52     73s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:46:52     73s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:46:52     73s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:46:52     73s] (I)      +---+------------------+-----------------+
[03/23 17:46:52     73s] [NR-eGR] Read 2964 PG shapes
[03/23 17:46:52     73s] [NR-eGR] Read 0 clock shapes
[03/23 17:46:52     73s] [NR-eGR] Read 0 other shapes
[03/23 17:46:52     73s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:46:52     73s] [NR-eGR] #Instance Blockages : 0
[03/23 17:46:52     73s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:46:52     73s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:46:52     73s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:46:52     73s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:46:52     73s] [NR-eGR] #Other Blockages    : 0
[03/23 17:46:52     73s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:46:52     73s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:46:52     73s] [NR-eGR] Read 2657 nets ( ignored 0 )
[03/23 17:46:52     73s] (I)      early_global_route_priority property id does not exist.
[03/23 17:46:52     73s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:46:52     73s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:46:52     73s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:46:52     73s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:46:52     73s] (I)      Number of ignored nets                =      0
[03/23 17:46:52     73s] (I)      Number of connected nets              =      0
[03/23 17:46:52     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:46:52     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:46:52     73s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:46:52     73s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:46:52     73s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:46:52     73s] (I)      Ndr track 0 does not exist
[03/23 17:46:52     73s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:46:52     73s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:46:52     73s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:46:52     73s] (I)      Site width          :   400  (dbu)
[03/23 17:46:52     73s] (I)      Row height          :  3600  (dbu)
[03/23 17:46:52     73s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:46:52     73s] (I)      GCell width         :  3600  (dbu)
[03/23 17:46:52     73s] (I)      GCell height        :  3600  (dbu)
[03/23 17:46:52     73s] (I)      Grid                :    55    83     4
[03/23 17:46:52     73s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:46:52     73s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:46:52     73s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:46:52     73s] (I)      Default wire width  :   160   200   200   200
[03/23 17:46:52     73s] (I)      Default wire space  :   160   200   200   200
[03/23 17:46:52     73s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:46:52     73s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:46:52     73s] (I)      First track coord   :   400   400   400   400
[03/23 17:46:52     73s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:46:52     73s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:46:52     73s] (I)      Num of masks        :     1     1     1     1
[03/23 17:46:52     73s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:46:52     73s] (I)      --------------------------------------------------------
[03/23 17:46:52     73s] 
[03/23 17:46:52     73s] [NR-eGR] ============ Routing rule table ============
[03/23 17:46:52     73s] [NR-eGR] Rule id: 0  Nets: 2657
[03/23 17:46:52     73s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:46:52     73s] (I)                    Layer    2    3    4 
[03/23 17:46:52     73s] (I)                    Pitch  400  400  400 
[03/23 17:46:52     73s] (I)             #Used tracks    1    1    1 
[03/23 17:46:52     73s] (I)       #Fully used tracks    1    1    1 
[03/23 17:46:52     73s] [NR-eGR] ========================================
[03/23 17:46:52     73s] [NR-eGR] 
[03/23 17:46:52     73s] (I)      =============== Blocked Tracks ===============
[03/23 17:46:52     73s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:52     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:46:52     73s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:52     73s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:46:52     73s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:46:52     73s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:46:52     73s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:46:52     73s] (I)      +-------+---------+----------+---------------+
[03/23 17:46:52     73s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3038.03 MB )
[03/23 17:46:52     73s] (I)      Reset routing kernel
[03/23 17:46:52     73s] (I)      Started Global Routing ( Curr Mem: 3038.03 MB )
[03/23 17:46:52     73s] (I)      totalPins=9454  totalGlobalPin=9056 (95.79%)
[03/23 17:46:52     73s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:46:52     73s] [NR-eGR] Layer group 1: route 2657 net(s) in layer range [2, 4]
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1a Route ============
[03/23 17:46:52     73s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[03/23 17:46:52     73s] (I)      Usage: 17197 = (8038 H, 9159 V) = (29.72% H, 13.97% V) = (2.894e+04um H, 3.297e+04um V)
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1b Route ============
[03/23 17:46:52     73s] (I)      Usage: 17215 = (8038 H, 9177 V) = (29.72% H, 14.00% V) = (2.894e+04um H, 3.304e+04um V)
[03/23 17:46:52     73s] (I)      Overflow of layer group 1: 13.31% H + 0.14% V. EstWL: 6.197400e+04um
[03/23 17:46:52     73s] (I)      Congestion metric : 13.31%H 0.14%V, 13.45%HV
[03/23 17:46:52     73s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1c Route ============
[03/23 17:46:52     73s] (I)      Level2 Grid: 11 x 17
[03/23 17:46:52     73s] (I)      Usage: 17215 = (8036 H, 9179 V) = (29.71% H, 14.00% V) = (2.893e+04um H, 3.304e+04um V)
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1d Route ============
[03/23 17:46:52     73s] (I)      Usage: 17215 = (8036 H, 9179 V) = (29.71% H, 14.00% V) = (2.893e+04um H, 3.304e+04um V)
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1e Route ============
[03/23 17:46:52     73s] (I)      Usage: 17275 = (8036 H, 9239 V) = (29.71% H, 14.09% V) = (2.893e+04um H, 3.326e+04um V)
[03/23 17:46:52     73s] [NR-eGR] Early Global Route overflow of layer group 1: 13.29% H + 0.14% V. EstWL: 6.219000e+04um
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] (I)      ============  Phase 1l Route ============
[03/23 17:46:52     73s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:46:52     73s] (I)      Layer  2:      36807     11083         9         387       40203    ( 0.95%) 
[03/23 17:46:52     73s] (I)      Layer  3:      28011      8188       397         432       39906    ( 1.07%) 
[03/23 17:46:52     73s] (I)      Layer  4:      29965      1737         3         468       40122    ( 1.15%) 
[03/23 17:46:52     73s] (I)      Total:         94783     21008       409        1287      120231    ( 1.06%) 
[03/23 17:46:52     73s] (I)      
[03/23 17:46:52     73s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:46:52     73s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:46:52     73s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:46:52     73s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:46:52     73s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:52     73s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:46:52     73s] [NR-eGR]      M2 ( 2)         6( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[03/23 17:46:52     73s] [NR-eGR]      M3 ( 3)       207( 4.67%)        34( 0.77%)         3( 0.07%)   ( 5.50%) 
[03/23 17:46:52     73s] [NR-eGR]      M4 ( 4)         3( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 17:46:52     73s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:46:52     73s] [NR-eGR]        Total       216( 1.62%)        34( 0.25%)         3( 0.02%)   ( 1.89%) 
[03/23 17:46:52     73s] [NR-eGR] 
[03/23 17:46:52     73s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 3070.03 MB )
[03/23 17:46:52     73s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:46:52     73s] [NR-eGR] Overflow after Early Global Route 5.42% H + 0.04% V
[03/23 17:46:52     73s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.10 sec, Curr Mem: 3070.03 MB )
[03/23 17:46:52     73s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:46:52     73s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:46:52     73s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:46:52     73s] (I)       Early Global Route kernel                   100.00%  19.29 sec  19.39 sec  0.10 sec  0.12 sec 
[03/23 17:46:52     73s] (I)       +-Import and model                           37.65%  19.30 sec  19.34 sec  0.04 sec  0.04 sec 
[03/23 17:46:52     73s] (I)       | +-Create place DB                           8.81%  19.30 sec  19.31 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | +-Import place data                       8.61%  19.30 sec  19.31 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read instances and placement          2.12%  19.30 sec  19.30 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read nets                             6.11%  19.30 sec  19.31 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | +-Create route DB                          20.09%  19.31 sec  19.33 sec  0.02 sec  0.02 sec 
[03/23 17:46:52     73s] (I)       | | +-Import route data (6T)                 19.31%  19.31 sec  19.33 sec  0.02 sec  0.02 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.76%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read routing blockages              0.00%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read instance blockages             0.80%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read PG blockages                   0.71%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read clock blockages                0.13%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read other blockages                0.11%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read halo blockages                 0.03%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Read boundary cut boxes             0.00%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read blackboxes                       0.08%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read prerouted                        1.03%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read unlegalized nets                 0.27%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Read nets                             1.43%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Set up via pillars                    0.02%  19.32 sec  19.32 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Initialize 3D grid graph              0.08%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Model blockage capacity               2.19%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Initialize 3D capacity              1.78%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | +-Read aux data                             0.01%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | +-Others data preparation                   0.46%  19.33 sec  19.33 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | +-Create route kernel                       7.20%  19.33 sec  19.34 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       +-Global Routing                             50.41%  19.34 sec  19.39 sec  0.05 sec  0.07 sec 
[03/23 17:46:52     73s] (I)       | +-Initialization                            0.53%  19.34 sec  19.34 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | +-Net group 1                              45.54%  19.34 sec  19.38 sec  0.04 sec  0.07 sec 
[03/23 17:46:52     73s] (I)       | | +-Generate topology (6T)                  2.87%  19.34 sec  19.34 sec  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1a                                6.88%  19.34 sec  19.35 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | | +-Pattern routing (6T)                  5.19%  19.34 sec  19.35 sec  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.66%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Add via demand to 2D                  0.53%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1b                                3.19%  19.35 sec  19.35 sec  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | | +-Monotonic routing (6T)                2.81%  19.35 sec  19.35 sec  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1c                                2.46%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Two level Routing                     2.17%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Two Level Routing (Regular)         1.19%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Two Level Routing (Strong)          0.61%  19.35 sec  19.35 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1d                                9.51%  19.35 sec  19.36 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | | +-Detoured routing (6T)                 9.17%  19.35 sec  19.36 sec  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1e                                1.73%  19.36 sec  19.37 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | +-Route legalization                    1.34%  19.36 sec  19.37 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | | | +-Legalize Blockage Violations        1.16%  19.36 sec  19.37 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | | +-Phase 1l                               16.28%  19.37 sec  19.38 sec  0.02 sec  0.03 sec 
[03/23 17:46:52     73s] (I)       | | | +-Layer assignment (6T)                15.53%  19.37 sec  19.38 sec  0.01 sec  0.03 sec 
[03/23 17:46:52     73s] (I)       | +-Clean cong LA                             0.00%  19.38 sec  19.38 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       +-Export 3D cong map                          0.92%  19.39 sec  19.39 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)       | +-Export 2D cong map                        0.27%  19.39 sec  19.39 sec  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)      ======================= Summary by functions ========================
[03/23 17:46:52     73s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:46:52     73s] (I)      ---------------------------------------------------------------------
[03/23 17:46:52     73s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.12 sec 
[03/23 17:46:52     73s] (I)        1  Global Routing                       50.41%  0.05 sec  0.07 sec 
[03/23 17:46:52     73s] (I)        1  Import and model                     37.65%  0.04 sec  0.04 sec 
[03/23 17:46:52     73s] (I)        1  Export 3D cong map                    0.92%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        2  Net group 1                          45.54%  0.04 sec  0.07 sec 
[03/23 17:46:52     73s] (I)        2  Create route DB                      20.09%  0.02 sec  0.02 sec 
[03/23 17:46:52     73s] (I)        2  Create place DB                       8.81%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        2  Create route kernel                   7.20%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        2  Initialization                        0.53%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        2  Others data preparation               0.46%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        2  Export 2D cong map                    0.27%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        3  Import route data (6T)               19.31%  0.02 sec  0.02 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1l                             16.28%  0.02 sec  0.03 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1d                              9.51%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        3  Import place data                     8.61%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1a                              6.88%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1b                              3.19%  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        3  Generate topology (6T)                2.87%  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1c                              2.46%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        3  Phase 1e                              1.73%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Layer assignment (6T)                15.53%  0.01 sec  0.03 sec 
[03/23 17:46:52     73s] (I)        4  Detoured routing (6T)                 9.17%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        4  Read nets                             7.55%  0.01 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        4  Pattern routing (6T)                  5.19%  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        4  Read blockages ( Layer 2-4 )          3.76%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Monotonic routing (6T)                2.81%  0.00 sec  0.01 sec 
[03/23 17:46:52     73s] (I)        4  Model blockage capacity               2.19%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Two level Routing                     2.17%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Read instances and placement          2.12%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Route legalization                    1.34%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Read prerouted                        1.03%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Pattern Routing Avoiding Blockages    0.66%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Add via demand to 2D                  0.53%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Read blackboxes                       0.08%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Initialize 3D capacity                1.78%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Two Level Routing (Regular)           1.19%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Legalize Blockage Violations          1.16%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read instance blockages               0.80%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read PG blockages                     0.71%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Two Level Routing (Strong)            0.61%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read clock blockages                  0.13%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read other blockages                  0.11%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:46:52     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:46:52     73s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:46:52     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:3070.0M, EPOCH TIME: 1679608012.889760
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 17:46:52     73s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 17:46:52     73s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  1  |   161.80   118.60   176.20   147.40 |        2.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  2  |   118.60   147.40   133.00   161.80 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  3  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  4  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] Top 4 hotspots total area: 5.00
[03/23 17:46:52     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.008, MEM:3070.0M, EPOCH TIME: 1679608012.897798
[03/23 17:46:52     73s] [hotspot] Hotspot report including placement blocked areas
[03/23 17:46:52     73s] OPERPROF: Starting HotSpotCal at level 1, MEM:3070.0M, EPOCH TIME: 1679608012.898163
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] [hotspot] | normalized |          2.00 |          5.00 |
[03/23 17:46:52     73s] [hotspot] +------------+---------------+---------------+
[03/23 17:46:52     73s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 5.00 (area is in unit of 4 std-cell row bins)
[03/23 17:46:52     73s] [hotspot] max/total 2.00/5.00, big hotspot (>10) total 0.00
[03/23 17:46:52     73s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  1  |   161.80   118.60   176.20   147.40 |        2.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  2  |   118.60   147.40   133.00   161.80 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  3  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] [hotspot] |  4  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:46:52     73s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:46:52     73s] Top 4 hotspots total area: 5.00
[03/23 17:46:52     73s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.006, MEM:3070.0M, EPOCH TIME: 1679608012.904109
[03/23 17:46:52     73s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/23 17:46:52     73s] **optDesign ... cpu = 0:00:28, real = 0:00:17, mem = 2086.4M, totSessionCpu=0:01:13 **
[03/23 17:46:52     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2815.0M, EPOCH TIME: 1679608012.916479
[03/23 17:46:52     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     73s] 
[03/23 17:46:52     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:52     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:2815.0M, EPOCH TIME: 1679608012.931386
[03/23 17:46:52     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:52     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2815.5M, EPOCH TIME: 1679608015.312651
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:55     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:2817.0M, EPOCH TIME: 1679608015.336100
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] Density: 63.898%
Routing Overflow: 5.42% H and 0.04% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2817.0M, EPOCH TIME: 1679608015.344438
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:55     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:2817.0M, EPOCH TIME: 1679608015.368335
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] **optDesign ... cpu = 0:00:28, real = 0:00:20, mem = 2086.9M, totSessionCpu=0:01:14 **
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:46:55     73s] Deleting Lib Analyzer.
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] TimeStamp Deleting Cell Server End ...
[03/23 17:46:55     73s] *** Finished optDesign ***
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:30.5 real=0:00:21.6)
[03/23 17:46:55     73s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/23 17:46:55     73s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.4 real=0:00:01.6)
[03/23 17:46:55     73s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.2 real=0:00:02.9)
[03/23 17:46:55     73s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:07.0 real=0:00:03.3)
[03/23 17:46:55     73s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.2 real=0:00:02.1)
[03/23 17:46:55     73s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.8 real=0:00:00.6)
[03/23 17:46:55     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:46:55     73s] clean pInstBBox. size 0
[03/23 17:46:55     73s] All LLGs are deleted
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2817.0M, EPOCH TIME: 1679608015.433958
[03/23 17:46:55     73s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2817.0M, EPOCH TIME: 1679608015.434071
[03/23 17:46:55     73s] Disable CTE adjustment.
[03/23 17:46:55     73s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:46:55     73s] #optDebug: fT-D <X 1 0 0 0>
[03/23 17:46:55     73s] VSMManager cleared!
[03/23 17:46:55     73s] **place_opt_design ... cpu = 0:00:38, real = 0:00:26, mem = 2785.0M **
[03/23 17:46:55     73s] *** Finished GigaPlace ***
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] *** Summary of all messages that are not suppressed in this session:
[03/23 17:46:55     73s] Severity  ID               Count  Summary                                  
[03/23 17:46:55     73s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/23 17:46:55     73s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[03/23 17:46:55     73s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[03/23 17:46:55     73s] *** Message Summary: 23 warning(s), 0 error(s)
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] *** place_opt_design #1 [finish] : cpu/real = 0:00:38.0/0:00:26.3 (1.4), totSession cpu/real = 0:01:13.9/0:02:54.7 (0.4), mem = 2785.0M
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] =============================================================================================
[03/23 17:46:55     73s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/23 17:46:55     73s] =============================================================================================
[03/23 17:46:55     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:46:55     73s] ---------------------------------------------------------------------------------------------
[03/23 17:46:55     73s] [ InitOpt                ]      1   0:00:01.6  (   6.0 % )     0:00:02.3 /  0:00:02.9    1.3
[03/23 17:46:55     73s] [ WnsOpt                 ]      1   0:00:01.8  (   6.8 % )     0:00:02.1 /  0:00:03.2    1.5
[03/23 17:46:55     73s] [ GlobalOpt              ]      1   0:00:01.6  (   6.1 % )     0:00:01.6 /  0:00:02.4    1.5
[03/23 17:46:55     73s] [ DrvOpt                 ]      3   0:00:01.9  (   7.2 % )     0:00:01.9 /  0:00:02.5    1.3
[03/23 17:46:55     73s] [ SimplifyNetlist        ]      1   0:00:01.2  (   4.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/23 17:46:55     73s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.6
[03/23 17:46:55     73s] [ AreaOpt                ]      2   0:00:02.6  (   9.8 % )     0:00:02.8 /  0:00:05.0    1.8
[03/23 17:46:55     73s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:46:55     73s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:03.0 /  0:00:01.4    0.5
[03/23 17:46:55     73s] [ DrvReport              ]      2   0:00:02.2  (   8.4 % )     0:00:02.2 /  0:00:00.1    0.1
[03/23 17:46:55     73s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 17:46:55     73s] [ SlackTraversorInit     ]     10   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 17:46:55     73s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:55     73s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 17:46:55     73s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:46:55     73s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:46:55     73s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:46:55     73s] [ GlobalPlace            ]      1   0:00:06.2  (  23.7 % )     0:00:06.2 /  0:00:09.7    1.6
[03/23 17:46:55     73s] [ IncrReplace            ]      1   0:00:03.4  (  13.1 % )     0:00:03.8 /  0:00:08.0    2.1
[03/23 17:46:55     73s] [ RefinePlace            ]      3   0:00:00.7  (   2.6 % )     0:00:00.7 /  0:00:00.9    1.3
[03/23 17:46:55     73s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.4    1.3
[03/23 17:46:55     73s] [ ExtractRC              ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:46:55     73s] [ TimingUpdate           ]     38   0:00:00.5  (   2.0 % )     0:00:00.9 /  0:00:02.2    2.4
[03/23 17:46:55     73s] [ FullDelayCalc          ]      3   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:02.0    3.0
[03/23 17:46:55     73s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.8
[03/23 17:46:55     73s] [ GenerateReports        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:46:55     73s] [ MISC                   ]          0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:46:55     73s] ---------------------------------------------------------------------------------------------
[03/23 17:46:55     73s]  place_opt_design #1 TOTAL          0:00:26.3  ( 100.0 % )     0:00:26.3 /  0:00:38.0    1.4
[03/23 17:46:55     73s] ---------------------------------------------------------------------------------------------
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] <CMD> setDrawView place
[03/23 17:46:55     73s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/23 17:46:55     73s] OPERPROF: Starting checkPlace at level 1, MEM:2785.0M, EPOCH TIME: 1679608015.458734
[03/23 17:46:55     73s] Processing tracks to init pin-track alignment.
[03/23 17:46:55     73s] z: 2, totalTracks: 1
[03/23 17:46:55     73s] z: 4, totalTracks: 1
[03/23 17:46:55     73s] z: 6, totalTracks: 1
[03/23 17:46:55     73s] z: 8, totalTracks: 1
[03/23 17:46:55     73s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:46:55     73s] All LLGs are deleted
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2785.0M, EPOCH TIME: 1679608015.462650
[03/23 17:46:55     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2785.0M, EPOCH TIME: 1679608015.462910
[03/23 17:46:55     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2785.0M, EPOCH TIME: 1679608015.463110
[03/23 17:46:55     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2849.0M, EPOCH TIME: 1679608015.465957
[03/23 17:46:55     73s] Max number of tech site patterns supported in site array is 256.
[03/23 17:46:55     73s] Core basic site is IBM13SITE
[03/23 17:46:55     73s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2849.0M, EPOCH TIME: 1679608015.481808
[03/23 17:46:55     73s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:46:55     73s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:46:55     73s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:2881.0M, EPOCH TIME: 1679608015.487412
[03/23 17:46:55     73s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:46:55     73s] SiteArray: use 204,800 bytes
[03/23 17:46:55     73s] SiteArray: current memory after site array memory allocation 2881.0M
[03/23 17:46:55     73s] SiteArray: FP blocked sites are writable
[03/23 17:46:55     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:46:55     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2849.0M, EPOCH TIME: 1679608015.492166
[03/23 17:46:55     73s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:46:55     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.009, REAL:0.005, MEM:2881.0M, EPOCH TIME: 1679608015.497002
[03/23 17:46:55     73s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:46:55     73s] Atter site array init, number of instance map data is 0.
[03/23 17:46:55     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.037, REAL:0.032, MEM:2881.0M, EPOCH TIME: 1679608015.497833
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:46:55     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.036, MEM:2785.0M, EPOCH TIME: 1679608015.499125
[03/23 17:46:55     73s] Begin checking placement ... (start mem=2785.0M, init mem=2785.0M)
[03/23 17:46:55     73s] Begin checking exclusive groups violation ...
[03/23 17:46:55     73s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 17:46:55     73s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 17:46:55     73s] 
[03/23 17:46:55     73s] Running CheckPlace using 6 threads!...
[03/23 17:46:55     74s] 
[03/23 17:46:55     74s] ...checkPlace MT is done!
[03/23 17:46:55     74s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2785.0M, EPOCH TIME: 1679608015.516480
[03/23 17:46:55     74s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2785.0M, EPOCH TIME: 1679608015.517511
[03/23 17:46:55     74s] *info: Placed = 2590          
[03/23 17:46:55     74s] *info: Unplaced = 0           
[03/23 17:46:55     74s] Placement Density:63.90%(33801/52898)
[03/23 17:46:55     74s] Placement Density (including fixed std cells):63.90%(33801/52898)
[03/23 17:46:55     74s] All LLGs are deleted
[03/23 17:46:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:46:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2785.0M, EPOCH TIME: 1679608015.519916
[03/23 17:46:55     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2785.0M, EPOCH TIME: 1679608015.520108
[03/23 17:46:55     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:46:55     74s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2785.0M)
[03/23 17:46:55     74s] OPERPROF: Finished checkPlace at level 1, CPU:0.103, REAL:0.062, MEM:2785.0M, EPOCH TIME: 1679608015.520929
[03/23 17:46:55     74s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 17:46:55     74s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 17:46:55     74s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 17:46:55     74s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 17:46:55     74s] <CMD> saveDesign db/PE_top_placed_prects.enc
[03/23 17:46:55     74s] #% Begin save design ... (date=03/23 17:46:55, mem=2041.2M)
[03/23 17:46:55     74s] % Begin Save ccopt configuration ... (date=03/23 17:46:55, mem=2041.2M)
[03/23 17:46:55     74s] % End Save ccopt configuration ... (date=03/23 17:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2041.2M, current mem=2041.2M)
[03/23 17:46:55     74s] % Begin Save netlist data ... (date=03/23 17:46:55, mem=2041.2M)
[03/23 17:46:55     74s] Writing Binary DB to db/PE_top_placed_prects.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:46:55     74s] % End Save netlist data ... (date=03/23 17:46:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2042.6M, current mem=2042.6M)
[03/23 17:46:55     74s] Saving symbol-table file in separate thread ...
[03/23 17:46:55     74s] Saving congestion map file in separate thread ...
[03/23 17:46:55     74s] Saving congestion map file db/PE_top_placed_prects.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:46:55     74s] % Begin Save AAE data ... (date=03/23 17:46:55, mem=2042.6M)
[03/23 17:46:55     74s] Saving AAE Data ...
[03/23 17:46:55     74s] % End Save AAE data ... (date=03/23 17:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2042.6M, current mem=2042.6M)
[03/23 17:46:56     74s] Saving preference file db/PE_top_placed_prects.enc.dat/gui.pref.tcl ...
[03/23 17:46:56     74s] Saving mode setting ...
[03/23 17:46:56     74s] Saving global file ...
[03/23 17:46:56     74s] Saving Drc markers ...
[03/23 17:46:56     74s] ... 160 markers are saved ...
[03/23 17:46:56     74s] ... 0 geometry drc markers are saved ...
[03/23 17:46:56     74s] ... 0 antenna drc markers are saved ...
[03/23 17:46:56     74s] % Begin Save routing data ... (date=03/23 17:46:56, mem=2042.8M)
[03/23 17:46:56     74s] Saving route file ...
[03/23 17:46:56     74s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2784.5M) ***
[03/23 17:46:56     74s] % End Save routing data ... (date=03/23 17:46:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=2043.6M, current mem=2042.8M)
[03/23 17:46:56     74s] Saving special route data file in separate thread ...
[03/23 17:46:56     74s] Saving PG file in separate thread ...
[03/23 17:46:56     74s] Saving placement file in separate thread ...
[03/23 17:46:56     74s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:46:56     74s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:46:56     74s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:56     74s] Saving PG file db/PE_top_placed_prects.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:46:56 2023)
[03/23 17:46:56     74s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2798.5M) ***
[03/23 17:46:57     74s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2798.5M) ***
[03/23 17:46:57     74s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:57     74s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:46:57     74s] Saving property file db/PE_top_placed_prects.enc.dat/PE_top.prop
[03/23 17:46:57     74s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2798.5M) ***
[03/23 17:46:57     74s] Saving rc congestion map db/PE_top_placed_prects.enc.dat/PE_top.congmap.gz ...
[03/23 17:46:57     74s] Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat/PE_top.techData.gz' ...
[03/23 17:46:57     74s] Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat/extraction/' ...
[03/23 17:46:57     74s] Checksum of RCGrid density data::96
[03/23 17:46:57     74s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:57     74s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:46:57     74s] % Begin Save power constraints data ... (date=03/23 17:46:57, mem=2043.0M)
[03/23 17:46:58     74s] % End Save power constraints data ... (date=03/23 17:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2043.0M, current mem=2043.0M)
[03/23 17:46:58     74s] Generated self-contained design PE_top_placed_prects.enc.dat
[03/23 17:46:58     74s] #% End save design ... (date=03/23 17:46:58, total cpu=0:00:00.7, real=0:00:03.0, peak res=2043.6M, current mem=2043.4M)
[03/23 17:46:58     74s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:46:58     74s] 
[03/23 17:47:04     75s] <CMD> zoomBox -140.84800 -132.86200 401.51300 352.66700
[03/23 17:47:04     75s] <CMD> zoomBox -242.17400 -180.83100 508.49900 491.18200
[03/23 17:47:05     75s] <CMD> zoomBox -120.01200 3.16100 340.99600 415.86200
[03/23 17:47:05     75s] <CMD> zoomBox -66.06100 84.42000 267.01800 382.59700
[03/23 17:47:06     75s] <CMD> zoomBox -46.93000 135.11800 193.72000 350.55100
[03/23 17:47:07     75s] <CMD> zoomBox -33.71200 175.63500 140.15700 331.28500
[03/23 17:47:07     75s] <CMD> zoomBox -14.61300 205.03300 111.00800 317.49100
[03/23 17:47:08     76s] <CMD> zoomBox -20.33200 147.13600 184.22100 330.25500
[03/23 17:47:09     76s] <CMD> zoomBox -29.64500 52.85900 303.43700 351.03800
[03/23 17:47:09     76s] <CMD> zoomBox -86.84500 -6.82000 374.16800 405.88500
[03/23 17:47:11     76s] <CMD> zoomBox -16.19400 -4.74900 266.92500 248.70300
[03/23 17:47:11     76s] <CMD> zoomBox 27.19300 -3.47900 201.06500 152.17400
[03/23 17:47:11     76s] <CMD> zoomBox 52.27500 0.77300 159.05500 96.36400
[03/23 17:47:12     76s] <CMD> zoomBox 33.06800 -7.45000 180.86100 124.85600
[03/23 17:47:13     76s] <CMD> zoomBox -10.42000 -26.07100 230.23500 189.36700
[03/23 17:47:13     76s] <CMD> zoomBox 70.30800 -9.25300 218.10100 123.05300
[03/23 17:47:15     77s] <CMD> zoomBox 38.07000 -20.04900 242.62800 163.07400
[03/23 17:47:15     77s] <CMD> zoomBox 17.56900 -26.86700 258.22600 188.57200
[03/23 17:47:15     77s] <CMD> zoomBox -6.55000 -34.88900 276.57600 218.56900
[03/23 17:47:30     78s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/23 17:47:30     78s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:47:30     78s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:47:30     78s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/23 17:47:30     78s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/23 17:47:30     78s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/23 17:47:30     78s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/23 17:47:30     78s] Type 'man IMPEXT-3493' for more detail.
[03/23 17:47:30     78s] <CMD> extractRC
[03/23 17:47:30     78s] Extraction called for design 'PE_top' of instances=2590 and nets=2659 using extraction engine 'preRoute' .
[03/23 17:47:30     78s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:30     78s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:30     78s] RCMode: PreRoute
[03/23 17:47:30     78s]       RC Corner Indexes            0   
[03/23 17:47:30     78s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:30     78s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:30     78s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:30     78s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:30     78s] Shrink Factor                : 1.00000
[03/23 17:47:30     78s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:30     78s] Using Quantus QRC technology file ...
[03/23 17:47:30     78s] 
[03/23 17:47:30     78s] Trim Metal Layers:
[03/23 17:47:30     78s] LayerId::1 widthSet size::1
[03/23 17:47:30     78s] LayerId::2 widthSet size::1
[03/23 17:47:30     78s] LayerId::3 widthSet size::1
[03/23 17:47:30     78s] LayerId::4 widthSet size::1
[03/23 17:47:30     78s] LayerId::5 widthSet size::1
[03/23 17:47:30     78s] LayerId::6 widthSet size::1
[03/23 17:47:30     78s] LayerId::7 widthSet size::1
[03/23 17:47:30     78s] LayerId::8 widthSet size::1
[03/23 17:47:30     78s] Skipped RC grid update for preRoute extraction.
[03/23 17:47:30     78s] eee: pegSigSF::1.070000
[03/23 17:47:30     78s] Initializing multi-corner resistance tables ...
[03/23 17:47:30     78s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:30     78s] eee: l::2 avDens::0.171961 usedTrk::835.729167 availTrk::4860.000000 sigTrk::835.729167
[03/23 17:47:30     78s] eee: l::3 avDens::0.187753 usedTrk::912.481391 availTrk::4860.000000 sigTrk::912.481391
[03/23 17:47:30     78s] eee: l::4 avDens::0.039402 usedTrk::191.494444 availTrk::4860.000000 sigTrk::191.494444
[03/23 17:47:30     78s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:30     78s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:30     78s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:30     78s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:30     78s] {RT rc-typ 0 4 4 0}
[03/23 17:47:30     78s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.811000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:30     78s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2651.898M)
[03/23 17:47:30     78s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_skew 0.1
[03/23 17:47:30     78s] <CMD> set_ccopt_property use_inverters true
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_max_trans 0.1
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_skew 0.1
[03/23 17:47:30     78s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/23 17:47:30     78s] <CMD_INTERNAL> set_ccopt_effort -high
[03/23 17:47:30     78s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/23 17:47:30     78s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/23 17:47:30     78s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/23 17:47:30     78s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/23 17:47:30     78s] 
[03/23 17:47:30     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:47:30     78s] Summary for sequential cells identification: 
[03/23 17:47:30     78s]   Identified SBFF number: 112
[03/23 17:47:30     78s]   Identified MBFF number: 0
[03/23 17:47:30     78s]   Identified SB Latch number: 0
[03/23 17:47:30     78s]   Identified MB Latch number: 0
[03/23 17:47:30     78s]   Not identified SBFF number: 8
[03/23 17:47:30     78s]   Not identified MBFF number: 0
[03/23 17:47:30     78s]   Not identified SB Latch number: 0
[03/23 17:47:30     78s]   Not identified MB Latch number: 0
[03/23 17:47:30     78s]   Number of sequential cells which are not FFs: 34
[03/23 17:47:30     78s]  Visiting view : setupAnalysis
[03/23 17:47:30     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:30     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:30     78s]  Visiting view : holdAnalysis
[03/23 17:47:30     78s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:30     78s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:30     78s] TLC MultiMap info (StdDelay):
[03/23 17:47:30     78s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:30     78s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:30     78s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:30     78s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:30     78s]  Setting StdDelay to: 22.7ps
[03/23 17:47:30     78s] 
[03/23 17:47:30     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:47:30     78s] Reset timing graph...
[03/23 17:47:30     78s] Ignoring AAE DB Resetting ...
[03/23 17:47:30     78s] Reset timing graph done.
[03/23 17:47:30     78s] Ignoring AAE DB Resetting ...
[03/23 17:47:30     78s] Analyzing clock structure...
[03/23 17:47:30     78s] Analyzing clock structure done.
[03/23 17:47:30     79s] Reset timing graph...
[03/23 17:47:30     79s] Ignoring AAE DB Resetting ...
[03/23 17:47:30     79s] Reset timing graph done.
[03/23 17:47:30     79s] Wrote: ccopt.spec
[03/23 17:47:30     79s] <CMD> get_ccopt_clock_trees
[03/23 17:47:30     79s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/23 17:47:30     79s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/23 17:47:30     79s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/23 17:47:30     79s] Extracting original clock gating for clk...
[03/23 17:47:30     79s]   clock_tree clk contains 716 sinks and 0 clock gates.
[03/23 17:47:30     79s] Extracting original clock gating for clk done.
[03/23 17:47:30     79s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/23 17:47:30     79s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/23 17:47:30     79s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/23 17:47:30     79s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/23 17:47:30     79s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/23 17:47:30     79s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/23 17:47:30     79s] The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
[03/23 17:47:30     79s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/23 17:47:30     79s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/23 17:47:30     79s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/23 17:47:30     79s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/23 17:47:30     79s] <CMD> check_ccopt_clock_tree_convergence
[03/23 17:47:30     79s] Checking clock tree convergence...
[03/23 17:47:30     79s] Checking clock tree convergence done.
[03/23 17:47:30     79s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/23 17:47:30     79s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 17:47:30     79s] #% Begin ccopt_design (date=03/23 17:47:30, mem=1944.7M)
[03/23 17:47:30     79s] Turning off fast DC mode.
[03/23 17:47:30     79s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:19.1/0:03:30.2 (0.4), mem = 2651.4M
[03/23 17:47:30     79s] Runtime...
[03/23 17:47:30     79s] **INFO: User's settings:
[03/23 17:47:30     79s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/23 17:47:30     79s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/23 17:47:30     79s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/23 17:47:30     79s] setNanoRouteMode -routeTopRoutingLayer         4
[03/23 17:47:30     79s] setDesignMode -process                         130
[03/23 17:47:30     79s] setExtractRCMode -coupling_c_th                0.4
[03/23 17:47:30     79s] setExtractRCMode -effortLevel                  medium
[03/23 17:47:30     79s] setExtractRCMode -engine                       preRoute
[03/23 17:47:30     79s] setExtractRCMode -relative_c_th                1
[03/23 17:47:30     79s] setExtractRCMode -total_c_th                   0
[03/23 17:47:30     79s] setDelayCalMode -enable_high_fanout            true
[03/23 17:47:30     79s] setDelayCalMode -engine                        aae
[03/23 17:47:30     79s] setDelayCalMode -ignoreNetLoad                 false
[03/23 17:47:30     79s] setDelayCalMode -socv_accuracy_mode            low
[03/23 17:47:30     79s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/23 17:47:30     79s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/23 17:47:30     79s] setOptMode -addInst                            true
[03/23 17:47:30     79s] setOptMode -addInstancePrefix                  PLACED
[03/23 17:47:30     79s] setOptMode -allEndPoints                       true
[03/23 17:47:30     79s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/23 17:47:30     79s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/23 17:47:30     79s] setOptMode -drcMargin                          0.1
[03/23 17:47:30     79s] setOptMode -effort                             high
[03/23 17:47:30     79s] setOptMode -fixDrc                             true
[03/23 17:47:30     79s] setOptMode -fixFanoutLoad                      true
[03/23 17:47:30     79s] setOptMode -holdTargetSlack                    0.05
[03/23 17:47:30     79s] setOptMode -maxLength                          1000
[03/23 17:47:30     79s] setOptMode -optimizeFF                         true
[03/23 17:47:30     79s] setOptMode -preserveAllSequential              true
[03/23 17:47:30     79s] setOptMode -restruct                           false
[03/23 17:47:30     79s] setOptMode -setupTargetSlack                   0.05
[03/23 17:47:30     79s] setOptMode -usefulSkew                         false
[03/23 17:47:30     79s] setOptMode -usefulSkewCTS                      true
[03/23 17:47:30     79s] setPlaceMode -place_global_max_density         0.8
[03/23 17:47:30     79s] setPlaceMode -timingDriven                     true
[03/23 17:47:30     79s] 
[03/23 17:47:30     79s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/23 17:47:30     79s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/23 17:47:30     79s] Set place::cacheFPlanSiteMark to 1
[03/23 17:47:30     79s] Using CCOpt effort none.
[03/23 17:47:30     79s] CCOpt::Phase::Initialization...
[03/23 17:47:30     79s] Check Prerequisites...
[03/23 17:47:30     79s] Leaving CCOpt scope - CheckPlace...
[03/23 17:47:30     79s] OPERPROF: Starting checkPlace at level 1, MEM:2651.4M, EPOCH TIME: 1679608050.961306
[03/23 17:47:30     79s] Processing tracks to init pin-track alignment.
[03/23 17:47:30     79s] z: 2, totalTracks: 1
[03/23 17:47:30     79s] z: 4, totalTracks: 1
[03/23 17:47:30     79s] z: 6, totalTracks: 1
[03/23 17:47:30     79s] z: 8, totalTracks: 1
[03/23 17:47:30     79s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:30     79s] All LLGs are deleted
[03/23 17:47:30     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:30     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:30     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2651.4M, EPOCH TIME: 1679608050.965245
[03/23 17:47:30     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2651.4M, EPOCH TIME: 1679608050.965532
[03/23 17:47:30     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2651.4M, EPOCH TIME: 1679608050.965752
[03/23 17:47:30     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:30     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:30     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2747.4M, EPOCH TIME: 1679608050.969418
[03/23 17:47:30     79s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:30     79s] Core basic site is IBM13SITE
[03/23 17:47:30     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2747.4M, EPOCH TIME: 1679608050.969742
[03/23 17:47:30     79s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:47:30     79s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:47:30     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:2747.4M, EPOCH TIME: 1679608050.974804
[03/23 17:47:30     79s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:47:30     79s] SiteArray: use 204,800 bytes
[03/23 17:47:30     79s] SiteArray: current memory after site array memory allocation 2747.4M
[03/23 17:47:30     79s] SiteArray: FP blocked sites are writable
[03/23 17:47:30     79s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:47:30     79s] Atter site array init, number of instance map data is 0.
[03/23 17:47:30     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.012, MEM:2715.4M, EPOCH TIME: 1679608050.981049
[03/23 17:47:30     79s] 
[03/23 17:47:30     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:30     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.017, MEM:2651.4M, EPOCH TIME: 1679608050.982962
[03/23 17:47:30     79s] Begin checking placement ... (start mem=2651.4M, init mem=2651.4M)
[03/23 17:47:30     79s] Begin checking exclusive groups violation ...
[03/23 17:47:30     79s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 17:47:30     79s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 17:47:30     79s] 
[03/23 17:47:30     79s] Running CheckPlace using 6 threads!...
[03/23 17:47:30     79s] 
[03/23 17:47:30     79s] ...checkPlace MT is done!
[03/23 17:47:31     79s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2651.4M, EPOCH TIME: 1679608051.001236
[03/23 17:47:31     79s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2651.4M, EPOCH TIME: 1679608051.002569
[03/23 17:47:31     79s] *info: Placed = 2590          
[03/23 17:47:31     79s] *info: Unplaced = 0           
[03/23 17:47:31     79s] Placement Density:63.90%(33801/52898)
[03/23 17:47:31     79s] Placement Density (including fixed std cells):63.90%(33801/52898)
[03/23 17:47:31     79s] All LLGs are deleted
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2590).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2651.4M, EPOCH TIME: 1679608051.003593
[03/23 17:47:31     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2651.4M, EPOCH TIME: 1679608051.003795
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=2651.4M)
[03/23 17:47:31     79s] OPERPROF: Finished checkPlace at level 1, CPU:0.058, REAL:0.043, MEM:2651.4M, EPOCH TIME: 1679608051.004625
[03/23 17:47:31     79s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:47:31     79s] Innovus will update I/O latencies
[03/23 17:47:31     79s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:47:31     79s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:47:31     79s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:47:31     79s] Executing ccopt post-processing.
[03/23 17:47:31     79s] Synthesizing clock trees with CCOpt...
[03/23 17:47:31     79s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:47:31     79s] CCOpt::Phase::PreparingToBalance...
[03/23 17:47:31     79s] Leaving CCOpt scope - Initializing power interface...
[03/23 17:47:31     79s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Positive (advancing) pin insertion delays
[03/23 17:47:31     79s] =========================================
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Negative (delaying) pin insertion delays
[03/23 17:47:31     79s] ========================================
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
[03/23 17:47:31     79s] Notify start of optimization...
[03/23 17:47:31     79s] Notify start of optimization done.
[03/23 17:47:31     79s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/23 17:47:31     79s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2651.4M, EPOCH TIME: 1679608051.011197
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] All LLGs are deleted
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2651.4M, EPOCH TIME: 1679608051.011459
[03/23 17:47:31     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2651.4M, EPOCH TIME: 1679608051.011524
[03/23 17:47:31     79s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2649.4M, EPOCH TIME: 1679608051.011665
[03/23 17:47:31     79s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2649.4M
[03/23 17:47:31     79s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2649.4M
[03/23 17:47:31     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:31     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:31     79s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      ================== Layers ==================
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      Started Import and model ( Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:31     79s] (I)      == Non-default Options ==
[03/23 17:47:31     79s] (I)      Maximum routing layer                              : 4
[03/23 17:47:31     79s] (I)      Number of threads                                  : 6
[03/23 17:47:31     79s] (I)      Method to set GCell size                           : row
[03/23 17:47:31     79s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:31     79s] (I)      Use row-based GCell size
[03/23 17:47:31     79s] (I)      Use row-based GCell align
[03/23 17:47:31     79s] (I)      layer 0 area = 89000
[03/23 17:47:31     79s] (I)      layer 1 area = 120000
[03/23 17:47:31     79s] (I)      layer 2 area = 120000
[03/23 17:47:31     79s] (I)      layer 3 area = 120000
[03/23 17:47:31     79s] (I)      GCell unit size   : 3600
[03/23 17:47:31     79s] (I)      GCell multiplier  : 1
[03/23 17:47:31     79s] (I)      GCell row height  : 3600
[03/23 17:47:31     79s] (I)      Actual row height : 3600
[03/23 17:47:31     79s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:31     79s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:31     79s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:31     79s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:31     79s] (I)      ============== Default via ===============
[03/23 17:47:31     79s] (I)      +---+------------------+-----------------+
[03/23 17:47:31     79s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:31     79s] (I)      +---+------------------+-----------------+
[03/23 17:47:31     79s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:31     79s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:47:31     79s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:31     79s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:31     79s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:47:31     79s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:31     79s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:31     79s] (I)      +---+------------------+-----------------+
[03/23 17:47:31     79s] [NR-eGR] Read 2964 PG shapes
[03/23 17:47:31     79s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:31     79s] [NR-eGR] Read 0 other shapes
[03/23 17:47:31     79s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:31     79s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:31     79s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:47:31     79s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:31     79s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:31     79s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:31     79s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:31     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:31     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:47:31     79s] [NR-eGR] Read 2657 nets ( ignored 0 )
[03/23 17:47:31     79s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:31     79s] (I)      Read Num Blocks=2964  Num Prerouted Wires=0  Num CS=0
[03/23 17:47:31     79s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 0
[03/23 17:47:31     79s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 0
[03/23 17:47:31     79s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:47:31     79s] (I)      Number of ignored nets                =      0
[03/23 17:47:31     79s] (I)      Number of connected nets              =      0
[03/23 17:47:31     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/23 17:47:31     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:31     79s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:31     79s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:31     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/23 17:47:31     79s] (I)      Ndr track 0 does not exist
[03/23 17:47:31     79s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:31     79s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:31     79s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:31     79s] (I)      Site width          :   400  (dbu)
[03/23 17:47:31     79s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:31     79s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:31     79s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:31     79s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:31     79s] (I)      Grid                :    55    83     4
[03/23 17:47:31     79s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:31     79s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:31     79s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:31     79s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:31     79s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:31     79s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:31     79s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:31     79s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:31     79s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:31     79s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:31     79s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:31     79s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:31     79s] (I)      --------------------------------------------------------
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:31     79s] [NR-eGR] Rule id: 0  Nets: 2657
[03/23 17:47:31     79s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:31     79s] (I)                    Layer    2    3    4 
[03/23 17:47:31     79s] (I)                    Pitch  400  400  400 
[03/23 17:47:31     79s] (I)             #Used tracks    1    1    1 
[03/23 17:47:31     79s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:31     79s] [NR-eGR] ========================================
[03/23 17:47:31     79s] [NR-eGR] 
[03/23 17:47:31     79s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:31     79s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:31     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:31     79s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:31     79s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:31     79s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:47:31     79s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:47:31     79s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:47:31     79s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:31     79s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      Reset routing kernel
[03/23 17:47:31     79s] (I)      Started Global Routing ( Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      totalPins=9454  totalGlobalPin=9056 (95.79%)
[03/23 17:47:31     79s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:47:31     79s] [NR-eGR] Layer group 1: route 2657 net(s) in layer range [2, 4]
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1a Route ============
[03/23 17:47:31     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[03/23 17:47:31     79s] (I)      Usage: 17197 = (8038 H, 9159 V) = (29.72% H, 13.97% V) = (2.894e+04um H, 3.297e+04um V)
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1b Route ============
[03/23 17:47:31     79s] (I)      Usage: 17215 = (8038 H, 9177 V) = (29.72% H, 14.00% V) = (2.894e+04um H, 3.304e+04um V)
[03/23 17:47:31     79s] (I)      Overflow of layer group 1: 13.31% H + 0.14% V. EstWL: 6.197400e+04um
[03/23 17:47:31     79s] (I)      Congestion metric : 13.31%H 0.14%V, 13.45%HV
[03/23 17:47:31     79s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1c Route ============
[03/23 17:47:31     79s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:31     79s] (I)      Usage: 17215 = (8036 H, 9179 V) = (29.71% H, 14.00% V) = (2.893e+04um H, 3.304e+04um V)
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1d Route ============
[03/23 17:47:31     79s] (I)      Usage: 17215 = (8036 H, 9179 V) = (29.71% H, 14.00% V) = (2.893e+04um H, 3.304e+04um V)
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1e Route ============
[03/23 17:47:31     79s] (I)      Usage: 17275 = (8036 H, 9239 V) = (29.71% H, 14.09% V) = (2.893e+04um H, 3.326e+04um V)
[03/23 17:47:31     79s] [NR-eGR] Early Global Route overflow of layer group 1: 13.29% H + 0.14% V. EstWL: 6.219000e+04um
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] (I)      ============  Phase 1l Route ============
[03/23 17:47:31     79s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:47:31     79s] (I)      Layer  2:      36807     11083         9         387       40203    ( 0.95%) 
[03/23 17:47:31     79s] (I)      Layer  3:      28011      8188       397         432       39906    ( 1.07%) 
[03/23 17:47:31     79s] (I)      Layer  4:      29965      1737         3         468       40122    ( 1.15%) 
[03/23 17:47:31     79s] (I)      Total:         94783     21008       409        1287      120231    ( 1.06%) 
[03/23 17:47:31     79s] (I)      
[03/23 17:47:31     79s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:31     79s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:31     79s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:31     79s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:31     79s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:31     79s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:31     79s] [NR-eGR]      M2 ( 2)         6( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[03/23 17:47:31     79s] [NR-eGR]      M3 ( 3)       207( 4.67%)        34( 0.77%)         3( 0.07%)   ( 5.50%) 
[03/23 17:47:31     79s] [NR-eGR]      M4 ( 4)         3( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/23 17:47:31     79s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:31     79s] [NR-eGR]        Total       216( 1.62%)        34( 0.25%)         3( 0.02%)   ( 1.89%) 
[03/23 17:47:31     79s] [NR-eGR] 
[03/23 17:47:31     79s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:47:31     79s] [NR-eGR] Overflow after Early Global Route 5.42% H + 0.04% V
[03/23 17:47:31     79s] (I)      ============= Track Assignment ============
[03/23 17:47:31     79s] (I)      Started Track Assignment (6T) ( Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:31     79s] (I)      Run Multi-thread track assignment
[03/23 17:47:31     79s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      Started Export ( Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:31     79s] [NR-eGR] -------------------------------
[03/23 17:47:31     79s] [NR-eGR]  M1  (1H)             0   9397 
[03/23 17:47:31     79s] [NR-eGR]  M2  (2V)         28986  14656 
[03/23 17:47:31     79s] [NR-eGR]  M3  (3H)         31010    639 
[03/23 17:47:31     79s] [NR-eGR]  M4  (4V)          6299      0 
[03/23 17:47:31     79s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:31     79s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:31     79s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:31     79s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:31     79s] [NR-eGR] -------------------------------
[03/23 17:47:31     79s] [NR-eGR]      Total        66294  24692 
[03/23 17:47:31     79s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:31     79s] [NR-eGR] Total half perimeter of net bounding box: 52662um
[03/23 17:47:31     79s] [NR-eGR] Total length: 66294um, number of vias: 24692
[03/23 17:47:31     79s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:31     79s] [NR-eGR] Total eGR-routed clock nets wire length: 4848um, number of vias: 2080
[03/23 17:47:31     79s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:31     79s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] Saved RC grid cleaned up.
[03/23 17:47:31     79s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.12 sec, Curr Mem: 2649.44 MB )
[03/23 17:47:31     79s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:31     79s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:31     79s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:31     79s] (I)       Early Global Route kernel                   100.00%  57.55 sec  57.67 sec  0.12 sec  0.20 sec 
[03/23 17:47:31     79s] (I)       +-Import and model                           21.50%  57.56 sec  57.58 sec  0.03 sec  0.03 sec 
[03/23 17:47:31     79s] (I)       | +-Create place DB                           5.21%  57.56 sec  57.56 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Import place data                       5.09%  57.56 sec  57.56 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read instances and placement          1.64%  57.56 sec  57.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read nets                             3.24%  57.56 sec  57.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Create route DB                          10.18%  57.56 sec  57.58 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Import route data (6T)                  9.80%  57.56 sec  57.58 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.86%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read routing blockages              0.00%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read instance blockages             0.38%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read PG blockages                   0.24%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read clock blockages                0.05%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read other blockages                0.08%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read halo blockages                 0.02%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Read boundary cut boxes             0.00%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read blackboxes                       0.07%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read prerouted                        0.17%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read unlegalized nets                 0.16%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Read nets                             0.68%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Set up via pillars                    0.01%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Initialize 3D grid graph              0.01%  57.57 sec  57.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Model blockage capacity               1.09%  57.57 sec  57.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Initialize 3D capacity              0.89%  57.57 sec  57.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Read aux data                             0.00%  57.58 sec  57.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Others data preparation                   0.28%  57.58 sec  57.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Create route kernel                       5.06%  57.58 sec  57.58 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       +-Global Routing                             41.86%  57.58 sec  57.63 sec  0.05 sec  0.09 sec 
[03/23 17:47:31     79s] (I)       | +-Initialization                            0.68%  57.58 sec  57.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Net group 1                              37.35%  57.58 sec  57.63 sec  0.04 sec  0.08 sec 
[03/23 17:47:31     79s] (I)       | | +-Generate topology (6T)                  2.33%  57.59 sec  57.59 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1a                                6.62%  57.59 sec  57.60 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Pattern routing (6T)                  4.64%  57.59 sec  57.60 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.74%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Add via demand to 2D                  0.67%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1b                                2.96%  57.60 sec  57.60 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Monotonic routing (6T)                2.54%  57.60 sec  57.60 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1c                                2.68%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Two level Routing                     2.48%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Two Level Routing (Regular)         1.27%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Two Level Routing (Strong)          0.79%  57.60 sec  57.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1d                                4.39%  57.60 sec  57.61 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | | +-Detoured routing (6T)                 4.14%  57.61 sec  57.61 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1e                                1.56%  57.61 sec  57.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | +-Route legalization                    1.24%  57.61 sec  57.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | | | +-Legalize Blockage Violations        1.11%  57.61 sec  57.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | | +-Phase 1l                               13.93%  57.61 sec  57.63 sec  0.02 sec  0.04 sec 
[03/23 17:47:31     79s] (I)       | | | +-Layer assignment (6T)                13.26%  57.61 sec  57.63 sec  0.02 sec  0.04 sec 
[03/23 17:47:31     79s] (I)       | +-Clean cong LA                             0.00%  57.63 sec  57.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       +-Export 3D cong map                          0.83%  57.63 sec  57.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Export 2D cong map                        0.22%  57.63 sec  57.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       +-Extract Global 3D Wires                     0.52%  57.63 sec  57.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       +-Track Assignment (6T)                       8.87%  57.64 sec  57.65 sec  0.01 sec  0.04 sec 
[03/23 17:47:31     79s] (I)       | +-Initialization                            0.14%  57.64 sec  57.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Track Assignment Kernel                   8.28%  57.64 sec  57.65 sec  0.01 sec  0.04 sec 
[03/23 17:47:31     79s] (I)       | +-Free Memory                               0.01%  57.65 sec  57.65 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       +-Export                                     15.75%  57.65 sec  57.66 sec  0.02 sec  0.03 sec 
[03/23 17:47:31     79s] (I)       | +-Export DB wires                           4.08%  57.65 sec  57.65 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Export all nets (6T)                    2.35%  57.65 sec  57.65 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | | +-Set wire vias (6T)                      1.17%  57.65 sec  57.65 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       | +-Report wirelength                         8.75%  57.65 sec  57.66 sec  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | +-Update net boxes                          2.37%  57.66 sec  57.66 sec  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)       | +-Update timing                             0.00%  57.66 sec  57.66 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)       +-Postprocess design                          0.64%  57.66 sec  57.67 sec  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)      ======================= Summary by functions ========================
[03/23 17:47:31     79s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:31     79s] (I)      ---------------------------------------------------------------------
[03/23 17:47:31     79s] (I)        0  Early Global Route kernel           100.00%  0.12 sec  0.20 sec 
[03/23 17:47:31     79s] (I)        1  Global Routing                       41.86%  0.05 sec  0.09 sec 
[03/23 17:47:31     79s] (I)        1  Import and model                     21.50%  0.03 sec  0.03 sec 
[03/23 17:47:31     79s] (I)        1  Export                               15.75%  0.02 sec  0.03 sec 
[03/23 17:47:31     79s] (I)        1  Track Assignment (6T)                 8.87%  0.01 sec  0.04 sec 
[03/23 17:47:31     79s] (I)        1  Export 3D cong map                    0.83%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        1  Postprocess design                    0.64%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        1  Extract Global 3D Wires               0.52%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Net group 1                          37.35%  0.04 sec  0.08 sec 
[03/23 17:47:31     79s] (I)        2  Create route DB                      10.18%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Report wirelength                     8.75%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Track Assignment Kernel               8.28%  0.01 sec  0.04 sec 
[03/23 17:47:31     79s] (I)        2  Create place DB                       5.21%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Create route kernel                   5.06%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Export DB wires                       4.08%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Update net boxes                      2.37%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        2  Initialization                        0.83%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Others data preparation               0.28%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Export 2D cong map                    0.22%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1l                             13.93%  0.02 sec  0.04 sec 
[03/23 17:47:31     79s] (I)        3  Import route data (6T)                9.80%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1a                              6.62%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Import place data                     5.09%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1d                              4.39%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1b                              2.96%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1c                              2.68%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        3  Export all nets (6T)                  2.35%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Generate topology (6T)                2.33%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        3  Phase 1e                              1.56%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        3  Set wire vias (6T)                    1.17%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Layer assignment (6T)                13.26%  0.02 sec  0.04 sec 
[03/23 17:47:31     79s] (I)        4  Pattern routing (6T)                  4.64%  0.01 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        4  Detoured routing (6T)                 4.14%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        4  Read nets                             3.91%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Monotonic routing (6T)                2.54%  0.00 sec  0.01 sec 
[03/23 17:47:31     79s] (I)        4  Two level Routing                     2.48%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Read blockages ( Layer 2-4 )          1.86%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Read instances and placement          1.64%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Route legalization                    1.24%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Model blockage capacity               1.09%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Pattern Routing Avoiding Blockages    0.74%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Add via demand to 2D                  0.67%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Read prerouted                        0.17%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Read blackboxes                       0.07%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Two Level Routing (Regular)           1.27%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Legalize Blockage Violations          1.11%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Initialize 3D capacity                0.89%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Two Level Routing (Strong)            0.79%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read instance blockages               0.38%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read PG blockages                     0.24%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:31     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:31     79s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:31     79s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:47:31     79s] Legalization setup...
[03/23 17:47:31     79s] Using cell based legalization.
[03/23 17:47:31     79s] Initializing placement interface...
[03/23 17:47:31     79s]   Use check_library -place or consult logv if problems occur.
[03/23 17:47:31     79s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:31     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2649.4M, EPOCH TIME: 1679608051.181533
[03/23 17:47:31     79s] Processing tracks to init pin-track alignment.
[03/23 17:47:31     79s] z: 2, totalTracks: 1
[03/23 17:47:31     79s] z: 4, totalTracks: 1
[03/23 17:47:31     79s] z: 6, totalTracks: 1
[03/23 17:47:31     79s] z: 8, totalTracks: 1
[03/23 17:47:31     79s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:31     79s] All LLGs are deleted
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2649.4M, EPOCH TIME: 1679608051.185972
[03/23 17:47:31     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2649.4M, EPOCH TIME: 1679608051.186249
[03/23 17:47:31     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2649.4M, EPOCH TIME: 1679608051.187054
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2745.4M, EPOCH TIME: 1679608051.191035
[03/23 17:47:31     79s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:31     79s] Core basic site is IBM13SITE
[03/23 17:47:31     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2745.4M, EPOCH TIME: 1679608051.205211
[03/23 17:47:31     79s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:47:31     79s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:47:31     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:2745.4M, EPOCH TIME: 1679608051.208091
[03/23 17:47:31     79s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:47:31     79s] SiteArray: use 204,800 bytes
[03/23 17:47:31     79s] SiteArray: current memory after site array memory allocation 2745.4M
[03/23 17:47:31     79s] SiteArray: FP blocked sites are writable
[03/23 17:47:31     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:47:31     79s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2713.4M, EPOCH TIME: 1679608051.214178
[03/23 17:47:31     79s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:47:31     79s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.005, MEM:2745.4M, EPOCH TIME: 1679608051.218845
[03/23 17:47:31     79s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:47:31     79s] Atter site array init, number of instance map data is 0.
[03/23 17:47:31     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.029, MEM:2745.4M, EPOCH TIME: 1679608051.219701
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:31     79s] OPERPROF:     Starting CMU at level 3, MEM:2745.4M, EPOCH TIME: 1679608051.220235
[03/23 17:47:31     79s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:2745.4M, EPOCH TIME: 1679608051.224559
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:31     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.039, MEM:2649.4M, EPOCH TIME: 1679608051.225881
[03/23 17:47:31     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2649.4M, EPOCH TIME: 1679608051.225991
[03/23 17:47:31     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:2649.4M, EPOCH TIME: 1679608051.228709
[03/23 17:47:31     79s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2649.4MB).
[03/23 17:47:31     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.048, MEM:2649.4M, EPOCH TIME: 1679608051.229696
[03/23 17:47:31     79s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:47:31     79s] Initializing placement interface done.
[03/23 17:47:31     79s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:31     79s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2649.4M, EPOCH TIME: 1679608051.230048
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.006, MEM:2649.4M, EPOCH TIME: 1679608051.235850
[03/23 17:47:31     79s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:31     79s] Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:31     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2649.4M, EPOCH TIME: 1679608051.240711
[03/23 17:47:31     79s] Processing tracks to init pin-track alignment.
[03/23 17:47:31     79s] z: 2, totalTracks: 1
[03/23 17:47:31     79s] z: 4, totalTracks: 1
[03/23 17:47:31     79s] z: 6, totalTracks: 1
[03/23 17:47:31     79s] z: 8, totalTracks: 1
[03/23 17:47:31     79s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:31     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2649.4M, EPOCH TIME: 1679608051.245370
[03/23 17:47:31     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:31     79s] OPERPROF:     Starting CMU at level 3, MEM:2713.4M, EPOCH TIME: 1679608051.267895
[03/23 17:47:31     79s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.004, MEM:2745.4M, EPOCH TIME: 1679608051.272138
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:31     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:2649.4M, EPOCH TIME: 1679608051.273898
[03/23 17:47:31     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2649.4M, EPOCH TIME: 1679608051.274033
[03/23 17:47:31     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:2649.4M, EPOCH TIME: 1679608051.277896
[03/23 17:47:31     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2649.4MB).
[03/23 17:47:31     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.038, MEM:2649.4M, EPOCH TIME: 1679608051.278760
[03/23 17:47:31     79s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:31     79s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:31     79s] (I)      Load db... (mem=2649.4M)
[03/23 17:47:31     79s] (I)      Read data from FE... (mem=2649.4M)
[03/23 17:47:31     79s] (I)      Number of ignored instance 0
[03/23 17:47:31     79s] (I)      Number of inbound cells 0
[03/23 17:47:31     79s] (I)      Number of opened ILM blockages 0
[03/23 17:47:31     79s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/23 17:47:31     79s] (I)      numMoveCells=2590, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 17:47:31     79s] (I)      cell height: 3600, count: 2590
[03/23 17:47:31     79s] (I)      Read rows... (mem=2649.4M)
[03/23 17:47:31     79s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 17:47:31     79s] (I)      rowRegion : (7000, 7000) - (193000, 291400)
[03/23 17:47:31     79s] (I)      coreBox   : (7000, 7000) - (193000, 293000)
[03/23 17:47:31     79s] (I)      Done Read rows (cpu=0.000s, mem=2649.4M)
[03/23 17:47:31     79s] (I)      Done Read data from FE (cpu=0.003s, mem=2649.4M)
[03/23 17:47:31     79s] (I)      Done Load db (cpu=0.004s, mem=2649.4M)
[03/23 17:47:31     79s] (I)      Constructing placeable region... (mem=2649.4M)
[03/23 17:47:31     79s] (I)      Constructing bin map
[03/23 17:47:31     79s] (I)      Initialize bin information with width=36000 height=36000
[03/23 17:47:31     79s] (I)      Done constructing bin map
[03/23 17:47:31     79s] (I)      Compute region effective width... (mem=2649.4M)
[03/23 17:47:31     79s] (I)      Done Compute region effective width (cpu=0.000s, mem=2649.4M)
[03/23 17:47:31     79s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2649.4M)
[03/23 17:47:31     79s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:31     79s] Validating CTS configuration...
[03/23 17:47:31     79s] Checking module port directions...
[03/23 17:47:31     79s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:31     79s] Non-default CCOpt properties:
[03/23 17:47:31     79s]   Public non-default CCOpt properties:
[03/23 17:47:31     79s]     cts_merge_clock_gates is set for at least one object
[03/23 17:47:31     79s]     cts_merge_clock_logic is set for at least one object
[03/23 17:47:31     79s]     route_type is set for at least one object
[03/23 17:47:31     79s]     source_driver is set for at least one object
[03/23 17:47:31     79s]     target_insertion_delay is set for at least one object
[03/23 17:47:31     79s]     target_max_trans is set for at least one object
[03/23 17:47:31     79s]     target_max_trans_sdc is set for at least one object
[03/23 17:47:31     79s]     target_skew is set for at least one object
[03/23 17:47:31     79s]     use_inverters is set for at least one object
[03/23 17:47:31     79s]   Private non-default CCOpt properties:
[03/23 17:47:31     79s]     cluster_when_starting_skewing: 1 (default: false)
[03/23 17:47:31     79s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/23 17:47:31     79s]     r2r_iterations: 5 (default: 1)
[03/23 17:47:31     79s] 
[03/23 17:47:31     79s] Trim Metal Layers:
[03/23 17:47:31     79s] LayerId::1 widthSet size::1
[03/23 17:47:31     79s] LayerId::2 widthSet size::1
[03/23 17:47:31     79s] LayerId::3 widthSet size::1
[03/23 17:47:31     79s] LayerId::4 widthSet size::1
[03/23 17:47:31     79s] LayerId::5 widthSet size::1
[03/23 17:47:31     79s] LayerId::6 widthSet size::1
[03/23 17:47:31     79s] LayerId::7 widthSet size::1
[03/23 17:47:31     79s] LayerId::8 widthSet size::1
[03/23 17:47:31     79s] Updating RC grid for preRoute extraction ...
[03/23 17:47:31     79s] eee: pegSigSF::1.070000
[03/23 17:47:31     79s] Initializing multi-corner resistance tables ...
[03/23 17:47:31     79s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:31     79s] eee: l::2 avDens::0.171316 usedTrk::832.596949 availTrk::4860.000000 sigTrk::832.596949
[03/23 17:47:31     79s] eee: l::3 avDens::0.187696 usedTrk::912.201382 availTrk::4860.000000 sigTrk::912.201382
[03/23 17:47:31     79s] eee: l::4 avDens::0.040674 usedTrk::197.673334 availTrk::4860.000000 sigTrk::197.673334
[03/23 17:47:31     79s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:31     79s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:31     79s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:31     79s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:31     79s] {RT rc-typ 0 4 4 0}
[03/23 17:47:31     79s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.095013 aWlH=0.000000 lMod=0 pMax=0.811200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:31     79s] Route type trimming info:
[03/23 17:47:31     79s]   No route type modifications were made.
[03/23 17:47:31     79s] AAE DB initialization (MEM=2658.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:47:31     79s] Start AAE Lib Loading. (MEM=2658.98)
[03/23 17:47:31     79s] End AAE Lib Loading. (MEM=2678.05 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 17:47:31     79s] End AAE Lib Interpolated Model. (MEM=2678.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000183
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000332
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000371
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000389
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000422
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.000469
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00103
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00111
[03/23 17:47:31     79s] (I)      Initializing Steiner engine. 
[03/23 17:47:31     79s] (I)      ================== Layers ==================
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:31     79s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:31     79s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00124
[03/23 17:47:31     79s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 17:47:31     79s] Original list had 8 cells:
[03/23 17:47:31     79s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:47:31     79s] Library trimming was not able to trim any cells:
[03/23 17:47:31     79s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00167
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00172
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00182
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00206
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00224
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00255
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00265
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00286
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.0037
[03/23 17:47:31     79s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 17:47:31     79s] Original list had 9 cells:
[03/23 17:47:31     79s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 17:47:31     79s] New trimmed list has 8 cells:
[03/23 17:47:31     79s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.0037
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.0037
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00374
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00439
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00513
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.0037
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00517
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00525
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00571
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00576
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00582
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00585
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00533
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00562
[03/23 17:47:31     79s] Accumulated time to calculate placeable region: 0.00562
[03/23 17:47:32     80s] Clock tree balancer configuration for clock_tree clk:
[03/23 17:47:32     80s] Non-default CCOpt properties:
[03/23 17:47:32     80s]   Public non-default CCOpt properties:
[03/23 17:47:32     80s]     cts_merge_clock_gates: true (default: false)
[03/23 17:47:32     80s]     cts_merge_clock_logic: true (default: false)
[03/23 17:47:32     80s]     route_type (leaf): default_route_type_leaf (default: default)
[03/23 17:47:32     80s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 17:47:32     80s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 17:47:32     80s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 17:47:32     80s]     use_inverters: true (default: auto)
[03/23 17:47:32     80s]   No private non-default CCOpt properties
[03/23 17:47:32     80s] For power domain auto-default:
[03/23 17:47:32     80s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:47:32     80s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 17:47:32     80s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 17:47:32     80s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 17:47:32     80s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 52898.400um^2
[03/23 17:47:32     80s] Top Routing info:
[03/23 17:47:32     80s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 17:47:32     80s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] Trunk Routing info:
[03/23 17:47:32     80s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:47:32     80s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] Leaf Routing info:
[03/23 17:47:32     80s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:47:32     80s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 17:47:32     80s]   Slew time target (leaf):    0.100ns
[03/23 17:47:32     80s]   Slew time target (trunk):   0.100ns
[03/23 17:47:32     80s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 17:47:32     80s]   Buffer unit delay: 0.084ns
[03/23 17:47:32     80s]   Buffer max distance: 540.378um
[03/23 17:47:32     80s] Fastest wire driving cells and distances:
[03/23 17:47:32     80s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 17:47:32     80s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 17:47:32     80s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 17:47:32     80s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Logic Sizing Table:
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] ----------------------------------------------------------
[03/23 17:47:32     80s] Cell    Instance count    Source    Eligible library cells
[03/23 17:47:32     80s] ----------------------------------------------------------
[03/23 17:47:32     80s]   (empty table)
[03/23 17:47:32     80s] ----------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:32     80s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:32     80s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 17:47:32     80s]   Sources:                     pin clk
[03/23 17:47:32     80s]   Total number of sinks:       716
[03/23 17:47:32     80s]   Delay constrained sinks:     716
[03/23 17:47:32     80s]   Constrains:                  default
[03/23 17:47:32     80s]   Non-leaf sinks:              0
[03/23 17:47:32     80s]   Ignore pins:                 0
[03/23 17:47:32     80s]  Timing corner worstDelay:setup.late:
[03/23 17:47:32     80s]   Skew target:                 0.100ns
[03/23 17:47:32     80s]   Insertion delay target:      0.100ns
[03/23 17:47:32     80s] Primary reporting skew groups are:
[03/23 17:47:32     80s] skew_group clk/typConstraintMode with 716 clock sinks
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Clock DAG stats initial state:
[03/23 17:47:32     80s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 17:47:32     80s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:32     80s]   misc counts      : r=1, pp=0
[03/23 17:47:32     80s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 17:47:32     80s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 17:47:32     80s] Clock DAG hash initial state: 13868481483935214933 13683212658867574497
[03/23 17:47:32     80s] CTS services accumulated run-time stats initial state:
[03/23 17:47:32     80s]   delay calculator: calls=7038, total_wall_time=0.127s, mean_wall_time=0.018ms
[03/23 17:47:32     80s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 17:47:32     80s]   steiner router: calls=7039, total_wall_time=0.037s, mean_wall_time=0.005ms
[03/23 17:47:32     80s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 17:47:32     80s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:47:32     80s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] M1       N            H          0.317         0.288         0.091
[03/23 17:47:32     80s] M2       Y            V          0.186         0.327         0.061
[03/23 17:47:32     80s] M3       Y            H          0.186         0.328         0.061
[03/23 17:47:32     80s] M4       Y            V          0.186         0.327         0.061
[03/23 17:47:32     80s] M5       N            H          0.186         0.328         0.061
[03/23 17:47:32     80s] M6       N            V          0.181         0.323         0.058
[03/23 17:47:32     80s] MQ       N            H          0.075         0.283         0.021
[03/23 17:47:32     80s] LM       N            V          0.068         0.289         0.020
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:47:32     80s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Layer information for route type default_route_type_leaf:
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:47:32     80s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] M1       N            H          0.317         0.213         0.068
[03/23 17:47:32     80s] M2       N            V          0.186         0.267         0.050
[03/23 17:47:32     80s] M3       Y            H          0.186         0.265         0.049
[03/23 17:47:32     80s] M4       Y            V          0.186         0.265         0.049
[03/23 17:47:32     80s] M5       N            H          0.186         0.263         0.049
[03/23 17:47:32     80s] M6       N            V          0.181         0.254         0.046
[03/23 17:47:32     80s] MQ       N            H          0.075         0.240         0.018
[03/23 17:47:32     80s] LM       N            V          0.068         0.231         0.016
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:47:32     80s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Layer information for route type default_route_type_nonleaf:
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:47:32     80s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] M1       N            H          0.317         0.213         0.068
[03/23 17:47:32     80s] M2       N            V          0.186         0.267         0.050
[03/23 17:47:32     80s] M3       Y            H          0.186         0.265         0.049
[03/23 17:47:32     80s] M4       Y            V          0.186         0.265         0.049
[03/23 17:47:32     80s] M5       N            H          0.186         0.263         0.049
[03/23 17:47:32     80s] M6       N            V          0.181         0.254         0.046
[03/23 17:47:32     80s] MQ       N            H          0.075         0.240         0.018
[03/23 17:47:32     80s] LM       N            V          0.068         0.231         0.016
[03/23 17:47:32     80s] --------------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Via selection for estimated routes (rule default):
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] ------------------------------------------------------------
[03/23 17:47:32     80s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 17:47:32     80s] Range                (Ohm)    (fF)     (fs)     Only
[03/23 17:47:32     80s] ------------------------------------------------------------
[03/23 17:47:32     80s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/23 17:47:32     80s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 17:47:32     80s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 17:47:32     80s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 17:47:32     80s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 17:47:32     80s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 17:47:32     80s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 17:47:32     80s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 17:47:32     80s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 17:47:32     80s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 17:47:32     80s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 17:47:32     80s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 17:47:32     80s] ------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 17:47:32     80s] No ideal or dont_touch nets found in the clock tree
[03/23 17:47:32     80s] No dont_touch hnets found in the clock tree
[03/23 17:47:32     80s] No dont_touch hpins found in the clock network.
[03/23 17:47:32     80s] Checking for illegal sizes of clock logic instances...
[03/23 17:47:32     80s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Filtering reasons for cell type: buffer
[03/23 17:47:32     80s] =======================================
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] Clock trees    Power domain    Reason                         Library cells
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Filtering reasons for cell type: inverter
[03/23 17:47:32     80s] =========================================
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] Clock trees    Power domain    Reason                         Library cells
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 17:47:32     80s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 17:47:32     80s]                                                                 INVXLTR }
[03/23 17:47:32     80s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.7)
[03/23 17:47:32     80s] CCOpt configuration status: all checks passed.
[03/23 17:47:32     80s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/23 17:47:32     80s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/23 17:47:32     80s]   No exclusion drivers are needed.
[03/23 17:47:32     80s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/23 17:47:32     80s] Antenna diode management...
[03/23 17:47:32     80s]   Found 0 antenna diodes in the clock trees.
[03/23 17:47:32     80s]   
[03/23 17:47:32     80s] Antenna diode management done.
[03/23 17:47:32     80s] Adding driver cells for primary IOs...
[03/23 17:47:32     80s]   
[03/23 17:47:32     80s]   ----------------------------------------------------------------------------------------------
[03/23 17:47:32     80s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/23 17:47:32     80s]   ----------------------------------------------------------------------------------------------
[03/23 17:47:32     80s]     (empty table)
[03/23 17:47:32     80s]   ----------------------------------------------------------------------------------------------
[03/23 17:47:32     80s]   
[03/23 17:47:32     80s]   
[03/23 17:47:32     80s] Adding driver cells for primary IOs done.
[03/23 17:47:32     80s] Adding driver cell for primary IO roots...
[03/23 17:47:32     80s] Adding driver cell for primary IO roots done.
[03/23 17:47:32     80s] Maximizing clock DAG abstraction...
[03/23 17:47:32     80s]   Removing clock DAG drivers
[03/23 17:47:32     80s] Maximizing clock DAG abstraction done.
[03/23 17:47:32     80s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:02.0)
[03/23 17:47:32     80s] Synthesizing clock trees...
[03/23 17:47:32     80s]   Preparing To Balance...
[03/23 17:47:32     80s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:32     80s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3045.3M, EPOCH TIME: 1679608052.961477
[03/23 17:47:32     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.003, MEM:3045.3M, EPOCH TIME: 1679608052.964391
[03/23 17:47:32     80s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:32     80s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:32     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:3035.8M, EPOCH TIME: 1679608052.964764
[03/23 17:47:32     80s] Processing tracks to init pin-track alignment.
[03/23 17:47:32     80s] z: 2, totalTracks: 1
[03/23 17:47:32     80s] z: 4, totalTracks: 1
[03/23 17:47:32     80s] z: 6, totalTracks: 1
[03/23 17:47:32     80s] z: 8, totalTracks: 1
[03/23 17:47:32     80s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:32     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3035.8M, EPOCH TIME: 1679608052.967698
[03/23 17:47:32     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:32     80s] OPERPROF:     Starting CMU at level 3, MEM:3099.8M, EPOCH TIME: 1679608052.981652
[03/23 17:47:32     80s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3131.8M, EPOCH TIME: 1679608052.985627
[03/23 17:47:32     80s] 
[03/23 17:47:32     80s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:32     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.019, MEM:3035.8M, EPOCH TIME: 1679608052.986624
[03/23 17:47:32     80s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3035.8M, EPOCH TIME: 1679608052.986728
[03/23 17:47:32     80s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3035.8M, EPOCH TIME: 1679608052.988672
[03/23 17:47:32     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3035.8MB).
[03/23 17:47:32     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.024, MEM:3035.8M, EPOCH TIME: 1679608052.989199
[03/23 17:47:32     80s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:32     80s]   Merging duplicate siblings in DAG...
[03/23 17:47:32     80s]     Clock DAG stats before merging:
[03/23 17:47:32     80s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 17:47:32     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:32     80s]       misc counts      : r=1, pp=0
[03/23 17:47:32     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 17:47:32     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 17:47:32     80s]     Clock DAG hash before merging: 13868481483935214933 13683212658867574497
[03/23 17:47:32     80s]     CTS services accumulated run-time stats before merging:
[03/23 17:47:32     80s]       delay calculator: calls=7038, total_wall_time=0.127s, mean_wall_time=0.018ms
[03/23 17:47:32     80s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 17:47:32     80s]       steiner router: calls=7039, total_wall_time=0.037s, mean_wall_time=0.005ms
[03/23 17:47:32     80s]     Resynthesising clock tree into netlist...
[03/23 17:47:32     80s]       Reset timing graph...
[03/23 17:47:32     80s] Ignoring AAE DB Resetting ...
[03/23 17:47:32     80s]       Reset timing graph done.
[03/23 17:47:32     80s]     Resynthesising clock tree into netlist done.
[03/23 17:47:32     80s]     Merging duplicate clock dag driver clones in DAG...
[03/23 17:47:32     80s]     Merging duplicate clock dag driver clones in DAG done.
[03/23 17:47:32     80s]     
[03/23 17:47:32     80s]     Disconnecting clock tree from netlist...
[03/23 17:47:32     80s]     Disconnecting clock tree from netlist done.
[03/23 17:47:32     80s]   Merging duplicate siblings in DAG done.
[03/23 17:47:32     80s]   Applying movement limits...
[03/23 17:47:32     80s]   Applying movement limits done.
[03/23 17:47:32     80s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:32     80s]   CCOpt::Phase::Construction...
[03/23 17:47:32     80s]   Stage::Clustering...
[03/23 17:47:32     80s]   Clustering...
[03/23 17:47:32     80s]     Clock DAG hash before 'Clustering': 13868481483935214933 13683212658867574497
[03/23 17:47:32     80s]     CTS services accumulated run-time stats before 'Clustering':
[03/23 17:47:32     80s]       delay calculator: calls=7038, total_wall_time=0.127s, mean_wall_time=0.018ms
[03/23 17:47:32     80s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 17:47:32     80s]       steiner router: calls=7039, total_wall_time=0.037s, mean_wall_time=0.005ms
[03/23 17:47:32     80s]     Initialize for clustering...
[03/23 17:47:32     80s]     Clock DAG stats before clustering:
[03/23 17:47:32     80s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/23 17:47:32     80s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:32     80s]       misc counts      : r=1, pp=0
[03/23 17:47:32     80s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/23 17:47:32     80s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/23 17:47:32     80s]     Clock DAG hash before clustering: 13868481483935214933 13683212658867574497
[03/23 17:47:32     80s]     CTS services accumulated run-time stats before clustering:
[03/23 17:47:32     80s]       delay calculator: calls=7038, total_wall_time=0.127s, mean_wall_time=0.018ms
[03/23 17:47:33     80s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/23 17:47:33     80s]       steiner router: calls=7039, total_wall_time=0.037s, mean_wall_time=0.005ms
[03/23 17:47:33     80s]     Computing max distances from locked parents...
[03/23 17:47:33     80s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/23 17:47:33     80s]     Computing max distances from locked parents done.
[03/23 17:47:33     80s]     Computing optimal clock node locations...
[03/23 17:47:33     80s]       Optimal path computation stats:
[03/23 17:47:33     80s]         Successful          : 0
[03/23 17:47:33     80s]         Unsuccessful        : 0
[03/23 17:47:33     80s]         Immovable           : 1
[03/23 17:47:33     80s]         lockedParentLocation: 0
[03/23 17:47:33     80s]       Unsuccessful details:
[03/23 17:47:33     80s]       
[03/23 17:47:33     80s]     Computing optimal clock node locations done.
[03/23 17:47:33     80s] End AAE Lib Interpolated Model. (MEM=3035.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:33     80s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:33     80s]     Bottom-up phase...
[03/23 17:47:33     80s]     Clustering bottom-up starting from leaves...
[03/23 17:47:33     80s]       Clustering clock_tree clk...
[03/23 17:47:33     81s]       Clustering clock_tree clk done.
[03/23 17:47:33     81s]     Clustering bottom-up starting from leaves done.
[03/23 17:47:33     81s]     Rebuilding the clock tree after clustering...
[03/23 17:47:33     81s]     Rebuilding the clock tree after clustering done.
[03/23 17:47:33     81s]     Clock DAG stats after bottom-up phase:
[03/23 17:47:33     81s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 17:47:33     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:33     81s]       misc counts      : r=1, pp=0
[03/23 17:47:33     81s]       cell areas       : b=0.000um^2, i=400.320um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=400.320um^2
[03/23 17:47:33     81s]       hp wire lengths  : top=0.000um, trunk=617.200um, leaf=1635.000um, total=2252.200um
[03/23 17:47:33     81s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/23 17:47:33     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 
[03/23 17:47:33     81s]     Clock DAG hash after bottom-up phase: 11151345039507680046 10073929630366814992
[03/23 17:47:33     81s]     CTS services accumulated run-time stats after bottom-up phase:
[03/23 17:47:33     81s]       delay calculator: calls=7966, total_wall_time=0.164s, mean_wall_time=0.021ms
[03/23 17:47:33     81s]       legalizer: calls=293, total_wall_time=0.004s, mean_wall_time=0.013ms
[03/23 17:47:33     81s]       steiner router: calls=7864, total_wall_time=0.168s, mean_wall_time=0.021ms
[03/23 17:47:33     81s]     Bottom-up phase done. (took cpu=0:00:00.8 real=0:00:00.5)
[03/23 17:47:33     81s]     Legalizing clock trees...
[03/23 17:47:33     81s]     Resynthesising clock tree into netlist...
[03/23 17:47:33     81s]       Reset timing graph...
[03/23 17:47:33     81s] Ignoring AAE DB Resetting ...
[03/23 17:47:33     81s]       Reset timing graph done.
[03/23 17:47:33     81s]     Resynthesising clock tree into netlist done.
[03/23 17:47:33     81s]     Commiting net attributes....
[03/23 17:47:33     81s]     Commiting net attributes. done.
[03/23 17:47:33     81s]     Leaving CCOpt scope - ClockRefiner...
[03/23 17:47:33     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3266.8M, EPOCH TIME: 1679608053.563741
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3038.8M, EPOCH TIME: 1679608053.570434
[03/23 17:47:33     81s]     Assigned high priority to 736 instances.
[03/23 17:47:33     81s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/23 17:47:33     81s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/23 17:47:33     81s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3038.8M, EPOCH TIME: 1679608053.574961
[03/23 17:47:33     81s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.575137
[03/23 17:47:33     81s] Processing tracks to init pin-track alignment.
[03/23 17:47:33     81s] z: 2, totalTracks: 1
[03/23 17:47:33     81s] z: 4, totalTracks: 1
[03/23 17:47:33     81s] z: 6, totalTracks: 1
[03/23 17:47:33     81s] z: 8, totalTracks: 1
[03/23 17:47:33     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:33     81s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3038.8M, EPOCH TIME: 1679608053.579718
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:33     81s] OPERPROF:       Starting CMU at level 4, MEM:3102.8M, EPOCH TIME: 1679608053.594630
[03/23 17:47:33     81s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:3134.8M, EPOCH TIME: 1679608053.598677
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:33     81s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.023, REAL:0.020, MEM:3038.8M, EPOCH TIME: 1679608053.599615
[03/23 17:47:33     81s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3038.8M, EPOCH TIME: 1679608053.599686
[03/23 17:47:33     81s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3038.8M, EPOCH TIME: 1679608053.602427
[03/23 17:47:33     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.8MB).
[03/23 17:47:33     81s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.031, REAL:0.028, MEM:3038.8M, EPOCH TIME: 1679608053.602974
[03/23 17:47:33     81s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.032, REAL:0.028, MEM:3038.8M, EPOCH TIME: 1679608053.603031
[03/23 17:47:33     81s] TDRefine: refinePlace mode is spiral
[03/23 17:47:33     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.6
[03/23 17:47:33     81s] OPERPROF: Starting RefinePlace at level 1, MEM:3038.8M, EPOCH TIME: 1679608053.603216
[03/23 17:47:33     81s] *** Starting refinePlace (0:01:22 mem=3038.8M) ***
[03/23 17:47:33     81s] Total net bbox length = 5.447e+04 (2.523e+04 2.924e+04) (ext = 2.211e+03)
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:33     81s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:33     81s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:33     81s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:33     81s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.608828
[03/23 17:47:33     81s] Starting refinePlace ...
[03/23 17:47:33     81s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:33     81s] One DDP V2 for no tweak run.
[03/23 17:47:33     81s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:33     81s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3105.8M, EPOCH TIME: 1679608053.625626
[03/23 17:47:33     81s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:47:33     81s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3105.8M, EPOCH TIME: 1679608053.625826
[03/23 17:47:33     81s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3105.8M, EPOCH TIME: 1679608053.626157
[03/23 17:47:33     81s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3105.8M, EPOCH TIME: 1679608053.626265
[03/23 17:47:33     81s] DDP markSite nrRow 79 nrJob 79
[03/23 17:47:33     81s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3105.8M, EPOCH TIME: 1679608053.626452
[03/23 17:47:33     81s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3105.8M, EPOCH TIME: 1679608053.626549
[03/23 17:47:33     81s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:3105.8M, EPOCH TIME: 1679608053.627869
[03/23 17:47:33     81s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:3105.8M, EPOCH TIME: 1679608053.627966
[03/23 17:47:33     81s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.001, REAL:0.000, MEM:3105.8M, EPOCH TIME: 1679608053.628300
[03/23 17:47:33     81s] ** Cut row section cpu time 0:00:00.0.
[03/23 17:47:33     81s]  ** Cut row section real time 0:00:00.0.
[03/23 17:47:33     81s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:3105.8M, EPOCH TIME: 1679608053.628474
[03/23 17:47:33     81s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 17:47:33     81s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3041.8MB) @(0:01:22 - 0:01:22).
[03/23 17:47:33     81s] Move report: preRPlace moves 159 insts, mean move: 2.20 um, max move: 7.60 um 
[03/23 17:47:33     81s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U211): (122.60, 154.60) --> (126.60, 158.20)
[03/23 17:47:33     81s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/23 17:47:33     81s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:33     81s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:47:33     81s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:33     81s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:33     81s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3041.8MB) @(0:01:22 - 0:01:22).
[03/23 17:47:33     81s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:33     81s] Move report: Detail placement moves 159 insts, mean move: 2.20 um, max move: 7.60 um 
[03/23 17:47:33     81s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U211): (122.60, 154.60) --> (126.60, 158.20)
[03/23 17:47:33     81s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3041.8MB
[03/23 17:47:33     81s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:33     81s]   maximum (X+Y) =         7.60 um
[03/23 17:47:33     81s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U211) with max move: (122.6, 154.6) -> (126.6, 158.2)
[03/23 17:47:33     81s]   mean    (X+Y) =         2.20 um
[03/23 17:47:33     81s] Summary Report:
[03/23 17:47:33     81s] Instances move: 159 (out of 2610 movable)
[03/23 17:47:33     81s] Instances flipped: 0
[03/23 17:47:33     81s] Mean displacement: 2.20 um
[03/23 17:47:33     81s] Max displacement: 7.60 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U211) (122.6, 154.6) -> (126.6, 158.2)
[03/23 17:47:33     81s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
[03/23 17:47:33     81s] Total instances moved : 159
[03/23 17:47:33     81s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.218, REAL:0.131, MEM:3041.8M, EPOCH TIME: 1679608053.740049
[03/23 17:47:33     81s] Total net bbox length = 5.460e+04 (2.530e+04 2.930e+04) (ext = 2.223e+03)
[03/23 17:47:33     81s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3041.8MB
[03/23 17:47:33     81s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3041.8MB) @(0:01:22 - 0:01:22).
[03/23 17:47:33     81s] *** Finished refinePlace (0:01:22 mem=3041.8M) ***
[03/23 17:47:33     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.6
[03/23 17:47:33     81s] OPERPROF: Finished RefinePlace at level 1, CPU:0.224, REAL:0.138, MEM:3041.8M, EPOCH TIME: 1679608053.741229
[03/23 17:47:33     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3041.8M, EPOCH TIME: 1679608053.741298
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2610).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.004, MEM:3038.8M, EPOCH TIME: 1679608053.745703
[03/23 17:47:33     81s]     ClockRefiner summary
[03/23 17:47:33     81s]     All clock instances: Moved 69, flipped 14 and cell swapped 0 (out of a total of 736).
[03/23 17:47:33     81s]     The largest move was 7.2 um for CTS_ccl_a_inv_00020.
[03/23 17:47:33     81s]     Non-sink clock instances: Moved 5, flipped 0 and cell swapped 0 (out of a total of 20).
[03/23 17:47:33     81s]     The largest move was 7.2 um for CTS_ccl_a_inv_00020.
[03/23 17:47:33     81s]     Clock sinks: Moved 64, flipped 14 and cell swapped 0 (out of a total of 716).
[03/23 17:47:33     81s]     The largest move was 6 um for buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG748_S1.
[03/23 17:47:33     81s]     Revert refine place priority changes on 0 instances.
[03/23 17:47:33     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.8M, EPOCH TIME: 1679608053.748863
[03/23 17:47:33     81s] Processing tracks to init pin-track alignment.
[03/23 17:47:33     81s] z: 2, totalTracks: 1
[03/23 17:47:33     81s] z: 4, totalTracks: 1
[03/23 17:47:33     81s] z: 6, totalTracks: 1
[03/23 17:47:33     81s] z: 8, totalTracks: 1
[03/23 17:47:33     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:33     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.751781
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:33     81s] OPERPROF:     Starting CMU at level 3, MEM:3102.8M, EPOCH TIME: 1679608053.765240
[03/23 17:47:33     81s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3134.8M, EPOCH TIME: 1679608053.768997
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:33     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.018, MEM:3038.8M, EPOCH TIME: 1679608053.770066
[03/23 17:47:33     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.770150
[03/23 17:47:33     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3038.8M, EPOCH TIME: 1679608053.772277
[03/23 17:47:33     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.8MB).
[03/23 17:47:33     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.024, MEM:3038.8M, EPOCH TIME: 1679608053.772862
[03/23 17:47:33     81s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 17:47:33     81s]     Disconnecting clock tree from netlist...
[03/23 17:47:33     81s]     Disconnecting clock tree from netlist done.
[03/23 17:47:33     81s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:33     81s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3038.8M, EPOCH TIME: 1679608053.774704
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:3038.8M, EPOCH TIME: 1679608053.782673
[03/23 17:47:33     81s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:33     81s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:33     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.8M, EPOCH TIME: 1679608053.783231
[03/23 17:47:33     81s] Processing tracks to init pin-track alignment.
[03/23 17:47:33     81s] z: 2, totalTracks: 1
[03/23 17:47:33     81s] z: 4, totalTracks: 1
[03/23 17:47:33     81s] z: 6, totalTracks: 1
[03/23 17:47:33     81s] z: 8, totalTracks: 1
[03/23 17:47:33     81s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:33     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.787971
[03/23 17:47:33     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:33     81s] OPERPROF:     Starting CMU at level 3, MEM:3102.8M, EPOCH TIME: 1679608053.812474
[03/23 17:47:33     81s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3134.8M, EPOCH TIME: 1679608053.815920
[03/23 17:47:33     81s] 
[03/23 17:47:33     81s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:33     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.030, MEM:3038.8M, EPOCH TIME: 1679608053.817922
[03/23 17:47:33     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3038.8M, EPOCH TIME: 1679608053.818029
[03/23 17:47:33     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3038.8M, EPOCH TIME: 1679608053.820741
[03/23 17:47:33     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.8MB).
[03/23 17:47:33     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:3038.8M, EPOCH TIME: 1679608053.821267
[03/23 17:47:33     81s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:33     81s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:33     81s] End AAE Lib Interpolated Model. (MEM=3038.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:33     81s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     Clock tree legalization - Histogram:
[03/23 17:47:33     81s]     ====================================
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     ------------------------------------
[03/23 17:47:33     81s]     Movement (um)        Number of cells
[03/23 17:47:33     81s]     ------------------------------------
[03/23 17:47:33     81s]     [4.4,5.33333)               1
[03/23 17:47:33     81s]     [5.33333,6.26667)           0
[03/23 17:47:33     81s]     [6.26667,7.2)               4
[03/23 17:47:33     81s]     ------------------------------------
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     Clock tree legalization - Top 10 Movements:
[03/23 17:47:33     81s]     ===========================================
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]     Movement (um)    Desired              Achieved             Node
[03/23 17:47:33     81s]                      location             location             
[03/23 17:47:33     81s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]          7.2         (109.000,71.800)     (109.000,79.000)     CTS_ccl_a_inv_00013 (a lib_cell CLKINVX20TR) at (109.000,79.000), in power domain auto-default
[03/23 17:47:33     81s]          7.2         (109.000,71.800)     (109.000,64.600)     CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (109.000,64.600), in power domain auto-default
[03/23 17:47:33     81s]          7.2         (7.000,7.000)        (7.000,14.200)       CTS_ccl_a_inv_00020 (a lib_cell CLKINVX20TR) at (7.000,14.200), in power domain auto-default
[03/23 17:47:33     81s]          6.8         (116.600,151.000)    (109.800,151.000)    CTS_ccl_a_inv_00015 (a lib_cell CLKINVX16TR) at (109.800,151.000), in power domain auto-default
[03/23 17:47:33     81s]          4.4         (112.200,215.800)    (116.600,215.800)    CTS_ccl_a_inv_00009 (a lib_cell CLKINVX20TR) at (116.600,215.800), in power domain auto-default
[03/23 17:47:33     81s]          0           (112.100,218.630)    (112.100,218.630)    CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (109.000,215.800), in power domain auto-default
[03/23 17:47:33     81s]          0           (112.100,67.430)     (112.100,67.430)     CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (109.000,64.600), in power domain auto-default
[03/23 17:47:33     81s]          0           (46.500,9.830)       (46.500,9.830)       CTS_ccl_a_inv_00018 (a lib_cell CLKINVX20TR) at (43.400,7.000), in power domain auto-default
[03/23 17:47:33     81s]          0           (10.100,9.830)       (10.100,9.830)       CTS_ccl_a_inv_00019 (a lib_cell CLKINVX20TR) at (7.000,7.000), in power domain auto-default
[03/23 17:47:33     81s]          0           (10.100,17.030)      (10.100,17.030)      CTS_ccl_a_inv_00020 (a lib_cell CLKINVX20TR) at (7.000,14.200), in power domain auto-default
[03/23 17:47:33     81s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]     
[03/23 17:47:33     81s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/23 17:47:33     81s]     Clock DAG stats after 'Clustering':
[03/23 17:47:33     81s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 17:47:33     81s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:33     81s]       misc counts      : r=1, pp=0
[03/23 17:47:33     81s]       cell areas       : b=0.000um^2, i=400.320um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=400.320um^2
[03/23 17:47:33     81s]       cell capacitance : b=0.000pF, i=0.559pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.559pF
[03/23 17:47:33     81s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:33     81s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.859pF, total=0.963pF
[03/23 17:47:33     81s]       wire lengths     : top=0.000um, trunk=673.200um, leaf=4923.791um, total=5596.991um
[03/23 17:47:33     81s]       hp wire lengths  : top=0.000um, trunk=621.600um, leaf=1637.400um, total=2259.000um
[03/23 17:47:33     81s]     Clock DAG net violations after 'Clustering':
[03/23 17:47:33     81s]       Remaining Transition : {count=1, worst=[0.073ns]} avg=0.073ns sd=0.000ns sum=0.073ns
[03/23 17:47:33     81s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/23 17:47:33     81s]       Trunk : target=0.100ns count=9 avg=0.069ns sd=0.043ns min=0.029ns max=0.173ns {4 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 17:47:33     81s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:33     81s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/23 17:47:33     81s]        Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 
[03/23 17:47:33     81s]     Clock DAG hash after 'Clustering': 5690454637389256674 1639520258883552756
[03/23 17:47:33     81s]     CTS services accumulated run-time stats after 'Clustering':
[03/23 17:47:33     81s]       delay calculator: calls=7987, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/23 17:47:33     81s]       legalizer: calls=353, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 17:47:33     81s]       steiner router: calls=7885, total_wall_time=0.185s, mean_wall_time=0.023ms
[03/23 17:47:33     81s]     Primary reporting skew groups after 'Clustering':
[03/23 17:47:33     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.257, max=0.301, avg=0.288, sd=0.010], skew [0.044 vs 0.100], 100% {0.257, 0.301} (wid=0.037 ws=0.021) (gid=0.266 gs=0.029)
[03/23 17:47:33     81s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:33     81s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG406_S1/CK
[03/23 17:47:33     81s]     Skew group summary after 'Clustering':
[03/23 17:47:33     81s]       skew_group clk/typConstraintMode: insertion delay [min=0.257, max=0.301, avg=0.288, sd=0.010], skew [0.044 vs 0.100], 100% {0.257, 0.301} (wid=0.037 ws=0.021) (gid=0.266 gs=0.029)
[03/23 17:47:33     81s]     Legalizer API calls during this step: 353 succeeded with high effort: 353 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:33     81s]   Clustering done. (took cpu=0:00:01.3 real=0:00:00.9)
[03/23 17:47:33     81s]   
[03/23 17:47:33     81s]   Post-Clustering Statistics Report
[03/23 17:47:33     81s]   =================================
[03/23 17:47:33     81s]   
[03/23 17:47:33     81s]   Fanout Statistics:
[03/23 17:47:33     81s]   
[03/23 17:47:33     81s]   -------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/23 17:47:33     81s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/23 17:47:33     81s]   -------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]   Trunk        10       2.100       1         4        1.449      {6 <= 1, 1 <= 3, 3 <= 4}
[03/23 17:47:33     81s]   Leaf         12      59.667      54        64        2.902      {1 <= 54, 2 <= 57, 4 <= 60, 4 <= 63, 1 <= 66}
[03/23 17:47:33     81s]   -------------------------------------------------------------------------------------------------------------
[03/23 17:47:33     81s]   
[03/23 17:47:33     81s]   Clustering Failure Statistics:
[03/23 17:47:33     81s]   
[03/23 17:47:33     81s]   ----------------------------------------------
[03/23 17:47:33     81s]   Net Type    Clusters    Clusters    Transition
[03/23 17:47:33     81s]               Tried       Failed      Failures
[03/23 17:47:33     81s]   ----------------------------------------------
[03/23 17:47:33     81s]   Trunk          20           6            6
[03/23 17:47:33     82s]   Leaf          101          29           29
[03/23 17:47:33     82s]   ----------------------------------------------
[03/23 17:47:33     82s]   
[03/23 17:47:33     82s]   Clustering Partition Statistics:
[03/23 17:47:33     82s]   
[03/23 17:47:33     82s]   -------------------------------------------------------------------------------------
[03/23 17:47:33     82s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[03/23 17:47:33     82s]               Fraction    Fraction    Count        Size       Size    Size    Size
[03/23 17:47:33     82s]   -------------------------------------------------------------------------------------
[03/23 17:47:33     82s]   Trunk        0.000       1.000          5          3.800      1      12       4.764
[03/23 17:47:33     82s]   Leaf         0.000       1.000          1        716.000    716     716       0.000
[03/23 17:47:33     82s]   -------------------------------------------------------------------------------------
[03/23 17:47:33     82s]   
[03/23 17:47:33     82s]   
[03/23 17:47:33     82s]   Looking for fanout violations...
[03/23 17:47:33     82s]   Looking for fanout violations done.
[03/23 17:47:33     82s]   CongRepair After Initial Clustering...
[03/23 17:47:33     82s]   Reset timing graph...
[03/23 17:47:33     82s] Ignoring AAE DB Resetting ...
[03/23 17:47:33     82s]   Reset timing graph done.
[03/23 17:47:33     82s]   Leaving CCOpt scope - Early Global Route...
[03/23 17:47:33     82s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3267.8M, EPOCH TIME: 1679608053.892803
[03/23 17:47:33     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 17:47:33     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     82s] All LLGs are deleted
[03/23 17:47:33     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:33     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3267.8M, EPOCH TIME: 1679608053.897315
[03/23 17:47:33     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3267.8M, EPOCH TIME: 1679608053.897608
[03/23 17:47:33     82s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.012, REAL:0.007, MEM:3038.8M, EPOCH TIME: 1679608053.899736
[03/23 17:47:33     82s]   Clock implementation routing...
[03/23 17:47:33     82s] Net route status summary:
[03/23 17:47:33     82s]   Clock:        21 (unrouted=21, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:33     82s]   Non-clock:  5611 (unrouted=2955, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:33     82s]     Routing using eGR only...
[03/23 17:47:33     82s]       Early Global Route - eGR only step...
[03/23 17:47:33     82s] (ccopt eGR): There are 21 nets to be routed. 0 nets have skip routing designation.
[03/23 17:47:33     82s] (ccopt eGR): There are 21 nets for routing of which 21 have one or more fixed wires.
[03/23 17:47:33     82s] (ccopt eGR): Start to route 21 all nets
[03/23 17:47:33     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:33     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:33     82s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3038.78 MB )
[03/23 17:47:33     82s] (I)      ================== Layers ==================
[03/23 17:47:33     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:33     82s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:33     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:33     82s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:33     82s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:33     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:33     82s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:33     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:33     82s] (I)      Started Import and model ( Curr Mem: 3038.78 MB )
[03/23 17:47:33     82s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:33     82s] (I)      == Non-default Options ==
[03/23 17:47:33     82s] (I)      Clean congestion better                            : true
[03/23 17:47:33     82s] (I)      Estimate vias on DPT layer                         : true
[03/23 17:47:33     82s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 17:47:33     82s] (I)      Layer constraints as soft constraints              : true
[03/23 17:47:33     82s] (I)      Soft top layer                                     : true
[03/23 17:47:33     82s] (I)      Skip prospective layer relax nets                  : true
[03/23 17:47:33     82s] (I)      Better NDR handling                                : true
[03/23 17:47:33     82s] (I)      Improved NDR modeling in LA                        : true
[03/23 17:47:33     82s] (I)      Routing cost fix for NDR handling                  : true
[03/23 17:47:33     82s] (I)      Block tracks for preroutes                         : true
[03/23 17:47:33     82s] (I)      Assign IRoute by net group key                     : true
[03/23 17:47:33     82s] (I)      Block unroutable channels                          : true
[03/23 17:47:33     82s] (I)      Block unroutable channels 3D                       : true
[03/23 17:47:33     82s] (I)      Bound layer relaxed segment wl                     : true
[03/23 17:47:33     82s] (I)      Blocked pin reach length threshold                 : 2
[03/23 17:47:33     82s] (I)      Check blockage within NDR space in TA              : true
[03/23 17:47:33     82s] (I)      Skip must join for term with via pillar            : true
[03/23 17:47:33     82s] (I)      Model find APA for IO pin                          : true
[03/23 17:47:33     82s] (I)      On pin location for off pin term                   : true
[03/23 17:47:33     82s] (I)      Handle EOL spacing                                 : true
[03/23 17:47:33     82s] (I)      Merge PG vias by gap                               : true
[03/23 17:47:33     82s] (I)      Maximum routing layer                              : 4
[03/23 17:47:33     82s] (I)      Route selected nets only                           : true
[03/23 17:47:33     82s] (I)      Refine MST                                         : true
[03/23 17:47:33     82s] (I)      Honor PRL                                          : true
[03/23 17:47:33     82s] (I)      Strong congestion aware                            : true
[03/23 17:47:33     82s] (I)      Improved initial location for IRoutes              : true
[03/23 17:47:33     82s] (I)      Multi panel TA                                     : true
[03/23 17:47:33     82s] (I)      Penalize wire overlap                              : true
[03/23 17:47:33     82s] (I)      Expand small instance blockage                     : true
[03/23 17:47:33     82s] (I)      Reduce via in TA                                   : true
[03/23 17:47:33     82s] (I)      SS-aware routing                                   : true
[03/23 17:47:33     82s] (I)      Improve tree edge sharing                          : true
[03/23 17:47:33     82s] (I)      Improve 2D via estimation                          : true
[03/23 17:47:33     82s] (I)      Refine Steiner tree                                : true
[03/23 17:47:33     82s] (I)      Build spine tree                                   : true
[03/23 17:47:33     82s] (I)      Model pass through capacity                        : true
[03/23 17:47:33     82s] (I)      Extend blockages by a half GCell                   : true
[03/23 17:47:33     82s] (I)      Consider pin shapes                                : true
[03/23 17:47:33     82s] (I)      Consider pin shapes for all nodes                  : true
[03/23 17:47:33     82s] (I)      Consider NR APA                                    : true
[03/23 17:47:33     82s] (I)      Consider IO pin shape                              : true
[03/23 17:47:33     82s] (I)      Fix pin connection bug                             : true
[03/23 17:47:33     82s] (I)      Consider layer RC for local wires                  : true
[03/23 17:47:33     82s] (I)      Route to clock mesh pin                            : true
[03/23 17:47:33     82s] (I)      LA-aware pin escape length                         : 2
[03/23 17:47:33     82s] (I)      Connect multiple ports                             : true
[03/23 17:47:33     82s] (I)      Split for must join                                : true
[03/23 17:47:33     82s] (I)      Number of threads                                  : 6
[03/23 17:47:33     82s] (I)      Routing effort level                               : 10000
[03/23 17:47:33     82s] (I)      Prefer layer length threshold                      : 8
[03/23 17:47:33     82s] (I)      Overflow penalty cost                              : 10
[03/23 17:47:33     82s] (I)      A-star cost                                        : 0.300000
[03/23 17:47:33     82s] (I)      Misalignment cost                                  : 10.000000
[03/23 17:47:33     82s] (I)      Threshold for short IRoute                         : 6
[03/23 17:47:33     82s] (I)      Via cost during post routing                       : 1.000000
[03/23 17:47:33     82s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 17:47:33     82s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 17:47:33     82s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 17:47:33     82s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 17:47:33     82s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 17:47:33     82s] (I)      PG-aware similar topology routing                  : true
[03/23 17:47:33     82s] (I)      Maze routing via cost fix                          : true
[03/23 17:47:33     82s] (I)      Apply PRL on PG terms                              : true
[03/23 17:47:33     82s] (I)      Apply PRL on obs objects                           : true
[03/23 17:47:33     82s] (I)      Handle range-type spacing rules                    : true
[03/23 17:47:33     82s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 17:47:33     82s] (I)      Parallel spacing query fix                         : true
[03/23 17:47:33     82s] (I)      Force source to root IR                            : true
[03/23 17:47:33     82s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 17:47:33     82s] (I)      Do not relax to DPT layer                          : true
[03/23 17:47:33     82s] (I)      No DPT in post routing                             : true
[03/23 17:47:33     82s] (I)      Modeling PG via merging fix                        : true
[03/23 17:47:33     82s] (I)      Shield aware TA                                    : true
[03/23 17:47:33     82s] (I)      Strong shield aware TA                             : true
[03/23 17:47:33     82s] (I)      Overflow calculation fix in LA                     : true
[03/23 17:47:33     82s] (I)      Post routing fix                                   : true
[03/23 17:47:33     82s] (I)      Strong post routing                                : true
[03/23 17:47:33     82s] (I)      Access via pillar from top                         : true
[03/23 17:47:33     82s] (I)      NDR via pillar fix                                 : true
[03/23 17:47:33     82s] (I)      Violation on path threshold                        : 1
[03/23 17:47:33     82s] (I)      Pass through capacity modeling                     : true
[03/23 17:47:33     82s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 17:47:33     82s] (I)      Select term pin box for io pin                     : true
[03/23 17:47:33     82s] (I)      Penalize NDR sharing                               : true
[03/23 17:47:33     82s] (I)      Enable special modeling                            : false
[03/23 17:47:33     82s] (I)      Keep fixed segments                                : true
[03/23 17:47:33     82s] (I)      Reorder net groups by key                          : true
[03/23 17:47:33     82s] (I)      Increase net scenic ratio                          : true
[03/23 17:47:33     82s] (I)      Method to set GCell size                           : row
[03/23 17:47:33     82s] (I)      Connect multiple ports and must join fix           : true
[03/23 17:47:33     82s] (I)      Avoid high resistance layers                       : true
[03/23 17:47:33     82s] (I)      Model find APA for IO pin fix                      : true
[03/23 17:47:33     82s] (I)      Avoid connecting non-metal layers                  : true
[03/23 17:47:33     82s] (I)      Use track pitch for NDR                            : true
[03/23 17:47:33     82s] (I)      Enable layer relax to lower layer                  : true
[03/23 17:47:33     82s] (I)      Enable layer relax to upper layer                  : true
[03/23 17:47:33     82s] (I)      Top layer relaxation fix                           : true
[03/23 17:47:33     82s] (I)      Handle non-default track width                     : false
[03/23 17:47:33     82s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:33     82s] (I)      Use row-based GCell size
[03/23 17:47:33     82s] (I)      Use row-based GCell align
[03/23 17:47:33     82s] (I)      layer 0 area = 89000
[03/23 17:47:33     82s] (I)      layer 1 area = 120000
[03/23 17:47:33     82s] (I)      layer 2 area = 120000
[03/23 17:47:33     82s] (I)      layer 3 area = 120000
[03/23 17:47:33     82s] (I)      GCell unit size   : 3600
[03/23 17:47:33     82s] (I)      GCell multiplier  : 1
[03/23 17:47:33     82s] (I)      GCell row height  : 3600
[03/23 17:47:33     82s] (I)      Actual row height : 3600
[03/23 17:47:33     82s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:33     82s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:33     82s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:33     82s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:33     82s] (I)      ============== Default via ===============
[03/23 17:47:33     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:33     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:33     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:33     82s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:33     82s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:47:33     82s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:33     82s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:33     82s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:47:33     82s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:33     82s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:33     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:33     82s] [NR-eGR] Read 56 PG shapes
[03/23 17:47:33     82s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:33     82s] [NR-eGR] Read 0 other shapes
[03/23 17:47:33     82s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:33     82s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:33     82s] [NR-eGR] #PG Blockages       : 56
[03/23 17:47:33     82s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:33     82s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:33     82s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:33     82s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:33     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:33     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:47:33     82s] [NR-eGR] Read 2677 nets ( ignored 2656 )
[03/23 17:47:33     82s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 17:47:33     82s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:33     82s] (I)      Read Num Blocks=2173  Num Prerouted Wires=0  Num CS=0
[03/23 17:47:33     82s] (I)      Layer 1 (V) : #blockages 741 : #preroutes 0
[03/23 17:47:33     82s] (I)      Layer 2 (H) : #blockages 1072 : #preroutes 0
[03/23 17:47:33     82s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:47:33     82s] (I)      Moved 1 terms for better access 
[03/23 17:47:33     82s] (I)      Number of ignored nets                =      0
[03/23 17:47:33     82s] (I)      Number of connected nets              =      0
[03/23 17:47:33     82s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of clock nets                  =     21.  Ignored: No
[03/23 17:47:33     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:33     82s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:33     82s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:33     82s] [NR-eGR] There are 21 clock nets ( 21 with NDR ).
[03/23 17:47:33     82s] (I)      Ndr track 0 does not exist
[03/23 17:47:33     82s] (I)      Ndr track 0 does not exist
[03/23 17:47:33     82s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:33     82s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:33     82s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:33     82s] (I)      Site width          :   400  (dbu)
[03/23 17:47:33     82s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:33     82s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:33     82s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:33     82s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:33     82s] (I)      Grid                :    55    83     4
[03/23 17:47:33     82s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:33     82s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:33     82s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:33     82s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:33     82s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:33     82s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:33     82s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:33     82s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:33     82s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:33     82s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:33     82s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:34     82s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:34     82s] (I)      --------------------------------------------------------
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:34     82s] [NR-eGR] Rule id: 0  Nets: 21
[03/23 17:47:34     82s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:34     82s] (I)                    Layer    2    3    4 
[03/23 17:47:34     82s] (I)                    Pitch  800  800  800 
[03/23 17:47:34     82s] (I)             #Used tracks    2    2    2 
[03/23 17:47:34     82s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:34     82s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:47:34     82s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:34     82s] (I)                    Layer    2    3    4 
[03/23 17:47:34     82s] (I)                    Pitch  400  400  400 
[03/23 17:47:34     82s] (I)             #Used tracks    1    1    1 
[03/23 17:47:34     82s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:34     82s] [NR-eGR] ========================================
[03/23 17:47:34     82s] [NR-eGR] 
[03/23 17:47:34     82s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:34     82s] (I)      |     2 |   41417 |    10021 |        24.20% |
[03/23 17:47:34     82s] (I)      |     3 |   41195 |    20862 |        50.64% |
[03/23 17:47:34     82s] (I)      |     4 |   41417 |    18343 |        44.29% |
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3030.78 MB )
[03/23 17:47:34     82s] (I)      Reset routing kernel
[03/23 17:47:34     82s] (I)      Started Global Routing ( Curr Mem: 3030.78 MB )
[03/23 17:47:34     82s] (I)      totalPins=757  totalGlobalPin=757 (100.00%)
[03/23 17:47:34     82s] (I)      total 2D Cap : 48514 = (23158 H, 25356 V)
[03/23 17:47:34     82s] [NR-eGR] Layer group 1: route 21 net(s) in layer range [3, 4]
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1a Route ============
[03/23 17:47:34     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 119
[03/23 17:47:34     82s] (I)      Usage: 1619 = (788 H, 831 V) = (3.40% H, 3.28% V) = (2.837e+03um H, 2.992e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1b Route ============
[03/23 17:47:34     82s] (I)      Usage: 1616 = (787 H, 829 V) = (3.40% H, 3.27% V) = (2.833e+03um H, 2.984e+03um V)
[03/23 17:47:34     82s] (I)      Overflow of layer group 1: 3.32% H + 3.04% V. EstWL: 5.817600e+03um
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1c Route ============
[03/23 17:47:34     82s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:34     82s] (I)      Usage: 1616 = (787 H, 829 V) = (3.40% H, 3.27% V) = (2.833e+03um H, 2.984e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1d Route ============
[03/23 17:47:34     82s] (I)      Usage: 1630 = (794 H, 836 V) = (3.43% H, 3.30% V) = (2.858e+03um H, 3.010e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1e Route ============
[03/23 17:47:34     82s] (I)      Usage: 1633 = (799 H, 834 V) = (3.45% H, 3.29% V) = (2.876e+03um H, 3.002e+03um V)
[03/23 17:47:34     82s] [NR-eGR] Early Global Route overflow of layer group 1: 3.24% H + 3.26% V. EstWL: 5.878800e+03um
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1f Route ============
[03/23 17:47:34     82s] (I)      Usage: 1843 = (888 H, 955 V) = (3.83% H, 3.77% V) = (3.197e+03um H, 3.438e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1g Route ============
[03/23 17:47:34     82s] (I)      Usage: 958 = (474 H, 484 V) = (2.05% H, 1.91% V) = (1.706e+03um H, 1.742e+03um V)
[03/23 17:47:34     82s] (I)      #Nets         : 21
[03/23 17:47:34     82s] (I)      #Relaxed nets : 20
[03/23 17:47:34     82s] (I)      Wire length   : 2
[03/23 17:47:34     82s] [NR-eGR] Create a new net group with 20 nets and layer range [2, 4]
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1h Route ============
[03/23 17:47:34     82s] (I)      Usage: 953 = (472 H, 481 V) = (2.04% H, 1.90% V) = (1.699e+03um H, 1.732e+03um V)
[03/23 17:47:34     82s] (I)      total 2D Cap : 88223 = (23158 H, 65065 V)
[03/23 17:47:34     82s] [NR-eGR] Layer group 2: route 20 net(s) in layer range [2, 4]
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1a Route ============
[03/23 17:47:34     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 129
[03/23 17:47:34     82s] (I)      Usage: 3724 = (1772 H, 1952 V) = (7.65% H, 3.00% V) = (6.379e+03um H, 7.027e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1b Route ============
[03/23 17:47:34     82s] (I)      Usage: 3724 = (1772 H, 1952 V) = (7.65% H, 3.00% V) = (6.379e+03um H, 7.027e+03um V)
[03/23 17:47:34     82s] (I)      Overflow of layer group 2: 3.52% H + 0.03% V. EstWL: 1.340640e+04um
[03/23 17:47:34     82s] (I)      Congestion metric : 3.52%H 0.03%V, 3.55%HV
[03/23 17:47:34     82s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1c Route ============
[03/23 17:47:34     82s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:34     82s] (I)      Usage: 3728 = (1772 H, 1956 V) = (7.65% H, 3.01% V) = (6.379e+03um H, 7.042e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1d Route ============
[03/23 17:47:34     82s] (I)      Usage: 4010 = (1713 H, 2297 V) = (7.40% H, 3.53% V) = (6.167e+03um H, 8.269e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1e Route ============
[03/23 17:47:34     82s] (I)      Usage: 4146 = (1713 H, 2433 V) = (7.40% H, 3.74% V) = (6.167e+03um H, 8.759e+03um V)
[03/23 17:47:34     82s] [NR-eGR] Early Global Route overflow of layer group 2: 4.03% H + 0.03% V. EstWL: 1.492560e+04um
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1f Route ============
[03/23 17:47:34     82s] (I)      Usage: 4258 = (1713 H, 2545 V) = (7.40% H, 3.91% V) = (6.167e+03um H, 9.162e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1g Route ============
[03/23 17:47:34     82s] (I)      Usage: 4084 = (1702 H, 2382 V) = (7.35% H, 3.66% V) = (6.127e+03um H, 8.575e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1h Route ============
[03/23 17:47:34     82s] (I)      Usage: 4081 = (1704 H, 2377 V) = (7.36% H, 3.65% V) = (6.134e+03um H, 8.557e+03um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:34     82s] [NR-eGR]                        OverCon           OverCon            
[03/23 17:47:34     82s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 17:47:34     82s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 17:47:34     82s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:34     82s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:34     82s] [NR-eGR]      M3 ( 3)        15( 0.34%)         3( 0.07%)   ( 0.41%) 
[03/23 17:47:34     82s] [NR-eGR]      M4 ( 4)         7( 0.16%)         0( 0.00%)   ( 0.16%) 
[03/23 17:47:34     82s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR]        Total        22( 0.17%)         3( 0.02%)   ( 0.19%) 
[03/23 17:47:34     82s] [NR-eGR] 
[03/23 17:47:34     82s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.22 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      total 2D Cap : 96251 = (28655 H, 67596 V)
[03/23 17:47:34     82s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.02% V
[03/23 17:47:34     82s] (I)      ============= Track Assignment ============
[03/23 17:47:34     82s] (I)      Started Track Assignment (6T) ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:34     82s] (I)      Run Multi-thread track assignment
[03/23 17:47:34     82s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Started Export ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:34     82s] [NR-eGR] -------------------------------
[03/23 17:47:34     82s] [NR-eGR]  M1  (1H)             0   9437 
[03/23 17:47:34     82s] [NR-eGR]  M2  (2V)         29435  14435 
[03/23 17:47:34     82s] [NR-eGR]  M3  (3H)         31158    993 
[03/23 17:47:34     82s] [NR-eGR]  M4  (4V)          8362      0 
[03/23 17:47:34     82s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:34     82s] [NR-eGR] -------------------------------
[03/23 17:47:34     82s] [NR-eGR]      Total        68955  24865 
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total half perimeter of net bounding box: 54602um
[03/23 17:47:34     82s] [NR-eGR] Total length: 68955um, number of vias: 24865
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total eGR-routed clock nets wire length: 7509um, number of vias: 2253
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Report for selected net(s) only.
[03/23 17:47:34     82s] [NR-eGR]             Length (um)  Vias 
[03/23 17:47:34     82s] [NR-eGR] ------------------------------
[03/23 17:47:34     82s] [NR-eGR]  M1  (1H)             0   756 
[03/23 17:47:34     82s] [NR-eGR]  M2  (2V)          2719  1119 
[03/23 17:47:34     82s] [NR-eGR]  M3  (3H)          2706   378 
[03/23 17:47:34     82s] [NR-eGR]  M4  (4V)          2084     0 
[03/23 17:47:34     82s] [NR-eGR]  M5  (5H)             0     0 
[03/23 17:47:34     82s] [NR-eGR]  M6  (6V)             0     0 
[03/23 17:47:34     82s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 17:47:34     82s] [NR-eGR]  LM  (8V)             0     0 
[03/23 17:47:34     82s] [NR-eGR] ------------------------------
[03/23 17:47:34     82s] [NR-eGR]      Total         7509  2253 
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total half perimeter of net bounding box: 2295um
[03/23 17:47:34     82s] [NR-eGR] Total length: 7509um, number of vias: 2253
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total routed clock nets wire length: 7509um, number of vias: 2253
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.32 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:34     82s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:34     82s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:34     82s] (I)       Early Global Route kernel                   100.00%  60.48 sec  60.80 sec  0.32 sec  0.36 sec 
[03/23 17:47:34     82s] (I)       +-Import and model                           14.47%  60.49 sec  60.54 sec  0.05 sec  0.05 sec 
[03/23 17:47:34     82s] (I)       | +-Create place DB                           3.47%  60.49 sec  60.50 sec  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | | +-Import place data                       3.41%  60.49 sec  60.50 sec  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read instances and placement          1.13%  60.49 sec  60.50 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read nets                             2.17%  60.50 sec  60.50 sec  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | +-Create route DB                           8.20%  60.50 sec  60.53 sec  0.03 sec  0.03 sec 
[03/23 17:47:34     82s] (I)       | | +-Import route data (6T)                  6.14%  60.51 sec  60.53 sec  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.23%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read routing blockages              0.00%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read instance blockages             0.24%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read PG blockages                   0.32%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read clock blockages                0.03%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read other blockages                0.04%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read halo blockages                 0.01%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Read boundary cut boxes             0.00%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read blackboxes                       0.02%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read prerouted                        0.28%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read unlegalized nets                 0.07%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Read nets                             0.06%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Set up via pillars                    0.00%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Initialize 3D grid graph              0.04%  60.52 sec  60.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Model blockage capacity               0.90%  60.52 sec  60.53 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Initialize 3D capacity              0.74%  60.52 sec  60.53 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Move terms for access (6T)            0.58%  60.53 sec  60.53 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Read aux data                             0.00%  60.53 sec  60.53 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Others data preparation                   0.05%  60.53 sec  60.53 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Create route kernel                       2.35%  60.53 sec  60.54 sec  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       +-Global Routing                             69.25%  60.54 sec  60.76 sec  0.22 sec  0.26 sec 
[03/23 17:47:34     82s] (I)       | +-Initialization                            0.03%  60.54 sec  60.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Net group 1                              30.13%  60.54 sec  60.63 sec  0.10 sec  0.10 sec 
[03/23 17:47:34     82s] (I)       | | +-Generate topology (6T)                  0.75%  60.54 sec  60.54 sec  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1a                                1.15%  60.54 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Pattern routing (6T)                  0.56%  60.54 sec  60.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  60.54 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1b                                0.76%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Monotonic routing (6T)                0.59%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1c                                0.40%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Two level Routing                     0.33%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Two Level Routing (Strong)          0.09%  60.55 sec  60.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1d                               16.36%  60.55 sec  60.60 sec  0.05 sec  0.06 sec 
[03/23 17:47:34     82s] (I)       | | | +-Detoured routing (6T)                16.26%  60.55 sec  60.60 sec  0.05 sec  0.06 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1e                                0.35%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Route legalization                    0.22%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Legalize Blockage Violations        0.16%  60.60 sec  60.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1f                                7.42%  60.60 sec  60.63 sec  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)       | | | +-Congestion clean                      7.34%  60.60 sec  60.63 sec  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1g                                0.69%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Post Routing                          0.63%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1h                                0.07%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Post Routing                          0.01%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Layer assignment (6T)                   1.05%  60.63 sec  60.63 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Net group 2                              38.21%  60.63 sec  60.75 sec  0.12 sec  0.15 sec 
[03/23 17:47:34     82s] (I)       | | +-Generate topology (6T)                  0.41%  60.63 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1a                                0.89%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Pattern routing (6T)                  0.56%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Add via demand to 2D                  0.02%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1b                                0.74%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Monotonic routing (6T)                0.51%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1c                                0.53%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Two level Routing                     0.46%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  60.64 sec  60.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1d                               16.40%  60.64 sec  60.70 sec  0.05 sec  0.07 sec 
[03/23 17:47:34     82s] (I)       | | | +-Detoured routing (6T)                16.32%  60.64 sec  60.70 sec  0.05 sec  0.07 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1e                                0.33%  60.70 sec  60.70 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Route legalization                    0.22%  60.70 sec  60.70 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | | +-Legalize Blockage Violations        0.18%  60.70 sec  60.70 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1f                               12.92%  60.70 sec  60.74 sec  0.04 sec  0.04 sec 
[03/23 17:47:34     82s] (I)       | | | +-Congestion clean                     12.84%  60.70 sec  60.74 sec  0.04 sec  0.04 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1g                                0.98%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Post Routing                          0.89%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Phase 1h                                0.62%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | | +-Post Routing                          0.53%  60.74 sec  60.74 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Layer assignment (6T)                   2.85%  60.74 sec  60.75 sec  0.01 sec  0.02 sec 
[03/23 17:47:34     82s] (I)       +-Export 3D cong map                          0.24%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Export 2D cong map                        0.06%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       +-Extract Global 3D Wires                     0.01%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       +-Track Assignment (6T)                       1.42%  60.76 sec  60.76 sec  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | +-Initialization                            0.01%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Track Assignment Kernel                   1.26%  60.76 sec  60.76 sec  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | +-Free Memory                               0.00%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       +-Export                                      9.98%  60.76 sec  60.79 sec  0.03 sec  0.03 sec 
[03/23 17:47:34     82s] (I)       | +-Export DB wires                           1.92%  60.76 sec  60.77 sec  0.01 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Export all nets (6T)                    0.42%  60.76 sec  60.76 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | | +-Set wire vias (6T)                      1.38%  60.76 sec  60.77 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       | +-Report wirelength                         6.12%  60.77 sec  60.79 sec  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)       | +-Update net boxes                          1.71%  60.79 sec  60.79 sec  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)       | +-Update timing                             0.00%  60.79 sec  60.79 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)       +-Postprocess design                          0.18%  60.79 sec  60.80 sec  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)      ======================= Summary by functions ========================
[03/23 17:47:34     82s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:34     82s] (I)      ---------------------------------------------------------------------
[03/23 17:47:34     82s] (I)        0  Early Global Route kernel           100.00%  0.32 sec  0.36 sec 
[03/23 17:47:34     82s] (I)        1  Global Routing                       69.25%  0.22 sec  0.26 sec 
[03/23 17:47:34     82s] (I)        1  Import and model                     14.47%  0.05 sec  0.05 sec 
[03/23 17:47:34     82s] (I)        1  Export                                9.98%  0.03 sec  0.03 sec 
[03/23 17:47:34     82s] (I)        1  Track Assignment (6T)                 1.42%  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        1  Export 3D cong map                    0.24%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        1  Postprocess design                    0.18%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Net group 2                          38.21%  0.12 sec  0.15 sec 
[03/23 17:47:34     82s] (I)        2  Net group 1                          30.13%  0.10 sec  0.10 sec 
[03/23 17:47:34     82s] (I)        2  Create route DB                       8.20%  0.03 sec  0.03 sec 
[03/23 17:47:34     82s] (I)        2  Report wirelength                     6.12%  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)        2  Create place DB                       3.47%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        2  Create route kernel                   2.35%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        2  Export DB wires                       1.92%  0.01 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Update net boxes                      1.71%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        2  Track Assignment Kernel               1.26%  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        2  Export 2D cong map                    0.06%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Initialization                        0.05%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1d                             32.77%  0.10 sec  0.12 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1f                             20.35%  0.06 sec  0.06 sec 
[03/23 17:47:34     82s] (I)        3  Import route data (6T)                6.14%  0.02 sec  0.02 sec 
[03/23 17:47:34     82s] (I)        3  Layer assignment (6T)                 3.89%  0.01 sec  0.03 sec 
[03/23 17:47:34     82s] (I)        3  Import place data                     3.41%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1a                              2.05%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1g                              1.68%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1b                              1.50%  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        3  Set wire vias (6T)                    1.38%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        3  Generate topology (6T)                1.16%  0.00 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1c                              0.94%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1h                              0.69%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        3  Phase 1e                              0.68%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        3  Export all nets (6T)                  0.42%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Detoured routing (6T)                32.58%  0.10 sec  0.12 sec 
[03/23 17:47:34     82s] (I)        4  Congestion clean                     20.17%  0.06 sec  0.06 sec 
[03/23 17:47:34     82s] (I)        4  Read nets                             2.23%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        4  Post Routing                          2.06%  0.01 sec  0.01 sec 
[03/23 17:47:34     82s] (I)        4  Read blockages ( Layer 2-4 )          1.23%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Read instances and placement          1.13%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Pattern routing (6T)                  1.12%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Monotonic routing (6T)                1.10%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Model blockage capacity               0.90%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Two level Routing                     0.79%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Move terms for access (6T)            0.58%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Route legalization                    0.44%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Read prerouted                        0.28%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Pattern Routing Avoiding Blockages    0.28%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Initialize 3D capacity                0.74%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Legalize Blockage Violations          0.34%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read PG blockages                     0.32%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Two Level Routing (Strong)            0.25%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Two Level Routing (Regular)           0.25%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read instance blockages               0.24%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:34     82s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 17:47:34     82s]     Routing using eGR only done.
[03/23 17:47:34     82s] Net route status summary:
[03/23 17:47:34     82s]   Clock:        21 (unrouted=0, trialRouted=0, noStatus=0, routed=21, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:34     82s]   Non-clock:  5611 (unrouted=2955, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] CCOPT: Done with clock implementation routing.
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s]   Clock implementation routing done.
[03/23 17:47:34     82s]   Fixed 21 wires.
[03/23 17:47:34     82s]   CCOpt: Starting congestion repair using flow wrapper...
[03/23 17:47:34     82s]     Congestion Repair...
[03/23 17:47:34     82s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:22.5/0:03:33.6 (0.4), mem = 3038.8M
[03/23 17:47:34     82s] Info: Disable timing driven in postCTS congRepair.
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] Starting congRepair ...
[03/23 17:47:34     82s] User Input Parameters:
[03/23 17:47:34     82s] - Congestion Driven    : On
[03/23 17:47:34     82s] - Timing Driven        : Off
[03/23 17:47:34     82s] - Area-Violation Based : On
[03/23 17:47:34     82s] - Start Rollback Level : -5
[03/23 17:47:34     82s] - Legalized            : On
[03/23 17:47:34     82s] - Window Based         : Off
[03/23 17:47:34     82s] - eDen incr mode       : Off
[03/23 17:47:34     82s] - Small incr mode      : Off
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3038.8M, EPOCH TIME: 1679608054.349555
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:34     82s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3038.8M, EPOCH TIME: 1679608054.354936
[03/23 17:47:34     82s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3038.8M, EPOCH TIME: 1679608054.355052
[03/23 17:47:34     82s] Starting Early Global Route congestion estimation: mem = 3038.8M
[03/23 17:47:34     82s] (I)      ================== Layers ==================
[03/23 17:47:34     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:34     82s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:34     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:34     82s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:34     82s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:34     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:34     82s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:34     82s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:34     82s] (I)      Started Import and model ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:34     82s] (I)      == Non-default Options ==
[03/23 17:47:34     82s] (I)      Maximum routing layer                              : 4
[03/23 17:47:34     82s] (I)      Number of threads                                  : 6
[03/23 17:47:34     82s] (I)      Use non-blocking free Dbs wires                    : false
[03/23 17:47:34     82s] (I)      Method to set GCell size                           : row
[03/23 17:47:34     82s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:34     82s] (I)      Use row-based GCell size
[03/23 17:47:34     82s] (I)      Use row-based GCell align
[03/23 17:47:34     82s] (I)      layer 0 area = 89000
[03/23 17:47:34     82s] (I)      layer 1 area = 120000
[03/23 17:47:34     82s] (I)      layer 2 area = 120000
[03/23 17:47:34     82s] (I)      layer 3 area = 120000
[03/23 17:47:34     82s] (I)      GCell unit size   : 3600
[03/23 17:47:34     82s] (I)      GCell multiplier  : 1
[03/23 17:47:34     82s] (I)      GCell row height  : 3600
[03/23 17:47:34     82s] (I)      Actual row height : 3600
[03/23 17:47:34     82s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:34     82s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:34     82s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:34     82s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:34     82s] (I)      ============== Default via ===============
[03/23 17:47:34     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:34     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:34     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:34     82s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:34     82s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:47:34     82s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:34     82s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:34     82s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:47:34     82s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:34     82s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:34     82s] (I)      +---+------------------+-----------------+
[03/23 17:47:34     82s] [NR-eGR] Read 2964 PG shapes
[03/23 17:47:34     82s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:34     82s] [NR-eGR] Read 0 other shapes
[03/23 17:47:34     82s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:34     82s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:34     82s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:47:34     82s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:34     82s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:34     82s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:34     82s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:34     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:34     82s] [NR-eGR] Num Prerouted Nets = 21  Num Prerouted Wires = 2388
[03/23 17:47:34     82s] [NR-eGR] Read 2677 nets ( ignored 21 )
[03/23 17:47:34     82s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:34     82s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2388  Num CS=0
[03/23 17:47:34     82s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1426
[03/23 17:47:34     82s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 808
[03/23 17:47:34     82s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 154
[03/23 17:47:34     82s] (I)      Number of ignored nets                =     21
[03/23 17:47:34     82s] (I)      Number of connected nets              =      0
[03/23 17:47:34     82s] (I)      Number of fixed nets                  =     21.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of clock nets                  =     21.  Ignored: No
[03/23 17:47:34     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:34     82s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:34     82s] (I)      Ndr track 0 does not exist
[03/23 17:47:34     82s] (I)      Ndr track 0 does not exist
[03/23 17:47:34     82s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:34     82s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:34     82s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:34     82s] (I)      Site width          :   400  (dbu)
[03/23 17:47:34     82s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:34     82s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:34     82s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:34     82s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:34     82s] (I)      Grid                :    55    83     4
[03/23 17:47:34     82s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:34     82s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:34     82s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:34     82s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:34     82s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:34     82s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:34     82s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:34     82s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:34     82s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:34     82s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:34     82s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:34     82s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:34     82s] (I)      --------------------------------------------------------
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:34     82s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 17:47:34     82s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:34     82s] (I)                    Layer    2    3    4 
[03/23 17:47:34     82s] (I)                    Pitch  800  800  800 
[03/23 17:47:34     82s] (I)             #Used tracks    2    2    2 
[03/23 17:47:34     82s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:34     82s] [NR-eGR] Rule id: 1  Nets: 2656
[03/23 17:47:34     82s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:34     82s] (I)                    Layer    2    3    4 
[03/23 17:47:34     82s] (I)                    Pitch  400  400  400 
[03/23 17:47:34     82s] (I)             #Used tracks    1    1    1 
[03/23 17:47:34     82s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:34     82s] [NR-eGR] ========================================
[03/23 17:47:34     82s] [NR-eGR] 
[03/23 17:47:34     82s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:34     82s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:47:34     82s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:47:34     82s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:47:34     82s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:34     82s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Reset routing kernel
[03/23 17:47:34     82s] (I)      Started Global Routing ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      totalPins=8737  totalGlobalPin=8322 (95.25%)
[03/23 17:47:34     82s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:47:34     82s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1a Route ============
[03/23 17:47:34     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 49
[03/23 17:47:34     82s] (I)      Usage: 15978 = (7378 H, 8600 V) = (27.28% H, 13.12% V) = (2.656e+04um H, 3.096e+04um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1b Route ============
[03/23 17:47:34     82s] (I)      Usage: 15995 = (7375 H, 8620 V) = (27.26% H, 13.15% V) = (2.655e+04um H, 3.103e+04um V)
[03/23 17:47:34     82s] (I)      Overflow of layer group 1: 16.33% H + 0.54% V. EstWL: 5.758200e+04um
[03/23 17:47:34     82s] (I)      Congestion metric : 16.33%H 0.54%V, 16.86%HV
[03/23 17:47:34     82s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1c Route ============
[03/23 17:47:34     82s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:34     82s] (I)      Usage: 15997 = (7373 H, 8624 V) = (27.26% H, 13.15% V) = (2.654e+04um H, 3.105e+04um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1d Route ============
[03/23 17:47:34     82s] (I)      Usage: 15998 = (7373 H, 8625 V) = (27.26% H, 13.16% V) = (2.654e+04um H, 3.105e+04um V)
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1e Route ============
[03/23 17:47:34     82s] (I)      Usage: 16049 = (7374 H, 8675 V) = (27.26% H, 13.23% V) = (2.655e+04um H, 3.123e+04um V)
[03/23 17:47:34     82s] [NR-eGR] Early Global Route overflow of layer group 1: 16.27% H + 0.54% V. EstWL: 5.777640e+04um
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] (I)      ============  Phase 1l Route ============
[03/23 17:47:34     82s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:47:34     82s] (I)      Layer  2:      36807     12774        28         387       40203    ( 0.95%) 
[03/23 17:47:34     82s] (I)      Layer  3:      28011      9564       481         432       39906    ( 1.07%) 
[03/23 17:47:34     82s] (I)      Layer  4:      29965      3454         7         468       40122    ( 1.15%) 
[03/23 17:47:34     82s] (I)      Total:         94783     25792       516        1287      120231    ( 1.06%) 
[03/23 17:47:34     82s] (I)      
[03/23 17:47:34     82s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:34     82s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:34     82s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:34     82s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:34     82s] [NR-eGR]      M2 ( 2)        20( 0.45%)         1( 0.02%)         0( 0.00%)   ( 0.47%) 
[03/23 17:47:34     82s] [NR-eGR]      M3 ( 3)       233( 5.25%)        48( 1.08%)         3( 0.07%)   ( 6.40%) 
[03/23 17:47:34     82s] [NR-eGR]      M4 ( 4)         7( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR]        Total       260( 1.95%)        49( 0.37%)         3( 0.02%)   ( 2.34%) 
[03/23 17:47:34     82s] [NR-eGR] 
[03/23 17:47:34     82s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:47:34     82s] [NR-eGR] Overflow after Early Global Route 6.30% H + 0.11% V
[03/23 17:47:34     82s] Early Global Route congestion estimation runtime: 0.09 seconds, mem = 3038.8M
[03/23 17:47:34     82s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.117, REAL:0.086, MEM:3038.8M, EPOCH TIME: 1679608054.440867
[03/23 17:47:34     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:3038.8M, EPOCH TIME: 1679608054.440987
[03/23 17:47:34     82s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:34     82s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:47:34     82s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:34     82s] [hotspot] | normalized |          2.00 |         11.00 |
[03/23 17:47:34     82s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:34     82s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 11.00 (area is in unit of 4 std-cell row bins)
[03/23 17:47:34     82s] [hotspot] max/total 2.00/11.00, big hotspot (>10) total 0.00
[03/23 17:47:34     82s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] |  1  |   161.80   118.60   176.20   147.40 |        2.00   |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] |  2  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] |  3  |    89.80   176.20   118.60   190.60 |        2.00   |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] |  4  |   133.00   190.60   147.40   205.00 |        1.00   |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:47:34     82s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:34     82s] Top 5 hotspots total area: 8.00
[03/23 17:47:34     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3038.8M, EPOCH TIME: 1679608054.446171
[03/23 17:47:34     82s] Skipped repairing congestion.
[03/23 17:47:34     82s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3038.8M, EPOCH TIME: 1679608054.446392
[03/23 17:47:34     82s] Starting Early Global Route wiring: mem = 3038.8M
[03/23 17:47:34     82s] (I)      ============= Track Assignment ============
[03/23 17:47:34     82s] (I)      Started Track Assignment (6T) ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:34     82s] (I)      Run Multi-thread track assignment
[03/23 17:47:34     82s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] (I)      Started Export ( Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:34     82s] [NR-eGR] -------------------------------
[03/23 17:47:34     82s] [NR-eGR]  M1  (1H)             0   9437 
[03/23 17:47:34     82s] [NR-eGR]  M2  (2V)         28426  14279 
[03/23 17:47:34     82s] [NR-eGR]  M3  (3H)         31106   1258 
[03/23 17:47:34     82s] [NR-eGR]  M4  (4V)          9452      0 
[03/23 17:47:34     82s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:34     82s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:34     82s] [NR-eGR] -------------------------------
[03/23 17:47:34     82s] [NR-eGR]      Total        68984  24974 
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total half perimeter of net bounding box: 54602um
[03/23 17:47:34     82s] [NR-eGR] Total length: 68984um, number of vias: 24974
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 17:47:34     82s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:34     82s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3038.78 MB )
[03/23 17:47:34     82s] Early Global Route wiring runtime: 0.04 seconds, mem = 3038.8M
[03/23 17:47:34     82s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.078, REAL:0.036, MEM:3038.8M, EPOCH TIME: 1679608054.482253
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:34     82s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:34     82s] Tdgp not successfully inited but do clear! skip clearing
[03/23 17:47:34     82s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/23 17:47:34     82s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.1 (1.5), totSession cpu/real = 0:01:22.7/0:03:33.7 (0.4), mem = 3038.8M
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] =============================================================================================
[03/23 17:47:34     82s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[03/23 17:47:34     82s] =============================================================================================
[03/23 17:47:34     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:34     82s] ---------------------------------------------------------------------------------------------
[03/23 17:47:34     82s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 17:47:34     82s] ---------------------------------------------------------------------------------------------
[03/23 17:47:34     82s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 17:47:34     82s] ---------------------------------------------------------------------------------------------
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:47:34     82s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/23 17:47:34     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:3038.8M, EPOCH TIME: 1679608054.497909
[03/23 17:47:34     82s] Processing tracks to init pin-track alignment.
[03/23 17:47:34     82s] z: 2, totalTracks: 1
[03/23 17:47:34     82s] z: 4, totalTracks: 1
[03/23 17:47:34     82s] z: 6, totalTracks: 1
[03/23 17:47:34     82s] z: 8, totalTracks: 1
[03/23 17:47:34     82s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:34     82s] All LLGs are deleted
[03/23 17:47:34     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:34     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:34     82s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3038.8M, EPOCH TIME: 1679608054.500792
[03/23 17:47:34     82s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3038.8M, EPOCH TIME: 1679608054.501011
[03/23 17:47:34     82s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3038.8M, EPOCH TIME: 1679608054.501571
[03/23 17:47:34     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:34     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:34     82s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3134.8M, EPOCH TIME: 1679608054.503897
[03/23 17:47:34     82s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:34     82s] Core basic site is IBM13SITE
[03/23 17:47:34     82s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3134.8M, EPOCH TIME: 1679608054.512818
[03/23 17:47:34     82s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:47:34     82s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:47:34     82s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3134.8M, EPOCH TIME: 1679608054.516242
[03/23 17:47:34     82s] Fast DP-INIT is on for default
[03/23 17:47:34     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:47:34     82s] Atter site array init, number of instance map data is 0.
[03/23 17:47:34     82s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.014, MEM:3134.8M, EPOCH TIME: 1679608054.517664
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:34     82s] OPERPROF:     Starting CMU at level 3, MEM:3134.8M, EPOCH TIME: 1679608054.519053
[03/23 17:47:34     82s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.003, MEM:3134.8M, EPOCH TIME: 1679608054.522543
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:34     82s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.022, MEM:3038.8M, EPOCH TIME: 1679608054.523763
[03/23 17:47:34     82s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3038.8M, EPOCH TIME: 1679608054.523898
[03/23 17:47:34     82s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:3038.8M, EPOCH TIME: 1679608054.529040
[03/23 17:47:34     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3038.8MB).
[03/23 17:47:34     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.032, MEM:3038.8M, EPOCH TIME: 1679608054.529717
[03/23 17:47:34     82s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.8 real=0:00:00.6)
[03/23 17:47:34     82s]   Leaving CCOpt scope - extractRC...
[03/23 17:47:34     82s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 17:47:34     82s] Extraction called for design 'PE_top' of instances=2610 and nets=5632 using extraction engine 'preRoute' .
[03/23 17:47:34     82s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:34     82s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:34     82s] RCMode: PreRoute
[03/23 17:47:34     82s]       RC Corner Indexes            0   
[03/23 17:47:34     82s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:34     82s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:34     82s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:34     82s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:34     82s] Shrink Factor                : 1.00000
[03/23 17:47:34     82s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:34     82s] Using Quantus QRC technology file ...
[03/23 17:47:34     82s] 
[03/23 17:47:34     82s] Trim Metal Layers:
[03/23 17:47:34     82s] LayerId::1 widthSet size::1
[03/23 17:47:34     82s] LayerId::2 widthSet size::1
[03/23 17:47:34     82s] LayerId::3 widthSet size::1
[03/23 17:47:34     82s] LayerId::4 widthSet size::1
[03/23 17:47:34     82s] LayerId::5 widthSet size::1
[03/23 17:47:34     82s] LayerId::6 widthSet size::1
[03/23 17:47:34     82s] LayerId::7 widthSet size::1
[03/23 17:47:34     82s] LayerId::8 widthSet size::1
[03/23 17:47:34     82s] Updating RC grid for preRoute extraction ...
[03/23 17:47:34     82s] eee: pegSigSF::1.070000
[03/23 17:47:34     82s] Initializing multi-corner resistance tables ...
[03/23 17:47:34     82s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:34     82s] eee: l::2 avDens::0.168338 usedTrk::818.123607 availTrk::4860.000000 sigTrk::818.123607
[03/23 17:47:34     82s] eee: l::3 avDens::0.187882 usedTrk::913.105279 availTrk::4860.000000 sigTrk::913.105279
[03/23 17:47:34     82s] eee: l::4 avDens::0.058386 usedTrk::283.757778 availTrk::4860.000000 sigTrk::283.757778
[03/23 17:47:34     82s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:34     82s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:34     82s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:34     82s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:34     82s] {RT rc-typ 0 4 4 0}
[03/23 17:47:34     82s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119845 aWlH=0.000000 lMod=0 pMax=0.813200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:34     82s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3038.781M)
[03/23 17:47:34     82s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 17:47:34     82s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:34     82s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:34     82s] End AAE Lib Interpolated Model. (MEM=3038.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:34     82s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:34     82s]   Clock DAG stats after clustering cong repair call:
[03/23 17:47:34     82s]     cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 17:47:34     82s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:34     82s]     misc counts      : r=1, pp=0
[03/23 17:47:34     82s]     cell areas       : b=0.000um^2, i=400.320um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=400.320um^2
[03/23 17:47:34     82s]     cell capacitance : b=0.000pF, i=0.559pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.559pF
[03/23 17:47:34     82s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:34     82s]     wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.865pF, total=0.971pF
[03/23 17:47:34     82s]     wire lengths     : top=0.000um, trunk=673.200um, leaf=4923.791um, total=5596.991um
[03/23 17:47:34     82s]     hp wire lengths  : top=0.000um, trunk=621.600um, leaf=1637.400um, total=2259.000um
[03/23 17:47:34     82s]   Clock DAG net violations after clustering cong repair call:
[03/23 17:47:34     82s]     Remaining Transition : {count=1, worst=[0.073ns]} avg=0.073ns sd=0.000ns sum=0.073ns
[03/23 17:47:34     82s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/23 17:47:34     82s]     Trunk : target=0.100ns count=9 avg=0.069ns sd=0.043ns min=0.029ns max=0.173ns {4 <= 0.060ns, 3 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/23 17:47:34     82s]     Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:34     82s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/23 17:47:34     82s]      Invs: CLKINVX20TR: 19 CLKINVX16TR: 1 
[03/23 17:47:34     82s]   Clock DAG hash after clustering cong repair call: 5690454637389256674 1639520258883552756
[03/23 17:47:34     82s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/23 17:47:34     82s]     delay calculator: calls=8008, total_wall_time=0.170s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]     legalizer: calls=353, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 17:47:34     82s]     steiner router: calls=7927, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:34     82s]   Primary reporting skew groups after clustering cong repair call:
[03/23 17:47:34     82s]     skew_group clk/typConstraintMode: insertion delay [min=0.258, max=0.302, avg=0.289, sd=0.011], skew [0.044 vs 0.100], 100% {0.258, 0.302} (wid=0.037 ws=0.021) (gid=0.268 gs=0.030)
[03/23 17:47:34     82s]         min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:34     82s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:34     82s]   Skew group summary after clustering cong repair call:
[03/23 17:47:34     82s]     skew_group clk/typConstraintMode: insertion delay [min=0.258, max=0.302, avg=0.289, sd=0.011], skew [0.044 vs 0.100], 100% {0.258, 0.302} (wid=0.037 ws=0.021) (gid=0.268 gs=0.030)
[03/23 17:47:34     82s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:00.7)
[03/23 17:47:34     82s]   Stage::Clustering done. (took cpu=0:00:02.2 real=0:00:01.6)
[03/23 17:47:34     82s]   Stage::DRV Fixing...
[03/23 17:47:34     82s]   Fixing clock tree slew time and max cap violations...
[03/23 17:47:34     82s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 5690454637389256674 1639520258883552756
[03/23 17:47:34     82s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       delay calculator: calls=8008, total_wall_time=0.170s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]       legalizer: calls=353, total_wall_time=0.004s, mean_wall_time=0.012ms
[03/23 17:47:34     82s]       steiner router: calls=7927, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:34     82s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:34     82s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 17:47:34     82s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:34     82s]       misc counts      : r=1, pp=0
[03/23 17:47:34     82s]       cell areas       : b=0.000um^2, i=390.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=390.240um^2
[03/23 17:47:34     82s]       cell capacitance : b=0.000pF, i=0.543pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.543pF
[03/23 17:47:34     82s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:34     82s]       wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.865pF, total=0.971pF
[03/23 17:47:34     82s]       wire lengths     : top=0.000um, trunk=674.800um, leaf=4923.791um, total=5598.591um
[03/23 17:47:34     82s]       hp wire lengths  : top=0.000um, trunk=621.600um, leaf=1637.400um, total=2259.000um
[03/23 17:47:34     82s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/23 17:47:34     82s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       Trunk : target=0.100ns count=9 avg=0.060ns sd=0.022ns min=0.029ns max=0.090ns {4 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:34     82s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:34     82s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/23 17:47:34     82s]        Invs: CLKINVX20TR: 18 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:34     82s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14454956064589414361 15779893245314938727
[03/23 17:47:34     82s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       delay calculator: calls=8030, total_wall_time=0.171s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]       legalizer: calls=359, total_wall_time=0.007s, mean_wall_time=0.019ms
[03/23 17:47:34     82s]       steiner router: calls=7935, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:34     82s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       skew_group clk/typConstraintMode: insertion delay [min=0.267, max=0.311], skew [0.044 vs 0.100]
[03/23 17:47:34     82s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:34     82s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:34     82s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/23 17:47:34     82s]       skew_group clk/typConstraintMode: insertion delay [min=0.267, max=0.311], skew [0.044 vs 0.100]
[03/23 17:47:34     82s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:34     82s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:34     82s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/23 17:47:34     82s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14454956064589414361 15779893245314938727
[03/23 17:47:34     82s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       delay calculator: calls=8030, total_wall_time=0.171s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]       legalizer: calls=359, total_wall_time=0.007s, mean_wall_time=0.019ms
[03/23 17:47:34     82s]       steiner router: calls=7935, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:34     82s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:34     82s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       cell counts      : b=0, i=20, icg=0, dcg=0, l=0, total=20
[03/23 17:47:34     82s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:34     82s]       misc counts      : r=1, pp=0
[03/23 17:47:34     82s]       cell areas       : b=0.000um^2, i=390.240um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=390.240um^2
[03/23 17:47:34     82s]       cell capacitance : b=0.000pF, i=0.543pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.543pF
[03/23 17:47:34     82s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:34     82s]       wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.865pF, total=0.971pF
[03/23 17:47:34     82s]       wire lengths     : top=0.000um, trunk=674.800um, leaf=4923.791um, total=5598.591um
[03/23 17:47:34     82s]       hp wire lengths  : top=0.000um, trunk=621.600um, leaf=1637.400um, total=2259.000um
[03/23 17:47:34     82s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/23 17:47:34     82s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       Trunk : target=0.100ns count=9 avg=0.060ns sd=0.022ns min=0.029ns max=0.090ns {4 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:34     82s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:34     82s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/23 17:47:34     82s]        Invs: CLKINVX20TR: 18 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:34     82s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14454956064589414361 15779893245314938727
[03/23 17:47:34     82s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       delay calculator: calls=8030, total_wall_time=0.171s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]       legalizer: calls=359, total_wall_time=0.007s, mean_wall_time=0.019ms
[03/23 17:47:34     82s]       steiner router: calls=7935, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:34     82s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       skew_group clk/typConstraintMode: insertion delay [min=0.267, max=0.311, avg=0.298, sd=0.011], skew [0.044 vs 0.100], 100% {0.267, 0.311} (wid=0.036 ws=0.021) (gid=0.277 gs=0.030)
[03/23 17:47:34     82s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:34     82s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:34     82s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/23 17:47:34     82s]       skew_group clk/typConstraintMode: insertion delay [min=0.267, max=0.311, avg=0.298, sd=0.011], skew [0.044 vs 0.100], 100% {0.267, 0.311} (wid=0.036 ws=0.021) (gid=0.277 gs=0.030)
[03/23 17:47:34     82s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:34     82s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:34     82s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:34     82s]   Stage::Insertion Delay Reduction...
[03/23 17:47:34     82s]   Removing unnecessary root buffering...
[03/23 17:47:34     82s]     Clock DAG hash before 'Removing unnecessary root buffering': 14454956064589414361 15779893245314938727
[03/23 17:47:34     82s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/23 17:47:34     82s]       delay calculator: calls=8030, total_wall_time=0.171s, mean_wall_time=0.021ms
[03/23 17:47:34     82s]       legalizer: calls=359, total_wall_time=0.007s, mean_wall_time=0.019ms
[03/23 17:47:34     82s]       steiner router: calls=7935, total_wall_time=0.215s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/23 17:47:35     83s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:35     83s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:35     83s]       misc counts      : r=1, pp=0
[03/23 17:47:35     83s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:35     83s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:35     83s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:35     83s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.865pF, total=0.969pF
[03/23 17:47:35     83s]       wire lengths     : top=0.000um, trunk=662.402um, leaf=4923.791um, total=5586.193um
[03/23 17:47:35     83s]       hp wire lengths  : top=0.000um, trunk=614.400um, leaf=1637.400um, total=2251.800um
[03/23 17:47:35     83s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/23 17:47:35     83s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/23 17:47:35     83s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.014ns min=0.043ns max=0.085ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:35     83s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:35     83s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/23 17:47:35     83s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:35     83s]     Clock DAG hash after 'Removing unnecessary root buffering': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/23 17:47:35     83s]       delay calculator: calls=8867, total_wall_time=0.243s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=420, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8068, total_wall_time=0.327s, mean_wall_time=0.041ms
[03/23 17:47:35     83s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:35     83s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:35     83s]     Skew group summary after 'Removing unnecessary root buffering':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]     Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:35     83s]   Removing unnecessary root buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 17:47:35     83s]   Removing unconstrained drivers...
[03/23 17:47:35     83s]     Clock DAG hash before 'Removing unconstrained drivers': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       delay calculator: calls=8867, total_wall_time=0.243s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=420, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8068, total_wall_time=0.327s, mean_wall_time=0.041ms
[03/23 17:47:35     83s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:35     83s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:35     83s]       misc counts      : r=1, pp=0
[03/23 17:47:35     83s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:35     83s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:35     83s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:35     83s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.865pF, total=0.969pF
[03/23 17:47:35     83s]       wire lengths     : top=0.000um, trunk=662.402um, leaf=4923.791um, total=5586.193um
[03/23 17:47:35     83s]       hp wire lengths  : top=0.000um, trunk=614.400um, leaf=1637.400um, total=2251.800um
[03/23 17:47:35     83s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/23 17:47:35     83s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.014ns min=0.043ns max=0.085ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:35     83s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:35     83s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/23 17:47:35     83s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:35     83s]     Clock DAG hash after 'Removing unconstrained drivers': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       delay calculator: calls=8867, total_wall_time=0.243s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=420, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8068, total_wall_time=0.327s, mean_wall_time=0.041ms
[03/23 17:47:35     83s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:35     83s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:35     83s]     Skew group summary after 'Removing unconstrained drivers':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:35     83s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:35     83s]   Reducing insertion delay 1...
[03/23 17:47:35     83s]     Clock DAG hash before 'Reducing insertion delay 1': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       delay calculator: calls=8867, total_wall_time=0.243s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=420, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8068, total_wall_time=0.327s, mean_wall_time=0.041ms
[03/23 17:47:35     83s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:35     83s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:35     83s]       misc counts      : r=1, pp=0
[03/23 17:47:35     83s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:35     83s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:35     83s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:35     83s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.865pF, total=0.969pF
[03/23 17:47:35     83s]       wire lengths     : top=0.000um, trunk=662.402um, leaf=4923.791um, total=5586.193um
[03/23 17:47:35     83s]       hp wire lengths  : top=0.000um, trunk=614.400um, leaf=1637.400um, total=2251.800um
[03/23 17:47:35     83s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/23 17:47:35     83s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.014ns min=0.043ns max=0.085ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:35     83s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:35     83s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/23 17:47:35     83s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:35     83s]     Clock DAG hash after 'Reducing insertion delay 1': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       delay calculator: calls=8945, total_wall_time=0.245s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=437, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8095, total_wall_time=0.328s, mean_wall_time=0.040ms
[03/23 17:47:35     83s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:35     83s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:35     83s]     Skew group summary after 'Reducing insertion delay 1':
[03/23 17:47:35     83s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:35     83s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:35     83s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:35     83s]   Removing longest path buffering...
[03/23 17:47:35     83s]     Clock DAG hash before 'Removing longest path buffering': 11366539735389519028 9634568489313708730
[03/23 17:47:35     83s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/23 17:47:35     83s]       delay calculator: calls=8945, total_wall_time=0.245s, mean_wall_time=0.027ms
[03/23 17:47:35     83s]       legalizer: calls=437, total_wall_time=0.009s, mean_wall_time=0.020ms
[03/23 17:47:35     83s]       steiner router: calls=8095, total_wall_time=0.328s, mean_wall_time=0.040ms
[03/23 17:47:36     85s]     Clock DAG stats after 'Removing longest path buffering':
[03/23 17:47:36     85s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:36     85s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:36     85s]       misc counts      : r=1, pp=0
[03/23 17:47:36     85s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:36     85s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:36     85s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:36     85s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.865pF, total=0.969pF
[03/23 17:47:36     85s]       wire lengths     : top=0.000um, trunk=662.402um, leaf=4923.791um, total=5586.193um
[03/23 17:47:36     85s]       hp wire lengths  : top=0.000um, trunk=614.400um, leaf=1637.400um, total=2251.800um
[03/23 17:47:36     85s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/23 17:47:36     85s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/23 17:47:36     85s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.014ns min=0.043ns max=0.085ns {1 <= 0.060ns, 4 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:36     85s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:36     85s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/23 17:47:36     85s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:36     85s]     Clock DAG hash after 'Removing longest path buffering': 11366539735389519028 9634568489313708730
[03/23 17:47:36     85s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/23 17:47:36     85s]       delay calculator: calls=11814, total_wall_time=0.480s, mean_wall_time=0.041ms
[03/23 17:47:36     85s]       legalizer: calls=651, total_wall_time=0.013s, mean_wall_time=0.020ms
[03/23 17:47:36     85s]       steiner router: calls=8597, total_wall_time=0.802s, mean_wall_time=0.093ms
[03/23 17:47:36     85s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/23 17:47:36     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:36     85s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:36     85s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:36     85s]     Skew group summary after 'Removing longest path buffering':
[03/23 17:47:36     85s]       skew_group clk/typConstraintMode: insertion delay [min=0.232, max=0.275], skew [0.043 vs 0.100]
[03/23 17:47:36     85s]     Legalizer API calls during this step: 214 succeeded with high effort: 214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:36     85s]   Removing longest path buffering done. (took cpu=0:00:01.7 real=0:00:01.7)
[03/23 17:47:36     85s]   Reducing insertion delay 2...
[03/23 17:47:36     85s]     Clock DAG hash before 'Reducing insertion delay 2': 11366539735389519028 9634568489313708730
[03/23 17:47:36     85s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[03/23 17:47:36     85s]       delay calculator: calls=11814, total_wall_time=0.480s, mean_wall_time=0.041ms
[03/23 17:47:36     85s]       legalizer: calls=651, total_wall_time=0.013s, mean_wall_time=0.020ms
[03/23 17:47:36     85s]       steiner router: calls=8597, total_wall_time=0.802s, mean_wall_time=0.093ms
[03/23 17:47:37     86s]     Path optimization required 484 stage delay updates 
[03/23 17:47:37     86s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/23 17:47:37     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:37     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:37     86s]       misc counts      : r=1, pp=0
[03/23 17:47:37     86s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:37     86s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:37     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:37     86s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.865pF, total=0.974pF
[03/23 17:47:37     86s]       wire lengths     : top=0.000um, trunk=690.800um, leaf=4923.791um, total=5614.591um
[03/23 17:47:37     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:37     86s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/23 17:47:37     86s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/23 17:47:37     86s]       Trunk : target=0.100ns count=7 avg=0.069ns sd=0.016ns min=0.044ns max=0.085ns {2 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:37     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:37     86s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/23 17:47:37     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:37     86s]     Clock DAG hash after 'Reducing insertion delay 2': 16362789856054152966 11205576771391993912
[03/23 17:47:37     86s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[03/23 17:47:37     86s]       delay calculator: calls=13494, total_wall_time=0.595s, mean_wall_time=0.044ms
[03/23 17:47:37     86s]       legalizer: calls=882, total_wall_time=0.018s, mean_wall_time=0.020ms
[03/23 17:47:37     86s]       steiner router: calls=9085, total_wall_time=1.002s, mean_wall_time=0.110ms
[03/23 17:47:37     86s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/23 17:47:37     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.220, max=0.260, avg=0.249, sd=0.009], skew [0.039 vs 0.100], 100% {0.220, 0.260} (wid=0.026 ws=0.013) (gid=0.237 gs=0.032)
[03/23 17:47:37     86s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:37     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:37     86s]     Skew group summary after 'Reducing insertion delay 2':
[03/23 17:47:37     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.220, max=0.260, avg=0.249, sd=0.009], skew [0.039 vs 0.100], 100% {0.220, 0.260} (wid=0.026 ws=0.013) (gid=0.237 gs=0.032)
[03/23 17:47:37     86s]     Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:37     86s]   Reducing insertion delay 2 done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/23 17:47:37     86s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.2 real=0:00:03.3)
[03/23 17:47:37     86s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.5 real=0:00:04.9)
[03/23 17:47:37     86s]   CCOpt::Phase::Implementation...
[03/23 17:47:37     86s]   Stage::Reducing Power...
[03/23 17:47:37     86s]   Improving clock tree routing...
[03/23 17:47:37     86s]     Clock DAG hash before 'Improving clock tree routing': 16362789856054152966 11205576771391993912
[03/23 17:47:37     86s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/23 17:47:37     86s]       delay calculator: calls=13494, total_wall_time=0.595s, mean_wall_time=0.044ms
[03/23 17:47:37     86s]       legalizer: calls=882, total_wall_time=0.018s, mean_wall_time=0.020ms
[03/23 17:47:37     86s]       steiner router: calls=9085, total_wall_time=1.002s, mean_wall_time=0.110ms
[03/23 17:47:37     86s]     Iteration 1...
[03/23 17:47:37     86s]     Iteration 1 done.
[03/23 17:47:37     86s]     Clock DAG stats after 'Improving clock tree routing':
[03/23 17:47:37     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:37     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:37     86s]       misc counts      : r=1, pp=0
[03/23 17:47:37     86s]       cell areas       : b=0.000um^2, i=349.920um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.920um^2
[03/23 17:47:37     86s]       cell capacitance : b=0.000pF, i=0.486pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.486pF
[03/23 17:47:37     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:37     86s]       wire capacitance : top=0.000pF, trunk=0.109pF, leaf=0.865pF, total=0.974pF
[03/23 17:47:37     86s]       wire lengths     : top=0.000um, trunk=690.800um, leaf=4923.791um, total=5614.591um
[03/23 17:47:37     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:37     86s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/23 17:47:37     86s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/23 17:47:37     86s]       Trunk : target=0.100ns count=7 avg=0.069ns sd=0.016ns min=0.044ns max=0.085ns {2 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:37     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:37     86s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/23 17:47:37     86s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/23 17:47:37     86s]     Clock DAG hash after 'Improving clock tree routing': 16362789856054152966 11205576771391993912
[03/23 17:47:37     86s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/23 17:47:37     86s]       delay calculator: calls=13552, total_wall_time=0.600s, mean_wall_time=0.044ms
[03/23 17:47:37     86s]       legalizer: calls=895, total_wall_time=0.018s, mean_wall_time=0.020ms
[03/23 17:47:37     86s]       steiner router: calls=9107, total_wall_time=1.016s, mean_wall_time=0.112ms
[03/23 17:47:37     86s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/23 17:47:37     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.220, max=0.260], skew [0.039 vs 0.100]
[03/23 17:47:37     86s]           min path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG112_S3/CK
[03/23 17:47:37     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:37     86s]     Skew group summary after 'Improving clock tree routing':
[03/23 17:47:37     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.220, max=0.260], skew [0.039 vs 0.100]
[03/23 17:47:37     86s]     Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:37     86s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:37     86s]   Reducing clock tree power 1...
[03/23 17:47:37     86s]     Clock DAG hash before 'Reducing clock tree power 1': 16362789856054152966 11205576771391993912
[03/23 17:47:37     86s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/23 17:47:37     86s]       delay calculator: calls=13552, total_wall_time=0.600s, mean_wall_time=0.044ms
[03/23 17:47:37     86s]       legalizer: calls=895, total_wall_time=0.018s, mean_wall_time=0.020ms
[03/23 17:47:37     86s]       steiner router: calls=9107, total_wall_time=1.016s, mean_wall_time=0.112ms
[03/23 17:47:37     86s]     Resizing gates: 
[03/23 17:47:37     86s]     Legalizer releasing space for clock trees
[03/23 17:47:37     86s]     ...20% ...40% ..Legalizing clock trees...
[03/23 17:47:38     86s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     .60% ...80% ...100% 
[03/23 17:47:38     86s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[03/23 17:47:38     86s]       delay calculator: calls=13721, total_wall_time=0.620s, mean_wall_time=0.045ms
[03/23 17:47:38     86s]       legalizer: calls=935, total_wall_time=0.018s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9120, total_wall_time=1.026s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after reducing clock tree power 1 iteration 1:
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]     Resizing gates: 
[03/23 17:47:38     86s]     Legalizer releasing space for clock trees
[03/23 17:47:38     86s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 17:47:38     86s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     100% 
[03/23 17:47:38     86s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Reducing clock tree power 1': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/23 17:47:38     86s]       delay calculator: calls=13888, total_wall_time=0.638s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]       legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9132, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after 'Reducing clock tree power 1':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]     Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.2)
[03/23 17:47:38     86s]   Reducing clock tree power 2...
[03/23 17:47:38     86s]     Clock DAG hash before 'Reducing clock tree power 2': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       delay calculator: calls=13888, total_wall_time=0.638s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]       legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9132, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]     Path optimization required 0 stage delay updates 
[03/23 17:47:38     86s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Reducing clock tree power 2': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       delay calculator: calls=13888, total_wall_time=0.638s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]       legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9132, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.025 ws=0.012) (gid=0.230 gs=0.009)
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after 'Reducing clock tree power 2':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.025 ws=0.012) (gid=0.230 gs=0.009)
[03/23 17:47:38     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.3)
[03/23 17:47:38     86s]   Stage::Balancing...
[03/23 17:47:38     86s]   Approximately balancing fragments step...
[03/23 17:47:38     86s]     Clock DAG hash before 'Approximately balancing fragments step': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/23 17:47:38     86s]       delay calculator: calls=13888, total_wall_time=0.638s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]       legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9132, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]     Resolve constraints - Approximately balancing fragments...
[03/23 17:47:38     86s]     Resolving skew group constraints...
[03/23 17:47:38     86s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 17:47:38     86s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.252ns.
[03/23 17:47:38     86s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 17:47:38     86s]       
[03/23 17:47:38     86s]       Slackened skew group targets:
[03/23 17:47:38     86s]       
[03/23 17:47:38     86s]       ---------------------------------------------------------------------
[03/23 17:47:38     86s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 17:47:38     86s]                                Target     Target       Target     Target
[03/23 17:47:38     86s]                                Max ID     Max ID       Skew       Skew
[03/23 17:47:38     86s]       ---------------------------------------------------------------------
[03/23 17:47:38     86s]       clk/typConstraintMode     0.150       0.252         -           -
[03/23 17:47:38     86s]       ---------------------------------------------------------------------
[03/23 17:47:38     86s]       
[03/23 17:47:38     86s]       
[03/23 17:47:38     86s]     Resolving skew group constraints done.
[03/23 17:47:38     86s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
[03/23 17:47:38     86s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/23 17:47:38     86s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/23 17:47:38     86s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     Approximately balancing fragments...
[03/23 17:47:38     86s]       Moving gates to improve sub-tree skew...
[03/23 17:47:38     86s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/23 17:47:38     86s]           delay calculator: calls=13940, total_wall_time=0.640s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]           legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9184, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]         Tried: 20 Succeeded: 0
[03/23 17:47:38     86s]         Topology Tried: 0 Succeeded: 0
[03/23 17:47:38     86s]         0 Succeeded with SS ratio
[03/23 17:47:38     86s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/23 17:47:38     86s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/23 17:47:38     86s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/23 17:47:38     86s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]           misc counts      : r=1, pp=0
[03/23 17:47:38     86s]           cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]           cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]           wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]           hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/23 17:47:38     86s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/23 17:47:38     86s]           Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]           Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/23 17:47:38     86s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/23 17:47:38     86s]           delay calculator: calls=13940, total_wall_time=0.640s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]           legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9184, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]       Approximately balancing fragments bottom up...
[03/23 17:47:38     86s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/23 17:47:38     86s]           delay calculator: calls=13940, total_wall_time=0.640s, mean_wall_time=0.046ms
[03/23 17:47:38     86s]           legalizer: calls=974, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9184, total_wall_time=1.036s, mean_wall_time=0.113ms
[03/23 17:47:38     86s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:38     86s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/23 17:47:38     86s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]           misc counts      : r=1, pp=0
[03/23 17:47:38     86s]           cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]           cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]           wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]           hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/23 17:47:38     86s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/23 17:47:38     86s]           Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]           Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/23 17:47:38     86s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/23 17:47:38     86s]           delay calculator: calls=14107, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]           legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9196, total_wall_time=1.046s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:38     86s]       Approximately balancing fragments, wire and cell delays...
[03/23 17:47:38     86s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/23 17:47:38     86s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]           misc counts      : r=1, pp=0
[03/23 17:47:38     86s]           cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]           cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]           wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]           hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/23 17:47:38     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]           Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/23 17:47:38     86s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]           legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/23 17:47:38     86s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     Approximately balancing fragments done.
[03/23 17:47:38     86s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Approximately balancing fragments step': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:47:38     86s]   Clock DAG stats after Approximately balancing fragments:
[03/23 17:47:38     86s]     cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]     misc counts      : r=1, pp=0
[03/23 17:47:38     86s]     cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]     cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]     wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]     wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]     hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]   Clock DAG net violations after Approximately balancing fragments: none
[03/23 17:47:38     86s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/23 17:47:38     86s]     Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]     Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/23 17:47:38     86s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]   Clock DAG hash after Approximately balancing fragments: 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[03/23 17:47:38     86s]     delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]     legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]     steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]   Primary reporting skew groups after Approximately balancing fragments:
[03/23 17:47:38     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]   Skew group summary after Approximately balancing fragments:
[03/23 17:47:38     86s]     skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]   Improving fragments clock skew...
[03/23 17:47:38     86s]     Clock DAG hash before 'Improving fragments clock skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Clock DAG stats after 'Improving fragments clock skew':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Improving fragments clock skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after 'Improving fragments clock skew':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]   Approximately balancing step...
[03/23 17:47:38     86s]     Clock DAG hash before 'Approximately balancing step': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Resolve constraints - Approximately balancing...
[03/23 17:47:38     86s]     Resolving skew group constraints...
[03/23 17:47:38     86s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 17:47:38     86s]     Resolving skew group constraints done.
[03/23 17:47:38     86s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     Approximately balancing...
[03/23 17:47:38     86s]       Approximately balancing, wire and cell delays...
[03/23 17:47:38     86s]       Approximately balancing, wire and cell delays, iteration 1...
[03/23 17:47:38     86s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]           misc counts      : r=1, pp=0
[03/23 17:47:38     86s]           cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]           cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]           wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]           wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]           hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/23 17:47:38     86s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]           Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/23 17:47:38     86s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/23 17:47:38     86s]           delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]           legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]           steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/23 17:47:38     86s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]     Approximately balancing done.
[03/23 17:47:38     86s]     Clock DAG stats after 'Approximately balancing step':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Approximately balancing step': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Approximately balancing step': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Approximately balancing step':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after 'Approximately balancing step':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:38     86s]   Fixing clock tree overload...
[03/23 17:47:38     86s]     Clock DAG hash before 'Fixing clock tree overload': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:38     86s]     Clock DAG stats after 'Fixing clock tree overload':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Fixing clock tree overload': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     86s]     Skew group summary after 'Fixing clock tree overload':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252], skew [0.019 vs 0.100]
[03/23 17:47:38     86s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     86s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     86s]   Approximately balancing paths...
[03/23 17:47:38     86s]     Clock DAG hash before 'Approximately balancing paths': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Added 0 buffers.
[03/23 17:47:38     86s]     Clock DAG stats after 'Approximately balancing paths':
[03/23 17:47:38     86s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     86s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     86s]       misc counts      : r=1, pp=0
[03/23 17:47:38     86s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     86s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     86s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     86s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     86s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     86s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     86s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/23 17:47:38     86s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/23 17:47:38     86s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     86s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     86s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/23 17:47:38     86s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     86s]     Clock DAG hash after 'Approximately balancing paths': 10370161751639779729 7877828502752482607
[03/23 17:47:38     86s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/23 17:47:38     86s]       delay calculator: calls=14109, total_wall_time=0.659s, mean_wall_time=0.047ms
[03/23 17:47:38     86s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     86s]       steiner router: calls=9198, total_wall_time=1.047s, mean_wall_time=0.114ms
[03/23 17:47:38     86s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/23 17:47:38     86s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.025 ws=0.012) (gid=0.230 gs=0.009)
[03/23 17:47:38     86s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     86s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     87s]     Skew group summary after 'Approximately balancing paths':
[03/23 17:47:38     87s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.025 ws=0.012) (gid=0.230 gs=0.009)
[03/23 17:47:38     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     87s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]   Stage::Balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 17:47:38     87s]   Stage::Polishing...
[03/23 17:47:38     87s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:38     87s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]   Clock DAG stats before polishing:
[03/23 17:47:38     87s]     cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     87s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     87s]     misc counts      : r=1, pp=0
[03/23 17:47:38     87s]     cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     87s]     cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     87s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     87s]     wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     87s]     wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     87s]     hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     87s]   Clock DAG net violations before polishing: none
[03/23 17:47:38     87s]   Clock DAG primary half-corner transition distribution before polishing:
[03/23 17:47:38     87s]     Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     87s]     Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     87s]   Clock DAG library cell distribution before polishing {count}:
[03/23 17:47:38     87s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     87s]   Clock DAG hash before polishing: 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]   CTS services accumulated run-time stats before polishing:
[03/23 17:47:38     87s]     delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]     legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]     steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]   Primary reporting skew groups before polishing:
[03/23 17:47:38     87s]     skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253], skew [0.019 vs 0.100]
[03/23 17:47:38     87s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     87s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     87s]   Skew group summary before polishing:
[03/23 17:47:38     87s]     skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253], skew [0.019 vs 0.100]
[03/23 17:47:38     87s]   Merging balancing drivers for power...
[03/23 17:47:38     87s]     Clock DAG hash before 'Merging balancing drivers for power': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]       steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]     Tried: 20 Succeeded: 0
[03/23 17:47:38     87s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     87s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     87s]       misc counts      : r=1, pp=0
[03/23 17:47:38     87s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     87s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     87s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     87s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     87s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     87s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     87s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/23 17:47:38     87s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     87s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     87s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/23 17:47:38     87s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     87s]     Clock DAG hash after 'Merging balancing drivers for power': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]       steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253], skew [0.019 vs 0.100]
[03/23 17:47:38     87s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     87s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     87s]     Skew group summary after 'Merging balancing drivers for power':
[03/23 17:47:38     87s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253], skew [0.019 vs 0.100]
[03/23 17:47:38     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     87s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]   Improving clock skew...
[03/23 17:47:38     87s]     Clock DAG hash before 'Improving clock skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/23 17:47:38     87s]       delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]       steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]     Clock DAG stats after 'Improving clock skew':
[03/23 17:47:38     87s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:38     87s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:38     87s]       misc counts      : r=1, pp=0
[03/23 17:47:38     87s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:38     87s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:38     87s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:38     87s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.865pF, total=0.973pF
[03/23 17:47:38     87s]       wire lengths     : top=0.000um, trunk=687.200um, leaf=4923.791um, total=5610.991um
[03/23 17:47:38     87s]       hp wire lengths  : top=0.000um, trunk=628.800um, leaf=1637.400um, total=2266.200um
[03/23 17:47:38     87s]     Clock DAG net violations after 'Improving clock skew': none
[03/23 17:47:38     87s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/23 17:47:38     87s]       Trunk : target=0.100ns count=7 avg=0.072ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:38     87s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:38     87s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/23 17:47:38     87s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:38     87s]     Clock DAG hash after 'Improving clock skew': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/23 17:47:38     87s]       delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]       steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]     Primary reporting skew groups after 'Improving clock skew':
[03/23 17:47:38     87s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.025 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:38     87s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:38     87s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:38     87s]     Skew group summary after 'Improving clock skew':
[03/23 17:47:38     87s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.025 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:38     87s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     87s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]   Moving gates to reduce wire capacitance...
[03/23 17:47:38     87s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/23 17:47:38     87s]       delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]       legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]       steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/23 17:47:38     87s]     Iteration 1...
[03/23 17:47:38     87s]       Artificially removing short and long paths...
[03/23 17:47:38     87s]         Clock DAG hash before 'Artificially removing short and long paths': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 17:47:38     87s]           delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]           legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]           steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]         For skew_group clk/typConstraintMode target band (0.234, 0.253)
[03/23 17:47:38     87s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     87s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/23 17:47:38     87s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 10370161751639779729 7877828502752482607
[03/23 17:47:38     87s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/23 17:47:38     87s]           delay calculator: calls=14128, total_wall_time=0.661s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]           legalizer: calls=977, total_wall_time=0.019s, mean_wall_time=0.020ms
[03/23 17:47:38     87s]           steiner router: calls=9217, total_wall_time=1.083s, mean_wall_time=0.118ms
[03/23 17:47:38     87s]         Legalizer releasing space for clock trees
[03/23 17:47:38     87s]         Legalizing clock trees...
[03/23 17:47:38     87s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:38     87s]         Legalizer API calls during this step: 111 succeeded with high effort: 111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:38     87s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:47:38     87s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/23 17:47:38     87s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 13954240462641656308 6327070738141588730
[03/23 17:47:38     87s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/23 17:47:38     87s]           delay calculator: calls=14230, total_wall_time=0.672s, mean_wall_time=0.047ms
[03/23 17:47:38     87s]           legalizer: calls=1088, total_wall_time=0.023s, mean_wall_time=0.022ms
[03/23 17:47:38     87s]           steiner router: calls=9289, total_wall_time=1.124s, mean_wall_time=0.121ms
[03/23 17:47:38     87s]         Moving gates: 
[03/23 17:47:38     87s]         Legalizer releasing space for clock trees
[03/23 17:47:38     87s]         ...20% ...40% .Legalizing clock trees...
[03/23 17:47:39     88s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     88s]         ..60% ...80% ...100% 
[03/23 17:47:39     88s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     88s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.4)
[03/23 17:47:39     88s]     Iteration 1 done.
[03/23 17:47:39     88s]     Iteration 2...
[03/23 17:47:39     88s]       Artificially removing short and long paths...
[03/23 17:47:39     88s]         Clock DAG hash before 'Artificially removing short and long paths': 14331955735002079678 6258444275873886032
[03/23 17:47:39     88s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 17:47:39     88s]           delay calculator: calls=14588, total_wall_time=0.709s, mean_wall_time=0.049ms
[03/23 17:47:39     88s]           legalizer: calls=1340, total_wall_time=0.033s, mean_wall_time=0.025ms
[03/23 17:47:39     88s]           steiner router: calls=9547, total_wall_time=1.285s, mean_wall_time=0.135ms
[03/23 17:47:39     88s]         For skew_group clk/typConstraintMode target band (0.234, 0.253)
[03/23 17:47:39     88s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     88s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     88s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[03/23 17:47:39     88s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 14331955735002079678 6258444275873886032
[03/23 17:47:39     88s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[03/23 17:47:39     88s]           delay calculator: calls=14590, total_wall_time=0.709s, mean_wall_time=0.049ms
[03/23 17:47:39     88s]           legalizer: calls=1340, total_wall_time=0.033s, mean_wall_time=0.025ms
[03/23 17:47:39     88s]           steiner router: calls=9549, total_wall_time=1.286s, mean_wall_time=0.135ms
[03/23 17:47:39     88s]         Legalizer releasing space for clock trees
[03/23 17:47:39     88s]         Legalizing clock trees...
[03/23 17:47:39     88s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     88s]         Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     88s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 17:47:39     88s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[03/23 17:47:39     88s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 7079285614260971553 5128470121677762279
[03/23 17:47:39     88s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[03/23 17:47:39     88s]           delay calculator: calls=14697, total_wall_time=0.721s, mean_wall_time=0.049ms
[03/23 17:47:39     88s]           legalizer: calls=1442, total_wall_time=0.037s, mean_wall_time=0.025ms
[03/23 17:47:39     88s]           steiner router: calls=9633, total_wall_time=1.328s, mean_wall_time=0.138ms
[03/23 17:47:39     88s]         Moving gates: 
[03/23 17:47:39     88s]         Legalizer releasing space for clock trees
[03/23 17:47:39     88s]         ...20% ...40% ...Legalizing clock trees...
[03/23 17:47:39     89s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     89s]         60% ...80% ...100% 
[03/23 17:47:39     89s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.4)
[03/23 17:47:39     89s]     Iteration 2 done.
[03/23 17:47:39     89s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/23 17:47:39     89s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/23 17:47:39     89s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:39     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:39     89s]       misc counts      : r=1, pp=0
[03/23 17:47:39     89s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:39     89s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:39     89s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:39     89s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.857pF, total=0.962pF
[03/23 17:47:39     89s]       wire lengths     : top=0.000um, trunk=666.400um, leaf=4873.192um, total=5539.592um
[03/23 17:47:39     89s]       hp wire lengths  : top=0.000um, trunk=612.400um, leaf=1646.800um, total=2259.200um
[03/23 17:47:39     89s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/23 17:47:39     89s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/23 17:47:39     89s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:39     89s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:39     89s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[03/23 17:47:39     89s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:39     89s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 7079285614260971553 5128470121677762279
[03/23 17:47:39     89s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/23 17:47:39     89s]       delay calculator: calls=14989, total_wall_time=0.752s, mean_wall_time=0.050ms
[03/23 17:47:39     89s]       legalizer: calls=1694, total_wall_time=0.045s, mean_wall_time=0.027ms
[03/23 17:47:39     89s]       steiner router: calls=9889, total_wall_time=1.481s, mean_wall_time=0.150ms
[03/23 17:47:39     89s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.024 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:39     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:39     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:39     89s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.024 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:39     89s]     Legalizer API calls during this step: 717 succeeded with high effort: 717 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:02.0 real=0:00:01.2)
[03/23 17:47:39     89s]   Reducing clock tree power 3...
[03/23 17:47:39     89s]     Clock DAG hash before 'Reducing clock tree power 3': 7079285614260971553 5128470121677762279
[03/23 17:47:39     89s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       delay calculator: calls=14989, total_wall_time=0.752s, mean_wall_time=0.050ms
[03/23 17:47:39     89s]       legalizer: calls=1694, total_wall_time=0.045s, mean_wall_time=0.027ms
[03/23 17:47:39     89s]       steiner router: calls=9889, total_wall_time=1.481s, mean_wall_time=0.150ms
[03/23 17:47:39     89s]     Artificially removing short and long paths...
[03/23 17:47:39     89s]       Clock DAG hash before 'Artificially removing short and long paths': 7079285614260971553 5128470121677762279
[03/23 17:47:39     89s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 17:47:39     89s]         delay calculator: calls=14989, total_wall_time=0.752s, mean_wall_time=0.050ms
[03/23 17:47:39     89s]         legalizer: calls=1694, total_wall_time=0.045s, mean_wall_time=0.027ms
[03/23 17:47:39     89s]         steiner router: calls=9889, total_wall_time=1.481s, mean_wall_time=0.150ms
[03/23 17:47:39     89s]       For skew_group clk/typConstraintMode target band (0.234, 0.253)
[03/23 17:47:39     89s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     89s]     Initial gate capacitance is (rise=1.499pF fall=1.499pF).
[03/23 17:47:39     89s]     Resizing gates: 
[03/23 17:47:39     89s]     Legalizer releasing space for clock trees
[03/23 17:47:39     89s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/23 17:47:39     89s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     89s]     100% 
[03/23 17:47:39     89s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:39     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:39     89s]       misc counts      : r=1, pp=0
[03/23 17:47:39     89s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:39     89s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:39     89s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:39     89s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.857pF, total=0.962pF
[03/23 17:47:39     89s]       wire lengths     : top=0.000um, trunk=666.400um, leaf=4873.192um, total=5539.592um
[03/23 17:47:39     89s]       hp wire lengths  : top=0.000um, trunk=612.400um, leaf=1646.800um, total=2259.200um
[03/23 17:47:39     89s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/23 17:47:39     89s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.011ns min=0.051ns max=0.085ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:39     89s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:39     89s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/23 17:47:39     89s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:39     89s]     Clock DAG hash after 'Reducing clock tree power 3': 7079285614260971553 5128470121677762279
[03/23 17:47:39     89s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       delay calculator: calls=15182, total_wall_time=0.775s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]       legalizer: calls=1734, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]       steiner router: calls=9905, total_wall_time=1.494s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.024 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:39     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:39     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:39     89s]     Skew group summary after 'Reducing clock tree power 3':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.253, avg=0.244, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.253} (wid=0.024 ws=0.013) (gid=0.231 gs=0.009)
[03/23 17:47:39     89s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 17:47:39     89s]   Improving insertion delay...
[03/23 17:47:39     89s]     Clock DAG hash before 'Improving insertion delay': 7079285614260971553 5128470121677762279
[03/23 17:47:39     89s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/23 17:47:39     89s]       delay calculator: calls=15182, total_wall_time=0.775s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]       legalizer: calls=1734, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]       steiner router: calls=9905, total_wall_time=1.494s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]     Clock DAG stats after 'Improving insertion delay':
[03/23 17:47:39     89s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:39     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:39     89s]       misc counts      : r=1, pp=0
[03/23 17:47:39     89s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:39     89s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:39     89s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:39     89s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.857pF, total=0.962pF
[03/23 17:47:39     89s]       wire lengths     : top=0.000um, trunk=666.400um, leaf=4873.192um, total=5539.592um
[03/23 17:47:39     89s]       hp wire lengths  : top=0.000um, trunk=610.000um, leaf=1646.800um, total=2256.800um
[03/23 17:47:39     89s]     Clock DAG net violations after 'Improving insertion delay': none
[03/23 17:47:39     89s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/23 17:47:39     89s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.012ns min=0.051ns max=0.087ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:39     89s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:39     89s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/23 17:47:39     89s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:39     89s]     Clock DAG hash after 'Improving insertion delay': 3766325220717414634 16786734932530228084
[03/23 17:47:39     89s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/23 17:47:39     89s]       delay calculator: calls=15216, total_wall_time=0.776s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]       legalizer: calls=1750, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]       steiner router: calls=9925, total_wall_time=1.495s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]     Primary reporting skew groups after 'Improving insertion delay':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.252, avg=0.243, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.252} (wid=0.025 ws=0.013) (gid=0.230 gs=0.009)
[03/23 17:47:39     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:39     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:39     89s]     Skew group summary after 'Improving insertion delay':
[03/23 17:47:39     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.234, max=0.252, avg=0.243, sd=0.004], skew [0.019 vs 0.100], 100% {0.234, 0.252} (wid=0.025 ws=0.013) (gid=0.230 gs=0.009)
[03/23 17:47:39     89s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     89s]   Wire Opt OverFix...
[03/23 17:47:39     89s]     Clock DAG hash before 'Wire Opt OverFix': 3766325220717414634 16786734932530228084
[03/23 17:47:39     89s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/23 17:47:39     89s]       delay calculator: calls=15216, total_wall_time=0.776s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]       legalizer: calls=1750, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]       steiner router: calls=9925, total_wall_time=1.495s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]     Wire Reduction extra effort...
[03/23 17:47:39     89s]       Clock DAG hash before 'Wire Reduction extra effort': 3766325220717414634 16786734932530228084
[03/23 17:47:39     89s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/23 17:47:39     89s]         delay calculator: calls=15216, total_wall_time=0.776s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]         legalizer: calls=1750, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]         steiner router: calls=9925, total_wall_time=1.495s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/23 17:47:39     89s]       Artificially removing short and long paths...
[03/23 17:47:39     89s]         Clock DAG hash before 'Artificially removing short and long paths': 3766325220717414634 16786734932530228084
[03/23 17:47:39     89s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/23 17:47:39     89s]           delay calculator: calls=15216, total_wall_time=0.776s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]           legalizer: calls=1750, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]           steiner router: calls=9925, total_wall_time=1.495s, mean_wall_time=0.151ms
[03/23 17:47:39     89s]         For skew_group clk/typConstraintMode target band (0.234, 0.252)
[03/23 17:47:39     89s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:39     89s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:39     89s]       Global shorten wires A0...
[03/23 17:47:39     89s]         Clock DAG hash before 'Global shorten wires A0': 3766325220717414634 16786734932530228084
[03/23 17:47:39     89s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/23 17:47:39     89s]           delay calculator: calls=15216, total_wall_time=0.776s, mean_wall_time=0.051ms
[03/23 17:47:39     89s]           legalizer: calls=1750, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:39     89s]           steiner router: calls=9925, total_wall_time=1.495s, mean_wall_time=0.151ms
[03/23 17:47:40     89s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]       Move For Wirelength - core...
[03/23 17:47:40     89s]         Clock DAG hash before 'Move For Wirelength - core': 3766325220717414634 16786734932530228084
[03/23 17:47:40     89s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 17:47:40     89s]           delay calculator: calls=15237, total_wall_time=0.778s, mean_wall_time=0.051ms
[03/23 17:47:40     89s]           legalizer: calls=1769, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]           steiner router: calls=9941, total_wall_time=1.505s, mean_wall_time=0.151ms
[03/23 17:47:40     89s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=1, computed=17, moveTooSmall=31, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=35, accepted=3
[03/23 17:47:40     89s]         Max accepted move=19.200um, total accepted move=41.200um, average move=13.733um
[03/23 17:47:40     89s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=1, computed=17, moveTooSmall=23, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=44, accepted=0
[03/23 17:47:40     89s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 17:47:40     89s]         Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 17:47:40     89s]       Global shorten wires A1...
[03/23 17:47:40     89s]         Clock DAG hash before 'Global shorten wires A1': 16660560800273046267 3970916161354698589
[03/23 17:47:40     89s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/23 17:47:40     89s]           delay calculator: calls=15448, total_wall_time=0.795s, mean_wall_time=0.051ms
[03/23 17:47:40     89s]           legalizer: calls=1878, total_wall_time=0.049s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]           steiner router: calls=10159, total_wall_time=1.622s, mean_wall_time=0.160ms
[03/23 17:47:40     89s]         Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]       Move For Wirelength - core...
[03/23 17:47:40     89s]         Clock DAG hash before 'Move For Wirelength - core': 15850716527253782255 13127422841633532905
[03/23 17:47:40     89s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/23 17:47:40     89s]           delay calculator: calls=15460, total_wall_time=0.796s, mean_wall_time=0.051ms
[03/23 17:47:40     89s]           legalizer: calls=1898, total_wall_time=0.050s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]           steiner router: calls=10175, total_wall_time=1.628s, mean_wall_time=0.160ms
[03/23 17:47:40     89s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=17, computed=1, moveTooSmall=30, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
[03/23 17:47:40     89s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 17:47:40     89s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]       Global shorten wires B...
[03/23 17:47:40     89s]         Clock DAG hash before 'Global shorten wires B': 15850716527253782255 13127422841633532905
[03/23 17:47:40     89s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/23 17:47:40     89s]           delay calculator: calls=15460, total_wall_time=0.796s, mean_wall_time=0.051ms
[03/23 17:47:40     89s]           legalizer: calls=1899, total_wall_time=0.050s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]           steiner router: calls=10175, total_wall_time=1.628s, mean_wall_time=0.160ms
[03/23 17:47:40     89s]         Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:40     89s]       Move For Wirelength - branch...
[03/23 17:47:40     89s]         Clock DAG hash before 'Move For Wirelength - branch': 15850716527253782255 13127422841633532905
[03/23 17:47:40     89s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/23 17:47:40     89s]           delay calculator: calls=15486, total_wall_time=0.799s, mean_wall_time=0.052ms
[03/23 17:47:40     89s]           legalizer: calls=1967, total_wall_time=0.051s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]           steiner router: calls=10207, total_wall_time=1.642s, mean_wall_time=0.161ms
[03/23 17:47:40     89s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=0, computed=18, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=1
[03/23 17:47:40     89s]         Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
[03/23 17:47:40     89s]         Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=17, computed=1, moveTooSmall=0, resolved=0, predictFail=28, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[03/23 17:47:40     89s]         Max accepted move=0.000um, total accepted move=0.000um
[03/23 17:47:40     89s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/23 17:47:40     89s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/23 17:47:40     89s]         cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:40     89s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:40     89s]         misc counts      : r=1, pp=0
[03/23 17:47:40     89s]         cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:40     89s]         cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:40     89s]         sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:40     89s]         wire capacitance : top=0.000pF, trunk=0.102pF, leaf=0.854pF, total=0.957pF
[03/23 17:47:40     89s]         wire lengths     : top=0.000um, trunk=647.001um, leaf=4855.396um, total=5502.397um
[03/23 17:47:40     89s]         hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:40     89s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/23 17:47:40     89s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/23 17:47:40     89s]         Trunk : target=0.100ns count=7 avg=0.071ns sd=0.011ns min=0.051ns max=0.087ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:40     89s]         Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:40     89s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/23 17:47:40     89s]          Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:40     89s]       Clock DAG hash after 'Wire Reduction extra effort': 3884000366526625604 12904373600987245370
[03/23 17:47:40     89s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/23 17:47:40     89s]         delay calculator: calls=15491, total_wall_time=0.799s, mean_wall_time=0.052ms
[03/23 17:47:40     89s]         legalizer: calls=1986, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]         steiner router: calls=10211, total_wall_time=1.644s, mean_wall_time=0.161ms
[03/23 17:47:40     89s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/23 17:47:40     89s]         skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.242, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.026 ws=0.015) (gid=0.229 gs=0.008)
[03/23 17:47:40     89s]             min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:40     89s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:40     89s]       Skew group summary after 'Wire Reduction extra effort':
[03/23 17:47:40     89s]         skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.242, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.026 ws=0.015) (gid=0.229 gs=0.008)
[03/23 17:47:40     89s]       Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]     Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 17:47:40     89s]     Optimizing orientation...
[03/23 17:47:40     89s]     FlipOpt...
[03/23 17:47:40     89s]     Disconnecting clock tree from netlist...
[03/23 17:47:40     89s]     Disconnecting clock tree from netlist done.
[03/23 17:47:40     89s]     Performing Single Threaded FlipOpt
[03/23 17:47:40     89s]     Optimizing orientation on clock cells...
[03/23 17:47:40     89s]       Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 1 , Constraints Broken = 17 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/23 17:47:40     89s]     Optimizing orientation on clock cells done.
[03/23 17:47:40     89s]     Resynthesising clock tree into netlist...
[03/23 17:47:40     89s]       Reset timing graph...
[03/23 17:47:40     89s] Ignoring AAE DB Resetting ...
[03/23 17:47:40     89s]       Reset timing graph done.
[03/23 17:47:40     89s]     Resynthesising clock tree into netlist done.
[03/23 17:47:40     89s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s] End AAE Lib Interpolated Model. (MEM=3286.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:40     89s]     Clock DAG stats after 'Wire Opt OverFix':
[03/23 17:47:40     89s]       cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:40     89s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:40     89s]       misc counts      : r=1, pp=0
[03/23 17:47:40     89s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:40     89s]       cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:40     89s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:40     89s]       wire capacitance : top=0.000pF, trunk=0.102pF, leaf=0.854pF, total=0.956pF
[03/23 17:47:40     89s]       wire lengths     : top=0.000um, trunk=643.801um, leaf=4855.396um, total=5499.197um
[03/23 17:47:40     89s]       hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:40     89s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/23 17:47:40     89s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/23 17:47:40     89s]       Trunk : target=0.100ns count=7 avg=0.071ns sd=0.011ns min=0.051ns max=0.087ns {1 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/23 17:47:40     89s]       Leaf  : target=0.100ns count=12 avg=0.091ns sd=0.003ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 1 <= 0.100ns}
[03/23 17:47:40     89s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/23 17:47:40     89s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:40     89s]     Clock DAG hash after 'Wire Opt OverFix': 9243916116437831763 12949351274885205357
[03/23 17:47:40     89s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/23 17:47:40     89s]       delay calculator: calls=15510, total_wall_time=0.801s, mean_wall_time=0.052ms
[03/23 17:47:40     89s]       legalizer: calls=1986, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:40     89s]       steiner router: calls=10281, total_wall_time=1.674s, mean_wall_time=0.163ms
[03/23 17:47:40     89s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/23 17:47:40     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.242, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.026 ws=0.015) (gid=0.228 gs=0.008)
[03/23 17:47:40     89s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG500_S1/CK
[03/23 17:47:40     89s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG408_S1/CK
[03/23 17:47:40     89s]     Skew group summary after 'Wire Opt OverFix':
[03/23 17:47:40     89s]       skew_group clk/typConstraintMode: insertion delay [min=0.233, max=0.252, avg=0.242, sd=0.004], skew [0.019 vs 0.100], 100% {0.233, 0.252} (wid=0.026 ws=0.015) (gid=0.228 gs=0.008)
[03/23 17:47:40     89s]     Legalizer API calls during this step: 236 succeeded with high effort: 236 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:40     89s]   Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/23 17:47:40     89s]   Total capacitance is (rise=2.455pF fall=2.455pF), of which (rise=0.956pF fall=0.956pF) is wire, and (rise=1.499pF fall=1.499pF) is gate.
[03/23 17:47:40     89s]   Stage::Polishing done. (took cpu=0:00:02.9 real=0:00:01.9)
[03/23 17:47:40     89s]   Stage::Updating netlist...
[03/23 17:47:40     89s]   Reset timing graph...
[03/23 17:47:40     89s] Ignoring AAE DB Resetting ...
[03/23 17:47:40     89s]   Reset timing graph done.
[03/23 17:47:40     89s]   Setting non-default rules before calling refine place.
[03/23 17:47:40     89s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:40     89s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3286.0M, EPOCH TIME: 1679608060.526450
[03/23 17:47:40     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 17:47:40     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3055.0M, EPOCH TIME: 1679608060.533435
[03/23 17:47:40     89s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:40     89s]   Leaving CCOpt scope - ClockRefiner...
[03/23 17:47:40     89s]   Assigned high priority to 18 instances.
[03/23 17:47:40     89s]   Soft fixed 18 clock instances.
[03/23 17:47:40     89s]   Performing Clock Only Refine Place.
[03/23 17:47:40     89s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[03/23 17:47:40     89s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3055.0M, EPOCH TIME: 1679608060.538271
[03/23 17:47:40     89s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3055.0M, EPOCH TIME: 1679608060.538441
[03/23 17:47:40     89s] Processing tracks to init pin-track alignment.
[03/23 17:47:40     89s] z: 2, totalTracks: 1
[03/23 17:47:40     89s] z: 4, totalTracks: 1
[03/23 17:47:40     89s] z: 6, totalTracks: 1
[03/23 17:47:40     89s] z: 8, totalTracks: 1
[03/23 17:47:40     89s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:40     89s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3055.0M, EPOCH TIME: 1679608060.543292
[03/23 17:47:40     89s] Info: 18 insts are soft-fixed.
[03/23 17:47:40     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] 
[03/23 17:47:40     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:40     89s] OPERPROF:       Starting CMU at level 4, MEM:3119.0M, EPOCH TIME: 1679608060.557351
[03/23 17:47:40     89s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3151.0M, EPOCH TIME: 1679608060.560338
[03/23 17:47:40     89s] 
[03/23 17:47:40     89s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:40     89s] Info: 18 insts are soft-fixed.
[03/23 17:47:40     89s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.018, MEM:3055.0M, EPOCH TIME: 1679608060.561512
[03/23 17:47:40     89s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3055.0M, EPOCH TIME: 1679608060.561589
[03/23 17:47:40     89s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3055.0M, EPOCH TIME: 1679608060.563611
[03/23 17:47:40     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.0MB).
[03/23 17:47:40     89s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.026, MEM:3055.0M, EPOCH TIME: 1679608060.564118
[03/23 17:47:40     89s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.026, MEM:3055.0M, EPOCH TIME: 1679608060.564202
[03/23 17:47:40     89s] TDRefine: refinePlace mode is spiral
[03/23 17:47:40     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.7
[03/23 17:47:40     89s] OPERPROF: Starting RefinePlace at level 1, MEM:3055.0M, EPOCH TIME: 1679608060.564384
[03/23 17:47:40     89s] *** Starting refinePlace (0:01:30 mem=3055.0M) ***
[03/23 17:47:40     89s] Total net bbox length = 5.458e+04 (2.530e+04 2.928e+04) (ext = 2.216e+03)
[03/23 17:47:40     89s] 
[03/23 17:47:40     89s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:40     89s] Info: 18 insts are soft-fixed.
[03/23 17:47:40     89s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:40     89s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:40     89s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:40     89s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:40     89s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:40     89s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3055.0M, EPOCH TIME: 1679608060.571645
[03/23 17:47:40     89s] Starting refinePlace ...
[03/23 17:47:40     89s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:40     89s] One DDP V2 for no tweak run.
[03/23 17:47:40     89s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:40     89s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3055.0MB
[03/23 17:47:40     89s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:40     89s]   maximum (X+Y) =         0.00 um
[03/23 17:47:40     89s]   mean    (X+Y) =         0.00 um
[03/23 17:47:40     89s] Summary Report:
[03/23 17:47:40     89s] Instances move: 0 (out of 2608 movable)
[03/23 17:47:40     89s] Instances flipped: 0
[03/23 17:47:40     89s] Mean displacement: 0.00 um
[03/23 17:47:40     89s] Max displacement: 0.00 um 
[03/23 17:47:40     89s] Total instances moved : 0
[03/23 17:47:40     89s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.003, REAL:0.003, MEM:3055.0M, EPOCH TIME: 1679608060.574854
[03/23 17:47:40     89s] Total net bbox length = 5.458e+04 (2.530e+04 2.928e+04) (ext = 2.216e+03)
[03/23 17:47:40     89s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3055.0MB
[03/23 17:47:40     89s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3055.0MB) @(0:01:30 - 0:01:30).
[03/23 17:47:40     89s] *** Finished refinePlace (0:01:30 mem=3055.0M) ***
[03/23 17:47:40     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.7
[03/23 17:47:40     89s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.012, MEM:3055.0M, EPOCH TIME: 1679608060.576083
[03/23 17:47:40     89s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3055.0M, EPOCH TIME: 1679608060.576163
[03/23 17:47:40     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[03/23 17:47:40     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:40     89s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.009, REAL:0.004, MEM:3055.0M, EPOCH TIME: 1679608060.580446
[03/23 17:47:40     89s]   ClockRefiner summary
[03/23 17:47:40     89s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 734).
[03/23 17:47:40     89s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 18).
[03/23 17:47:40     89s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/23 17:47:40     89s]   Restoring pStatusCts on 18 clock instances.
[03/23 17:47:40     89s]   Revert refine place priority changes on 0 instances.
[03/23 17:47:40     89s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:47:40     89s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:40     89s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.8 real=0:00:02.7)
[03/23 17:47:40     89s]   CCOpt::Phase::eGRPC...
[03/23 17:47:40     89s]   eGR Post Conditioning loop iteration 0...
[03/23 17:47:40     89s]     Clock implementation routing...
[03/23 17:47:40     89s]       Leaving CCOpt scope - Routing Tools...
[03/23 17:47:40     89s] Net route status summary:
[03/23 17:47:40     89s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:40     89s]   Non-clock:  5611 (unrouted=2955, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:40     90s]       Routing using eGR only...
[03/23 17:47:40     90s]         Early Global Route - eGR only step...
[03/23 17:47:40     90s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[03/23 17:47:40     90s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[03/23 17:47:40     90s] (ccopt eGR): Start to route 19 all nets
[03/23 17:47:40     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:40     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:40     90s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      ================== Layers ==================
[03/23 17:47:40     90s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:40     90s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:40     90s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:40     90s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:40     90s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:40     90s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:40     90s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:40     90s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:40     90s] (I)      Started Import and model ( Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:40     90s] (I)      == Non-default Options ==
[03/23 17:47:40     90s] (I)      Clean congestion better                            : true
[03/23 17:47:40     90s] (I)      Estimate vias on DPT layer                         : true
[03/23 17:47:40     90s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 17:47:40     90s] (I)      Layer constraints as soft constraints              : true
[03/23 17:47:40     90s] (I)      Soft top layer                                     : true
[03/23 17:47:40     90s] (I)      Skip prospective layer relax nets                  : true
[03/23 17:47:40     90s] (I)      Better NDR handling                                : true
[03/23 17:47:40     90s] (I)      Improved NDR modeling in LA                        : true
[03/23 17:47:40     90s] (I)      Routing cost fix for NDR handling                  : true
[03/23 17:47:40     90s] (I)      Block tracks for preroutes                         : true
[03/23 17:47:40     90s] (I)      Assign IRoute by net group key                     : true
[03/23 17:47:40     90s] (I)      Block unroutable channels                          : true
[03/23 17:47:40     90s] (I)      Block unroutable channels 3D                       : true
[03/23 17:47:40     90s] (I)      Bound layer relaxed segment wl                     : true
[03/23 17:47:40     90s] (I)      Blocked pin reach length threshold                 : 2
[03/23 17:47:40     90s] (I)      Check blockage within NDR space in TA              : true
[03/23 17:47:40     90s] (I)      Skip must join for term with via pillar            : true
[03/23 17:47:40     90s] (I)      Model find APA for IO pin                          : true
[03/23 17:47:40     90s] (I)      On pin location for off pin term                   : true
[03/23 17:47:40     90s] (I)      Handle EOL spacing                                 : true
[03/23 17:47:40     90s] (I)      Merge PG vias by gap                               : true
[03/23 17:47:40     90s] (I)      Maximum routing layer                              : 4
[03/23 17:47:40     90s] (I)      Route selected nets only                           : true
[03/23 17:47:40     90s] (I)      Refine MST                                         : true
[03/23 17:47:40     90s] (I)      Honor PRL                                          : true
[03/23 17:47:40     90s] (I)      Strong congestion aware                            : true
[03/23 17:47:40     90s] (I)      Improved initial location for IRoutes              : true
[03/23 17:47:40     90s] (I)      Multi panel TA                                     : true
[03/23 17:47:40     90s] (I)      Penalize wire overlap                              : true
[03/23 17:47:40     90s] (I)      Expand small instance blockage                     : true
[03/23 17:47:40     90s] (I)      Reduce via in TA                                   : true
[03/23 17:47:40     90s] (I)      SS-aware routing                                   : true
[03/23 17:47:40     90s] (I)      Improve tree edge sharing                          : true
[03/23 17:47:40     90s] (I)      Improve 2D via estimation                          : true
[03/23 17:47:40     90s] (I)      Refine Steiner tree                                : true
[03/23 17:47:40     90s] (I)      Build spine tree                                   : true
[03/23 17:47:40     90s] (I)      Model pass through capacity                        : true
[03/23 17:47:40     90s] (I)      Extend blockages by a half GCell                   : true
[03/23 17:47:40     90s] (I)      Consider pin shapes                                : true
[03/23 17:47:40     90s] (I)      Consider pin shapes for all nodes                  : true
[03/23 17:47:40     90s] (I)      Consider NR APA                                    : true
[03/23 17:47:40     90s] (I)      Consider IO pin shape                              : true
[03/23 17:47:40     90s] (I)      Fix pin connection bug                             : true
[03/23 17:47:40     90s] (I)      Consider layer RC for local wires                  : true
[03/23 17:47:40     90s] (I)      Route to clock mesh pin                            : true
[03/23 17:47:40     90s] (I)      LA-aware pin escape length                         : 2
[03/23 17:47:40     90s] (I)      Connect multiple ports                             : true
[03/23 17:47:40     90s] (I)      Split for must join                                : true
[03/23 17:47:40     90s] (I)      Number of threads                                  : 6
[03/23 17:47:40     90s] (I)      Routing effort level                               : 10000
[03/23 17:47:40     90s] (I)      Prefer layer length threshold                      : 8
[03/23 17:47:40     90s] (I)      Overflow penalty cost                              : 10
[03/23 17:47:40     90s] (I)      A-star cost                                        : 0.300000
[03/23 17:47:40     90s] (I)      Misalignment cost                                  : 10.000000
[03/23 17:47:40     90s] (I)      Threshold for short IRoute                         : 6
[03/23 17:47:40     90s] (I)      Via cost during post routing                       : 1.000000
[03/23 17:47:40     90s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 17:47:40     90s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 17:47:40     90s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 17:47:40     90s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 17:47:40     90s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 17:47:40     90s] (I)      PG-aware similar topology routing                  : true
[03/23 17:47:40     90s] (I)      Maze routing via cost fix                          : true
[03/23 17:47:40     90s] (I)      Apply PRL on PG terms                              : true
[03/23 17:47:40     90s] (I)      Apply PRL on obs objects                           : true
[03/23 17:47:40     90s] (I)      Handle range-type spacing rules                    : true
[03/23 17:47:40     90s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 17:47:40     90s] (I)      Parallel spacing query fix                         : true
[03/23 17:47:40     90s] (I)      Force source to root IR                            : true
[03/23 17:47:40     90s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 17:47:40     90s] (I)      Do not relax to DPT layer                          : true
[03/23 17:47:40     90s] (I)      No DPT in post routing                             : true
[03/23 17:47:40     90s] (I)      Modeling PG via merging fix                        : true
[03/23 17:47:40     90s] (I)      Shield aware TA                                    : true
[03/23 17:47:40     90s] (I)      Strong shield aware TA                             : true
[03/23 17:47:40     90s] (I)      Overflow calculation fix in LA                     : true
[03/23 17:47:40     90s] (I)      Post routing fix                                   : true
[03/23 17:47:40     90s] (I)      Strong post routing                                : true
[03/23 17:47:40     90s] (I)      Access via pillar from top                         : true
[03/23 17:47:40     90s] (I)      NDR via pillar fix                                 : true
[03/23 17:47:40     90s] (I)      Violation on path threshold                        : 1
[03/23 17:47:40     90s] (I)      Pass through capacity modeling                     : true
[03/23 17:47:40     90s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 17:47:40     90s] (I)      Select term pin box for io pin                     : true
[03/23 17:47:40     90s] (I)      Penalize NDR sharing                               : true
[03/23 17:47:40     90s] (I)      Enable special modeling                            : false
[03/23 17:47:40     90s] (I)      Keep fixed segments                                : true
[03/23 17:47:40     90s] (I)      Reorder net groups by key                          : true
[03/23 17:47:40     90s] (I)      Increase net scenic ratio                          : true
[03/23 17:47:40     90s] (I)      Method to set GCell size                           : row
[03/23 17:47:40     90s] (I)      Connect multiple ports and must join fix           : true
[03/23 17:47:40     90s] (I)      Avoid high resistance layers                       : true
[03/23 17:47:40     90s] (I)      Model find APA for IO pin fix                      : true
[03/23 17:47:40     90s] (I)      Avoid connecting non-metal layers                  : true
[03/23 17:47:40     90s] (I)      Use track pitch for NDR                            : true
[03/23 17:47:40     90s] (I)      Enable layer relax to lower layer                  : true
[03/23 17:47:40     90s] (I)      Enable layer relax to upper layer                  : true
[03/23 17:47:40     90s] (I)      Top layer relaxation fix                           : true
[03/23 17:47:40     90s] (I)      Handle non-default track width                     : false
[03/23 17:47:40     90s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:40     90s] (I)      Use row-based GCell size
[03/23 17:47:40     90s] (I)      Use row-based GCell align
[03/23 17:47:40     90s] (I)      layer 0 area = 89000
[03/23 17:47:40     90s] (I)      layer 1 area = 120000
[03/23 17:47:40     90s] (I)      layer 2 area = 120000
[03/23 17:47:40     90s] (I)      layer 3 area = 120000
[03/23 17:47:40     90s] (I)      GCell unit size   : 3600
[03/23 17:47:40     90s] (I)      GCell multiplier  : 1
[03/23 17:47:40     90s] (I)      GCell row height  : 3600
[03/23 17:47:40     90s] (I)      Actual row height : 3600
[03/23 17:47:40     90s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:40     90s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:40     90s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:40     90s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:40     90s] (I)      ============== Default via ===============
[03/23 17:47:40     90s] (I)      +---+------------------+-----------------+
[03/23 17:47:40     90s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:40     90s] (I)      +---+------------------+-----------------+
[03/23 17:47:40     90s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:40     90s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:47:40     90s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:40     90s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:40     90s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:47:40     90s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:40     90s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:40     90s] (I)      +---+------------------+-----------------+
[03/23 17:47:40     90s] [NR-eGR] Read 56 PG shapes
[03/23 17:47:40     90s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:40     90s] [NR-eGR] Read 0 other shapes
[03/23 17:47:40     90s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:40     90s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:40     90s] [NR-eGR] #PG Blockages       : 56
[03/23 17:47:40     90s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:40     90s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:40     90s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:40     90s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:40     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:40     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:47:40     90s] [NR-eGR] Read 2675 nets ( ignored 2656 )
[03/23 17:47:40     90s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 17:47:40     90s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:40     90s] (I)      Read Num Blocks=2173  Num Prerouted Wires=0  Num CS=0
[03/23 17:47:40     90s] (I)      Layer 1 (V) : #blockages 741 : #preroutes 0
[03/23 17:47:40     90s] (I)      Layer 2 (H) : #blockages 1072 : #preroutes 0
[03/23 17:47:40     90s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:47:40     90s] (I)      Moved 1 terms for better access 
[03/23 17:47:40     90s] (I)      Number of ignored nets                =      0
[03/23 17:47:40     90s] (I)      Number of connected nets              =      0
[03/23 17:47:40     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of clock nets                  =     19.  Ignored: No
[03/23 17:47:40     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:40     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:40     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:40     90s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[03/23 17:47:40     90s] (I)      Ndr track 0 does not exist
[03/23 17:47:40     90s] (I)      Ndr track 0 does not exist
[03/23 17:47:40     90s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:40     90s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:40     90s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:40     90s] (I)      Site width          :   400  (dbu)
[03/23 17:47:40     90s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:40     90s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:40     90s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:40     90s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:40     90s] (I)      Grid                :    55    83     4
[03/23 17:47:40     90s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:40     90s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:40     90s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:40     90s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:40     90s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:40     90s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:40     90s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:40     90s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:40     90s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:40     90s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:40     90s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:40     90s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:40     90s] (I)      --------------------------------------------------------
[03/23 17:47:40     90s] 
[03/23 17:47:40     90s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:40     90s] [NR-eGR] Rule id: 0  Nets: 19
[03/23 17:47:40     90s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:40     90s] (I)                    Layer    2    3    4 
[03/23 17:47:40     90s] (I)                    Pitch  800  800  800 
[03/23 17:47:40     90s] (I)             #Used tracks    2    2    2 
[03/23 17:47:40     90s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:40     90s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:47:40     90s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:40     90s] (I)                    Layer    2    3    4 
[03/23 17:47:40     90s] (I)                    Pitch  400  400  400 
[03/23 17:47:40     90s] (I)             #Used tracks    1    1    1 
[03/23 17:47:40     90s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:40     90s] [NR-eGR] ========================================
[03/23 17:47:40     90s] [NR-eGR] 
[03/23 17:47:40     90s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:40     90s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:40     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:40     90s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:40     90s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:40     90s] (I)      |     2 |   41417 |    10021 |        24.20% |
[03/23 17:47:40     90s] (I)      |     3 |   41195 |    20862 |        50.64% |
[03/23 17:47:40     90s] (I)      |     4 |   41417 |    18343 |        44.29% |
[03/23 17:47:40     90s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:40     90s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3047.05 MB )
[03/23 17:47:40     90s] (I)      Reset routing kernel
[03/23 17:47:40     90s] (I)      Started Global Routing ( Curr Mem: 3047.05 MB )
[03/23 17:47:40     90s] (I)      totalPins=753  totalGlobalPin=753 (100.00%)
[03/23 17:47:40     90s] (I)      total 2D Cap : 48514 = (23158 H, 25356 V)
[03/23 17:47:40     90s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1a Route ============
[03/23 17:47:40     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 119
[03/23 17:47:40     90s] (I)      Usage: 1588 = (769 H, 819 V) = (3.32% H, 3.23% V) = (2.768e+03um H, 2.948e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1b Route ============
[03/23 17:47:40     90s] (I)      Usage: 1585 = (769 H, 816 V) = (3.32% H, 3.22% V) = (2.768e+03um H, 2.938e+03um V)
[03/23 17:47:40     90s] (I)      Overflow of layer group 1: 3.57% H + 3.29% V. EstWL: 5.706000e+03um
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1c Route ============
[03/23 17:47:40     90s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:40     90s] (I)      Usage: 1607 = (774 H, 833 V) = (3.34% H, 3.29% V) = (2.786e+03um H, 2.999e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1d Route ============
[03/23 17:47:40     90s] (I)      Usage: 1609 = (784 H, 825 V) = (3.39% H, 3.25% V) = (2.822e+03um H, 2.970e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1e Route ============
[03/23 17:47:40     90s] (I)      Usage: 1609 = (784 H, 825 V) = (3.39% H, 3.25% V) = (2.822e+03um H, 2.970e+03um V)
[03/23 17:47:40     90s] [NR-eGR] Early Global Route overflow of layer group 1: 3.46% H + 3.35% V. EstWL: 5.792400e+03um
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1f Route ============
[03/23 17:47:40     90s] (I)      Usage: 1788 = (863 H, 925 V) = (3.73% H, 3.65% V) = (3.107e+03um H, 3.330e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1g Route ============
[03/23 17:47:40     90s] (I)      Usage: 997 = (489 H, 508 V) = (2.11% H, 2.00% V) = (1.760e+03um H, 1.829e+03um V)
[03/23 17:47:40     90s] (I)      #Nets         : 19
[03/23 17:47:40     90s] (I)      #Relaxed nets : 18
[03/23 17:47:40     90s] (I)      Wire length   : 10
[03/23 17:47:40     90s] [NR-eGR] Create a new net group with 18 nets and layer range [2, 4]
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1h Route ============
[03/23 17:47:40     90s] (I)      Usage: 994 = (487 H, 507 V) = (2.10% H, 2.00% V) = (1.753e+03um H, 1.825e+03um V)
[03/23 17:47:40     90s] (I)      total 2D Cap : 88223 = (23158 H, 65065 V)
[03/23 17:47:40     90s] [NR-eGR] Layer group 2: route 18 net(s) in layer range [2, 4]
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1a Route ============
[03/23 17:47:40     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 137
[03/23 17:47:40     90s] (I)      Usage: 3781 = (1765 H, 2016 V) = (7.62% H, 3.10% V) = (6.354e+03um H, 7.258e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1b Route ============
[03/23 17:47:40     90s] (I)      Usage: 3781 = (1765 H, 2016 V) = (7.62% H, 3.10% V) = (6.354e+03um H, 7.258e+03um V)
[03/23 17:47:40     90s] (I)      Overflow of layer group 2: 3.33% H + 0.00% V. EstWL: 1.361160e+04um
[03/23 17:47:40     90s] (I)      Congestion metric : 3.33%H 0.00%V, 3.33%HV
[03/23 17:47:40     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1c Route ============
[03/23 17:47:40     90s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:40     90s] (I)      Usage: 3787 = (1765 H, 2022 V) = (7.62% H, 3.11% V) = (6.354e+03um H, 7.279e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1d Route ============
[03/23 17:47:40     90s] (I)      Usage: 4063 = (1703 H, 2360 V) = (7.35% H, 3.63% V) = (6.131e+03um H, 8.496e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1e Route ============
[03/23 17:47:40     90s] (I)      Usage: 4063 = (1703 H, 2360 V) = (7.35% H, 3.63% V) = (6.131e+03um H, 8.496e+03um V)
[03/23 17:47:40     90s] [NR-eGR] Early Global Route overflow of layer group 2: 3.92% H + 0.00% V. EstWL: 1.462680e+04um
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1f Route ============
[03/23 17:47:40     90s] (I)      Usage: 4207 = (1697 H, 2510 V) = (7.33% H, 3.86% V) = (6.109e+03um H, 9.036e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1g Route ============
[03/23 17:47:40     90s] (I)      Usage: 3990 = (1667 H, 2323 V) = (7.20% H, 3.57% V) = (6.001e+03um H, 8.363e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] (I)      ============  Phase 1h Route ============
[03/23 17:47:40     90s] (I)      Usage: 3991 = (1668 H, 2323 V) = (7.20% H, 3.57% V) = (6.005e+03um H, 8.363e+03um V)
[03/23 17:47:40     90s] (I)      
[03/23 17:47:40     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:40     90s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:40     90s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:40     90s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:40     90s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:40     90s] [NR-eGR]      M3 ( 3)        12( 0.27%)         1( 0.02%)         1( 0.02%)   ( 0.32%) 
[03/23 17:47:40     90s] [NR-eGR]      M4 ( 4)         9( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR]        Total        21( 0.16%)         1( 0.01%)         1( 0.01%)   ( 0.17%) 
[03/23 17:47:40     90s] [NR-eGR] 
[03/23 17:47:40     90s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.21 sec, Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      total 2D Cap : 96251 = (28655 H, 67596 V)
[03/23 17:47:40     90s] [NR-eGR] Overflow after Early Global Route 0.31% H + 0.00% V
[03/23 17:47:40     90s] (I)      ============= Track Assignment ============
[03/23 17:47:40     90s] (I)      Started Track Assignment (6T) ( Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:40     90s] (I)      Run Multi-thread track assignment
[03/23 17:47:40     90s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      Started Export ( Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:40     90s] [NR-eGR] -------------------------------
[03/23 17:47:40     90s] [NR-eGR]  M1  (1H)             0   9433 
[03/23 17:47:40     90s] [NR-eGR]  M2  (2V)         28251  14297 
[03/23 17:47:40     90s] [NR-eGR]  M3  (3H)         30993   1282 
[03/23 17:47:40     90s] [NR-eGR]  M4  (4V)          9296      0 
[03/23 17:47:40     90s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:40     90s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:40     90s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:40     90s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:40     90s] [NR-eGR] -------------------------------
[03/23 17:47:40     90s] [NR-eGR]      Total        68540  25012 
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR] Total half perimeter of net bounding box: 54580um
[03/23 17:47:40     90s] [NR-eGR] Total length: 68540um, number of vias: 25012
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR] Total eGR-routed clock nets wire length: 7065um, number of vias: 2291
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR] Report for selected net(s) only.
[03/23 17:47:40     90s] [NR-eGR]             Length (um)  Vias 
[03/23 17:47:40     90s] [NR-eGR] ------------------------------
[03/23 17:47:40     90s] [NR-eGR]  M1  (1H)             0   752 
[03/23 17:47:40     90s] [NR-eGR]  M2  (2V)          2543  1137 
[03/23 17:47:40     90s] [NR-eGR]  M3  (3H)          2593   402 
[03/23 17:47:40     90s] [NR-eGR]  M4  (4V)          1928     0 
[03/23 17:47:40     90s] [NR-eGR]  M5  (5H)             0     0 
[03/23 17:47:40     90s] [NR-eGR]  M6  (6V)             0     0 
[03/23 17:47:40     90s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 17:47:40     90s] [NR-eGR]  LM  (8V)             0     0 
[03/23 17:47:40     90s] [NR-eGR] ------------------------------
[03/23 17:47:40     90s] [NR-eGR]      Total         7065  2291 
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR] Total half perimeter of net bounding box: 2273um
[03/23 17:47:40     90s] [NR-eGR] Total length: 7065um, number of vias: 2291
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] [NR-eGR] Total routed clock nets wire length: 7065um, number of vias: 2291
[03/23 17:47:40     90s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:40     90s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.30 sec, Curr Mem: 3055.05 MB )
[03/23 17:47:40     90s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:40     90s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:40     90s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:40     90s] (I)       Early Global Route kernel                   100.00%  67.16 sec  67.47 sec  0.30 sec  0.36 sec 
[03/23 17:47:40     90s] (I)       +-Import and model                           14.22%  67.17 sec  67.22 sec  0.04 sec  0.04 sec 
[03/23 17:47:40     90s] (I)       | +-Create place DB                           2.42%  67.17 sec  67.18 sec  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       | | +-Import place data                       2.37%  67.17 sec  67.18 sec  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read instances and placement          0.84%  67.17 sec  67.18 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read nets                             1.44%  67.18 sec  67.18 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Create route DB                           8.16%  67.18 sec  67.21 sec  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)       | | +-Import route data (6T)                  6.45%  67.19 sec  67.21 sec  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.29%  67.19 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read routing blockages              0.00%  67.19 sec  67.19 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read instance blockages             0.26%  67.19 sec  67.19 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read PG blockages                   0.33%  67.19 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read clock blockages                0.04%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read other blockages                0.04%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read halo blockages                 0.01%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Read boundary cut boxes             0.00%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read blackboxes                       0.02%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read prerouted                        0.32%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read unlegalized nets                 0.10%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Read nets                             0.07%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Set up via pillars                    0.00%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Initialize 3D grid graph              0.07%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Model blockage capacity               0.93%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Initialize 3D capacity              0.74%  67.20 sec  67.20 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Move terms for access (6T)            0.72%  67.20 sec  67.21 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Read aux data                             0.00%  67.21 sec  67.21 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Others data preparation                   0.05%  67.21 sec  67.21 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Create route kernel                       3.21%  67.21 sec  67.22 sec  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       +-Global Routing                             70.28%  67.22 sec  67.43 sec  0.21 sec  0.25 sec 
[03/23 17:47:40     90s] (I)       | +-Initialization                            0.04%  67.22 sec  67.22 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Net group 1                              30.83%  67.22 sec  67.31 sec  0.09 sec  0.11 sec 
[03/23 17:47:40     90s] (I)       | | +-Generate topology (6T)                  0.67%  67.22 sec  67.22 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1a                                1.31%  67.22 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Pattern routing (6T)                  0.62%  67.22 sec  67.22 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.17%  67.22 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1b                                0.92%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Monotonic routing (6T)                0.75%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1c                                0.39%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Two level Routing                     0.30%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Two Level Routing (Regular)         0.10%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  67.23 sec  67.23 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1d                               15.05%  67.23 sec  67.28 sec  0.05 sec  0.05 sec 
[03/23 17:47:40     90s] (I)       | | | +-Detoured routing (6T)                14.94%  67.23 sec  67.28 sec  0.05 sec  0.05 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1e                                0.33%  67.28 sec  67.28 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Route legalization                    0.19%  67.28 sec  67.28 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Legalize Blockage Violations        0.14%  67.28 sec  67.28 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1f                                8.88%  67.28 sec  67.30 sec  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)       | | | +-Congestion clean                      8.78%  67.28 sec  67.30 sec  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1g                                0.90%  67.30 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Post Routing                          0.82%  67.30 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1h                                0.10%  67.31 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Post Routing                          0.03%  67.31 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Layer assignment (6T)                   1.07%  67.31 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Net group 2                              38.00%  67.31 sec  67.43 sec  0.11 sec  0.14 sec 
[03/23 17:47:40     90s] (I)       | | +-Generate topology (6T)                  0.44%  67.31 sec  67.31 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1a                                0.90%  67.31 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Pattern routing (6T)                  0.55%  67.31 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.11%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Add via demand to 2D                  0.02%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1b                                0.86%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Monotonic routing (6T)                0.64%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1c                                0.41%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Two level Routing                     0.33%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Two Level Routing (Strong)          0.09%  67.32 sec  67.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1d                               18.49%  67.32 sec  67.38 sec  0.06 sec  0.07 sec 
[03/23 17:47:40     90s] (I)       | | | +-Detoured routing (6T)                18.38%  67.32 sec  67.38 sec  0.06 sec  0.07 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1e                                0.20%  67.38 sec  67.38 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Route legalization                    0.07%  67.38 sec  67.38 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | | +-Legalize Blockage Violations        0.01%  67.38 sec  67.38 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1f                               10.15%  67.38 sec  67.41 sec  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)       | | | +-Congestion clean                     10.06%  67.38 sec  67.41 sec  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1g                                0.81%  67.41 sec  67.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Post Routing                          0.74%  67.41 sec  67.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Phase 1h                                0.50%  67.41 sec  67.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | | +-Post Routing                          0.44%  67.41 sec  67.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Layer assignment (6T)                   3.48%  67.41 sec  67.42 sec  0.01 sec  0.02 sec 
[03/23 17:47:40     90s] (I)       +-Export 3D cong map                          0.38%  67.43 sec  67.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Export 2D cong map                        0.11%  67.43 sec  67.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       +-Extract Global 3D Wires                     0.01%  67.43 sec  67.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       +-Track Assignment (6T)                       2.03%  67.43 sec  67.44 sec  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       | +-Initialization                            0.03%  67.43 sec  67.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Track Assignment Kernel                   1.81%  67.43 sec  67.44 sec  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       | +-Free Memory                               0.00%  67.44 sec  67.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       +-Export                                      9.02%  67.44 sec  67.47 sec  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)       | +-Export DB wires                           1.14%  67.44 sec  67.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Export all nets (6T)                    0.52%  67.44 sec  67.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | | +-Set wire vias (6T)                      0.49%  67.44 sec  67.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       | +-Report wirelength                         6.52%  67.44 sec  67.46 sec  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)       | +-Update net boxes                          1.12%  67.46 sec  67.47 sec  0.00 sec  0.01 sec 
[03/23 17:47:40     90s] (I)       | +-Update timing                             0.00%  67.47 sec  67.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)       +-Postprocess design                          0.13%  67.47 sec  67.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)      ======================= Summary by functions ========================
[03/23 17:47:40     90s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:40     90s] (I)      ---------------------------------------------------------------------
[03/23 17:47:40     90s] (I)        0  Early Global Route kernel           100.00%  0.30 sec  0.36 sec 
[03/23 17:47:40     90s] (I)        1  Global Routing                       70.28%  0.21 sec  0.25 sec 
[03/23 17:47:40     90s] (I)        1  Import and model                     14.22%  0.04 sec  0.04 sec 
[03/23 17:47:40     90s] (I)        1  Export                                9.02%  0.03 sec  0.03 sec 
[03/23 17:47:40     90s] (I)        1  Track Assignment (6T)                 2.03%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        1  Export 3D cong map                    0.38%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        1  Postprocess design                    0.13%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Net group 2                          38.00%  0.11 sec  0.14 sec 
[03/23 17:47:40     90s] (I)        2  Net group 1                          30.83%  0.09 sec  0.11 sec 
[03/23 17:47:40     90s] (I)        2  Create route DB                       8.16%  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)        2  Report wirelength                     6.52%  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)        2  Create route kernel                   3.21%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        2  Create place DB                       2.42%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        2  Track Assignment Kernel               1.81%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        2  Export DB wires                       1.14%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Update net boxes                      1.12%  0.00 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Initialization                        0.07%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1d                             33.54%  0.10 sec  0.12 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1f                             19.03%  0.06 sec  0.06 sec 
[03/23 17:47:40     90s] (I)        3  Import route data (6T)                6.45%  0.02 sec  0.02 sec 
[03/23 17:47:40     90s] (I)        3  Layer assignment (6T)                 4.54%  0.01 sec  0.03 sec 
[03/23 17:47:40     90s] (I)        3  Import place data                     2.37%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1a                              2.21%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1b                              1.79%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1g                              1.72%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        3  Generate topology (6T)                1.11%  0.00 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1c                              0.79%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1h                              0.60%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        3  Phase 1e                              0.53%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        3  Export all nets (6T)                  0.52%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        3  Set wire vias (6T)                    0.49%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Detoured routing (6T)                33.31%  0.10 sec  0.12 sec 
[03/23 17:47:40     90s] (I)        4  Congestion clean                     18.84%  0.06 sec  0.06 sec 
[03/23 17:47:40     90s] (I)        4  Post Routing                          2.03%  0.01 sec  0.01 sec 
[03/23 17:47:40     90s] (I)        4  Read nets                             1.51%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Monotonic routing (6T)                1.40%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Read blockages ( Layer 2-4 )          1.29%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Pattern routing (6T)                  1.17%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Model blockage capacity               0.93%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Read instances and placement          0.84%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Move terms for access (6T)            0.72%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Two level Routing                     0.63%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Read prerouted                        0.32%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Pattern Routing Avoiding Blockages    0.29%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Route legalization                    0.26%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Add via demand to 2D                  0.02%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Initialize 3D capacity                0.74%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read PG blockages                     0.33%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read instance blockages               0.26%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Two Level Routing (Regular)           0.19%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Two Level Routing (Strong)            0.18%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Legalize Blockage Violations          0.15%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:40     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:40     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:41     90s]         Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/23 17:47:41     90s]       Routing using eGR only done.
[03/23 17:47:41     90s] Net route status summary:
[03/23 17:47:41     90s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:41     90s]   Non-clock:  5611 (unrouted=2955, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:41     90s] 
[03/23 17:47:41     90s] CCOPT: Done with clock implementation routing.
[03/23 17:47:41     90s] 
[03/23 17:47:41     90s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 17:47:41     90s]     Clock implementation routing done.
[03/23 17:47:41     90s]     Leaving CCOpt scope - extractRC...
[03/23 17:47:41     90s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 17:47:41     90s] Extraction called for design 'PE_top' of instances=2608 and nets=5630 using extraction engine 'preRoute' .
[03/23 17:47:41     90s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:41     90s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:41     90s] RCMode: PreRoute
[03/23 17:47:41     90s]       RC Corner Indexes            0   
[03/23 17:47:41     90s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:41     90s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:41     90s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:41     90s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:41     90s] Shrink Factor                : 1.00000
[03/23 17:47:41     90s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:41     90s] Using Quantus QRC technology file ...
[03/23 17:47:41     90s] 
[03/23 17:47:41     90s] Trim Metal Layers:
[03/23 17:47:41     90s] LayerId::1 widthSet size::1
[03/23 17:47:41     90s] LayerId::2 widthSet size::1
[03/23 17:47:41     90s] LayerId::3 widthSet size::1
[03/23 17:47:41     90s] LayerId::4 widthSet size::1
[03/23 17:47:41     90s] LayerId::5 widthSet size::1
[03/23 17:47:41     90s] LayerId::6 widthSet size::1
[03/23 17:47:41     90s] LayerId::7 widthSet size::1
[03/23 17:47:41     90s] LayerId::8 widthSet size::1
[03/23 17:47:41     90s] Updating RC grid for preRoute extraction ...
[03/23 17:47:41     90s] eee: pegSigSF::1.070000
[03/23 17:47:41     90s] Initializing multi-corner resistance tables ...
[03/23 17:47:41     90s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:41     90s] eee: l::2 avDens::0.167313 usedTrk::813.139173 availTrk::4860.000000 sigTrk::813.139173
[03/23 17:47:41     90s] eee: l::3 avDens::0.187237 usedTrk::909.971947 availTrk::4860.000000 sigTrk::909.971947
[03/23 17:47:41     90s] eee: l::4 avDens::0.057518 usedTrk::279.536668 availTrk::4860.000000 sigTrk::279.536668
[03/23 17:47:41     90s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:41     90s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:41     90s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:41     90s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:41     90s] {RT rc-typ 0 4 4 0}
[03/23 17:47:41     90s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.119845 aWlH=0.000000 lMod=0 pMax=0.813200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:41     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3055.047M)
[03/23 17:47:41     90s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 17:47:41     90s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]     Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:41     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:3055.0M, EPOCH TIME: 1679608061.056252
[03/23 17:47:41     90s] Processing tracks to init pin-track alignment.
[03/23 17:47:41     90s] z: 2, totalTracks: 1
[03/23 17:47:41     90s] z: 4, totalTracks: 1
[03/23 17:47:41     90s] z: 6, totalTracks: 1
[03/23 17:47:41     90s] z: 8, totalTracks: 1
[03/23 17:47:41     90s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:41     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3055.0M, EPOCH TIME: 1679608061.060210
[03/23 17:47:41     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     90s] 
[03/23 17:47:41     90s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:41     90s] OPERPROF:     Starting CMU at level 3, MEM:3119.0M, EPOCH TIME: 1679608061.078766
[03/23 17:47:41     90s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3151.0M, EPOCH TIME: 1679608061.083420
[03/23 17:47:41     90s] 
[03/23 17:47:41     90s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:41     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.025, MEM:3055.0M, EPOCH TIME: 1679608061.084946
[03/23 17:47:41     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3055.0M, EPOCH TIME: 1679608061.085090
[03/23 17:47:41     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3055.0M, EPOCH TIME: 1679608061.087788
[03/23 17:47:41     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3055.0MB).
[03/23 17:47:41     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:3055.0M, EPOCH TIME: 1679608061.088652
[03/23 17:47:41     90s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]     Legalizer reserving space for clock trees
[03/23 17:47:41     90s]     Calling post conditioning for eGRPC...
[03/23 17:47:41     90s]       eGRPC...
[03/23 17:47:41     90s]         eGRPC active optimizations:
[03/23 17:47:41     90s]          - Move Down
[03/23 17:47:41     90s]          - Downsizing before DRV sizing
[03/23 17:47:41     90s]          - DRV fixing with sizing
[03/23 17:47:41     90s]          - Move to fanout
[03/23 17:47:41     90s]          - Cloning
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Currently running CTS, using active skew data
[03/23 17:47:41     90s]         Reset bufferability constraints...
[03/23 17:47:41     90s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/23 17:47:41     90s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:41     90s] End AAE Lib Interpolated Model. (MEM=3055.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:41     90s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         Clock DAG stats eGRPC initial state:
[03/23 17:47:41     90s]           cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:41     90s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:41     90s]           misc counts      : r=1, pp=0
[03/23 17:47:41     90s]           cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:41     90s]           cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:41     90s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:41     90s]           wire capacitance : top=0.000pF, trunk=0.193pF, leaf=1.079pF, total=1.271pF
[03/23 17:47:41     90s]           wire lengths     : top=0.000um, trunk=1178.140um, leaf=5887.000um, total=7065.140um
[03/23 17:47:41     90s]           hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:41     90s]         Clock DAG net violations eGRPC initial state:
[03/23 17:47:41     90s]           Remaining Transition : {count=5, worst=[0.028ns, 0.014ns, 0.012ns, 0.002ns, 0.001ns]} avg=0.011ns sd=0.011ns sum=0.057ns
[03/23 17:47:41     90s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/23 17:47:41     90s]           Trunk : target=0.100ns count=7 avg=0.085ns sd=0.019ns min=0.051ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 17:47:41     90s]           Leaf  : target=0.100ns count=12 avg=0.103ns sd=0.010ns min=0.093ns max=0.128ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     90s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/23 17:47:41     90s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:41     90s]         Clock DAG hash eGRPC initial state: 9243916116437831763 12949351274885205357
[03/23 17:47:41     90s]         CTS services accumulated run-time stats eGRPC initial state:
[03/23 17:47:41     90s]           delay calculator: calls=15529, total_wall_time=0.804s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]           legalizer: calls=2004, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]           steiner router: calls=10300, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]         Primary reporting skew groups eGRPC initial state:
[03/23 17:47:41     90s]           skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291, avg=0.275, sd=0.010], skew [0.041 vs 0.100], 100% {0.250, 0.291} (wid=0.064 ws=0.047) (gid=0.246 gs=0.022)
[03/23 17:47:41     90s]               min path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK
[03/23 17:47:41     90s]               max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:41     90s]         Skew group summary eGRPC initial state:
[03/23 17:47:41     90s]           skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291, avg=0.275, sd=0.010], skew [0.041 vs 0.100], 100% {0.250, 0.291} (wid=0.064 ws=0.047) (gid=0.246 gs=0.022)
[03/23 17:47:41     90s]         eGRPC Moving buffers...
[03/23 17:47:41     90s]           Clock DAG hash before 'eGRPC Moving buffers': 9243916116437831763 12949351274885205357
[03/23 17:47:41     90s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             delay calculator: calls=15529, total_wall_time=0.804s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2004, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10300, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]           Violation analysis...
[03/23 17:47:41     90s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:41     90s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:41     90s]             misc counts      : r=1, pp=0
[03/23 17:47:41     90s]             cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/23 17:47:41     90s]             cell capacitance : b=0.000pF, i=0.469pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.469pF
[03/23 17:47:41     90s]             sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:41     90s]             wire capacitance : top=0.000pF, trunk=0.193pF, leaf=1.079pF, total=1.271pF
[03/23 17:47:41     90s]             wire lengths     : top=0.000um, trunk=1178.140um, leaf=5887.000um, total=7065.140um
[03/23 17:47:41     90s]             hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:41     90s]           Clock DAG net violations after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             Remaining Transition : {count=5, worst=[0.028ns, 0.014ns, 0.012ns, 0.002ns, 0.001ns]} avg=0.011ns sd=0.011ns sum=0.057ns
[03/23 17:47:41     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             Trunk : target=0.100ns count=7 avg=0.085ns sd=0.019ns min=0.051ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns}
[03/23 17:47:41     90s]             Leaf  : target=0.100ns count=12 avg=0.103ns sd=0.010ns min=0.093ns max=0.128ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     90s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[03/23 17:47:41     90s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 2 
[03/23 17:47:41     90s]           Clock DAG hash after 'eGRPC Moving buffers': 9243916116437831763 12949351274885205357
[03/23 17:47:41     90s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             delay calculator: calls=15529, total_wall_time=0.804s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2004, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10300, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 17:47:41     90s]                 min path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK
[03/23 17:47:41     90s]                 max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG321_S1/CK
[03/23 17:47:41     90s]           Skew group summary after 'eGRPC Moving buffers':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.291], skew [0.041 vs 0.100]
[03/23 17:47:41     90s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:41     90s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/23 17:47:41     90s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 9243916116437831763 12949351274885205357
[03/23 17:47:41     90s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             delay calculator: calls=15529, total_wall_time=0.804s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2004, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10300, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]           Artificially removing long paths...
[03/23 17:47:41     90s]             Clock DAG hash before 'Artificially removing long paths': 9243916116437831763 12949351274885205357
[03/23 17:47:41     90s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[03/23 17:47:41     90s]               delay calculator: calls=15529, total_wall_time=0.804s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]               legalizer: calls=2004, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]               steiner router: calls=10300, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:41     90s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]           Modifying slew-target multiplier from 1 to 0.9
[03/23 17:47:41     90s]           Downsizing prefiltering...
[03/23 17:47:41     90s]           Downsizing prefiltering done.
[03/23 17:47:41     90s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:41     90s]           DoDownSizing Summary : numSized = 1, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 17, numSkippedDueToCloseToSkewTarget = 1
[03/23 17:47:41     90s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[03/23 17:47:41     90s]           Downsizing prefiltering...
[03/23 17:47:41     90s]           Downsizing prefiltering done.
[03/23 17:47:41     90s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:41     90s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[03/23 17:47:41     90s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/23 17:47:41     90s]           Reverting slew-target multiplier from 0.9 to 1
[03/23 17:47:41     90s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:41     90s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:41     90s]             misc counts      : r=1, pp=0
[03/23 17:47:41     90s]             cell areas       : b=0.000um^2, i=336.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=336.960um^2
[03/23 17:47:41     90s]             cell capacitance : b=0.000pF, i=0.464pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.464pF
[03/23 17:47:41     90s]             sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:41     90s]             wire capacitance : top=0.000pF, trunk=0.193pF, leaf=1.079pF, total=1.271pF
[03/23 17:47:41     90s]             wire lengths     : top=0.000um, trunk=1178.140um, leaf=5887.000um, total=7065.140um
[03/23 17:47:41     90s]             hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:41     90s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             Remaining Transition : {count=5, worst=[0.028ns, 0.014ns, 0.012ns, 0.002ns, 0.001ns]} avg=0.011ns sd=0.011ns sum=0.056ns
[03/23 17:47:41     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             Trunk : target=0.100ns count=7 avg=0.086ns sd=0.016ns min=0.051ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 17:47:41     90s]             Leaf  : target=0.100ns count=12 avg=0.103ns sd=0.010ns min=0.092ns max=0.128ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     90s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[03/23 17:47:41     90s]              Invs: CLKINVX20TR: 15 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:41     90s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 18199610736388958311 14137152181906017409
[03/23 17:47:41     90s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             delay calculator: calls=15564, total_wall_time=0.806s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2006, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10316, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.288], skew [0.040 vs 0.100]
[03/23 17:47:41     90s]                 min path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK
[03/23 17:47:41     90s]                 max path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/CK
[03/23 17:47:41     90s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.288], skew [0.040 vs 0.100]
[03/23 17:47:41     90s]           Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:41     90s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:41     90s]         eGRPC Fixing DRVs...
[03/23 17:47:41     90s]           Clock DAG hash before 'eGRPC Fixing DRVs': 18199610736388958311 14137152181906017409
[03/23 17:47:41     90s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             delay calculator: calls=15564, total_wall_time=0.806s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2006, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10316, total_wall_time=1.687s, mean_wall_time=0.164ms
[03/23 17:47:41     90s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:41     90s]           CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 5, violation ignored (due to small violation): 2, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[03/23 17:47:41     90s]           
[03/23 17:47:41     90s]           PRO Statistics: Fix DRVs (cell sizing):
[03/23 17:47:41     90s]           =======================================
[03/23 17:47:41     90s]           
[03/23 17:47:41     90s]           Cell changes by Net Type:
[03/23 17:47:41     90s]           
[03/23 17:47:41     90s]           -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 17:47:41     90s]           -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]           top                0                    0           0            0                    0                  0
[03/23 17:47:41     90s]           trunk              0                    0           0            0                    0                  0
[03/23 17:47:41     90s]           leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:41     90s]           -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]           Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:41     90s]           -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]           
[03/23 17:47:41     90s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[03/23 17:47:41     90s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 17:47:41     90s]           
[03/23 17:47:41     90s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
[03/23 17:47:41     90s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:41     90s]             misc counts      : r=1, pp=0
[03/23 17:47:41     90s]             cell areas       : b=0.000um^2, i=336.960um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=336.960um^2
[03/23 17:47:41     90s]             cell capacitance : b=0.000pF, i=0.464pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.464pF
[03/23 17:47:41     90s]             sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:41     90s]             wire capacitance : top=0.000pF, trunk=0.193pF, leaf=1.079pF, total=1.271pF
[03/23 17:47:41     90s]             wire lengths     : top=0.000um, trunk=1178.140um, leaf=5887.000um, total=7065.140um
[03/23 17:47:41     90s]             hp wire lengths  : top=0.000um, trunk=610.400um, leaf=1646.800um, total=2257.200um
[03/23 17:47:41     90s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             Remaining Transition : {count=5, worst=[0.028ns, 0.014ns, 0.012ns, 0.002ns, 0.001ns]} avg=0.011ns sd=0.011ns sum=0.056ns
[03/23 17:47:41     90s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             Trunk : target=0.100ns count=7 avg=0.086ns sd=0.016ns min=0.051ns max=0.099ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 2 <= 0.100ns}
[03/23 17:47:41     90s]             Leaf  : target=0.100ns count=12 avg=0.103ns sd=0.010ns min=0.092ns max=0.128ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 2 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     90s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[03/23 17:47:41     90s]              Invs: CLKINVX20TR: 15 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:41     90s]           Clock DAG hash after 'eGRPC Fixing DRVs': 18199610736388958311 14137152181906017409
[03/23 17:47:41     90s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             delay calculator: calls=15615, total_wall_time=0.807s, mean_wall_time=0.052ms
[03/23 17:47:41     90s]             legalizer: calls=2009, total_wall_time=0.052s, mean_wall_time=0.026ms
[03/23 17:47:41     90s]             steiner router: calls=10364, total_wall_time=1.687s, mean_wall_time=0.163ms
[03/23 17:47:41     90s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.288], skew [0.040 vs 0.100]
[03/23 17:47:41     90s]                 min path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/CK
[03/23 17:47:41     90s]                 max path sink: adder0/DP_OP_12J1_122_5326_clk_r_REG88_S4/CK
[03/23 17:47:41     90s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/23 17:47:41     90s]             skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.288], skew [0.040 vs 0.100]
[03/23 17:47:41     90s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:41     90s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Slew Diagnostics: After DRV fixing
[03/23 17:47:41     90s]         ==================================
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Global Causes:
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         -------------------------------------
[03/23 17:47:41     90s]         Cause
[03/23 17:47:41     90s]         -------------------------------------
[03/23 17:47:41     90s]         DRV fixing with buffering is disabled
[03/23 17:47:41     90s]         -------------------------------------
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Top 5 overslews:
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         ----------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]         Overslew    Causes                                        Driving Pin
[03/23 17:47:41     90s]         ----------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]         0.028ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/23 17:47:41     90s]         0.014ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00004/Y
[03/23 17:47:41     90s]         0.012ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/23 17:47:41     90s]         0.002ns     Violation below threshold for DRV sizing      buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:47:41     90s]         0.001ns     Violation below threshold for DRV sizing      buff_mult_arr0/CTS_ccl_a_inv_00007/Y
[03/23 17:47:41     90s]         ----------------------------------------------------------------------------------------------
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         Cause                                       Occurences
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         Inst already optimally sized                    3
[03/23 17:47:41     90s]         Violation below threshold for DRV sizing        2
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Violation diagnostics counts from the 5 nodes that have violations:
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         Cause                                       Occurences
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         Inst already optimally sized                    3
[03/23 17:47:41     90s]         Violation below threshold for DRV sizing        2
[03/23 17:47:41     90s]         ------------------------------------------------------
[03/23 17:47:41     90s]         
[03/23 17:47:41     90s]         Reconnecting optimized routes...
[03/23 17:47:41     90s]         Reset timing graph...
[03/23 17:47:41     90s] Ignoring AAE DB Resetting ...
[03/23 17:47:41     90s]         Reset timing graph done.
[03/23 17:47:41     90s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         Violation analysis...
[03/23 17:47:41     90s] End AAE Lib Interpolated Model. (MEM=2999.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:41     90s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         Moving clock insts towards fanout...
[03/23 17:47:41     90s]         Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=3, accepted=0
[03/23 17:47:41     90s]         Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:47:41     90s]         Clock instances to consider for cloning: 3
[03/23 17:47:41     90s]         Cloning clock nodes to reduce slew violations....
[03/23 17:47:41     90s]         Cloning results : Attempted = 3 , succeeded = 3 , unsuccessful = 0 , skipped = 0 , ignored = 0
[03/23 17:47:41     90s]         Fanout results : attempted = 179 ,succeeded = 179 ,unsuccessful = 0 ,skipped = 0
[03/23 17:47:41     90s]         Cloning attempts on buffers = 0, inverters = 3, gates = 0, logic = 0, other = 0
[03/23 17:47:41     90s]         Cloning successes on buffers = 0, inverters = 3, gates = 0, logic = 0, other = 0
[03/23 17:47:41     90s]         Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     90s]         Reset timing graph...
[03/23 17:47:41     90s] Ignoring AAE DB Resetting ...
[03/23 17:47:41     90s]         Reset timing graph done.
[03/23 17:47:41     90s]         Set dirty flag on 1 instances, 2 nets
[03/23 17:47:41     90s] End AAE Lib Interpolated Model. (MEM=2999.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:41     91s]         Clock DAG stats before routing clock trees:
[03/23 17:47:41     91s]           cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:41     91s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:41     91s]           misc counts      : r=1, pp=0
[03/23 17:47:41     91s]           cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:41     91s]           cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:41     91s]           sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:41     91s]           wire capacitance : top=0.000pF, trunk=0.141pF, leaf=0.999pF, total=1.140pF
[03/23 17:47:41     91s]           wire lengths     : top=0.000um, trunk=864.741um, leaf=5375.995um, total=6240.736um
[03/23 17:47:41     91s]           hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:41     91s]         Clock DAG net violations before routing clock trees:
[03/23 17:47:41     91s]           Remaining Transition : {count=3, worst=[0.007ns, 0.003ns, 0.000ns]} avg=0.003ns sd=0.003ns sum=0.010ns
[03/23 17:47:41     91s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/23 17:47:41     91s]           Trunk : target=0.100ns count=7 avg=0.088ns sd=0.017ns min=0.051ns max=0.107ns {1 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 3 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     91s]           Leaf  : target=0.100ns count=15 avg=0.082ns sd=0.020ns min=0.053ns max=0.103ns {3 <= 0.060ns, 3 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:41     91s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/23 17:47:41     91s]            Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:41     91s]         Clock DAG hash before routing clock trees: 7111907224877403002 13391450955834746312
[03/23 17:47:41     91s]         CTS services accumulated run-time stats before routing clock trees:
[03/23 17:47:41     91s]           delay calculator: calls=15801, total_wall_time=0.830s, mean_wall_time=0.053ms
[03/23 17:47:41     91s]           legalizer: calls=2043, total_wall_time=0.054s, mean_wall_time=0.026ms
[03/23 17:47:41     91s]           steiner router: calls=10437, total_wall_time=1.732s, mean_wall_time=0.166ms
[03/23 17:47:41     91s]         Primary reporting skew groups before routing clock trees:
[03/23 17:47:41     91s]           skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.297, avg=0.270, sd=0.016], skew [0.066 vs 0.100], 100% {0.231, 0.297} (wid=0.046 ws=0.029) (gid=0.257 gs=0.044)
[03/23 17:47:41     91s]               min path sink: adder0/clk_r_REG71_S1/CK
[03/23 17:47:41     91s]               max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG228_S1/CK
[03/23 17:47:41     91s]         Skew group summary before routing clock trees:
[03/23 17:47:41     91s]           skew_group clk/typConstraintMode: insertion delay [min=0.231, max=0.297, avg=0.270, sd=0.016], skew [0.066 vs 0.100], 100% {0.231, 0.297} (wid=0.046 ws=0.029) (gid=0.257 gs=0.044)
[03/23 17:47:41     91s]       eGRPC done.
[03/23 17:47:41     91s]     Calling post conditioning for eGRPC done.
[03/23 17:47:41     91s]   eGR Post Conditioning loop iteration 0 done.
[03/23 17:47:41     91s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/23 17:47:41     91s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:41     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3009.5M, EPOCH TIME: 1679608061.522013
[03/23 17:47:41     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.008, MEM:2751.5M, EPOCH TIME: 1679608061.530393
[03/23 17:47:41     91s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:41     91s]   Leaving CCOpt scope - ClockRefiner...
[03/23 17:47:41     91s]   Assigned high priority to 3 instances.
[03/23 17:47:41     91s]   Soft fixed 21 clock instances.
[03/23 17:47:41     91s]   Performing Single Pass Refine Place.
[03/23 17:47:41     91s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/23 17:47:41     91s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2723.0M, EPOCH TIME: 1679608061.534603
[03/23 17:47:41     91s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2723.0M, EPOCH TIME: 1679608061.534755
[03/23 17:47:41     91s] Processing tracks to init pin-track alignment.
[03/23 17:47:41     91s] z: 2, totalTracks: 1
[03/23 17:47:41     91s] z: 4, totalTracks: 1
[03/23 17:47:41     91s] z: 6, totalTracks: 1
[03/23 17:47:41     91s] z: 8, totalTracks: 1
[03/23 17:47:41     91s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:41     91s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2723.0M, EPOCH TIME: 1679608061.539601
[03/23 17:47:41     91s] Info: 21 insts are soft-fixed.
[03/23 17:47:41     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] 
[03/23 17:47:41     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:41     91s] OPERPROF:       Starting CMU at level 4, MEM:2787.0M, EPOCH TIME: 1679608061.563032
[03/23 17:47:41     91s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2819.0M, EPOCH TIME: 1679608061.566960
[03/23 17:47:41     91s] 
[03/23 17:47:41     91s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:41     91s] Info: 21 insts are soft-fixed.
[03/23 17:47:41     91s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:2723.0M, EPOCH TIME: 1679608061.568524
[03/23 17:47:41     91s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2723.0M, EPOCH TIME: 1679608061.568635
[03/23 17:47:41     91s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:2723.0M, EPOCH TIME: 1679608061.571230
[03/23 17:47:41     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2723.0MB).
[03/23 17:47:41     91s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.037, MEM:2723.0M, EPOCH TIME: 1679608061.572039
[03/23 17:47:41     91s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.039, REAL:0.038, MEM:2723.0M, EPOCH TIME: 1679608061.572134
[03/23 17:47:41     91s] TDRefine: refinePlace mode is spiral
[03/23 17:47:41     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.8
[03/23 17:47:41     91s] OPERPROF: Starting RefinePlace at level 1, MEM:2723.0M, EPOCH TIME: 1679608061.572283
[03/23 17:47:41     91s] *** Starting refinePlace (0:01:31 mem=2723.0M) ***
[03/23 17:47:41     91s] Total net bbox length = 5.485e+04 (2.541e+04 2.945e+04) (ext = 2.216e+03)
[03/23 17:47:41     91s] 
[03/23 17:47:41     91s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:41     91s] Info: 21 insts are soft-fixed.
[03/23 17:47:41     91s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:41     91s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:41     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:41     91s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:41     91s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:41     91s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2723.0M, EPOCH TIME: 1679608061.581099
[03/23 17:47:41     91s] Starting refinePlace ...
[03/23 17:47:41     91s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:41     91s] One DDP V2 for no tweak run.
[03/23 17:47:41     91s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:41     91s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2787.0M, EPOCH TIME: 1679608061.589205
[03/23 17:47:41     91s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:47:41     91s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2787.0M, EPOCH TIME: 1679608061.589353
[03/23 17:47:41     91s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2787.0M, EPOCH TIME: 1679608061.589510
[03/23 17:47:41     91s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2787.0M, EPOCH TIME: 1679608061.589603
[03/23 17:47:41     91s] DDP markSite nrRow 79 nrJob 79
[03/23 17:47:41     91s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2787.0M, EPOCH TIME: 1679608061.589797
[03/23 17:47:41     91s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2787.0M, EPOCH TIME: 1679608061.589885
[03/23 17:47:41     91s]   Spread Effort: high, standalone mode, useDDP on.
[03/23 17:47:41     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2723.0MB) @(0:01:31 - 0:01:31).
[03/23 17:47:41     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:41     91s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 17:47:41     91s] 
[03/23 17:47:41     91s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:41     91s] Move report: legalization moves 41 insts, mean move: 4.06 um, max move: 15.60 um spiral
[03/23 17:47:41     91s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC31_n61): (104.60, 208.60) --> (92.60, 212.20)
[03/23 17:47:41     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:47:41     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:41     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2726.0MB) @(0:01:31 - 0:01:31).
[03/23 17:47:41     91s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:41     91s] Move report: Detail placement moves 41 insts, mean move: 4.06 um, max move: 15.60 um 
[03/23 17:47:41     91s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC31_n61): (104.60, 208.60) --> (92.60, 212.20)
[03/23 17:47:41     91s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2726.0MB
[03/23 17:47:41     91s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:41     91s]   maximum (X+Y) =        15.60 um
[03/23 17:47:41     91s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC31_n61) with max move: (104.6, 208.6) -> (92.6, 212.2)
[03/23 17:47:41     91s]   mean    (X+Y) =         4.06 um
[03/23 17:47:41     91s] Summary Report:
[03/23 17:47:41     91s] Instances move: 41 (out of 2611 movable)
[03/23 17:47:41     91s] Instances flipped: 0
[03/23 17:47:41     91s] Mean displacement: 4.06 um
[03/23 17:47:41     91s] Max displacement: 15.60 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC31_n61) (104.6, 208.6) -> (92.6, 212.2)
[03/23 17:47:41     91s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/23 17:47:41     91s] Total instances moved : 41
[03/23 17:47:41     91s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.194, REAL:0.126, MEM:2726.0M, EPOCH TIME: 1679608061.706962
[03/23 17:47:41     91s] Total net bbox length = 5.496e+04 (2.548e+04 2.948e+04) (ext = 2.216e+03)
[03/23 17:47:41     91s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2726.0MB
[03/23 17:47:41     91s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2726.0MB) @(0:01:31 - 0:01:31).
[03/23 17:47:41     91s] *** Finished refinePlace (0:01:31 mem=2726.0M) ***
[03/23 17:47:41     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.8
[03/23 17:47:41     91s] OPERPROF: Finished RefinePlace at level 1, CPU:0.204, REAL:0.136, MEM:2726.0M, EPOCH TIME: 1679608061.708217
[03/23 17:47:41     91s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2726.0M, EPOCH TIME: 1679608061.708289
[03/23 17:47:41     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:41     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:41     91s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2704.0M, EPOCH TIME: 1679608061.715340
[03/23 17:47:41     91s]   ClockRefiner summary
[03/23 17:47:41     91s]   All clock instances: Moved 3, flipped 1 and cell swapped 0 (out of a total of 737).
[03/23 17:47:41     91s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1.
[03/23 17:47:41     91s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 21).
[03/23 17:47:41     91s]   Clock sinks: Moved 3, flipped 1 and cell swapped 0 (out of a total of 716).
[03/23 17:47:41     91s]   The largest move was 3.6 um for buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG523_S1.
[03/23 17:47:41     91s]   Restoring pStatusCts on 21 clock instances.
[03/23 17:47:41     91s]   Revert refine place priority changes on 0 instances.
[03/23 17:47:41     91s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 17:47:41     91s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:01.3 real=0:00:01.1)
[03/23 17:47:41     91s]   CCOpt::Phase::Routing...
[03/23 17:47:41     91s]   Clock implementation routing...
[03/23 17:47:41     91s]     Leaving CCOpt scope - Routing Tools...
[03/23 17:47:41     91s] Net route status summary:
[03/23 17:47:41     91s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:41     91s]   Non-clock:  5599 (unrouted=2943, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2943, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:41     91s]     Routing using eGR in eGR->NR Step...
[03/23 17:47:41     91s]       Early Global Route - eGR->Nr High Frequency step...
[03/23 17:47:41     91s] (ccopt eGR): There are 22 nets to be routed. 0 nets have skip routing designation.
[03/23 17:47:41     91s] (ccopt eGR): There are 22 nets for routing of which 22 have one or more fixed wires.
[03/23 17:47:41     91s] (ccopt eGR): Start to route 22 all nets
[03/23 17:47:41     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:41     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:41     91s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2704.04 MB )
[03/23 17:47:41     91s] (I)      ================== Layers ==================
[03/23 17:47:41     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:41     91s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:41     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:41     91s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:41     91s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:41     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:41     91s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:41     91s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:41     91s] (I)      Started Import and model ( Curr Mem: 2704.04 MB )
[03/23 17:47:41     91s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:41     91s] (I)      == Non-default Options ==
[03/23 17:47:41     91s] (I)      Clean congestion better                            : true
[03/23 17:47:41     91s] (I)      Estimate vias on DPT layer                         : true
[03/23 17:47:41     91s] (I)      Clean congestion layer assignment rounds           : 3
[03/23 17:47:41     91s] (I)      Layer constraints as soft constraints              : true
[03/23 17:47:41     91s] (I)      Soft top layer                                     : true
[03/23 17:47:41     91s] (I)      Skip prospective layer relax nets                  : true
[03/23 17:47:41     91s] (I)      Better NDR handling                                : true
[03/23 17:47:41     91s] (I)      Improved NDR modeling in LA                        : true
[03/23 17:47:41     91s] (I)      Routing cost fix for NDR handling                  : true
[03/23 17:47:41     91s] (I)      Block tracks for preroutes                         : true
[03/23 17:47:41     91s] (I)      Assign IRoute by net group key                     : true
[03/23 17:47:41     91s] (I)      Block unroutable channels                          : true
[03/23 17:47:41     91s] (I)      Block unroutable channels 3D                       : true
[03/23 17:47:41     91s] (I)      Bound layer relaxed segment wl                     : true
[03/23 17:47:41     91s] (I)      Blocked pin reach length threshold                 : 2
[03/23 17:47:41     91s] (I)      Check blockage within NDR space in TA              : true
[03/23 17:47:41     91s] (I)      Skip must join for term with via pillar            : true
[03/23 17:47:41     91s] (I)      Model find APA for IO pin                          : true
[03/23 17:47:41     91s] (I)      On pin location for off pin term                   : true
[03/23 17:47:41     91s] (I)      Handle EOL spacing                                 : true
[03/23 17:47:41     91s] (I)      Merge PG vias by gap                               : true
[03/23 17:47:41     91s] (I)      Maximum routing layer                              : 4
[03/23 17:47:41     91s] (I)      Route selected nets only                           : true
[03/23 17:47:41     91s] (I)      Refine MST                                         : true
[03/23 17:47:41     91s] (I)      Honor PRL                                          : true
[03/23 17:47:41     91s] (I)      Strong congestion aware                            : true
[03/23 17:47:41     91s] (I)      Improved initial location for IRoutes              : true
[03/23 17:47:41     91s] (I)      Multi panel TA                                     : true
[03/23 17:47:41     91s] (I)      Penalize wire overlap                              : true
[03/23 17:47:41     91s] (I)      Expand small instance blockage                     : true
[03/23 17:47:41     91s] (I)      Reduce via in TA                                   : true
[03/23 17:47:41     91s] (I)      SS-aware routing                                   : true
[03/23 17:47:41     91s] (I)      Improve tree edge sharing                          : true
[03/23 17:47:41     91s] (I)      Improve 2D via estimation                          : true
[03/23 17:47:41     91s] (I)      Refine Steiner tree                                : true
[03/23 17:47:41     91s] (I)      Build spine tree                                   : true
[03/23 17:47:41     91s] (I)      Model pass through capacity                        : true
[03/23 17:47:41     91s] (I)      Extend blockages by a half GCell                   : true
[03/23 17:47:41     91s] (I)      Consider pin shapes                                : true
[03/23 17:47:41     91s] (I)      Consider pin shapes for all nodes                  : true
[03/23 17:47:41     91s] (I)      Consider NR APA                                    : true
[03/23 17:47:41     91s] (I)      Consider IO pin shape                              : true
[03/23 17:47:41     91s] (I)      Fix pin connection bug                             : true
[03/23 17:47:41     91s] (I)      Consider layer RC for local wires                  : true
[03/23 17:47:41     91s] (I)      Route to clock mesh pin                            : true
[03/23 17:47:41     91s] (I)      LA-aware pin escape length                         : 2
[03/23 17:47:41     91s] (I)      Connect multiple ports                             : true
[03/23 17:47:41     91s] (I)      Split for must join                                : true
[03/23 17:47:41     91s] (I)      Number of threads                                  : 6
[03/23 17:47:41     91s] (I)      Routing effort level                               : 10000
[03/23 17:47:41     91s] (I)      Prefer layer length threshold                      : 8
[03/23 17:47:41     91s] (I)      Overflow penalty cost                              : 10
[03/23 17:47:41     91s] (I)      A-star cost                                        : 0.300000
[03/23 17:47:41     91s] (I)      Misalignment cost                                  : 10.000000
[03/23 17:47:41     91s] (I)      Threshold for short IRoute                         : 6
[03/23 17:47:41     91s] (I)      Via cost during post routing                       : 1.000000
[03/23 17:47:41     91s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/23 17:47:41     91s] (I)      Source-to-sink ratio                               : 0.300000
[03/23 17:47:41     91s] (I)      Scenic ratio bound                                 : 3.000000
[03/23 17:47:41     91s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/23 17:47:41     91s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/23 17:47:41     91s] (I)      PG-aware similar topology routing                  : true
[03/23 17:47:41     91s] (I)      Maze routing via cost fix                          : true
[03/23 17:47:41     91s] (I)      Apply PRL on PG terms                              : true
[03/23 17:47:41     91s] (I)      Apply PRL on obs objects                           : true
[03/23 17:47:41     91s] (I)      Handle range-type spacing rules                    : true
[03/23 17:47:41     91s] (I)      PG gap threshold multiplier                        : 10.000000
[03/23 17:47:41     91s] (I)      Parallel spacing query fix                         : true
[03/23 17:47:41     91s] (I)      Force source to root IR                            : true
[03/23 17:47:41     91s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/23 17:47:41     91s] (I)      Do not relax to DPT layer                          : true
[03/23 17:47:41     91s] (I)      No DPT in post routing                             : true
[03/23 17:47:41     91s] (I)      Modeling PG via merging fix                        : true
[03/23 17:47:41     91s] (I)      Shield aware TA                                    : true
[03/23 17:47:41     91s] (I)      Strong shield aware TA                             : true
[03/23 17:47:41     91s] (I)      Overflow calculation fix in LA                     : true
[03/23 17:47:41     91s] (I)      Post routing fix                                   : true
[03/23 17:47:41     91s] (I)      Strong post routing                                : true
[03/23 17:47:41     91s] (I)      Access via pillar from top                         : true
[03/23 17:47:41     91s] (I)      NDR via pillar fix                                 : true
[03/23 17:47:41     91s] (I)      Violation on path threshold                        : 1
[03/23 17:47:41     91s] (I)      Pass through capacity modeling                     : true
[03/23 17:47:41     91s] (I)      Select the non-relaxed segments in post routing stage : true
[03/23 17:47:41     91s] (I)      Select term pin box for io pin                     : true
[03/23 17:47:41     91s] (I)      Penalize NDR sharing                               : true
[03/23 17:47:41     91s] (I)      Enable special modeling                            : false
[03/23 17:47:41     91s] (I)      Keep fixed segments                                : true
[03/23 17:47:41     91s] (I)      Reorder net groups by key                          : true
[03/23 17:47:41     91s] (I)      Increase net scenic ratio                          : true
[03/23 17:47:41     91s] (I)      Method to set GCell size                           : row
[03/23 17:47:41     91s] (I)      Connect multiple ports and must join fix           : true
[03/23 17:47:41     91s] (I)      Avoid high resistance layers                       : true
[03/23 17:47:41     91s] (I)      Model find APA for IO pin fix                      : true
[03/23 17:47:41     91s] (I)      Avoid connecting non-metal layers                  : true
[03/23 17:47:41     91s] (I)      Use track pitch for NDR                            : true
[03/23 17:47:41     91s] (I)      Enable layer relax to lower layer                  : true
[03/23 17:47:41     91s] (I)      Enable layer relax to upper layer                  : true
[03/23 17:47:41     91s] (I)      Top layer relaxation fix                           : true
[03/23 17:47:41     91s] (I)      Handle non-default track width                     : false
[03/23 17:47:41     91s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:41     91s] (I)      Use row-based GCell size
[03/23 17:47:41     91s] (I)      Use row-based GCell align
[03/23 17:47:41     91s] (I)      layer 0 area = 89000
[03/23 17:47:41     91s] (I)      layer 1 area = 120000
[03/23 17:47:41     91s] (I)      layer 2 area = 120000
[03/23 17:47:41     91s] (I)      layer 3 area = 120000
[03/23 17:47:41     91s] (I)      GCell unit size   : 3600
[03/23 17:47:41     91s] (I)      GCell multiplier  : 1
[03/23 17:47:41     91s] (I)      GCell row height  : 3600
[03/23 17:47:41     91s] (I)      Actual row height : 3600
[03/23 17:47:41     91s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:41     91s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:41     91s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:41     91s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:41     91s] (I)      ============== Default via ===============
[03/23 17:47:41     91s] (I)      +---+------------------+-----------------+
[03/23 17:47:41     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:41     91s] (I)      +---+------------------+-----------------+
[03/23 17:47:41     91s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:41     91s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/23 17:47:41     91s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:41     91s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:41     91s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/23 17:47:41     91s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:41     91s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:41     91s] (I)      +---+------------------+-----------------+
[03/23 17:47:41     91s] [NR-eGR] Read 56 PG shapes
[03/23 17:47:41     91s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:41     91s] [NR-eGR] Read 0 other shapes
[03/23 17:47:41     91s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:41     91s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:41     91s] [NR-eGR] #PG Blockages       : 56
[03/23 17:47:41     91s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:41     91s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:41     91s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:41     91s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:41     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:41     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/23 17:47:41     91s] [NR-eGR] Read 2678 nets ( ignored 2656 )
[03/23 17:47:41     91s] [NR-eGR] Connected 0 must-join pins/ports
[03/23 17:47:41     91s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:41     91s] (I)      Read Num Blocks=2173  Num Prerouted Wires=0  Num CS=0
[03/23 17:47:41     91s] (I)      Layer 1 (V) : #blockages 741 : #preroutes 0
[03/23 17:47:41     91s] (I)      Layer 2 (H) : #blockages 1072 : #preroutes 0
[03/23 17:47:41     91s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 0
[03/23 17:47:41     91s] (I)      Moved 1 terms for better access 
[03/23 17:47:41     91s] (I)      Number of ignored nets                =      0
[03/23 17:47:41     91s] (I)      Number of connected nets              =      0
[03/23 17:47:41     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:47:41     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:41     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:41     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:41     91s] [NR-eGR] There are 22 clock nets ( 22 with NDR ).
[03/23 17:47:41     91s] (I)      Ndr track 0 does not exist
[03/23 17:47:41     91s] (I)      Ndr track 0 does not exist
[03/23 17:47:41     91s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:41     91s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:41     91s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:41     91s] (I)      Site width          :   400  (dbu)
[03/23 17:47:41     91s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:41     91s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:41     91s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:41     91s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:41     91s] (I)      Grid                :    55    83     4
[03/23 17:47:41     91s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:41     91s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:41     91s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:41     91s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:41     91s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:41     91s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:41     91s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:41     91s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:41     91s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:41     91s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:41     91s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:41     91s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:41     91s] (I)      --------------------------------------------------------
[03/23 17:47:41     91s] 
[03/23 17:47:41     91s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:41     91s] [NR-eGR] Rule id: 0  Nets: 22
[03/23 17:47:41     91s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:41     91s] (I)                    Layer    2    3    4 
[03/23 17:47:41     91s] (I)                    Pitch  800  800  800 
[03/23 17:47:41     91s] (I)             #Used tracks    2    2    2 
[03/23 17:47:41     91s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:41     91s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:47:41     91s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:41     91s] (I)                    Layer    2    3    4 
[03/23 17:47:41     91s] (I)                    Pitch  400  400  400 
[03/23 17:47:41     91s] (I)             #Used tracks    1    1    1 
[03/23 17:47:41     91s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:41     91s] [NR-eGR] ========================================
[03/23 17:47:41     91s] [NR-eGR] 
[03/23 17:47:41     91s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:41     91s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:41     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:41     91s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:41     91s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:41     91s] (I)      |     2 |   41417 |    10021 |        24.20% |
[03/23 17:47:41     91s] (I)      |     3 |   41195 |    20862 |        50.64% |
[03/23 17:47:41     91s] (I)      |     4 |   41417 |    18343 |        44.29% |
[03/23 17:47:41     91s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:41     91s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2696.04 MB )
[03/23 17:47:41     91s] (I)      Reset routing kernel
[03/23 17:47:41     91s] (I)      Started Global Routing ( Curr Mem: 2696.04 MB )
[03/23 17:47:41     91s] (I)      totalPins=759  totalGlobalPin=759 (100.00%)
[03/23 17:47:41     91s] (I)      total 2D Cap : 48514 = (23158 H, 25356 V)
[03/23 17:47:41     91s] [NR-eGR] Layer group 1: route 22 net(s) in layer range [3, 4]
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1a Route ============
[03/23 17:47:41     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 116
[03/23 17:47:41     91s] (I)      Usage: 1618 = (778 H, 840 V) = (3.36% H, 3.31% V) = (2.801e+03um H, 3.024e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1b Route ============
[03/23 17:47:41     91s] (I)      Usage: 1615 = (778 H, 837 V) = (3.36% H, 3.30% V) = (2.801e+03um H, 3.013e+03um V)
[03/23 17:47:41     91s] (I)      Overflow of layer group 1: 3.52% H + 3.44% V. EstWL: 5.814000e+03um
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1c Route ============
[03/23 17:47:41     91s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:41     91s] (I)      Usage: 1637 = (783 H, 854 V) = (3.38% H, 3.37% V) = (2.819e+03um H, 3.074e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1d Route ============
[03/23 17:47:41     91s] (I)      Usage: 1636 = (791 H, 845 V) = (3.42% H, 3.33% V) = (2.848e+03um H, 3.042e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1e Route ============
[03/23 17:47:41     91s] (I)      Usage: 1637 = (791 H, 846 V) = (3.42% H, 3.34% V) = (2.848e+03um H, 3.046e+03um V)
[03/23 17:47:41     91s] [NR-eGR] Early Global Route overflow of layer group 1: 3.40% H + 3.56% V. EstWL: 5.893200e+03um
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1f Route ============
[03/23 17:47:41     91s] (I)      Usage: 1870 = (907 H, 963 V) = (3.92% H, 3.80% V) = (3.265e+03um H, 3.467e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1g Route ============
[03/23 17:47:41     91s] (I)      Usage: 1011 = (478 H, 533 V) = (2.06% H, 2.10% V) = (1.721e+03um H, 1.919e+03um V)
[03/23 17:47:41     91s] (I)      #Nets         : 22
[03/23 17:47:41     91s] (I)      #Relaxed nets : 21
[03/23 17:47:41     91s] (I)      Wire length   : 10
[03/23 17:47:41     91s] [NR-eGR] Create a new net group with 21 nets and layer range [2, 4]
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1h Route ============
[03/23 17:47:41     91s] (I)      Usage: 1008 = (476 H, 532 V) = (2.06% H, 2.10% V) = (1.714e+03um H, 1.915e+03um V)
[03/23 17:47:41     91s] (I)      total 2D Cap : 88223 = (23158 H, 65065 V)
[03/23 17:47:41     91s] [NR-eGR] Layer group 2: route 21 net(s) in layer range [2, 4]
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1a Route ============
[03/23 17:47:41     91s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 131
[03/23 17:47:41     91s] (I)      Usage: 3869 = (1756 H, 2113 V) = (7.58% H, 3.25% V) = (6.322e+03um H, 7.607e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1b Route ============
[03/23 17:47:41     91s] (I)      Usage: 3869 = (1756 H, 2113 V) = (7.58% H, 3.25% V) = (6.322e+03um H, 7.607e+03um V)
[03/23 17:47:41     91s] (I)      Overflow of layer group 2: 3.39% H + 0.00% V. EstWL: 1.392840e+04um
[03/23 17:47:41     91s] (I)      Congestion metric : 3.39%H 0.00%V, 3.39%HV
[03/23 17:47:41     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1c Route ============
[03/23 17:47:41     91s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:41     91s] (I)      Usage: 3855 = (1757 H, 2098 V) = (7.59% H, 3.22% V) = (6.325e+03um H, 7.553e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1d Route ============
[03/23 17:47:41     91s] (I)      Usage: 4268 = (1724 H, 2544 V) = (7.44% H, 3.91% V) = (6.206e+03um H, 9.158e+03um V)
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1e Route ============
[03/23 17:47:41     91s] (I)      Usage: 4336 = (1724 H, 2612 V) = (7.44% H, 4.01% V) = (6.206e+03um H, 9.403e+03um V)
[03/23 17:47:41     91s] [NR-eGR] Early Global Route overflow of layer group 2: 4.11% H + 0.00% V. EstWL: 1.560960e+04um
[03/23 17:47:41     91s] (I)      
[03/23 17:47:41     91s] (I)      ============  Phase 1f Route ============
[03/23 17:47:42     91s] (I)      Usage: 4482 = (1708 H, 2774 V) = (7.38% H, 4.26% V) = (6.149e+03um H, 9.986e+03um V)
[03/23 17:47:42     91s] (I)      
[03/23 17:47:42     91s] (I)      ============  Phase 1g Route ============
[03/23 17:47:42     91s] (I)      Usage: 4263 = (1681 H, 2582 V) = (7.26% H, 3.97% V) = (6.052e+03um H, 9.295e+03um V)
[03/23 17:47:42     91s] (I)      
[03/23 17:47:42     91s] (I)      ============  Phase 1h Route ============
[03/23 17:47:42     91s] (I)      Usage: 4235 = (1674 H, 2561 V) = (7.23% H, 3.94% V) = (6.026e+03um H, 9.220e+03um V)
[03/23 17:47:42     91s] (I)      
[03/23 17:47:42     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:42     91s] [NR-eGR]                        OverCon           OverCon            
[03/23 17:47:42     91s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/23 17:47:42     91s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[03/23 17:47:42     91s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:42     91s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:42     91s] [NR-eGR]      M3 ( 3)        14( 0.32%)         3( 0.07%)   ( 0.39%) 
[03/23 17:47:42     91s] [NR-eGR]      M4 ( 4)        13( 0.29%)         0( 0.00%)   ( 0.29%) 
[03/23 17:47:42     91s] [NR-eGR] ---------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR]        Total        27( 0.20%)         3( 0.02%)   ( 0.23%) 
[03/23 17:47:42     91s] [NR-eGR] 
[03/23 17:47:42     91s] (I)      Finished Global Routing ( CPU: 0.26 sec, Real: 0.23 sec, Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] (I)      total 2D Cap : 96251 = (28655 H, 67596 V)
[03/23 17:47:42     91s] [NR-eGR] Overflow after Early Global Route 0.38% H + 0.00% V
[03/23 17:47:42     91s] (I)      ============= Track Assignment ============
[03/23 17:47:42     91s] (I)      Started Track Assignment (6T) ( Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:42     91s] (I)      Run Multi-thread track assignment
[03/23 17:47:42     91s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] (I)      Started Export ( Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:42     91s] [NR-eGR] -------------------------------
[03/23 17:47:42     91s] [NR-eGR]  M1  (1H)             0   9439 
[03/23 17:47:42     91s] [NR-eGR]  M2  (2V)         28532  14334 
[03/23 17:47:42     91s] [NR-eGR]  M3  (3H)         31089   1281 
[03/23 17:47:42     91s] [NR-eGR]  M4  (4V)          9714      0 
[03/23 17:47:42     91s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:42     91s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:42     91s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:42     91s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:42     91s] [NR-eGR] -------------------------------
[03/23 17:47:42     91s] [NR-eGR]      Total        69335  25054 
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR] Total half perimeter of net bounding box: 54962um
[03/23 17:47:42     91s] [NR-eGR] Total length: 69335um, number of vias: 25054
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR] Total eGR-routed clock nets wire length: 7861um, number of vias: 2333
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR] Report for selected net(s) only.
[03/23 17:47:42     91s] [NR-eGR]             Length (um)  Vias 
[03/23 17:47:42     91s] [NR-eGR] ------------------------------
[03/23 17:47:42     91s] [NR-eGR]  M1  (1H)             0   758 
[03/23 17:47:42     91s] [NR-eGR]  M2  (2V)          2825  1174 
[03/23 17:47:42     91s] [NR-eGR]  M3  (3H)          2689   401 
[03/23 17:47:42     91s] [NR-eGR]  M4  (4V)          2347     0 
[03/23 17:47:42     91s] [NR-eGR]  M5  (5H)             0     0 
[03/23 17:47:42     91s] [NR-eGR]  M6  (6V)             0     0 
[03/23 17:47:42     91s] [NR-eGR]  MQ  (7H)             0     0 
[03/23 17:47:42     91s] [NR-eGR]  LM  (8V)             0     0 
[03/23 17:47:42     91s] [NR-eGR] ------------------------------
[03/23 17:47:42     91s] [NR-eGR]      Total         7861  2333 
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR] Total half perimeter of net bounding box: 2548um
[03/23 17:47:42     91s] [NR-eGR] Total length: 7861um, number of vias: 2333
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] [NR-eGR] Total routed clock nets wire length: 7861um, number of vias: 2333
[03/23 17:47:42     91s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:42     91s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.31 sec, Curr Mem: 2704.04 MB )
[03/23 17:47:42     91s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:42     91s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:42     91s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:42     91s] (I)       Early Global Route kernel                   100.00%  68.30 sec  68.62 sec  0.31 sec  0.36 sec 
[03/23 17:47:42     91s] (I)       +-Import and model                           13.07%  68.31 sec  68.35 sec  0.04 sec  0.04 sec 
[03/23 17:47:42     91s] (I)       | +-Create place DB                           2.31%  68.31 sec  68.32 sec  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | | +-Import place data                       2.27%  68.31 sec  68.32 sec  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read instances and placement          0.64%  68.31 sec  68.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read nets                             1.52%  68.32 sec  68.32 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Create route DB                           7.45%  68.32 sec  68.34 sec  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)       | | +-Import route data (6T)                  5.90%  68.33 sec  68.34 sec  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.21%  68.33 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read routing blockages              0.00%  68.33 sec  68.33 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read instance blockages             0.26%  68.33 sec  68.33 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read PG blockages                   0.30%  68.33 sec  68.33 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read clock blockages                0.04%  68.33 sec  68.33 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read other blockages                0.03%  68.33 sec  68.33 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read halo blockages                 0.01%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Read boundary cut boxes             0.00%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read blackboxes                       0.02%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read prerouted                        0.30%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read unlegalized nets                 0.09%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Read nets                             0.06%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Set up via pillars                    0.00%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Initialize 3D grid graph              0.04%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Model blockage capacity               0.88%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Initialize 3D capacity              0.77%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Move terms for access (6T)            0.75%  68.34 sec  68.34 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Read aux data                             0.00%  68.35 sec  68.35 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Others data preparation                   0.04%  68.35 sec  68.35 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Create route kernel                       2.91%  68.35 sec  68.35 sec  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       +-Global Routing                             72.67%  68.36 sec  68.58 sec  0.23 sec  0.26 sec 
[03/23 17:47:42     91s] (I)       | +-Initialization                            0.03%  68.36 sec  68.36 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Net group 1                              27.58%  68.36 sec  68.44 sec  0.09 sec  0.11 sec 
[03/23 17:47:42     91s] (I)       | | +-Generate topology (6T)                  0.69%  68.36 sec  68.36 sec  0.00 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1a                                1.43%  68.36 sec  68.36 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Pattern routing (6T)                  0.81%  68.36 sec  68.36 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  68.36 sec  68.36 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1b                                0.69%  68.36 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Monotonic routing (6T)                0.51%  68.36 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1c                                0.49%  68.37 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Two level Routing                     0.41%  68.37 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  68.37 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  68.37 sec  68.37 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1d                               11.09%  68.37 sec  68.40 sec  0.03 sec  0.05 sec 
[03/23 17:47:42     91s] (I)       | | | +-Detoured routing (6T)                10.98%  68.37 sec  68.40 sec  0.03 sec  0.05 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1e                                0.33%  68.40 sec  68.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Route legalization                    0.20%  68.40 sec  68.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Legalize Blockage Violations        0.15%  68.40 sec  68.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1f                               10.35%  68.40 sec  68.44 sec  0.03 sec  0.03 sec 
[03/23 17:47:42     91s] (I)       | | | +-Congestion clean                     10.26%  68.40 sec  68.44 sec  0.03 sec  0.03 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1g                                0.69%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Post Routing                          0.59%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1h                                0.08%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Post Routing                          0.01%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Layer assignment (6T)                   0.64%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Net group 2                              43.90%  68.44 sec  68.58 sec  0.14 sec  0.15 sec 
[03/23 17:47:42     91s] (I)       | | +-Generate topology (6T)                  0.37%  68.44 sec  68.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1a                                0.70%  68.44 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Pattern routing (6T)                  0.39%  68.44 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Add via demand to 2D                  0.01%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1b                                0.77%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Monotonic routing (6T)                0.56%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1c                                0.35%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Two level Routing                     0.29%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Two Level Routing (Regular)         0.09%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  68.45 sec  68.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1d                               22.47%  68.45 sec  68.52 sec  0.07 sec  0.07 sec 
[03/23 17:47:42     91s] (I)       | | | +-Detoured routing (6T)                22.37%  68.45 sec  68.52 sec  0.07 sec  0.07 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1e                                0.23%  68.52 sec  68.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Route legalization                    0.12%  68.52 sec  68.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | | +-Legalize Blockage Violations        0.07%  68.52 sec  68.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1f                               11.52%  68.52 sec  68.56 sec  0.04 sec  0.04 sec 
[03/23 17:47:42     91s] (I)       | | | +-Congestion clean                     11.42%  68.52 sec  68.56 sec  0.04 sec  0.04 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1g                                1.45%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Post Routing                          1.36%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Phase 1h                                0.92%  68.56 sec  68.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | | +-Post Routing                          0.84%  68.56 sec  68.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Layer assignment (6T)                   3.32%  68.57 sec  68.58 sec  0.01 sec  0.02 sec 
[03/23 17:47:42     91s] (I)       +-Export 3D cong map                          0.41%  68.58 sec  68.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Export 2D cong map                        0.11%  68.58 sec  68.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       +-Extract Global 3D Wires                     0.01%  68.58 sec  68.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       +-Track Assignment (6T)                       1.85%  68.59 sec  68.59 sec  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | +-Initialization                            0.02%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Track Assignment Kernel                   1.64%  68.59 sec  68.59 sec  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | +-Free Memory                               0.00%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       +-Export                                      7.98%  68.59 sec  68.62 sec  0.03 sec  0.03 sec 
[03/23 17:47:42     91s] (I)       | +-Export DB wires                           1.02%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Export all nets (6T)                    0.49%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | | +-Set wire vias (6T)                      0.40%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       | +-Report wirelength                         5.72%  68.59 sec  68.61 sec  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)       | +-Update net boxes                          0.98%  68.61 sec  68.62 sec  0.00 sec  0.01 sec 
[03/23 17:47:42     91s] (I)       | +-Update timing                             0.00%  68.62 sec  68.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)       +-Postprocess design                          0.33%  68.62 sec  68.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)      ======================= Summary by functions ========================
[03/23 17:47:42     91s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:42     91s] (I)      ---------------------------------------------------------------------
[03/23 17:47:42     91s] (I)        0  Early Global Route kernel           100.00%  0.31 sec  0.36 sec 
[03/23 17:47:42     91s] (I)        1  Global Routing                       72.67%  0.23 sec  0.26 sec 
[03/23 17:47:42     91s] (I)        1  Import and model                     13.07%  0.04 sec  0.04 sec 
[03/23 17:47:42     91s] (I)        1  Export                                7.98%  0.03 sec  0.03 sec 
[03/23 17:47:42     91s] (I)        1  Track Assignment (6T)                 1.85%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        1  Export 3D cong map                    0.41%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        1  Postprocess design                    0.33%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Net group 2                          43.90%  0.14 sec  0.15 sec 
[03/23 17:47:42     91s] (I)        2  Net group 1                          27.58%  0.09 sec  0.11 sec 
[03/23 17:47:42     91s] (I)        2  Create route DB                       7.45%  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)        2  Report wirelength                     5.72%  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)        2  Create route kernel                   2.91%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        2  Create place DB                       2.31%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        2  Track Assignment Kernel               1.64%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        2  Export DB wires                       1.02%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Update net boxes                      0.98%  0.00 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Initialization                        0.06%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Others data preparation               0.04%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1d                             33.56%  0.11 sec  0.12 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1f                             21.87%  0.07 sec  0.07 sec 
[03/23 17:47:42     91s] (I)        3  Import route data (6T)                5.90%  0.02 sec  0.02 sec 
[03/23 17:47:42     91s] (I)        3  Layer assignment (6T)                 3.97%  0.01 sec  0.02 sec 
[03/23 17:47:42     91s] (I)        3  Import place data                     2.27%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1g                              2.14%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1a                              2.13%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1b                              1.46%  0.00 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        3  Generate topology (6T)                1.05%  0.00 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1h                              1.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1c                              0.84%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        3  Phase 1e                              0.57%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        3  Export all nets (6T)                  0.49%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        3  Set wire vias (6T)                    0.40%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Detoured routing (6T)                33.35%  0.10 sec  0.12 sec 
[03/23 17:47:42     91s] (I)        4  Congestion clean                     21.67%  0.07 sec  0.07 sec 
[03/23 17:47:42     91s] (I)        4  Post Routing                          2.79%  0.01 sec  0.01 sec 
[03/23 17:47:42     91s] (I)        4  Read nets                             1.58%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Read blockages ( Layer 2-4 )          1.21%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Pattern routing (6T)                  1.20%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Monotonic routing (6T)                1.06%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Model blockage capacity               0.88%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Move terms for access (6T)            0.75%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Two level Routing                     0.70%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Read instances and placement          0.64%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Route legalization                    0.32%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Read prerouted                        0.30%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Pattern Routing Avoiding Blockages    0.27%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Add via demand to 2D                  0.01%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Initialize 3D capacity                0.77%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read PG blockages                     0.30%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read instance blockages               0.26%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Two Level Routing (Regular)           0.23%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Legalize Blockage Violations          0.22%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:42     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:42     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:42     91s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/23 17:47:42     91s]     Routing using eGR in eGR->NR Step done.
[03/23 17:47:42     91s]     Routing using NR in eGR->NR Step...
[03/23 17:47:42     91s] 
[03/23 17:47:42     91s] CCOPT: Preparing to route 22 clock nets with NanoRoute.
[03/23 17:47:42     91s]   All net are default rule.
[03/23 17:47:42     91s]   Preferred NanoRoute mode settings: Current
[03/23 17:47:42     91s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:47:42     91s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:47:42     91s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:47:42     91s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:47:42     91s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/23 17:47:42     91s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[03/23 17:47:42     91s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:47:42     91s]       Clock detailed routing...
[03/23 17:47:42     91s]         NanoRoute...
[03/23 17:47:42     91s] % Begin globalDetailRoute (date=03/23 17:47:42, mem=1969.7M)
[03/23 17:47:42     91s] 
[03/23 17:47:42     91s] globalDetailRoute
[03/23 17:47:42     91s] 
[03/23 17:47:42     91s] #Start globalDetailRoute on Thu Mar 23 17:47:42 2023
[03/23 17:47:42     91s] #
[03/23 17:47:42     91s] ### Time Record (globalDetailRoute) is installed.
[03/23 17:47:42     91s] ### Time Record (Pre Callback) is installed.
[03/23 17:47:42     91s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:47:42     91s] ### Time Record (DB Import) is installed.
[03/23 17:47:42     91s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:47:42     91s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:47:42     91s] ### Net info: total nets: 5621
[03/23 17:47:42     91s] ### Net info: dirty nets: 0
[03/23 17:47:42     91s] ### Net info: marked as disconnected nets: 0
[03/23 17:47:42     91s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=22)
[03/23 17:47:42     91s] #num needed restored net=0
[03/23 17:47:42     91s] #need_extraction net=0 (total=5621)
[03/23 17:47:42     91s] ### Net info: fully routed nets: 22
[03/23 17:47:42     91s] ### Net info: trivial (< 2 pins) nets: 2943
[03/23 17:47:42     91s] ### Net info: unrouted nets: 2656
[03/23 17:47:42     91s] ### Net info: re-extraction nets: 0
[03/23 17:47:42     91s] ### Net info: selected nets: 22
[03/23 17:47:42     91s] ### Net info: ignored nets: 0
[03/23 17:47:42     91s] ### Net info: skip routing nets: 0
[03/23 17:47:42     91s] ### import design signature (3): route=1225573069 fixed_route=602777601 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2019188212 dirty_area=0 del_dirty_area=0 cell=1438727318 placement=1205242322 pin_access=1 inst_pattern=1
[03/23 17:47:42     91s] ### Time Record (DB Import) is uninstalled.
[03/23 17:47:42     91s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 17:47:42     91s] #
[03/23 17:47:42     91s] #Wire/Via statistics before line assignment ...
[03/23 17:47:42     91s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 17:47:42     91s] #Total wire length = 7861 um.
[03/23 17:47:42     91s] #Total half perimeter of net bounding box = 2584 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M2 = 2825 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M3 = 2689 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M4 = 2347 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:47:42     91s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:47:42     91s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:47:42     91s] #Total wire length on LAYER LM = 0 um.
[03/23 17:47:42     91s] #Total number of vias = 2333
[03/23 17:47:42     91s] #Up-Via Summary (total 2333):
[03/23 17:47:42     91s] #           
[03/23 17:47:42     91s] #-----------------------
[03/23 17:47:42     91s] # M1                758
[03/23 17:47:42     91s] # M2               1174
[03/23 17:47:42     91s] # M3                401
[03/23 17:47:42     91s] #-----------------------
[03/23 17:47:42     91s] #                  2333 
[03/23 17:47:42     91s] #
[03/23 17:47:42     91s] ### Time Record (Data Preparation) is installed.
[03/23 17:47:42     91s] #Start routing data preparation on Thu Mar 23 17:47:42 2023
[03/23 17:47:42     91s] #
[03/23 17:47:42     91s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:47:42     91s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:47:42     91s] #Voltage range [0.000 - 1.200] has 5619 nets.
[03/23 17:47:42     91s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:47:42     91s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:47:42     91s] #Build and mark too close pins for the same net.
[03/23 17:47:42     91s] ### Time Record (Cell Pin Access) is installed.
[03/23 17:47:42     91s] #Initial pin access analysis.
[03/23 17:47:42     92s] #Detail pin access analysis.
[03/23 17:47:42     92s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 17:47:42     92s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:47:42     92s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:47:42     92s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:47:42     92s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:47:42     92s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:47:42     92s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:47:42     92s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:47:42     92s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:47:42     92s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1985.85 (MB), peak = 2279.10 (MB)
[03/23 17:47:42     92s] #Regenerating Ggrids automatically.
[03/23 17:47:42     92s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[03/23 17:47:42     92s] #Using automatically generated G-grids.
[03/23 17:47:42     92s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:47:42     93s] #Done routing data preparation.
[03/23 17:47:42     93s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1987.89 (MB), peak = 2279.10 (MB)
[03/23 17:47:42     93s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:47:42     93s] #Data initialization: cpu:00:00:01, real:00:00:00, mem:1.9 GB, peak:2.2 GB --3.64 [6]--
[03/23 17:47:42     93s] 
[03/23 17:47:42     93s] Trim Metal Layers:
[03/23 17:47:42     93s] LayerId::1 widthSet size::1
[03/23 17:47:42     93s] LayerId::2 widthSet size::1
[03/23 17:47:42     93s] LayerId::3 widthSet size::1
[03/23 17:47:42     93s] LayerId::4 widthSet size::1
[03/23 17:47:42     93s] LayerId::5 widthSet size::1
[03/23 17:47:42     93s] LayerId::6 widthSet size::1
[03/23 17:47:42     93s] LayerId::7 widthSet size::1
[03/23 17:47:42     93s] LayerId::8 widthSet size::1
[03/23 17:47:42     93s] Updating RC grid for preRoute extraction ...
[03/23 17:47:42     93s] eee: pegSigSF::1.070000
[03/23 17:47:42     93s] Initializing multi-corner resistance tables ...
[03/23 17:47:42     93s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:42     93s] eee: l::2 avDens::0.002058 usedTrk::2.222222 availTrk::1080.000000 sigTrk::2.222222
[03/23 17:47:42     93s] eee: l::3 avDens::0.002840 usedTrk::13.800000 availTrk::4860.000000 sigTrk::13.800000
[03/23 17:47:42     93s] eee: l::4 avDens::0.002460 usedTrk::11.955556 availTrk::4860.000000 sigTrk::11.955556
[03/23 17:47:42     93s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:42     93s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:42     93s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:42     93s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:42     93s] {RT rc-typ 0 4 4 0}
[03/23 17:47:42     93s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.837400 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 17:47:42     93s] #Successfully loaded pre-route RC model
[03/23 17:47:42     93s] #Enabled timing driven Line Assignment.
[03/23 17:47:42     93s] ### Time Record (Line Assignment) is installed.
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Begin Line Assignment ...
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Begin build data ...
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Distribution of nets:
[03/23 17:47:42     93s] #     1408 ( 2         pin),    739 ( 3         pin),    179 ( 4         pin),
[03/23 17:47:42     93s] #       63 ( 5         pin),     20 ( 6         pin),     41 ( 7         pin),
[03/23 17:47:42     93s] #        6 ( 8         pin),     37 ( 9         pin),    170 (10-19      pin),
[03/23 17:47:42     93s] #        1 (20-29      pin),      5 (30-39      pin),      3 (50-59      pin),
[03/23 17:47:42     93s] #        6 (60-69      pin),      0 (>=2000     pin).
[03/23 17:47:42     93s] #Total: 5621 nets, 2678 non-trivial nets, 22 fully global routed, 22 clocks,
[03/23 17:47:42     93s] #       22 nets have extra space, 22 nets have layer range, 22 nets have weight,
[03/23 17:47:42     93s] #       22 nets have avoid detour, 22 nets have priority.
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Nets in 1 layer range:
[03/23 17:47:42     93s] #   (3 M3, ----) :       22 ( 0.8%)
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #22 nets selected.
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --2.18 [6]--
[03/23 17:47:42     93s] ### 
[03/23 17:47:42     93s] ### Net length summary before Line Assignment:
[03/23 17:47:42     93s] ### Layer   H-Len   V-Len         Total       #Up-Via
[03/23 17:47:42     93s] ### -------------------------------------------------
[03/23 17:47:42     93s] ###  1 M1       0       0       0(  0%)     758( 32%)
[03/23 17:47:42     93s] ###  2 M2       0    2824    2824( 36%)    1174( 50%)
[03/23 17:47:42     93s] ###  3 M3    2688       0    2688( 34%)     403( 17%)
[03/23 17:47:42     93s] ###  4 M4       0    2347    2347( 30%)       0(  0%)
[03/23 17:47:42     93s] ###  5 M5       0       0       0(  0%)       0(  0%)
[03/23 17:47:42     93s] ###  6 M6       0       0       0(  0%)       0(  0%)
[03/23 17:47:42     93s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[03/23 17:47:42     93s] ###  8 LM       0       0       0(  0%)       0(  0%)
[03/23 17:47:42     93s] ### -------------------------------------------------
[03/23 17:47:42     93s] ###          2688    5171    7860          2335      
[03/23 17:47:42     93s] ### 
[03/23 17:47:42     93s] ### Top 20 overlap violations ...
[03/23 17:47:42     93s] ###   Net: CTS_8
[03/23 17:47:42     93s] ###     M4: (46.3000, 0.8010, 46.5000, 3.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: clk
[03/23 17:47:42     93s] ###     M4: (10.7000, 0.8010, 10.9000, 3.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_8
[03/23 17:47:42     93s] ###     M4: (46.3000, 3.8010, 46.5000, 6.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: clk
[03/23 17:47:42     93s] ###     M4: (10.7000, 3.8010, 10.9000, 6.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_6
[03/23 17:47:42     93s] ###     M4: (89.9000, 21.8010, 90.1000, 24.1990), length: 2.3980, total: 14.3880
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_6
[03/23 17:47:42     93s] ###     M4: (78.7000, 21.8010, 78.9000, 24.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_5
[03/23 17:47:42     93s] ###     M4: (112.7000, 21.8010, 112.9000, 24.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_7
[03/23 17:47:42     93s] ###     M4: (48.3000, 21.8010, 48.5000, 24.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_9
[03/23 17:47:42     93s] ###     M3: (21.8010, 48.7000, 24.1990, 48.9000), length: 2.3980, total: 14.3880
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_3
[03/23 17:47:42     93s] ###     M3: (21.8010, 73.1000, 24.1990, 73.3000), length: 2.3980, total: 6.3940
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: buff_mult_arr0/CTS_1
[03/23 17:47:42     93s] ###     M3: (21.8010, 152.3000, 24.1990, 152.5000), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: buff_mult_arr0/CTS_6
[03/23 17:47:42     93s] ###     M3: (21.8010, 228.3000, 24.1990, 228.5000), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: buff_mult_arr0/CTS_1
[03/23 17:47:42     93s] ###     M3: (21.8010, 171.1000, 24.1990, 171.3000), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_9
[03/23 17:47:42     93s] ###     M3: (21.8010, 29.1000, 24.1990, 29.3000), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: buff_mult_arr0/CTS_6
[03/23 17:47:42     93s] ###     M3: (21.8010, 271.9000, 24.1990, 272.1000), length: 2.3980, total: 2.3980
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_9
[03/23 17:47:42     93s] ###     M3: (21.8010, 58.7000, 24.1990, 58.9000), length: 2.3980, total: 2.3980
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: buff_mult_arr0/CTS_6
[03/23 17:47:42     93s] ###     M3: (21.8010, 279.1000, 24.1990, 279.3000), length: 2.3980, total: 3.9960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_6
[03/23 17:47:42     93s] ###     M4: (89.9000, 25.8010, 90.1000, 28.1990), length: 2.3980, total: 14.3880
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_6
[03/23 17:47:42     93s] ###     M4: (78.7000, 25.8010, 78.9000, 28.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ###   Net: CTS_5
[03/23 17:47:42     93s] ###     M4: (112.7000, 25.8010, 112.9000, 28.1990), length: 2.3980, total: 4.7960
[03/23 17:47:42     93s] ###       power rail
[03/23 17:47:42     93s] ### 
[03/23 17:47:42     93s] ### Net length and overlap summary after Line Assignment:
[03/23 17:47:42     93s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/23 17:47:42     93s] ### --------------------------------------------------------------------------
[03/23 17:47:42     93s] ###  1 M1       0       0       0(  0%)     758( 38%)    0(  0%)     0(  0.0%)
[03/23 17:47:42     93s] ###  2 M2       0    3398    3398( 45%)    1007( 51%)    9(  3%)     8(  0.6%)
[03/23 17:47:42     93s] ###  3 M3    2542       0    2542( 34%)     220( 11%)  218( 72%)  1211( 80.9%)
[03/23 17:47:42     93s] ###  4 M4       0    1591    1591( 21%)       0(  0%)   77( 25%)   278( 18.6%)
[03/23 17:47:42     93s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 17:47:42     93s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 17:47:42     93s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 17:47:42     93s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/23 17:47:42     93s] ### --------------------------------------------------------------------------
[03/23 17:47:42     93s] ###          2542    4989    7531          1985        304        1498        
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Line Assignment statistics:
[03/23 17:47:42     93s] #Cpu time = 00:00:01
[03/23 17:47:42     93s] #Elapsed time = 00:00:00
[03/23 17:47:42     93s] #Increased memory = 5.16 (MB)
[03/23 17:47:42     93s] #Total memory = 2002.49 (MB)
[03/23 17:47:42     93s] #Peak memory = 2279.10 (MB)
[03/23 17:47:42     93s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.0 GB, peak:2.2 GB --2.15 [6]--
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Begin assignment summary ...
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #  Total number of segments             = 1268
[03/23 17:47:42     93s] #  Total number of overlap segments     =  226 ( 17.8%)
[03/23 17:47:42     93s] #  Total number of assigned segments    =  556 ( 43.8%)
[03/23 17:47:42     93s] #  Total number of shifted segments     =   43 (  3.4%)
[03/23 17:47:42     93s] #  Average movement of shifted segments =    7.07 tracks
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #  Total number of overlaps             =  304
[03/23 17:47:42     93s] #  Total length of overlaps             = 1498 um
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #End assignment summary.
[03/23 17:47:42     93s] ### Time Record (Line Assignment) is uninstalled.
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Wire/Via statistics after line assignment ...
[03/23 17:47:42     93s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 17:47:42     93s] #Total wire length = 7532 um.
[03/23 17:47:42     93s] #Total half perimeter of net bounding box = 2584 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M2 = 3398 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M3 = 2542 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M4 = 1591 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:47:42     93s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:47:42     93s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:47:42     93s] #Total wire length on LAYER LM = 0 um.
[03/23 17:47:42     93s] #Total number of vias = 1985
[03/23 17:47:42     93s] #Up-Via Summary (total 1985):
[03/23 17:47:42     93s] #           
[03/23 17:47:42     93s] #-----------------------
[03/23 17:47:42     93s] # M1                758
[03/23 17:47:42     93s] # M2               1007
[03/23 17:47:42     93s] # M3                220
[03/23 17:47:42     93s] #-----------------------
[03/23 17:47:42     93s] #                  1985 
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Routing data preparation, pin analysis, line assignment statistics:
[03/23 17:47:42     93s] #Cpu time = 00:00:02
[03/23 17:47:42     93s] #Elapsed time = 00:00:01
[03/23 17:47:42     93s] #Increased memory = 12.70 (MB)
[03/23 17:47:42     93s] #Total memory = 1991.02 (MB)
[03/23 17:47:42     93s] #Peak memory = 2279.10 (MB)
[03/23 17:47:42     93s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[03/23 17:47:42     93s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[03/23 17:47:42     93s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[03/23 17:47:42     93s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[03/23 17:47:42     93s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[03/23 17:47:42     93s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[03/23 17:47:42     93s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[03/23 17:47:42     93s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[03/23 17:47:42     93s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Skip comparing routing design signature in db-snapshot flow
[03/23 17:47:42     93s] #Using multithreading with 6 threads.
[03/23 17:47:42     93s] ### Time Record (Detail Routing) is installed.
[03/23 17:47:42     93s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:47:42     93s] #
[03/23 17:47:42     93s] #Start Detail Routing..
[03/23 17:47:42     93s] #start initial detail routing ...
[03/23 17:47:42     93s] ### Design has 24 dirty nets
[03/23 17:47:43     97s] ### Routing stats: routing = 100.00%
[03/23 17:47:43     97s] #   number of violations = 1
[03/23 17:47:43     97s] #
[03/23 17:47:43     97s] #    By Layer and Type :
[03/23 17:47:43     97s] #	          Short   Totals
[03/23 17:47:43     97s] #	M1            0        0
[03/23 17:47:43     97s] #	M2            1        1
[03/23 17:47:43     97s] #	Totals        1        1
[03/23 17:47:43     97s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1998.62 (MB), peak = 2279.10 (MB)
[03/23 17:47:43     97s] #start 1st optimization iteration ...
[03/23 17:47:43     97s] ### Routing stats: routing = 100.00%
[03/23 17:47:43     97s] #   number of violations = 0
[03/23 17:47:43     97s] #    number of process antenna violations = 4
[03/23 17:47:43     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1996.02 (MB), peak = 2279.10 (MB)
[03/23 17:47:43     97s] #Complete Detail Routing.
[03/23 17:47:43     97s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 17:47:43     97s] #Total wire length = 7628 um.
[03/23 17:47:43     97s] #Total half perimeter of net bounding box = 2584 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M2 = 3741 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M3 = 2200 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M4 = 1688 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:47:43     97s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:47:43     97s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:47:43     97s] #Total wire length on LAYER LM = 0 um.
[03/23 17:47:43     97s] #Total number of vias = 1927
[03/23 17:47:43     97s] #Total number of multi-cut vias = 5 (  0.3%)
[03/23 17:47:43     97s] #Total number of single cut vias = 1922 ( 99.7%)
[03/23 17:47:43     97s] #Up-Via Summary (total 1927):
[03/23 17:47:43     97s] #                   single-cut          multi-cut      Total
[03/23 17:47:43     97s] #-----------------------------------------------------------
[03/23 17:47:43     97s] # M1               754 ( 99.3%)         5 (  0.7%)        759
[03/23 17:47:43     97s] # M2               734 (100.0%)         0 (  0.0%)        734
[03/23 17:47:43     97s] # M3               434 (100.0%)         0 (  0.0%)        434
[03/23 17:47:43     97s] #-----------------------------------------------------------
[03/23 17:47:43     97s] #                 1922 ( 99.7%)         5 (  0.3%)       1927 
[03/23 17:47:43     97s] #
[03/23 17:47:43     97s] #Total number of DRC violations = 0
[03/23 17:47:43     97s] ### Time Record (Detail Routing) is uninstalled.
[03/23 17:47:43     97s] #Cpu time = 00:00:04
[03/23 17:47:43     97s] #Elapsed time = 00:00:01
[03/23 17:47:43     97s] #Increased memory = 5.00 (MB)
[03/23 17:47:43     97s] #Total memory = 1996.02 (MB)
[03/23 17:47:43     97s] #Peak memory = 2279.10 (MB)
[03/23 17:47:43     97s] #Skip updating routing design signature in db-snapshot flow
[03/23 17:47:43     97s] #detailRoute Statistics:
[03/23 17:47:43     97s] #Cpu time = 00:00:04
[03/23 17:47:43     97s] #Elapsed time = 00:00:01
[03/23 17:47:43     97s] #Increased memory = 5.00 (MB)
[03/23 17:47:43     97s] #Total memory = 1996.02 (MB)
[03/23 17:47:43     97s] #Peak memory = 2279.10 (MB)
[03/23 17:47:43     97s] ### Time Record (DB Export) is installed.
[03/23 17:47:43     97s] ### export design design signature (10): route=2124460095 fixed_route=602777601 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1362378049 dirty_area=0 del_dirty_area=0 cell=1438727318 placement=1205242322 pin_access=780955137 inst_pattern=1
[03/23 17:47:43     97s] #	no debugging net set
[03/23 17:47:43     97s] ### Time Record (DB Export) is uninstalled.
[03/23 17:47:43     97s] ### Time Record (Post Callback) is installed.
[03/23 17:47:43     97s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:47:43     97s] #
[03/23 17:47:43     97s] #globalDetailRoute statistics:
[03/23 17:47:43     97s] #Cpu time = 00:00:06
[03/23 17:47:43     97s] #Elapsed time = 00:00:02
[03/23 17:47:43     97s] #Increased memory = 35.93 (MB)
[03/23 17:47:43     97s] #Total memory = 2005.62 (MB)
[03/23 17:47:43     97s] #Peak memory = 2279.10 (MB)
[03/23 17:47:43     97s] #Number of warnings = 0
[03/23 17:47:43     97s] #Total number of warnings = 8
[03/23 17:47:43     97s] #Number of fails = 0
[03/23 17:47:43     97s] #Total number of fails = 0
[03/23 17:47:43     97s] #Complete globalDetailRoute on Thu Mar 23 17:47:43 2023
[03/23 17:47:43     97s] #
[03/23 17:47:43     97s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 17:47:43     97s] ### 
[03/23 17:47:43     97s] ###   Scalability Statistics
[03/23 17:47:43     97s] ### 
[03/23 17:47:43     97s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:47:43     97s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 17:47:43     97s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:47:43     97s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Detail Routing                |        00:00:04|        00:00:01|             1.0|
[03/23 17:47:43     97s] ###   Line Assignment               |        00:00:01|        00:00:00|             1.0|
[03/23 17:47:43     97s] ###   Entire Command                |        00:00:06|        00:00:02|             3.6|
[03/23 17:47:43     97s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:47:43     97s] ### 
[03/23 17:47:43     97s] % End globalDetailRoute (date=03/23 17:47:43, total cpu=0:00:05.9, real=0:00:01.0, peak res=1996.4M, current mem=1996.4M)
[03/23 17:47:43     97s]         NanoRoute done. (took cpu=0:00:05.9 real=0:00:01.7)
[03/23 17:47:43     97s]       Clock detailed routing done.
[03/23 17:47:43     97s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:47:43     97s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:47:43     97s] Skipping check of guided vs. routed net lengths.
[03/23 17:47:43     97s] Set FIXED routing status on 22 net(s)
[03/23 17:47:43     97s] Set FIXED placed status on 21 instance(s)
[03/23 17:47:43     97s]       Route Remaining Unrouted Nets...
[03/23 17:47:43     97s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/23 17:47:43     97s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2733.1M, EPOCH TIME: 1679608063.967549
[03/23 17:47:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:43     97s] All LLGs are deleted
[03/23 17:47:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:43     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2733.1M, EPOCH TIME: 1679608063.967762
[03/23 17:47:43     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2733.1M, EPOCH TIME: 1679608063.967834
[03/23 17:47:43     97s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2733.1M, EPOCH TIME: 1679608063.968052
[03/23 17:47:43     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2733.1M
[03/23 17:47:43     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2733.1M
[03/23 17:47:43     97s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[03/23 17:47:43     97s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:47:43     97s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2733.12 MB )
[03/23 17:47:43     97s] (I)      ================== Layers ==================
[03/23 17:47:43     97s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:43     97s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:43     97s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:43     97s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:43     97s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:43     97s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:43     97s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:43     97s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:43     97s] (I)      Started Import and model ( Curr Mem: 2733.12 MB )
[03/23 17:47:43     97s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:43     97s] (I)      == Non-default Options ==
[03/23 17:47:43     97s] (I)      Maximum routing layer                              : 4
[03/23 17:47:43     97s] (I)      Number of threads                                  : 6
[03/23 17:47:43     97s] (I)      Method to set GCell size                           : row
[03/23 17:47:43     97s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:43     97s] (I)      Use row-based GCell size
[03/23 17:47:43     97s] (I)      Use row-based GCell align
[03/23 17:47:43     97s] (I)      layer 0 area = 89000
[03/23 17:47:43     97s] (I)      layer 1 area = 120000
[03/23 17:47:43     97s] (I)      layer 2 area = 120000
[03/23 17:47:43     97s] (I)      layer 3 area = 120000
[03/23 17:47:43     97s] (I)      GCell unit size   : 3600
[03/23 17:47:43     97s] (I)      GCell multiplier  : 1
[03/23 17:47:43     97s] (I)      GCell row height  : 3600
[03/23 17:47:43     97s] (I)      Actual row height : 3600
[03/23 17:47:43     97s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:44     97s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:44     97s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:44     97s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:44     97s] (I)      ============== Default via ===============
[03/23 17:47:44     97s] (I)      +---+------------------+-----------------+
[03/23 17:47:44     97s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:44     97s] (I)      +---+------------------+-----------------+
[03/23 17:47:44     97s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:44     97s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:47:44     97s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:44     97s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:44     97s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:47:44     97s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:44     97s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:44     97s] (I)      +---+------------------+-----------------+
[03/23 17:47:44     97s] [NR-eGR] Read 2964 PG shapes
[03/23 17:47:44     97s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:44     97s] [NR-eGR] Read 0 other shapes
[03/23 17:47:44     97s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:44     97s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:44     97s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:47:44     97s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:44     97s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:44     97s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:44     97s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:44     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:44     97s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:47:44     97s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:47:44     97s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:44     97s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:47:44     97s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:47:44     97s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:47:44     97s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:47:44     97s] (I)      Number of ignored nets                =     22
[03/23 17:47:44     97s] (I)      Number of connected nets              =      0
[03/23 17:47:44     97s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:47:44     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:44     97s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:44     97s] (I)      Ndr track 0 does not exist
[03/23 17:47:44     97s] (I)      Ndr track 0 does not exist
[03/23 17:47:44     97s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:44     97s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:44     97s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:44     97s] (I)      Site width          :   400  (dbu)
[03/23 17:47:44     97s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:44     97s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:44     97s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:44     97s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:44     97s] (I)      Grid                :    55    83     4
[03/23 17:47:44     97s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:44     97s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:44     97s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:44     97s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:44     97s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:44     97s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:44     97s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:44     97s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:44     97s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:44     97s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:44     97s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:44     97s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:44     97s] (I)      --------------------------------------------------------
[03/23 17:47:44     97s] 
[03/23 17:47:44     97s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:44     97s] [NR-eGR] Rule id: 0  Nets: 0
[03/23 17:47:44     97s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:44     97s] (I)                    Layer    2    3    4 
[03/23 17:47:44     97s] (I)                    Pitch  800  800  800 
[03/23 17:47:44     97s] (I)             #Used tracks    2    2    2 
[03/23 17:47:44     97s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:44     97s] [NR-eGR] Rule id: 1  Nets: 2656
[03/23 17:47:44     97s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:44     97s] (I)                    Layer    2    3    4 
[03/23 17:47:44     97s] (I)                    Pitch  400  400  400 
[03/23 17:47:44     97s] (I)             #Used tracks    1    1    1 
[03/23 17:47:44     97s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:44     97s] [NR-eGR] ========================================
[03/23 17:47:44     97s] [NR-eGR] 
[03/23 17:47:44     97s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:44     97s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:44     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:44     97s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:44     97s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:44     97s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:47:44     97s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:47:44     97s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:47:44     97s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:44     97s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] (I)      Reset routing kernel
[03/23 17:47:44     97s] (I)      Started Global Routing ( Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] (I)      totalPins=8737  totalGlobalPin=8327 (95.31%)
[03/23 17:47:44     97s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:47:44     97s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1a Route ============
[03/23 17:47:44     97s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 47
[03/23 17:47:44     97s] (I)      Usage: 16007 = (7390 H, 8617 V) = (27.32% H, 13.14% V) = (2.660e+04um H, 3.102e+04um V)
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1b Route ============
[03/23 17:47:44     97s] (I)      Usage: 16035 = (7390 H, 8645 V) = (27.32% H, 13.19% V) = (2.660e+04um H, 3.112e+04um V)
[03/23 17:47:44     97s] (I)      Overflow of layer group 1: 15.07% H + 0.87% V. EstWL: 5.772600e+04um
[03/23 17:47:44     97s] (I)      Congestion metric : 15.07%H 0.87%V, 15.94%HV
[03/23 17:47:44     97s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1c Route ============
[03/23 17:47:44     97s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:44     97s] (I)      Usage: 16035 = (7388 H, 8647 V) = (27.31% H, 13.19% V) = (2.660e+04um H, 3.113e+04um V)
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1d Route ============
[03/23 17:47:44     97s] (I)      Usage: 16035 = (7388 H, 8647 V) = (27.31% H, 13.19% V) = (2.660e+04um H, 3.113e+04um V)
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1e Route ============
[03/23 17:47:44     97s] (I)      Usage: 16082 = (7389 H, 8693 V) = (27.32% H, 13.26% V) = (2.660e+04um H, 3.129e+04um V)
[03/23 17:47:44     97s] [NR-eGR] Early Global Route overflow of layer group 1: 15.08% H + 0.85% V. EstWL: 5.789520e+04um
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] (I)      ============  Phase 1l Route ============
[03/23 17:47:44     97s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:47:44     97s] (I)      Layer  2:      36807     12904        65         387       40203    ( 0.95%) 
[03/23 17:47:44     97s] (I)      Layer  3:      28011      9420       454         432       39906    ( 1.07%) 
[03/23 17:47:44     97s] (I)      Layer  4:      29965      3319        11         468       40122    ( 1.15%) 
[03/23 17:47:44     97s] (I)      Total:         94783     25643       530        1287      120231    ( 1.06%) 
[03/23 17:47:44     97s] (I)      
[03/23 17:47:44     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:44     97s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:44     97s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:44     97s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:44     97s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:44     97s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:44     97s] [NR-eGR]      M2 ( 2)        38( 0.85%)         4( 0.09%)         0( 0.00%)   ( 0.94%) 
[03/23 17:47:44     97s] [NR-eGR]      M3 ( 3)       217( 4.89%)        43( 0.97%)         4( 0.09%)   ( 5.95%) 
[03/23 17:47:44     97s] [NR-eGR]      M4 ( 4)        11( 0.25%)         0( 0.00%)         0( 0.00%)   ( 0.25%) 
[03/23 17:47:44     97s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:44     97s] [NR-eGR]        Total       266( 1.99%)        47( 0.35%)         4( 0.03%)   ( 2.37%) 
[03/23 17:47:44     97s] [NR-eGR] 
[03/23 17:47:44     97s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:47:44     97s] [NR-eGR] Overflow after Early Global Route 5.86% H + 0.29% V
[03/23 17:47:44     97s] (I)      ============= Track Assignment ============
[03/23 17:47:44     97s] (I)      Started Track Assignment (6T) ( Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:44     97s] (I)      Run Multi-thread track assignment
[03/23 17:47:44     97s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] (I)      Started Export ( Curr Mem: 2733.12 MB )
[03/23 17:47:44     97s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:44     97s] [NR-eGR] -------------------------------
[03/23 17:47:44     97s] [NR-eGR]  M1  (1H)             0   9440 
[03/23 17:47:44     97s] [NR-eGR]  M2  (2V)         28715  13845 
[03/23 17:47:44     97s] [NR-eGR]  M3  (3H)         30702   1430 
[03/23 17:47:44     97s] [NR-eGR]  M4  (4V)          9905      0 
[03/23 17:47:44     97s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:44     97s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:44     97s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:44     97s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:44     97s] [NR-eGR] -------------------------------
[03/23 17:47:44     97s] [NR-eGR]      Total        69322  24715 
[03/23 17:47:44     97s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:44     97s] [NR-eGR] Total half perimeter of net bounding box: 54962um
[03/23 17:47:44     97s] [NR-eGR] Total length: 69322um, number of vias: 24715
[03/23 17:47:44     97s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:44     97s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 17:47:44     97s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:44     98s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2733.12 MB )
[03/23 17:47:44     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.14 sec, Curr Mem: 2733.12 MB )
[03/23 17:47:44     98s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:44     98s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:44     98s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:44     98s] (I)       Early Global Route kernel                   100.00%  70.50 sec  70.64 sec  0.14 sec  0.20 sec 
[03/23 17:47:44     98s] (I)       +-Import and model                           30.38%  70.51 sec  70.56 sec  0.04 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | +-Create place DB                           7.47%  70.51 sec  70.52 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | +-Import place data                       7.35%  70.51 sec  70.52 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read instances and placement          2.05%  70.51 sec  70.52 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read nets                             5.06%  70.52 sec  70.52 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | +-Create route DB                          16.37%  70.52 sec  70.55 sec  0.02 sec  0.02 sec 
[03/23 17:47:44     98s] (I)       | | +-Import route data (6T)                 15.92%  70.52 sec  70.55 sec  0.02 sec  0.02 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.19%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read routing blockages              0.00%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read instance blockages             0.59%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read PG blockages                   0.37%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read clock blockages                0.07%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read other blockages                0.07%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read halo blockages                 0.05%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Read boundary cut boxes             0.00%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read blackboxes                       0.04%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read prerouted                        0.55%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read unlegalized nets                 0.19%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Read nets                             0.57%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Set up via pillars                    0.01%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Initialize 3D grid graph              0.01%  70.54 sec  70.54 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Model blockage capacity               1.45%  70.54 sec  70.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Initialize 3D capacity              1.28%  70.54 sec  70.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Read aux data                             0.00%  70.55 sec  70.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Others data preparation                   0.13%  70.55 sec  70.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Create route kernel                       5.74%  70.55 sec  70.55 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       +-Global Routing                             34.87%  70.56 sec  70.60 sec  0.05 sec  0.08 sec 
[03/23 17:47:44     98s] (I)       | +-Initialization                            0.38%  70.56 sec  70.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Net group 1                              31.16%  70.56 sec  70.60 sec  0.04 sec  0.07 sec 
[03/23 17:47:44     98s] (I)       | | +-Generate topology (6T)                  1.20%  70.56 sec  70.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1a                                6.29%  70.56 sec  70.57 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | | +-Pattern routing (6T)                  4.67%  70.56 sec  70.57 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.61%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Add via demand to 2D                  0.55%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1b                                2.60%  70.57 sec  70.57 sec  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | | +-Monotonic routing (6T)                2.23%  70.57 sec  70.57 sec  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1c                                1.87%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Two level Routing                     1.69%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Two Level Routing (Regular)         0.82%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Two Level Routing (Strong)          0.52%  70.57 sec  70.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1d                                4.43%  70.57 sec  70.58 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | | +-Detoured routing (6T)                 4.21%  70.57 sec  70.58 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1e                                1.19%  70.58 sec  70.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | +-Route legalization                    0.87%  70.58 sec  70.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | | | +-Legalize Blockage Violations        0.74%  70.58 sec  70.58 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | | +-Phase 1l                               11.08%  70.58 sec  70.60 sec  0.02 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | | | +-Layer assignment (6T)                10.68%  70.58 sec  70.60 sec  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | +-Clean cong LA                             0.00%  70.60 sec  70.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       +-Export 3D cong map                          0.78%  70.60 sec  70.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Export 2D cong map                        0.21%  70.60 sec  70.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       +-Extract Global 3D Wires                     0.42%  70.60 sec  70.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       +-Track Assignment (6T)                       6.82%  70.61 sec  70.61 sec  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | +-Initialization                            0.12%  70.61 sec  70.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Track Assignment Kernel                   6.32%  70.61 sec  70.61 sec  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | +-Free Memory                               0.01%  70.61 sec  70.61 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       +-Export                                     18.09%  70.62 sec  70.64 sec  0.02 sec  0.04 sec 
[03/23 17:47:44     98s] (I)       | +-Export DB wires                           6.39%  70.62 sec  70.62 sec  0.01 sec  0.02 sec 
[03/23 17:47:44     98s] (I)       | | +-Export all nets (6T)                    3.40%  70.62 sec  70.62 sec  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | | +-Set wire vias (6T)                      2.35%  70.62 sec  70.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       | +-Report wirelength                         8.83%  70.62 sec  70.64 sec  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | +-Update net boxes                          2.29%  70.64 sec  70.64 sec  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)       | +-Update timing                             0.00%  70.64 sec  70.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)       +-Postprocess design                          0.42%  70.64 sec  70.64 sec  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)      ======================= Summary by functions ========================
[03/23 17:47:44     98s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:44     98s] (I)      ---------------------------------------------------------------------
[03/23 17:47:44     98s] (I)        0  Early Global Route kernel           100.00%  0.14 sec  0.20 sec 
[03/23 17:47:44     98s] (I)        1  Global Routing                       34.87%  0.05 sec  0.08 sec 
[03/23 17:47:44     98s] (I)        1  Import and model                     30.38%  0.04 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        1  Export                               18.09%  0.02 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        1  Track Assignment (6T)                 6.82%  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        1  Export 3D cong map                    0.78%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        1  Extract Global 3D Wires               0.42%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        1  Postprocess design                    0.42%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Net group 1                          31.16%  0.04 sec  0.07 sec 
[03/23 17:47:44     98s] (I)        2  Create route DB                      16.37%  0.02 sec  0.02 sec 
[03/23 17:47:44     98s] (I)        2  Report wirelength                     8.83%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        2  Create place DB                       7.47%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        2  Export DB wires                       6.39%  0.01 sec  0.02 sec 
[03/23 17:47:44     98s] (I)        2  Track Assignment Kernel               6.32%  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        2  Create route kernel                   5.74%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        2  Update net boxes                      2.29%  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        2  Initialization                        0.49%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        3  Import route data (6T)               15.92%  0.02 sec  0.02 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1l                             11.08%  0.02 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        3  Import place data                     7.35%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1a                              6.29%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1d                              4.43%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        3  Export all nets (6T)                  3.40%  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1b                              2.60%  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        3  Set wire vias (6T)                    2.35%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1c                              1.87%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        3  Generate topology (6T)                1.20%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        3  Phase 1e                              1.19%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Layer assignment (6T)                10.68%  0.01 sec  0.04 sec 
[03/23 17:47:44     98s] (I)        4  Read nets                             5.64%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        4  Pattern routing (6T)                  4.67%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        4  Detoured routing (6T)                 4.21%  0.01 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        4  Monotonic routing (6T)                2.23%  0.00 sec  0.01 sec 
[03/23 17:47:44     98s] (I)        4  Read blockages ( Layer 2-4 )          2.19%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Read instances and placement          2.05%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Two level Routing                     1.69%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Model blockage capacity               1.45%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Route legalization                    0.87%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Pattern Routing Avoiding Blockages    0.61%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Add via demand to 2D                  0.55%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Read prerouted                        0.55%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Read unlegalized nets                 0.19%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Initialize 3D capacity                1.28%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Two Level Routing (Regular)           0.82%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Legalize Blockage Violations          0.74%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read instance blockages               0.59%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Two Level Routing (Strong)            0.52%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read PG blockages                     0.37%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:44     98s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/23 17:47:44     98s]     Routing using NR in eGR->NR Step done.
[03/23 17:47:44     98s] Net route status summary:
[03/23 17:47:44     98s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:44     98s]   Non-clock:  5599 (unrouted=2943, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2943, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:44     98s] 
[03/23 17:47:44     98s] CCOPT: Done with clock implementation routing.
[03/23 17:47:44     98s] 
[03/23 17:47:44     98s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.8 real=0:00:02.4)
[03/23 17:47:44     98s]   Clock implementation routing done.
[03/23 17:47:44     98s]   Leaving CCOpt scope - extractRC...
[03/23 17:47:44     98s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/23 17:47:44     98s] Extraction called for design 'PE_top' of instances=2611 and nets=5621 using extraction engine 'preRoute' .
[03/23 17:47:44     98s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:44     98s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:44     98s] RCMode: PreRoute
[03/23 17:47:44     98s]       RC Corner Indexes            0   
[03/23 17:47:44     98s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:44     98s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:44     98s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:44     98s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:44     98s] Shrink Factor                : 1.00000
[03/23 17:47:44     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:44     98s] Using Quantus QRC technology file ...
[03/23 17:47:44     98s] 
[03/23 17:47:44     98s] Trim Metal Layers:
[03/23 17:47:44     98s] LayerId::1 widthSet size::1
[03/23 17:47:44     98s] LayerId::2 widthSet size::1
[03/23 17:47:44     98s] LayerId::3 widthSet size::1
[03/23 17:47:44     98s] LayerId::4 widthSet size::1
[03/23 17:47:44     98s] LayerId::5 widthSet size::1
[03/23 17:47:44     98s] LayerId::6 widthSet size::1
[03/23 17:47:44     98s] LayerId::7 widthSet size::1
[03/23 17:47:44     98s] LayerId::8 widthSet size::1
[03/23 17:47:44     98s] Updating RC grid for preRoute extraction ...
[03/23 17:47:44     98s] eee: pegSigSF::1.070000
[03/23 17:47:44     98s] Initializing multi-corner resistance tables ...
[03/23 17:47:44     98s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:44     98s] eee: l::2 avDens::0.169507 usedTrk::823.803610 availTrk::4860.000000 sigTrk::823.803610
[03/23 17:47:44     98s] eee: l::3 avDens::0.184759 usedTrk::897.930277 availTrk::4860.000000 sigTrk::897.930277
[03/23 17:47:44     98s] eee: l::4 avDens::0.061771 usedTrk::300.208889 availTrk::4860.000000 sigTrk::300.208889
[03/23 17:47:44     98s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:44     98s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:44     98s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:44     98s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:44     98s] {RT rc-typ 0 4 4 0}
[03/23 17:47:44     98s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.133193 aWlH=0.000000 lMod=0 pMax=0.814300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:44     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2733.117M)
[03/23 17:47:44     98s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/23 17:47:44     98s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:44     98s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:44     98s] End AAE Lib Interpolated Model. (MEM=2733.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:44     98s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/23 17:47:44     98s]   Clock DAG stats after routing clock trees:
[03/23 17:47:44     98s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:44     98s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:44     98s]     misc counts      : r=1, pp=0
[03/23 17:47:44     98s]     cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:44     98s]     cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:44     98s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:44     98s]     wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:44     98s]     wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:44     98s]     hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:44     98s]   Clock DAG net violations after routing clock trees:
[03/23 17:47:44     98s]     Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:44     98s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/23 17:47:44     98s]     Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:44     98s]     Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:44     98s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/23 17:47:44     98s]      Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:44     98s]   Clock DAG hash after routing clock trees: 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]   CTS services accumulated run-time stats after routing clock trees:
[03/23 17:47:44     98s]     delay calculator: calls=15823, total_wall_time=0.833s, mean_wall_time=0.053ms
[03/23 17:47:44     98s]     legalizer: calls=2043, total_wall_time=0.054s, mean_wall_time=0.026ms
[03/23 17:47:44     98s]     steiner router: calls=10459, total_wall_time=1.745s, mean_wall_time=0.167ms
[03/23 17:47:44     98s]   Primary reporting skew groups after routing clock trees:
[03/23 17:47:44     98s]     skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:44     98s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:44     98s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:44     98s]   Skew group summary after routing clock trees:
[03/23 17:47:44     98s]     skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:44     98s]   CCOpt::Phase::Routing done. (took cpu=0:00:07.0 real=0:00:02.6)
[03/23 17:47:44     98s]   CCOpt::Phase::PostConditioning...
[03/23 17:47:44     98s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 17:47:44     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:3356.9M, EPOCH TIME: 1679608064.282963
[03/23 17:47:44     98s] Processing tracks to init pin-track alignment.
[03/23 17:47:44     98s] z: 2, totalTracks: 1
[03/23 17:47:44     98s] z: 4, totalTracks: 1
[03/23 17:47:44     98s] z: 6, totalTracks: 1
[03/23 17:47:44     98s] z: 8, totalTracks: 1
[03/23 17:47:44     98s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:44     98s] All LLGs are deleted
[03/23 17:47:44     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:44     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:44     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3356.9M, EPOCH TIME: 1679608064.285844
[03/23 17:47:44     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3356.9M, EPOCH TIME: 1679608064.286145
[03/23 17:47:44     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3356.9M, EPOCH TIME: 1679608064.286801
[03/23 17:47:44     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:44     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:44     98s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3452.9M, EPOCH TIME: 1679608064.289749
[03/23 17:47:44     98s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:44     98s] Core basic site is IBM13SITE
[03/23 17:47:44     98s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3452.9M, EPOCH TIME: 1679608064.297848
[03/23 17:47:44     98s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:47:44     98s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:47:44     98s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3452.9M, EPOCH TIME: 1679608064.301006
[03/23 17:47:44     98s] Fast DP-INIT is on for default
[03/23 17:47:44     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:47:44     98s] Atter site array init, number of instance map data is 0.
[03/23 17:47:44     98s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.015, REAL:0.013, MEM:3452.9M, EPOCH TIME: 1679608064.302565
[03/23 17:47:44     98s] 
[03/23 17:47:44     98s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:44     98s] OPERPROF:     Starting CMU at level 3, MEM:3452.9M, EPOCH TIME: 1679608064.308062
[03/23 17:47:44     98s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.006, MEM:3452.9M, EPOCH TIME: 1679608064.314158
[03/23 17:47:44     98s] 
[03/23 17:47:44     98s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:44     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:3356.9M, EPOCH TIME: 1679608064.316203
[03/23 17:47:44     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3356.9M, EPOCH TIME: 1679608064.316377
[03/23 17:47:44     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:3356.9M, EPOCH TIME: 1679608064.320777
[03/23 17:47:44     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3356.9MB).
[03/23 17:47:44     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.039, MEM:3356.9M, EPOCH TIME: 1679608064.321525
[03/23 17:47:44     98s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:44     98s]   Removing CTS place status from clock tree and sinks.
[03/23 17:47:44     98s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[03/23 17:47:44     98s]   Legalizer reserving space for clock trees
[03/23 17:47:44     98s]   PostConditioning...
[03/23 17:47:44     98s]     PostConditioning active optimizations:
[03/23 17:47:44     98s]      - DRV fixing with initial upsizing, sizing and buffering
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Currently running CTS, using active skew data
[03/23 17:47:44     98s]     Reset bufferability constraints...
[03/23 17:47:44     98s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/23 17:47:44     98s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:44     98s]     PostConditioning Upsizing To Fix DRVs...
[03/23 17:47:44     98s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         delay calculator: calls=15823, total_wall_time=0.833s, mean_wall_time=0.053ms
[03/23 17:47:44     98s]         legalizer: calls=2064, total_wall_time=0.054s, mean_wall_time=0.026ms
[03/23 17:47:44     98s]         steiner router: calls=10459, total_wall_time=1.745s, mean_wall_time=0.167ms
[03/23 17:47:44     98s]       Fixing clock tree DRVs with upsizing: ..End AAE Lib Interpolated Model. (MEM=3015.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:44     98s] .20% ...40% ...60% ...80% ...100% 
[03/23 17:47:44     98s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       PRO Statistics: Fix DRVs (initial upsizing):
[03/23 17:47:44     98s]       ============================================
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Cell changes by Net Type:
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       top                0                    0           0            0                    0                  0
[03/23 17:47:44     98s]       trunk              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:44     98s]       leaf               0                    0           0            0                    0                  0
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[03/23 17:47:44     98s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:44     98s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:44     98s]         misc counts      : r=1, pp=0
[03/23 17:47:44     98s]         cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:44     98s]         cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:44     98s]         sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:44     98s]         wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:44     98s]         wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:44     98s]         hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:44     98s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:44     98s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:44     98s]         Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:44     98s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[03/23 17:47:44     98s]          Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:44     98s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         delay calculator: calls=15918, total_wall_time=0.840s, mean_wall_time=0.053ms
[03/23 17:47:44     98s]         legalizer: calls=2069, total_wall_time=0.055s, mean_wall_time=0.026ms
[03/23 17:47:44     98s]         steiner router: calls=10491, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:44     98s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317], skew [0.069 vs 0.100]
[03/23 17:47:44     98s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:44     98s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:44     98s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/23 17:47:44     98s]         skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317], skew [0.069 vs 0.100]
[03/23 17:47:44     98s]       Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:44     98s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:44     98s]     Recomputing CTS skew targets...
[03/23 17:47:44     98s]     Resolving skew group constraints...
[03/23 17:47:44     98s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 17:47:44     98s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.316ns.
[03/23 17:47:44     98s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Slackened skew group targets:
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       ---------------------------------------------------------------------
[03/23 17:47:44     98s]       Skew group               Desired    Slackened    Desired    Slackened
[03/23 17:47:44     98s]                                Target     Target       Target     Target
[03/23 17:47:44     98s]                                Max ID     Max ID       Skew       Skew
[03/23 17:47:44     98s]       ---------------------------------------------------------------------
[03/23 17:47:44     98s]       clk/typConstraintMode     0.150       0.316         -           -
[03/23 17:47:44     98s]       ---------------------------------------------------------------------
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]     Resolving skew group constraints done.
[03/23 17:47:44     98s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:44     98s]     PostConditioning Fixing DRVs...
[03/23 17:47:44     98s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         delay calculator: calls=15918, total_wall_time=0.840s, mean_wall_time=0.053ms
[03/23 17:47:44     98s]         legalizer: calls=2069, total_wall_time=0.055s, mean_wall_time=0.026ms
[03/23 17:47:44     98s]         steiner router: calls=10491, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:44     98s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:44     98s]       CCOpt-PostConditioning: considered: 22, tested: 22, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       PRO Statistics: Fix DRVs (cell sizing):
[03/23 17:47:44     98s]       =======================================
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Cell changes by Net Type:
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       top                0                    0           0            0                    0                  0
[03/23 17:47:44     98s]       trunk              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:44     98s]       leaf               0                    0           0            0                    0                  0
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
[03/23 17:47:44     98s]       -------------------------------------------------------------------------------------------------------------------
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
[03/23 17:47:44     98s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 17:47:44     98s]       
[03/23 17:47:44     98s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:44     98s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:44     98s]         misc counts      : r=1, pp=0
[03/23 17:47:44     98s]         cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:44     98s]         cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:44     98s]         sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:44     98s]         wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:44     98s]         wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:44     98s]         hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:44     98s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:44     98s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:44     98s]         Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:44     98s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[03/23 17:47:44     98s]          Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:44     98s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         delay calculator: calls=16338, total_wall_time=0.880s, mean_wall_time=0.054ms
[03/23 17:47:44     98s]         legalizer: calls=2093, total_wall_time=0.055s, mean_wall_time=0.027ms
[03/23 17:47:44     98s]         steiner router: calls=10491, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:44     98s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317], skew [0.069 vs 0.100]
[03/23 17:47:44     98s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:44     98s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:44     98s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/23 17:47:44     98s]         skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317], skew [0.069 vs 0.100]
[03/23 17:47:44     98s]       Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:47:44     98s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 17:47:44     98s]     Buffering to fix DRVs...
[03/23 17:47:44     98s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/23 17:47:44     98s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:47:44     98s]     Inserted 0 buffers and inverters.
[03/23 17:47:44     98s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/23 17:47:44     98s]     CCOpt-PostConditioning: nets considered: 22, nets tested: 22, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 3, buffered: 0
[03/23 17:47:44     98s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:44     98s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:44     98s]       misc counts      : r=1, pp=0
[03/23 17:47:44     98s]       cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:44     98s]       cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:44     98s]       sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:44     98s]       wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:44     98s]       wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:44     98s]       hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:44     98s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:44     98s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:44     98s]       Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:44     98s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/23 17:47:44     98s]        Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:44     98s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 6613752150233098788 5157962726077726062
[03/23 17:47:44     98s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       delay calculator: calls=16733, total_wall_time=0.910s, mean_wall_time=0.054ms
[03/23 17:47:44     98s]       legalizer: calls=2117, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:47:44     98s]       steiner router: calls=10495, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:44     98s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:44     98s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:44     98s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:44     98s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/23 17:47:44     98s]       skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:44     98s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Slew Diagnostics: After DRV fixing
[03/23 17:47:44     98s]     ==================================
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Global Causes:
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     -----
[03/23 17:47:44     98s]     Cause
[03/23 17:47:44     98s]     -----
[03/23 17:47:44     98s]       (empty table)
[03/23 17:47:44     98s]     -----
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Top 5 overslews:
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     ----------------------------------------------------------------------------------
[03/23 17:47:44     98s]     Overslew    Causes                                           Driving Pin
[03/23 17:47:44     98s]     ----------------------------------------------------------------------------------
[03/23 17:47:44     98s]     0.015ns     1. Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00017/Y
[03/23 17:47:44     98s]        -        2. Skew would be damaged                                   -
[03/23 17:47:44     98s]     0.012ns     1. Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00016/Y
[03/23 17:47:44     98s]        -        2. Route buffering full search disabled                    -
[03/23 17:47:44     98s]     0.007ns     1. Inst already optimally sized (CLKINVX12TR)    CTS_ccl_a_inv_00015/Y
[03/23 17:47:44     98s]        -        2. Skew would be damaged                                   -
[03/23 17:47:44     98s]     ----------------------------------------------------------------------------------
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Slew diagnostics counts from the 3 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     Cause                                   Occurences
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     Inst already optimally sized                3
[03/23 17:47:44     98s]     Skew would be damaged                       2
[03/23 17:47:44     98s]     Route buffering full search disabled        1
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Violation diagnostics counts from the 3 nodes that have violations:
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     Cause                                   Occurences
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     Inst already optimally sized                3
[03/23 17:47:44     98s]     Skew would be damaged                       2
[03/23 17:47:44     98s]     Route buffering full search disabled        1
[03/23 17:47:44     98s]     --------------------------------------------------
[03/23 17:47:44     98s]     
[03/23 17:47:44     98s]     Reconnecting optimized routes...
[03/23 17:47:44     98s]     Reset timing graph...
[03/23 17:47:44     98s] Ignoring AAE DB Resetting ...
[03/23 17:47:44     98s]     Reset timing graph done.
[03/23 17:47:44     99s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:44     99s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[03/23 17:47:44     99s]     Set dirty flag on 0 instances, 0 nets
[03/23 17:47:44     99s]   PostConditioning done.
[03/23 17:47:44     99s] Net route status summary:
[03/23 17:47:44     99s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=22, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:44     99s]   Non-clock:  5599 (unrouted=2943, trialRouted=2656, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2943, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:47:44     99s]   Update timing and DAG stats after post-conditioning...
[03/23 17:47:44     99s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:44     99s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:44     99s] End AAE Lib Interpolated Model. (MEM=3015.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:45     99s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[03/23 17:47:45     99s]   Clock DAG stats after post-conditioning:
[03/23 17:47:45     99s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:45     99s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:45     99s]     misc counts      : r=1, pp=0
[03/23 17:47:45     99s]     cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:45     99s]     cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:45     99s]     sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:45     99s]     wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:45     99s]     wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:45     99s]     hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:45     99s]   Clock DAG net violations after post-conditioning:
[03/23 17:47:45     99s]     Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:45     99s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/23 17:47:45     99s]     Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:45     99s]     Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:45     99s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/23 17:47:45     99s]      Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:45     99s]   Clock DAG hash after post-conditioning: 6613752150233098788 5157962726077726062
[03/23 17:47:45     99s]   CTS services accumulated run-time stats after post-conditioning:
[03/23 17:47:45     99s]     delay calculator: calls=16755, total_wall_time=0.913s, mean_wall_time=0.054ms
[03/23 17:47:45     99s]     legalizer: calls=2117, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:47:45     99s]     steiner router: calls=10495, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:45     99s]   Primary reporting skew groups after post-conditioning:
[03/23 17:47:45     99s]     skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:45     99s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:45     99s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:45     99s]   Skew group summary after post-conditioning:
[03/23 17:47:45     99s]     skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:45     99s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.8)
[03/23 17:47:45     99s]   Setting CTS place status to fixed for clock tree and sinks.
[03/23 17:47:45     99s]   numClockCells = 23, numClockCellsFixed = 23, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 17:47:45     99s]   Post-balance tidy up or trial balance steps...
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG stats at end of CTS:
[03/23 17:47:45     99s]   ==============================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ---------------------------------------------------------
[03/23 17:47:45     99s]   Cell type                 Count    Area       Capacitance
[03/23 17:47:45     99s]   ---------------------------------------------------------
[03/23 17:47:45     99s]   Buffers                     0        0.000       0.000
[03/23 17:47:45     99s]   Inverters                  21      397.440       0.548
[03/23 17:47:45     99s]   Integrated Clock Gates      0        0.000       0.000
[03/23 17:47:45     99s]   Discrete Clock Gates        0        0.000       0.000
[03/23 17:47:45     99s]   Clock Logic                 0        0.000       0.000
[03/23 17:47:45     99s]   All                        21      397.440       0.548
[03/23 17:47:45     99s]   ---------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG sink counts at end of CTS:
[03/23 17:47:45     99s]   ====================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   -------------------------
[03/23 17:47:45     99s]   Sink type           Count
[03/23 17:47:45     99s]   -------------------------
[03/23 17:47:45     99s]   Regular              716
[03/23 17:47:45     99s]   Enable Latch           0
[03/23 17:47:45     99s]   Load Capacitance       0
[03/23 17:47:45     99s]   Antenna Diode          0
[03/23 17:47:45     99s]   Node Sink              0
[03/23 17:47:45     99s]   Total                716
[03/23 17:47:45     99s]   -------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG wire lengths at end of CTS:
[03/23 17:47:45     99s]   =====================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   --------------------
[03/23 17:47:45     99s]   Type     Wire Length
[03/23 17:47:45     99s]   --------------------
[03/23 17:47:45     99s]   Top          0.000
[03/23 17:47:45     99s]   Trunk     1319.600
[03/23 17:47:45     99s]   Leaf      6308.800
[03/23 17:47:45     99s]   Total     7628.400
[03/23 17:47:45     99s]   --------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG hp wire lengths at end of CTS:
[03/23 17:47:45     99s]   ========================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   -----------------------
[03/23 17:47:45     99s]   Type     hp Wire Length
[03/23 17:47:45     99s]   -----------------------
[03/23 17:47:45     99s]   Top            0.000
[03/23 17:47:45     99s]   Trunk        624.800
[03/23 17:47:45     99s]   Leaf        1912.400
[03/23 17:47:45     99s]   Total       2537.200
[03/23 17:47:45     99s]   -----------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG capacitances at end of CTS:
[03/23 17:47:45     99s]   =====================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   --------------------------------
[03/23 17:47:45     99s]   Type     Gate     Wire     Total
[03/23 17:47:45     99s]   --------------------------------
[03/23 17:47:45     99s]   Top      0.000    0.000    0.000
[03/23 17:47:45     99s]   Trunk    0.548    0.206    0.754
[03/23 17:47:45     99s]   Leaf     1.029    1.026    2.055
[03/23 17:47:45     99s]   Total    1.578    1.231    2.809
[03/23 17:47:45     99s]   --------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG sink capacitances at end of CTS:
[03/23 17:47:45     99s]   ==========================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   -----------------------------------------------
[03/23 17:47:45     99s]   Total    Average    Std. Dev.    Min      Max
[03/23 17:47:45     99s]   -----------------------------------------------
[03/23 17:47:45     99s]   1.029     0.001       0.000      0.001    0.004
[03/23 17:47:45     99s]   -----------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG net violations at end of CTS:
[03/23 17:47:45     99s]   =======================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Remaining Transition    ns         3       0.011       0.004      0.034    [0.015, 0.012, 0.007]
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/23 17:47:45     99s]   ====================================================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Trunk       0.100       7       0.095       0.021      0.054    0.115    {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}    {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:45     99s]   Leaf        0.100      15       0.083       0.015      0.062    0.099    {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}                                      -
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG library cell distribution at end of CTS:
[03/23 17:47:45     99s]   ==================================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ----------------------------------------------
[03/23 17:47:45     99s]   Name           Type        Inst     Inst Area 
[03/23 17:47:45     99s]                              Count    (um^2)
[03/23 17:47:45     99s]   ----------------------------------------------
[03/23 17:47:45     99s]   CLKINVX20TR    inverter     18       362.880
[03/23 17:47:45     99s]   CLKINVX12TR    inverter      1        14.400
[03/23 17:47:45     99s]   CLKINVX8TR     inverter      2        20.160
[03/23 17:47:45     99s]   ----------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Clock DAG hash at end of CTS: 6613752150233098788 5157962726077726062
[03/23 17:47:45     99s]   CTS services accumulated run-time stats at end of CTS:
[03/23 17:47:45     99s]     delay calculator: calls=16755, total_wall_time=0.913s, mean_wall_time=0.054ms
[03/23 17:47:45     99s]     legalizer: calls=2117, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:47:45     99s]     steiner router: calls=10495, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Primary reporting skew groups summary at end of CTS:
[03/23 17:47:45     99s]   ====================================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   worstDelay:setup.late    clk/typConstraintMode    0.248     0.317     0.069       0.100         0.043           0.012           0.292        0.017     100% {0.248, 0.317}
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Skew group summary at end of CTS:
[03/23 17:47:45     99s]   =================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   worstDelay:setup.late    clk/typConstraintMode    0.248     0.317     0.069       0.100         0.043           0.012           0.292        0.017     100% {0.248, 0.317}
[03/23 17:47:45     99s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Found a total of 15 clock tree pins with a slew violation.
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Slew violation summary across all clock trees - Top 10 violating pins:
[03/23 17:47:45     99s]   ======================================================================
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Target and measured clock slews (in ns):
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   Half corner            Violation  Slew    Slew      Dont   Ideal  Target    Pin
[03/23 17:47:45     99s]                          amount     target  achieved  touch  net?   source    
[03/23 17:47:45     99s]                                                       net?                    
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  CTS_ccl_a_inv_00015/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00014/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.015    0.100    0.115    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00013/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.012    0.100    0.112    N      N      explicit  buff_mult_arr0/CTS_ccl_a_inv_00012/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.012    0.100    0.112    N      N      explicit  CTS_ccl_a_inv_00001/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.008    0.100    0.108    N      N      explicit  CTS_ccl_a_inv_00003/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  CTS_ccl_a_inv_00002_clone/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  CTS_ccl_a_inv_00002/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  CTS_ccl_a_inv_00004_clone/A
[03/23 17:47:45     99s]   worstDelay:setup.late    0.007    0.100    0.107    N      N      explicit  buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/CTS_ccl_a_inv_00011/A
[03/23 17:47:45     99s]   ------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Target sources:
[03/23 17:47:45     99s]   auto extracted - target was extracted from SDC.
[03/23 17:47:45     99s]   auto computed - target was computed when balancing trees.
[03/23 17:47:45     99s]   explicit - target is explicitly set via target_max_trans property.
[03/23 17:47:45     99s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[03/23 17:47:45     99s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Found 0 pins on nets marked dont_touch that have slew violations.
[03/23 17:47:45     99s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[03/23 17:47:45     99s]   Found 0 pins on nets marked ideal_network that have slew violations.
[03/23 17:47:45     99s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   
[03/23 17:47:45     99s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:45     99s] Synthesizing clock trees done.
[03/23 17:47:45     99s] Tidy Up And Update Timing...
[03/23 17:47:45     99s] External - Set all clocks to propagated mode...
[03/23 17:47:45     99s] Innovus updating I/O latencies
[03/23 17:47:45     99s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:47:45     99s] #################################################################################
[03/23 17:47:45     99s] # Design Stage: PreRoute
[03/23 17:47:45     99s] # Design Name: PE_top
[03/23 17:47:45     99s] # Design Mode: 130nm
[03/23 17:47:45     99s] # Analysis Mode: MMMC OCV 
[03/23 17:47:45     99s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:47:45     99s] # Signoff Settings: SI Off 
[03/23 17:47:45     99s] #################################################################################
[03/23 17:47:45     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 3410.6M, InitMEM = 3409.5M)
[03/23 17:47:45     99s] Calculate early delays in OCV mode...
[03/23 17:47:45     99s] Calculate late delays in OCV mode...
[03/23 17:47:45     99s] Calculate late delays in OCV mode...
[03/23 17:47:45     99s] Calculate early delays in OCV mode...
[03/23 17:47:45     99s] Start delay calculation (fullDC) (6 T). (MEM=3411.56)
[03/23 17:47:45     99s] End AAE Lib Interpolated Model. (MEM=3431.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:45    100s] Total number of fetched objects 2678
[03/23 17:47:45    100s] Total number of fetched objects 2678
[03/23 17:47:45    100s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 17:47:45    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:45    100s] End delay calculation. (MEM=3806.98 CPU=0:00:00.2 REAL=0:00:00.0)
[03/23 17:47:45    100s] End delay calculation (fullDC). (MEM=3806.98 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 17:47:45    100s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3807.0M) ***
[03/23 17:47:46    100s] Setting all clocks to propagated mode.
[03/23 17:47:46    100s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:00.9)
[03/23 17:47:46    100s] Clock DAG stats after update timingGraph:
[03/23 17:47:46    100s]   cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:47:46    100s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:47:46    100s]   misc counts      : r=1, pp=0
[03/23 17:47:46    100s]   cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:47:46    100s]   cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:47:46    100s]   sink capacitance : total=1.029pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:47:46    100s]   wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.026pF, total=1.231pF
[03/23 17:47:46    100s]   wire lengths     : top=0.000um, trunk=1319.600um, leaf=6308.800um, total=7628.400um
[03/23 17:47:46    100s]   hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1912.400um, total=2537.200um
[03/23 17:47:46    100s] Clock DAG net violations after update timingGraph:
[03/23 17:47:46    100s]   Remaining Transition : {count=3, worst=[0.015ns, 0.012ns, 0.007ns]} avg=0.011ns sd=0.004ns sum=0.034ns
[03/23 17:47:46    100s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/23 17:47:46    100s]   Trunk : target=0.100ns count=7 avg=0.095ns sd=0.021ns min=0.054ns max=0.115ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:47:46    100s]   Leaf  : target=0.100ns count=15 avg=0.083ns sd=0.015ns min=0.062ns max=0.099ns {0 <= 0.060ns, 6 <= 0.080ns, 1 <= 0.090ns, 4 <= 0.095ns, 4 <= 0.100ns}
[03/23 17:47:46    100s] Clock DAG library cell distribution after update timingGraph {count}:
[03/23 17:47:46    100s]    Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:47:46    100s] Clock DAG hash after update timingGraph: 6613752150233098788 5157962726077726062
[03/23 17:47:46    100s] CTS services accumulated run-time stats after update timingGraph:
[03/23 17:47:46    100s]   delay calculator: calls=16755, total_wall_time=0.913s, mean_wall_time=0.054ms
[03/23 17:47:46    100s]   legalizer: calls=2117, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:47:46    100s]   steiner router: calls=10495, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:46    100s] Primary reporting skew groups after update timingGraph:
[03/23 17:47:46    100s]   skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:46    100s]       min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:47:46    100s]       max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:47:46    100s] Skew group summary after update timingGraph:
[03/23 17:47:46    100s]   skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.317, avg=0.292, sd=0.017], skew [0.069 vs 0.100], 100% {0.248, 0.317} (wid=0.057 ws=0.043) (gid=0.268 gs=0.041)
[03/23 17:47:46    100s] Logging CTS constraint violations...
[03/23 17:47:46    100s]   Clock tree clk has 3 slew violations.
[03/23 17:47:46    100s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 4 slew violations below cell CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (46.200,10.600), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin buff_mult_arr0/CTS_ccl_a_inv_00013/A with a slew time target of 0.100ns. Achieved a slew time of 0.115ns.
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 17:47:46    100s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 6 slew violations below cell CTS_ccl_a_inv_00016 (a lib_cell CLKINVX20TR) at (79.000,61.000), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin CTS_ccl_a_inv_00001/A with a slew time target of 0.100ns. Achieved a slew time of 0.112ns.
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 17:47:46    100s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 5 slew violations below cell CTS_ccl_a_inv_00015 (a lib_cell CLKINVX12TR) at (117.800,151.000), in power domain auto-default with half corner worstDelay:setup.late. The worst violation was at the pin CTS_ccl_a_inv_00015/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Type 'man IMPCCOPT-1007' for more detail.
[03/23 17:47:46    100s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.100ns (+/- 0.050ns) for skew group clk/typConstraintMode. Achieved longest insertion delay of 0.317ns.
[03/23 17:47:46    100s] Type 'man IMPCCOPT-1026' for more detail.
[03/23 17:47:46    100s] Logging CTS constraint violations done.
[03/23 17:47:46    100s] Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:00.9)
[03/23 17:47:46    100s] Runtime done. (took cpu=0:00:21.5 real=0:00:15.1)
[03/23 17:47:46    100s] Runtime Report Coverage % = 99.9
[03/23 17:47:46    100s] Runtime Summary
[03/23 17:47:46    100s] ===============
[03/23 17:47:46    100s] Clock Runtime:  (69%) Core CTS          10.46 (Init 1.82, Construction 4.03, Implementation 2.62, eGRPC 0.51, PostConditioning 0.79, Other 0.69)
[03/23 17:47:46    100s] Clock Runtime:  (21%) CTS services       3.18 (RefinePlace 0.44, EarlyGlobalClock 0.88, NanoRoute 1.73, ExtractRC 0.13, TimingAnalysis 0.00)
[03/23 17:47:46    100s] Clock Runtime:   (9%) Other CTS          1.44 (Init 0.21, CongRepair/EGR-DP 0.34, TimingUpdate 0.89, Other 0.00)
[03/23 17:47:46    100s] Clock Runtime: (100%) Total             15.08
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Runtime Summary:
[03/23 17:47:46    100s] ================
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] ---------------------------------------------------------------------------------------------------------------------
[03/23 17:47:46    100s] wall   % time  children  called  name
[03/23 17:47:46    100s] ---------------------------------------------------------------------------------------------------------------------
[03/23 17:47:46    100s] 15.10  100.00   15.10      0       
[03/23 17:47:46    100s] 15.10  100.00   15.08      1     Runtime
[03/23 17:47:46    100s]  0.05    0.30    0.05      1     CCOpt::Phase::Initialization
[03/23 17:47:46    100s]  0.05    0.30    0.04      1       Check Prerequisites
[03/23 17:47:46    100s]  0.04    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[03/23 17:47:46    100s]  1.95   12.92    1.94      1     CCOpt::Phase::PreparingToBalance
[03/23 17:47:46    100s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/23 17:47:46    100s]  0.17    1.12    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/23 17:47:46    100s]  0.11    0.70    0.09      1       Legalization setup
[03/23 17:47:46    100s]  0.09    0.57    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/23 17:47:46    100s]  0.01    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 17:47:46    100s]  1.67   11.06    0.00      1       Validating CTS configuration
[03/23 17:47:46    100s]  0.00    0.00    0.00      1         Checking module port directions
[03/23 17:47:46    100s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/23 17:47:46    100s]  0.03    0.23    0.03      1     Preparing To Balance
[03/23 17:47:46    100s]  0.00    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 17:47:46    100s]  0.02    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 17:47:46    100s]  4.92   32.57    4.92      1     CCOpt::Phase::Construction
[03/23 17:47:46    100s]  1.62   10.74    1.62      1       Stage::Clustering
[03/23 17:47:46    100s]  0.88    5.85    0.84      1         Clustering
[03/23 17:47:46    100s]  0.01    0.04    0.00      1           Initialize for clustering
[03/23 17:47:46    100s]  0.53    3.49    0.00      1           Bottom-up phase
[03/23 17:47:46    100s]  0.31    2.04    0.27      1           Legalizing clock trees
[03/23 17:47:46    100s]  0.21    1.39    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/23 17:47:46    100s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/23 17:47:46    100s]  0.04    0.25    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/23 17:47:46    100s]  0.01    0.07    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.73    4.86    0.69      1         CongRepair After Initial Clustering
[03/23 17:47:46    100s]  0.64    4.22    0.56      1           Leaving CCOpt scope - Early Global Route
[03/23 17:47:46    100s]  0.41    2.69    0.00      1             Early Global Route - eGR only step
[03/23 17:47:46    100s]  0.15    1.01    0.00      1             Congestion Repair
[03/23 17:47:46    100s]  0.04    0.30    0.00      1           Leaving CCOpt scope - extractRC
[03/23 17:47:46    100s]  0.01    0.07    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.04    0.29    0.04      1       Stage::DRV Fixing
[03/23 17:47:46    100s]  0.02    0.16    0.00      1         Fixing clock tree slew time and max cap violations
[03/23 17:47:46    100s]  0.02    0.13    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/23 17:47:46    100s]  3.25   21.54    3.25      1       Stage::Insertion Delay Reduction
[03/23 17:47:46    100s]  0.48    3.19    0.00      1         Removing unnecessary root buffering
[03/23 17:47:46    100s]  0.01    0.07    0.00      1         Removing unconstrained drivers
[03/23 17:47:46    100s]  0.03    0.22    0.00      1         Reducing insertion delay 1
[03/23 17:47:46    100s]  1.72   11.40    0.00      1         Removing longest path buffering
[03/23 17:47:46    100s]  1.00    6.65    0.00      1         Reducing insertion delay 2
[03/23 17:47:46    100s]  2.67   17.66    2.67      1     CCOpt::Phase::Implementation
[03/23 17:47:46    100s]  0.28    1.88    0.28      1       Stage::Reducing Power
[03/23 17:47:46    100s]  0.06    0.42    0.00      1         Improving clock tree routing
[03/23 17:47:46    100s]  0.20    1.29    0.00      1         Reducing clock tree power 1
[03/23 17:47:46    100s]  0.00    0.02    0.00      2           Legalizing clock trees
[03/23 17:47:46    100s]  0.02    0.15    0.00      1         Reducing clock tree power 2
[03/23 17:47:46    100s]  0.38    2.48    0.35      1       Stage::Balancing
[03/23 17:47:46    100s]  0.24    1.60    0.23      1         Approximately balancing fragments step
[03/23 17:47:46    100s]  0.05    0.33    0.00      1           Resolve constraints - Approximately balancing fragments
[03/23 17:47:46    100s]  0.03    0.19    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/23 17:47:46    100s]  0.01    0.08    0.00      1           Moving gates to improve sub-tree skew
[03/23 17:47:46    100s]  0.12    0.83    0.00      1           Approximately balancing fragments bottom up
[03/23 17:47:46    100s]  0.01    0.09    0.00      1           Approximately balancing fragments, wire and cell delays
[03/23 17:47:46    100s]  0.02    0.16    0.00      1         Improving fragments clock skew
[03/23 17:47:46    100s]  0.06    0.39    0.04      1         Approximately balancing step
[03/23 17:47:46    100s]  0.03    0.17    0.00      1           Resolve constraints - Approximately balancing
[03/23 17:47:46    100s]  0.02    0.12    0.00      1           Approximately balancing, wire and cell delays
[03/23 17:47:46    100s]  0.01    0.08    0.00      1         Fixing clock tree overload
[03/23 17:47:46    100s]  0.01    0.09    0.00      1         Approximately balancing paths
[03/23 17:47:46    100s]  1.95   12.88    1.92      1       Stage::Polishing
[03/23 17:47:46    100s]  0.01    0.09    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.01    0.09    0.00      1         Merging balancing drivers for power
[03/23 17:47:46    100s]  0.02    0.11    0.00      1         Improving clock skew
[03/23 17:47:46    100s]  1.16    7.68    1.13      1         Moving gates to reduce wire capacitance
[03/23 17:47:46    100s]  0.01    0.10    0.00      2           Artificially removing short and long paths
[03/23 17:47:46    100s]  0.19    1.23    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/23 17:47:46    100s]  0.00    0.03    0.00      1             Legalizing clock trees
[03/23 17:47:46    100s]  0.39    2.55    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/23 17:47:46    100s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 17:47:46    100s]  0.20    1.31    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[03/23 17:47:46    100s]  0.01    0.04    0.00      1             Legalizing clock trees
[03/23 17:47:46    100s]  0.35    2.33    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[03/23 17:47:46    100s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/23 17:47:46    100s]  0.16    1.07    0.01      1         Reducing clock tree power 3
[03/23 17:47:46    100s]  0.01    0.03    0.00      1           Artificially removing short and long paths
[03/23 17:47:46    100s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/23 17:47:46    100s]  0.02    0.13    0.00      1         Improving insertion delay
[03/23 17:47:46    100s]  0.53    3.54    0.49      1         Wire Opt OverFix
[03/23 17:47:46    100s]  0.44    2.89    0.42      1           Wire Reduction extra effort
[03/23 17:47:46    100s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[03/23 17:47:46    100s]  0.03    0.20    0.00      1             Global shorten wires A0
[03/23 17:47:46    100s]  0.30    1.96    0.00      2             Move For Wirelength - core
[03/23 17:47:46    100s]  0.01    0.08    0.00      1             Global shorten wires A1
[03/23 17:47:46    100s]  0.05    0.34    0.00      1             Global shorten wires B
[03/23 17:47:46    100s]  0.02    0.14    0.00      1             Move For Wirelength - branch
[03/23 17:47:46    100s]  0.05    0.33    0.05      1           Optimizing orientation
[03/23 17:47:46    100s]  0.05    0.32    0.00      1             FlipOpt
[03/23 17:47:46    100s]  0.06    0.40    0.05      1       Stage::Updating netlist
[03/23 17:47:46    100s]  0.01    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/23 17:47:46    100s]  0.04    0.29    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/23 17:47:46    100s]  1.14    7.52    1.06      1     CCOpt::Phase::eGRPC
[03/23 17:47:46    100s]  0.42    2.79    0.40      1       Leaving CCOpt scope - Routing Tools
[03/23 17:47:46    100s]  0.40    2.62    0.00      1         Early Global Route - eGR only step
[03/23 17:47:46    100s]  0.05    0.30    0.00      1       Leaving CCOpt scope - extractRC
[03/23 17:47:46    100s]  0.03    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 17:47:46    100s]  0.01    0.08    0.01      1       Reset bufferability constraints
[03/23 17:47:46    100s]  0.01    0.08    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.02    0.14    0.01      1       eGRPC Moving buffers
[03/23 17:47:46    100s]  0.01    0.04    0.00      1         Violation analysis
[03/23 17:47:46    100s]  0.06    0.37    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/23 17:47:46    100s]  0.00    0.03    0.00      1         Artificially removing long paths
[03/23 17:47:46    100s]  0.03    0.21    0.00      1       eGRPC Fixing DRVs
[03/23 17:47:46    100s]  0.00    0.03    0.00      1       Reconnecting optimized routes
[03/23 17:47:46    100s]  0.00    0.03    0.00      1       Violation analysis
[03/23 17:47:46    100s]  0.23    1.51    0.00      1       Moving clock insts towards fanout
[03/23 17:47:46    100s]  0.01    0.05    0.00      1       Cloning clock nodes to reduce slew violations.
[03/23 17:47:46    100s]  0.01    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/23 17:47:46    100s]  0.18    1.21    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/23 17:47:46    100s]  2.56   16.97    2.53      1     CCOpt::Phase::Routing
[03/23 17:47:46    100s]  2.44   16.14    2.33      1       Leaving CCOpt scope - Routing Tools
[03/23 17:47:46    100s]  0.41    2.72    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/23 17:47:46    100s]  1.73   11.48    0.00      1         NanoRoute
[03/23 17:47:46    100s]  0.19    1.25    0.00      1         Route Remaining Unrouted Nets
[03/23 17:47:46    100s]  0.04    0.24    0.00      1       Leaving CCOpt scope - extractRC
[03/23 17:47:46    100s]  0.05    0.34    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.79    5.21    0.74      1     CCOpt::Phase::PostConditioning
[03/23 17:47:46    100s]  0.04    0.26    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/23 17:47:46    100s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/23 17:47:46    100s]  0.08    0.55    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/23 17:47:46    100s]  0.06    0.40    0.00      1       Recomputing CTS skew targets
[03/23 17:47:46    100s]  0.26    1.72    0.00      1       PostConditioning Fixing DRVs
[03/23 17:47:46    100s]  0.25    1.68    0.00      1       Buffering to fix DRVs
[03/23 17:47:46    100s]  0.01    0.04    0.00      1       Reconnecting optimized routes
[03/23 17:47:46    100s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/23 17:47:46    100s]  0.04    0.28    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/23 17:47:46    100s]  0.03    0.19    0.00      1     Post-balance tidy up or trial balance steps
[03/23 17:47:46    100s]  0.95    6.29    0.89      1     Tidy Up And Update Timing
[03/23 17:47:46    100s]  0.89    5.88    0.00      1       External - Set all clocks to propagated mode
[03/23 17:47:46    100s] ---------------------------------------------------------------------------------------------------------------------
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/23 17:47:46    100s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:47:46    100s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3683.7M, EPOCH TIME: 1679608066.061212
[03/23 17:47:46    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 17:47:46    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.025, MEM:3165.7M, EPOCH TIME: 1679608066.086374
[03/23 17:47:46    100s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:46    100s] Synthesizing clock trees with CCOpt done.
[03/23 17:47:46    100s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/23 17:47:46    100s] Type 'man IMPSP-9025' for more detail.
[03/23 17:47:46    100s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2023.3M, totSessionCpu=0:01:41 **
[03/23 17:47:46    100s] GigaOpt running with 6 threads.
[03/23 17:47:46    100s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:40.7/0:03:45.4 (0.4), mem = 2856.7M
[03/23 17:47:46    100s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 17:47:46    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2913.5M, EPOCH TIME: 1679608066.208004
[03/23 17:47:46    100s] Processing tracks to init pin-track alignment.
[03/23 17:47:46    100s] z: 2, totalTracks: 1
[03/23 17:47:46    100s] z: 4, totalTracks: 1
[03/23 17:47:46    100s] z: 6, totalTracks: 1
[03/23 17:47:46    100s] z: 8, totalTracks: 1
[03/23 17:47:46    100s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:46    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2913.5M, EPOCH TIME: 1679608066.213064
[03/23 17:47:46    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:46    100s] OPERPROF:     Starting CMU at level 3, MEM:2946.5M, EPOCH TIME: 1679608066.235644
[03/23 17:47:46    100s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:2978.5M, EPOCH TIME: 1679608066.239629
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:47:46    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.028, MEM:2882.5M, EPOCH TIME: 1679608066.241083
[03/23 17:47:46    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2882.5M, EPOCH TIME: 1679608066.241227
[03/23 17:47:46    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2882.5M, EPOCH TIME: 1679608066.243586
[03/23 17:47:46    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2882.5MB).
[03/23 17:47:46    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.036, MEM:2882.5M, EPOCH TIME: 1679608066.244322
[03/23 17:47:46    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2882.5M, EPOCH TIME: 1679608066.244486
[03/23 17:47:46    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:46    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:2882.5M, EPOCH TIME: 1679608066.248390
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] Creating Lib Analyzer ...
[03/23 17:47:46    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:47:46    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:47:46    100s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:47:46    100s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:47:46    100s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:47:46    100s] 
[03/23 17:47:46    100s] {RT rc-typ 0 4 4 0}
[03/23 17:47:46    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2888.5M
[03/23 17:47:46    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2888.5M
[03/23 17:47:46    101s] Creating Lib Analyzer, finished. 
[03/23 17:47:46    101s] Effort level <high> specified for reg2reg path_group
[03/23 17:47:46    101s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2132.3M, totSessionCpu=0:01:42 **
[03/23 17:47:46    101s] *** optDesign -postCTS ***
[03/23 17:47:46    101s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 17:47:46    101s] Hold Target Slack: user slack 0.05
[03/23 17:47:46    101s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 17:47:46    101s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2890.5M, EPOCH TIME: 1679608066.968537
[03/23 17:47:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    101s] 
[03/23 17:47:46    101s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:46    101s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.014, MEM:2890.5M, EPOCH TIME: 1679608066.982563
[03/23 17:47:46    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:46    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:46    101s] Multi-VT timing optimization disabled based on library information.
[03/23 17:47:46    101s] 
[03/23 17:47:46    101s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:47:46    101s] Deleting Lib Analyzer.
[03/23 17:47:46    101s] 
[03/23 17:47:46    101s] TimeStamp Deleting Cell Server End ...
[03/23 17:47:46    101s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:47:46    101s] 
[03/23 17:47:46    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:47:46    101s] Summary for sequential cells identification: 
[03/23 17:47:46    101s]   Identified SBFF number: 112
[03/23 17:47:46    101s]   Identified MBFF number: 0
[03/23 17:47:46    101s]   Identified SB Latch number: 0
[03/23 17:47:46    101s]   Identified MB Latch number: 0
[03/23 17:47:46    101s]   Not identified SBFF number: 8
[03/23 17:47:47    101s]   Not identified MBFF number: 0
[03/23 17:47:47    101s]   Not identified SB Latch number: 0
[03/23 17:47:47    101s]   Not identified MB Latch number: 0
[03/23 17:47:47    101s]   Number of sequential cells which are not FFs: 34
[03/23 17:47:47    101s]  Visiting view : setupAnalysis
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:47    101s]  Visiting view : holdAnalysis
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:47    101s] TLC MultiMap info (StdDelay):
[03/23 17:47:47    101s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:47    101s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:47    101s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:47    101s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:47    101s]  Setting StdDelay to: 22.7ps
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] TimeStamp Deleting Cell Server End ...
[03/23 17:47:47    101s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2888.5M, EPOCH TIME: 1679608067.056687
[03/23 17:47:47    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    101s] All LLGs are deleted
[03/23 17:47:47    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    101s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2888.5M, EPOCH TIME: 1679608067.056930
[03/23 17:47:47    101s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1679608067.057015
[03/23 17:47:47    101s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2884.5M, EPOCH TIME: 1679608067.057437
[03/23 17:47:47    101s] Start to check current routing status for nets...
[03/23 17:47:47    101s] All nets are already routed correctly.
[03/23 17:47:47    101s] End to check current routing status for nets (mem=2884.5M)
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] Creating Lib Analyzer ...
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:47:47    101s] Summary for sequential cells identification: 
[03/23 17:47:47    101s]   Identified SBFF number: 112
[03/23 17:47:47    101s]   Identified MBFF number: 0
[03/23 17:47:47    101s]   Identified SB Latch number: 0
[03/23 17:47:47    101s]   Identified MB Latch number: 0
[03/23 17:47:47    101s]   Not identified SBFF number: 8
[03/23 17:47:47    101s]   Not identified MBFF number: 0
[03/23 17:47:47    101s]   Not identified SB Latch number: 0
[03/23 17:47:47    101s]   Not identified MB Latch number: 0
[03/23 17:47:47    101s]   Number of sequential cells which are not FFs: 34
[03/23 17:47:47    101s]  Visiting view : setupAnalysis
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:47    101s]  Visiting view : holdAnalysis
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:47:47    101s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:47:47    101s] TLC MultiMap info (StdDelay):
[03/23 17:47:47    101s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:47    101s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:47    101s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:47:47    101s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:47:47    101s]  Setting StdDelay to: 22.7ps
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:47:47    101s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:47:47    101s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:47:47    101s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:47:47    101s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:47:47    101s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:47:47    101s] 
[03/23 17:47:47    101s] {RT rc-typ 0 4 4 0}
[03/23 17:47:47    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2892.5M
[03/23 17:47:47    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2892.5M
[03/23 17:47:47    102s] Creating Lib Analyzer, finished. 
[03/23 17:47:47    102s] #optDebug: Start CG creation (mem=2921.1M)
[03/23 17:47:47    102s]  ...initializing CG  maxDriveDist 1661.762000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 166.176000 
[03/23 17:47:47    102s] (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgPrt (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgEgp (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgPbk (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgNrb(cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgObs (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgCon (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s]  ...processing cgPdm (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2996.1M)
[03/23 17:47:47    102s] Compute RC Scale Done ...
[03/23 17:47:47    102s] All LLGs are deleted
[03/23 17:47:47    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    102s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2986.6M, EPOCH TIME: 1679608067.820572
[03/23 17:47:47    102s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2986.6M, EPOCH TIME: 1679608067.820796
[03/23 17:47:47    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2986.6M, EPOCH TIME: 1679608067.821304
[03/23 17:47:47    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    102s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3050.6M, EPOCH TIME: 1679608067.823139
[03/23 17:47:47    102s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:47    102s] Core basic site is IBM13SITE
[03/23 17:47:47    102s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3050.6M, EPOCH TIME: 1679608067.830962
[03/23 17:47:47    102s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:47:47    102s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:47:47    102s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.003, MEM:3082.6M, EPOCH TIME: 1679608067.834264
[03/23 17:47:47    102s] Fast DP-INIT is on for default
[03/23 17:47:47    102s] Atter site array init, number of instance map data is 0.
[03/23 17:47:47    102s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.015, REAL:0.012, MEM:3082.6M, EPOCH TIME: 1679608067.835618
[03/23 17:47:47    102s] 
[03/23 17:47:47    102s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:47    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.016, MEM:2986.6M, EPOCH TIME: 1679608067.837270
[03/23 17:47:47    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:47    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:47    102s] Starting delay calculation for Setup views
[03/23 17:47:47    102s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:47:47    102s] #################################################################################
[03/23 17:47:47    102s] # Design Stage: PreRoute
[03/23 17:47:47    102s] # Design Name: PE_top
[03/23 17:47:47    102s] # Design Mode: 130nm
[03/23 17:47:47    102s] # Analysis Mode: MMMC OCV 
[03/23 17:47:47    102s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:47:47    102s] # Signoff Settings: SI Off 
[03/23 17:47:47    102s] #################################################################################
[03/23 17:47:47    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 2984.6M, InitMEM = 2984.6M)
[03/23 17:47:47    102s] Calculate early delays in OCV mode...
[03/23 17:47:47    102s] Calculate late delays in OCV mode...
[03/23 17:47:47    102s] Start delay calculation (fullDC) (6 T). (MEM=2984.57)
[03/23 17:47:48    102s] End AAE Lib Interpolated Model. (MEM=3004.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:48    103s] Total number of fetched objects 2678
[03/23 17:47:48    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:48    103s] End delay calculation. (MEM=3182.19 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:47:48    103s] End delay calculation (fullDC). (MEM=3182.19 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 17:47:48    103s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 3182.2M) ***
[03/23 17:47:48    103s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:01:44 mem=3190.2M)
[03/23 17:47:48    103s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3220.7M, EPOCH TIME: 1679608068.346135
[03/23 17:47:48    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] 
[03/23 17:47:48    103s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:48    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3222.2M, EPOCH TIME: 1679608068.366554
[03/23 17:47:48    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:48    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] Density: 64.650%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2215.3M, totSessionCpu=0:01:44 **
[03/23 17:47:48    103s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:02.3 (1.3), totSession cpu/real = 0:01:43.7/0:03:47.6 (0.5), mem = 2975.2M
[03/23 17:47:48    103s] 
[03/23 17:47:48    103s] =============================================================================================
[03/23 17:47:48    103s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 17:47:48    103s] =============================================================================================
[03/23 17:47:48    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:48    103s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    103s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    103s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:00.6 /  0:00:01.2    2.1
[03/23 17:47:48    103s] [ DrvReport              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 17:47:48    103s] [ CellServerInit         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:48    103s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  56.4 % )     0:00:01.3 /  0:00:01.3    1.0
[03/23 17:47:48    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    103s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 17:47:48    103s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    103s] [ TimingUpdate           ]      1   0:00:00.2  (   9.5 % )     0:00:00.4 /  0:00:01.0    2.3
[03/23 17:47:48    103s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.7 % )     0:00:00.2 /  0:00:00.6    3.2
[03/23 17:47:48    103s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 17:47:48    103s] [ MISC                   ]          0:00:00.4  (  15.7 % )     0:00:00.4 /  0:00:00.5    1.4
[03/23 17:47:48    103s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    103s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.1    1.3
[03/23 17:47:48    103s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    103s] 
[03/23 17:47:48    103s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 17:47:48    103s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:48    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2975.2M
[03/23 17:47:48    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2975.2M, EPOCH TIME: 1679608068.383107
[03/23 17:47:48    103s] Processing tracks to init pin-track alignment.
[03/23 17:47:48    103s] z: 2, totalTracks: 1
[03/23 17:47:48    103s] z: 4, totalTracks: 1
[03/23 17:47:48    103s] z: 6, totalTracks: 1
[03/23 17:47:48    103s] z: 8, totalTracks: 1
[03/23 17:47:48    103s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:48    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2975.2M, EPOCH TIME: 1679608068.388390
[03/23 17:47:48    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] 
[03/23 17:47:48    103s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:48    103s] 
[03/23 17:47:48    103s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:48    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.014, MEM:2975.2M, EPOCH TIME: 1679608068.402500
[03/23 17:47:48    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2975.2M, EPOCH TIME: 1679608068.402658
[03/23 17:47:48    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:2975.2M, EPOCH TIME: 1679608068.405027
[03/23 17:47:48    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.2MB).
[03/23 17:47:48    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.023, MEM:2975.2M, EPOCH TIME: 1679608068.405772
[03/23 17:47:48    103s] InstCnt mismatch: prevInstCnt = 2590, ttlInstCnt = 2611
[03/23 17:47:48    103s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:48    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2975.2M
[03/23 17:47:48    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2975.2M, EPOCH TIME: 1679608068.410514
[03/23 17:47:48    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:48    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:2975.2M, EPOCH TIME: 1679608068.415289
[03/23 17:47:48    103s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:48    103s] OPTC: m1 20.0 20.0
[03/23 17:47:48    104s] #optDebug: fT-E <X 2 0 0 1>
[03/23 17:47:48    104s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 17:47:48    104s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 17:47:48    104s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.1/0:03:47.8 (0.5), mem = 2944.2M
[03/23 17:47:48    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.10
[03/23 17:47:48    104s] ### Creating RouteCongInterface, started
[03/23 17:47:48    104s] {MMLU 22 22 2678}
[03/23 17:47:48    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2944.2M
[03/23 17:47:48    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2944.2M
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] #optDebug: {0, 1.000}
[03/23 17:47:48    104s] ### Creating RouteCongInterface, finished
[03/23 17:47:48    104s] Updated routing constraints on 0 nets.
[03/23 17:47:48    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.10
[03/23 17:47:48    104s] Bottom Preferred Layer:
[03/23 17:47:48    104s] +-----------+------------+----------+
[03/23 17:47:48    104s] |   Layer   |    CLK     |   Rule   |
[03/23 17:47:48    104s] +-----------+------------+----------+
[03/23 17:47:48    104s] | M3 (z=3)  |         22 | default  |
[03/23 17:47:48    104s] +-----------+------------+----------+
[03/23 17:47:48    104s] Via Pillar Rule:
[03/23 17:47:48    104s]     None
[03/23 17:47:48    104s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:01:44.1/0:03:47.8 (0.5), mem = 2976.2M
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] =============================================================================================
[03/23 17:47:48    104s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[03/23 17:47:48    104s] =============================================================================================
[03/23 17:47:48    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  49.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    104s] [ MISC                   ]          0:00:00.0  (  50.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] End: GigaOpt Route Type Constraints Refinement
[03/23 17:47:48    104s] *** Starting optimizing excluded clock nets MEM= 2976.2M) ***
[03/23 17:47:48    104s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2976.2M) ***
[03/23 17:47:48    104s] *** Starting optimizing excluded clock nets MEM= 2976.2M) ***
[03/23 17:47:48    104s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2976.2M) ***
[03/23 17:47:48    104s] Info: Done creating the CCOpt slew target map.
[03/23 17:47:48    104s] Begin: GigaOpt high fanout net optimization
[03/23 17:47:48    104s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 17:47:48    104s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 17:47:48    104s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.1/0:03:47.9 (0.5), mem = 2976.2M
[03/23 17:47:48    104s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:48    104s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:48    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.11
[03/23 17:47:48    104s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:48    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:44 mem=2976.2M
[03/23 17:47:48    104s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:47:48    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2976.2M, EPOCH TIME: 1679608068.603592
[03/23 17:47:48    104s] Processing tracks to init pin-track alignment.
[03/23 17:47:48    104s] z: 2, totalTracks: 1
[03/23 17:47:48    104s] z: 4, totalTracks: 1
[03/23 17:47:48    104s] z: 6, totalTracks: 1
[03/23 17:47:48    104s] z: 8, totalTracks: 1
[03/23 17:47:48    104s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:48    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2976.2M, EPOCH TIME: 1679608068.607460
[03/23 17:47:48    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:48    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.018, MEM:2976.2M, EPOCH TIME: 1679608068.625686
[03/23 17:47:48    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2976.2M, EPOCH TIME: 1679608068.625820
[03/23 17:47:48    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2976.2M, EPOCH TIME: 1679608068.628335
[03/23 17:47:48    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2976.2MB).
[03/23 17:47:48    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.026, MEM:2976.2M, EPOCH TIME: 1679608068.629159
[03/23 17:47:48    104s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:48    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2976.2M
[03/23 17:47:48    104s] ### Creating RouteCongInterface, started
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] #optDebug: {0, 1.000}
[03/23 17:47:48    104s] ### Creating RouteCongInterface, finished
[03/23 17:47:48    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2976.2M
[03/23 17:47:48    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2976.2M
[03/23 17:47:48    104s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:47:48    104s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:47:48    104s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:47:48    104s] Total-nets :: 2678, Stn-nets :: 0, ratio :: 0 %, Total-len 69322.2, Stn-len 0
[03/23 17:47:48    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3108.3M, EPOCH TIME: 1679608068.917235
[03/23 17:47:48    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:48    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:48    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:2976.0M, EPOCH TIME: 1679608068.921951
[03/23 17:47:48    104s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:48    104s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.11
[03/23 17:47:48    104s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:01:44.5/0:03:48.2 (0.5), mem = 2976.0M
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] =============================================================================================
[03/23 17:47:48    104s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 17:47:48    104s] =============================================================================================
[03/23 17:47:48    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    104s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.1 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 17:47:48    104s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:47:48    104s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    104s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:48    104s] [ MISC                   ]          0:00:00.3  (  83.4 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.1
[03/23 17:47:48    104s] ---------------------------------------------------------------------------------------------
[03/23 17:47:48    104s] 
[03/23 17:47:48    104s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 17:47:48    104s] End: GigaOpt high fanout net optimization
[03/23 17:47:48    104s] Activate optFanout-based MLT
[03/23 17:47:48    104s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:47:48    104s] Deleting Lib Analyzer.
[03/23 17:47:48    104s] Begin: GigaOpt Global Optimization
[03/23 17:47:49    104s] *info: use new DP (enabled)
[03/23 17:47:49    104s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 17:47:49    104s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:49    104s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:49    104s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.6/0:03:48.3 (0.5), mem = 2976.7M
[03/23 17:47:49    104s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.12
[03/23 17:47:49    104s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:49    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:49    104s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:47:49    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2976.7M, EPOCH TIME: 1679608069.009388
[03/23 17:47:49    104s] Processing tracks to init pin-track alignment.
[03/23 17:47:49    104s] z: 2, totalTracks: 1
[03/23 17:47:49    104s] z: 4, totalTracks: 1
[03/23 17:47:49    104s] z: 6, totalTracks: 1
[03/23 17:47:49    104s] z: 8, totalTracks: 1
[03/23 17:47:49    104s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:49    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2976.7M, EPOCH TIME: 1679608069.013008
[03/23 17:47:49    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:49    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:49    104s] 
[03/23 17:47:49    104s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:49    104s] 
[03/23 17:47:49    104s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:49    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:2976.7M, EPOCH TIME: 1679608069.036048
[03/23 17:47:49    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2976.7M, EPOCH TIME: 1679608069.036183
[03/23 17:47:49    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2976.7M, EPOCH TIME: 1679608069.038796
[03/23 17:47:49    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2976.7MB).
[03/23 17:47:49    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2976.7M, EPOCH TIME: 1679608069.039539
[03/23 17:47:49    104s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:49    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:49    104s] ### Creating RouteCongInterface, started
[03/23 17:47:49    104s] 
[03/23 17:47:49    104s] Creating Lib Analyzer ...
[03/23 17:47:49    104s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:47:49    104s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:47:49    104s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:47:49    104s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:47:49    104s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:47:49    104s] 
[03/23 17:47:49    104s] {RT rc-typ 0 4 4 0}
[03/23 17:47:49    105s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:49    105s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:49    105s] Creating Lib Analyzer, finished. 
[03/23 17:47:49    105s] 
[03/23 17:47:49    105s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:47:49    105s] 
[03/23 17:47:49    105s] #optDebug: {0, 1.000}
[03/23 17:47:49    105s] ### Creating RouteCongInterface, finished
[03/23 17:47:49    105s] ### Creating LA Mngr. totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:49    105s] ### Creating LA Mngr, finished. totSessionCpu=0:01:45 mem=2976.7M
[03/23 17:47:50    105s] *info: 22 clock nets excluded
[03/23 17:47:50    105s] *info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:50    105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3302.6M, EPOCH TIME: 1679608070.163820
[03/23 17:47:50    105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3302.6M, EPOCH TIME: 1679608070.163975
[03/23 17:47:50    105s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:47:50    105s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:47:50    105s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:50    105s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:50    105s] ** GigaOpt Global Opt WNS Slack 0.005  TNS Slack 0.000 
[03/23 17:47:50    105s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:50    105s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:47:50    105s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:50    105s] |   0.005|   0.000|   64.65%|   0:00:00.0| 3303.6M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:47:50    106s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:47:50    106s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:47:50    106s] |   0.005|   0.000|   64.68%|   0:00:00.0| 3493.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:47:50    106s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:47:50    106s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:47:50    106s] |   0.005|   0.000|   64.68%|   0:00:00.0| 3493.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:47:50    106s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:47:50    106s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:47:50    106s] |   0.005|   0.000|   64.68%|   0:00:00.0| 3493.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:47:50    106s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:47:50    106s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:47:50    106s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:50    106s] |   0.047|   0.000|   64.79%|   0:00:00.0| 3519.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:47:50    106s] |        |        |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:47:50    106s] |   0.050|   0.000|   64.80%|   0:00:00.0| 3528.9M|           NA|       NA| NA                                                 |
[03/23 17:47:50    106s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3528.9M) ***
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3528.9M) ***
[03/23 17:47:50    106s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 17:47:50    106s] Total-nets :: 2678, Stn-nets :: 13, ratio :: 0.485437 %, Total-len 69934.2, Stn-len 2382.95
[03/23 17:47:50    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3369.1M, EPOCH TIME: 1679608070.543982
[03/23 17:47:50    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:50    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.016, MEM:3071.8M, EPOCH TIME: 1679608070.559610
[03/23 17:47:50    106s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:50    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.12
[03/23 17:47:50    106s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.0/0:00:01.6 (1.3), totSession cpu/real = 0:01:46.6/0:03:49.8 (0.5), mem = 3071.8M
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] =============================================================================================
[03/23 17:47:50    106s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[03/23 17:47:50    106s] =============================================================================================
[03/23 17:47:50    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:50    106s] ---------------------------------------------------------------------------------------------
[03/23 17:47:50    106s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:50    106s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:47:50    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 17:47:50    106s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:47:50    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 17:47:50    106s] [ TransformInit          ]      1   0:00:00.4  (  26.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 17:47:50    106s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.2 /  0:00:00.5    2.2
[03/23 17:47:50    106s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ OptEval                ]      5   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.2    2.3
[03/23 17:47:50    106s] [ OptCommit              ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 17:47:50    106s] [ IncrDelayCalc          ]     16   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    4.3
[03/23 17:47:50    106s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:50    106s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 17:47:50    106s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 17:47:50    106s] [ MISC                   ]          0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.3    1.6
[03/23 17:47:50    106s] ---------------------------------------------------------------------------------------------
[03/23 17:47:50    106s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.0    1.3
[03/23 17:47:50    106s] ---------------------------------------------------------------------------------------------
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] End: GigaOpt Global Optimization
[03/23 17:47:50    106s] Deactivate optFanout-based MLT
[03/23 17:47:50    106s] *** Timing Is met
[03/23 17:47:50    106s] *** Check timing (0:00:00.0)
[03/23 17:47:50    106s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:47:50    106s] Deleting Lib Analyzer.
[03/23 17:47:50    106s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 17:47:50    106s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:50    106s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:50    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=3071.8M
[03/23 17:47:50    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=3071.8M
[03/23 17:47:50    106s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 17:47:50    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3071.8M, EPOCH TIME: 1679608070.581645
[03/23 17:47:50    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:50    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3072.6M, EPOCH TIME: 1679608070.604904
[03/23 17:47:50    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:50    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] Activate postCTS OCP-based MLT
[03/23 17:47:50    106s] **INFO: Flow update: Design timing is met.
[03/23 17:47:50    106s] Deactivate postCTS OCP-based MLT
[03/23 17:47:50    106s] **INFO: Flow update: Design timing is met.
[03/23 17:47:50    106s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 17:47:50    106s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:50    106s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:50    106s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=3068.6M
[03/23 17:47:50    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=3068.6M
[03/23 17:47:50    106s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:50    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=3329.9M
[03/23 17:47:50    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:3329.9M, EPOCH TIME: 1679608070.757373
[03/23 17:47:50    106s] Processing tracks to init pin-track alignment.
[03/23 17:47:50    106s] z: 2, totalTracks: 1
[03/23 17:47:50    106s] z: 4, totalTracks: 1
[03/23 17:47:50    106s] z: 6, totalTracks: 1
[03/23 17:47:50    106s] z: 8, totalTracks: 1
[03/23 17:47:50    106s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:50    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3329.9M, EPOCH TIME: 1679608070.762074
[03/23 17:47:50    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:50    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3361.9M, EPOCH TIME: 1679608070.780460
[03/23 17:47:50    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3361.9M, EPOCH TIME: 1679608070.780661
[03/23 17:47:50    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3361.9M, EPOCH TIME: 1679608070.783391
[03/23 17:47:50    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3361.9MB).
[03/23 17:47:50    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3361.9M, EPOCH TIME: 1679608070.784192
[03/23 17:47:50    106s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:50    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=3361.9M
[03/23 17:47:50    106s] Begin: Area Reclaim Optimization
[03/23 17:47:50    106s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:46.8/0:03:50.1 (0.5), mem = 3361.9M
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] Creating Lib Analyzer ...
[03/23 17:47:50    106s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:47:50    106s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:47:50    106s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:47:50    106s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:47:50    106s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:47:50    106s] 
[03/23 17:47:50    106s] {RT rc-typ 0 4 4 0}
[03/23 17:47:51    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=3366.0M
[03/23 17:47:51    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=3366.0M
[03/23 17:47:51    107s] Creating Lib Analyzer, finished. 
[03/23 17:47:51    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.13
[03/23 17:47:51    107s] ### Creating RouteCongInterface, started
[03/23 17:47:51    107s] 
[03/23 17:47:51    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:47:51    107s] 
[03/23 17:47:51    107s] #optDebug: {0, 1.000}
[03/23 17:47:51    107s] ### Creating RouteCongInterface, finished
[03/23 17:47:51    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=3366.0M
[03/23 17:47:51    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=3366.0M
[03/23 17:47:51    107s] Usable buffer cells for single buffer setup transform:
[03/23 17:47:51    107s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 17:47:51    107s] Number of usable buffer cells above: 16
[03/23 17:47:51    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3366.0M, EPOCH TIME: 1679608071.748785
[03/23 17:47:51    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3366.0M, EPOCH TIME: 1679608071.748925
[03/23 17:47:51    107s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:51    107s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:51    107s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 64.80
[03/23 17:47:51    107s] +---------+---------+--------+--------+------------+--------+
[03/23 17:47:51    107s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 17:47:51    107s] +---------+---------+--------+--------+------------+--------+
[03/23 17:47:51    107s] |   64.80%|        -|   0.051|   0.000|   0:00:00.0| 3366.0M|
[03/23 17:47:51    107s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:47:51    107s] |   64.80%|        0|   0.051|   0.000|   0:00:00.0| 3366.0M|
[03/23 17:47:51    108s] |   64.80%|        0|   0.051|   0.000|   0:00:00.0| 3367.1M|
[03/23 17:47:51    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:51    108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:51    108s] |   64.73%|       13|   0.051|   0.000|   0:00:00.0| 3511.0M|
[03/23 17:47:51    108s] |   64.73%|        0|   0.051|   0.000|   0:00:00.0| 3511.0M|
[03/23 17:47:51    108s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:47:51    108s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 17:47:51    108s] |   64.73%|        0|   0.051|   0.000|   0:00:00.0| 3511.0M|
[03/23 17:47:51    108s] +---------+---------+--------+--------+------------+--------+
[03/23 17:47:52    108s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 64.73
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 13 **
[03/23 17:47:52    108s] --------------------------------------------------------------
[03/23 17:47:52    108s] |                                   | Total     | Sequential |
[03/23 17:47:52    108s] --------------------------------------------------------------
[03/23 17:47:52    108s] | Num insts resized                 |      13  |       2    |
[03/23 17:47:52    108s] | Num insts undone                  |       0  |       0    |
[03/23 17:47:52    108s] | Num insts Downsized               |      13  |       2    |
[03/23 17:47:52    108s] | Num insts Samesized               |       0  |       0    |
[03/23 17:47:52    108s] | Num insts Upsized                 |       0  |       0    |
[03/23 17:47:52    108s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 17:47:52    108s] --------------------------------------------------------------
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] Number of times islegalLocAvaiable called = 42 skipped = 0, called in commitmove = 13, skipped in commitmove = 0
[03/23 17:47:52    108s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[03/23 17:47:52    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3511.0M, EPOCH TIME: 1679608072.006932
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3511.0M, EPOCH TIME: 1679608072.012292
[03/23 17:47:52    108s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3511.0M, EPOCH TIME: 1679608072.013944
[03/23 17:47:52    108s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3511.0M, EPOCH TIME: 1679608072.014131
[03/23 17:47:52    108s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3511.0M, EPOCH TIME: 1679608072.018569
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:52    108s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:3511.0M, EPOCH TIME: 1679608072.043292
[03/23 17:47:52    108s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3511.0M, EPOCH TIME: 1679608072.043488
[03/23 17:47:52    108s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:3511.0M, EPOCH TIME: 1679608072.046272
[03/23 17:47:52    108s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3511.0M, EPOCH TIME: 1679608072.046988
[03/23 17:47:52    108s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3511.0M, EPOCH TIME: 1679608072.047121
[03/23 17:47:52    108s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.033, MEM:3511.0M, EPOCH TIME: 1679608072.047237
[03/23 17:47:52    108s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.033, MEM:3511.0M, EPOCH TIME: 1679608072.047296
[03/23 17:47:52    108s] TDRefine: refinePlace mode is spiral
[03/23 17:47:52    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.9
[03/23 17:47:52    108s] OPERPROF: Starting RefinePlace at level 1, MEM:3511.0M, EPOCH TIME: 1679608072.047417
[03/23 17:47:52    108s] *** Starting refinePlace (0:01:48 mem=3511.0M) ***
[03/23 17:47:52    108s] Total net bbox length = 5.569e+04 (2.569e+04 3.000e+04) (ext = 2.192e+03)
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:52    108s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3511.0M, EPOCH TIME: 1679608072.052643
[03/23 17:47:52    108s] Starting refinePlace ...
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] One DDP V2 for no tweak run.
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:52    108s] Move report: legalization moves 27 insts, mean move: 3.23 um, max move: 13.60 um spiral
[03/23 17:47:52    108s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC2_FE_DBTN4_n1): (102.20, 208.60) --> (92.20, 212.20)
[03/23 17:47:52    108s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:47:52    108s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:52    108s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3529.3MB) @(0:01:48 - 0:01:49).
[03/23 17:47:52    108s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:52    108s] Move report: Detail placement moves 27 insts, mean move: 3.23 um, max move: 13.60 um 
[03/23 17:47:52    108s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC2_FE_DBTN4_n1): (102.20, 208.60) --> (92.20, 212.20)
[03/23 17:47:52    108s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3529.3MB
[03/23 17:47:52    108s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:52    108s]   maximum (X+Y) =        13.60 um
[03/23 17:47:52    108s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC2_FE_DBTN4_n1) with max move: (102.2, 208.6) -> (92.2, 212.2)
[03/23 17:47:52    108s]   mean    (X+Y) =         3.23 um
[03/23 17:47:52    108s] Summary Report:
[03/23 17:47:52    108s] Instances move: 27 (out of 2590 movable)
[03/23 17:47:52    108s] Instances flipped: 0
[03/23 17:47:52    108s] Mean displacement: 3.23 um
[03/23 17:47:52    108s] Max displacement: 13.60 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC2_FE_DBTN4_n1) (102.2, 208.6) -> (92.2, 212.2)
[03/23 17:47:52    108s] 	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX3TR
[03/23 17:47:52    108s] Total instances moved : 27
[03/23 17:47:52    108s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.197, REAL:0.115, MEM:3529.3M, EPOCH TIME: 1679608072.167197
[03/23 17:47:52    108s] Total net bbox length = 5.572e+04 (2.570e+04 3.002e+04) (ext = 2.192e+03)
[03/23 17:47:52    108s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3529.3MB
[03/23 17:47:52    108s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3529.3MB) @(0:01:48 - 0:01:49).
[03/23 17:47:52    108s] *** Finished refinePlace (0:01:49 mem=3529.3M) ***
[03/23 17:47:52    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.9
[03/23 17:47:52    108s] OPERPROF: Finished RefinePlace at level 1, CPU:0.204, REAL:0.121, MEM:3529.3M, EPOCH TIME: 1679608072.168784
[03/23 17:47:52    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3529.3M, EPOCH TIME: 1679608072.182321
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3511.3M, EPOCH TIME: 1679608072.190392
[03/23 17:47:52    108s] *** maximum move = 13.60 um ***
[03/23 17:47:52    108s] *** Finished re-routing un-routed nets (3511.3M) ***
[03/23 17:47:52    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:3511.3M, EPOCH TIME: 1679608072.198559
[03/23 17:47:52    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3511.3M, EPOCH TIME: 1679608072.203125
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:52    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:3511.3M, EPOCH TIME: 1679608072.226437
[03/23 17:47:52    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3511.3M, EPOCH TIME: 1679608072.226577
[03/23 17:47:52    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3511.3M, EPOCH TIME: 1679608072.229254
[03/23 17:47:52    108s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3511.3M, EPOCH TIME: 1679608072.230011
[03/23 17:47:52    108s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3511.3M, EPOCH TIME: 1679608072.230172
[03/23 17:47:52    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:3511.3M, EPOCH TIME: 1679608072.230331
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=3511.3M) ***
[03/23 17:47:52    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.13
[03/23 17:47:52    108s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.5 (1.3), totSession cpu/real = 0:01:48.7/0:03:51.5 (0.5), mem = 3511.3M
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] =============================================================================================
[03/23 17:47:52    108s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/23 17:47:52    108s] =============================================================================================
[03/23 17:47:52    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:52    108s] ---------------------------------------------------------------------------------------------
[03/23 17:47:52    108s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:52    108s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.4 % )     0:00:00.6 /  0:00:00.7    1.0
[03/23 17:47:52    108s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ OptimizationStep       ]      1   0:00:00.0  (   3.0 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 17:47:52    108s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.4    2.3
[03/23 17:47:52    108s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ OptEval                ]     45   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.3    3.1
[03/23 17:47:52    108s] [ OptCommit              ]     45   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 17:47:52    108s] [ IncrDelayCalc          ]     26   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 17:47:52    108s] [ RefinePlace            ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.4    1.4
[03/23 17:47:52    108s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:52    108s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    2.2
[03/23 17:47:52    108s] [ MISC                   ]          0:00:00.3  (  20.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:47:52    108s] ---------------------------------------------------------------------------------------------
[03/23 17:47:52    108s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.8    1.3
[03/23 17:47:52    108s] ---------------------------------------------------------------------------------------------
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3350.0M, EPOCH TIME: 1679608072.266334
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:3077.8M, EPOCH TIME: 1679608072.272036
[03/23 17:47:52    108s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:52    108s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3077.78M, totSessionCpu=0:01:49).
[03/23 17:47:52    108s] postCtsLateCongRepair #1 0
[03/23 17:47:52    108s] postCtsLateCongRepair #1 0
[03/23 17:47:52    108s] postCtsLateCongRepair #1 0
[03/23 17:47:52    108s] postCtsLateCongRepair #1 0
[03/23 17:47:52    108s] Starting local wire reclaim
[03/23 17:47:52    108s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3077.8M, EPOCH TIME: 1679608072.309512
[03/23 17:47:52    108s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3077.8M, EPOCH TIME: 1679608072.309603
[03/23 17:47:52    108s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3077.8M, EPOCH TIME: 1679608072.309702
[03/23 17:47:52    108s] Processing tracks to init pin-track alignment.
[03/23 17:47:52    108s] z: 2, totalTracks: 1
[03/23 17:47:52    108s] z: 4, totalTracks: 1
[03/23 17:47:52    108s] z: 6, totalTracks: 1
[03/23 17:47:52    108s] z: 8, totalTracks: 1
[03/23 17:47:52    108s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:52    108s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3077.8M, EPOCH TIME: 1679608072.313347
[03/23 17:47:52    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:52    108s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.019, REAL:0.017, MEM:3078.5M, EPOCH TIME: 1679608072.330715
[03/23 17:47:52    108s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3078.5M, EPOCH TIME: 1679608072.330924
[03/23 17:47:52    108s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:3078.5M, EPOCH TIME: 1679608072.334413
[03/23 17:47:52    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3078.5MB).
[03/23 17:47:52    108s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.026, MEM:3078.5M, EPOCH TIME: 1679608072.335458
[03/23 17:47:52    108s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.028, REAL:0.026, MEM:3078.5M, EPOCH TIME: 1679608072.335540
[03/23 17:47:52    108s] TDRefine: refinePlace mode is spiral
[03/23 17:47:52    108s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.10
[03/23 17:47:52    108s] OPERPROF:   Starting RefinePlace at level 2, MEM:3078.5M, EPOCH TIME: 1679608072.335664
[03/23 17:47:52    108s] *** Starting refinePlace (0:01:49 mem=3078.5M) ***
[03/23 17:47:52    108s] Total net bbox length = 5.572e+04 (2.570e+04 3.002e+04) (ext = 2.192e+03)
[03/23 17:47:52    108s] 
[03/23 17:47:52    108s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3078.5M, EPOCH TIME: 1679608072.344687
[03/23 17:47:52    108s] Starting refinePlace ...
[03/23 17:47:52    108s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:52    108s] One DDP V2 for no tweak run.
[03/23 17:47:52    108s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3078.5M, EPOCH TIME: 1679608072.348015
[03/23 17:47:52    108s] OPERPROF:         Starting spMPad at level 5, MEM:3078.5M, EPOCH TIME: 1679608072.353471
[03/23 17:47:52    108s] OPERPROF:           Starting spContextMPad at level 6, MEM:3078.5M, EPOCH TIME: 1679608072.353868
[03/23 17:47:52    108s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3078.5M, EPOCH TIME: 1679608072.353971
[03/23 17:47:52    108s] MP Top (2590): mp=1.050. U=0.645.
[03/23 17:47:52    108s] OPERPROF:         Finished spMPad at level 5, CPU:0.002, REAL:0.002, MEM:3078.5M, EPOCH TIME: 1679608072.354987
[03/23 17:47:52    108s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3078.5M, EPOCH TIME: 1679608072.355600
[03/23 17:47:52    108s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3078.5M, EPOCH TIME: 1679608072.355703
[03/23 17:47:52    108s] OPERPROF:             Starting InitSKP at level 7, MEM:3078.5M, EPOCH TIME: 1679608072.356167
[03/23 17:47:52    108s] no activity file in design. spp won't run.
[03/23 17:47:52    108s] no activity file in design. spp won't run.
[03/23 17:47:52    108s] Edge Data Id : 32236 / 4294967295
[03/23 17:47:52    108s] Data Id : 24552 / 4294967295
[03/23 17:47:52    109s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[03/23 17:47:52    109s] OPERPROF:             Finished InitSKP at level 7, CPU:0.304, REAL:0.172, MEM:3126.5M, EPOCH TIME: 1679608072.527728
[03/23 17:47:52    109s] Wait...
[03/23 17:47:52    109s] Timing cost in AAE based: 7606.8501796896116502
[03/23 17:47:52    109s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.328, REAL:0.183, MEM:3158.5M, EPOCH TIME: 1679608072.538395
[03/23 17:47:52    109s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.328, REAL:0.183, MEM:3158.5M, EPOCH TIME: 1679608072.538808
[03/23 17:47:52    109s] SKP cleared!
[03/23 17:47:52    109s] AAE Timing clean up.
[03/23 17:47:52    109s] Tweakage: fix icg 1, fix clk 0.
[03/23 17:47:52    109s] Tweakage: density cost 1, scale 0.4.
[03/23 17:47:52    109s] Tweakage: activity cost 0, scale 1.0.
[03/23 17:47:52    109s] Tweakage: timing cost on, scale 1.0.
[03/23 17:47:52    109s] OPERPROF:         Starting CoreOperation at level 5, MEM:3174.5M, EPOCH TIME: 1679608072.543933
[03/23 17:47:52    109s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3174.5M, EPOCH TIME: 1679608072.545261
[03/23 17:47:52    109s] Tweakage swap 0 pairs.
[03/23 17:47:52    109s] Tweakage swap 296 pairs.
[03/23 17:47:52    109s] Tweakage swap 0 pairs.
[03/23 17:47:52    109s] Tweakage swap 55 pairs.
[03/23 17:47:52    109s] Tweakage swap 0 pairs.
[03/23 17:47:52    109s] Tweakage swap 15 pairs.
[03/23 17:47:52    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 3 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 41 pairs.
[03/23 17:47:53    109s] Tweakage swap 0 pairs.
[03/23 17:47:53    109s] Tweakage swap 4 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 1 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage swap 0 pairs.
[03/23 17:47:53    110s] Tweakage move 0 insts.
[03/23 17:47:53    110s] Tweakage move 258 insts.
[03/23 17:47:53    110s] Tweakage move 0 insts.
[03/23 17:47:53    110s] Tweakage move 85 insts.
[03/23 17:47:53    110s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.210, REAL:1.186, MEM:3174.5M, EPOCH TIME: 1679608073.731439
[03/23 17:47:53    110s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.211, REAL:1.188, MEM:3174.5M, EPOCH TIME: 1679608073.731655
[03/23 17:47:53    110s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.556, REAL:1.385, MEM:3078.5M, EPOCH TIME: 1679608073.732805
[03/23 17:47:53    110s] Move report: Congestion aware Tweak moves 742 insts, mean move: 5.09 um, max move: 67.60 um 
[03/23 17:47:53    110s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC85_pe_in_pk_rdb_addr__0): (100.60, 169.00) --> (107.00, 107.80)
[03/23 17:47:53    110s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:01.0, mem=3078.5mb) @(0:01:49 - 0:01:50).
[03/23 17:47:53    110s] 
[03/23 17:47:53    110s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:53    110s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:47:53    110s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:47:53    110s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:53    110s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3078.5MB) @(0:01:50 - 0:01:50).
[03/23 17:47:53    110s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:53    110s] Move report: Detail placement moves 742 insts, mean move: 5.09 um, max move: 67.60 um 
[03/23 17:47:53    110s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC85_pe_in_pk_rdb_addr__0): (100.60, 169.00) --> (107.00, 107.80)
[03/23 17:47:53    110s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3078.5MB
[03/23 17:47:53    110s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:53    110s]   maximum (X+Y) =        67.60 um
[03/23 17:47:53    110s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC85_pe_in_pk_rdb_addr__0) with max move: (100.6, 169) -> (107, 107.8)
[03/23 17:47:53    110s]   mean    (X+Y) =         5.09 um
[03/23 17:47:53    110s] Summary Report:
[03/23 17:47:53    110s] Instances move: 742 (out of 2590 movable)
[03/23 17:47:53    110s] Instances flipped: 0
[03/23 17:47:53    110s] Mean displacement: 5.09 um
[03/23 17:47:53    110s] Max displacement: 67.60 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC85_pe_in_pk_rdb_addr__0) (100.6, 169) -> (107, 107.8)
[03/23 17:47:53    110s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX6TR
[03/23 17:47:53    110s] Total instances moved : 742
[03/23 17:47:53    110s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.705, REAL:1.462, MEM:3078.5M, EPOCH TIME: 1679608073.806377
[03/23 17:47:53    110s] Total net bbox length = 5.419e+04 (2.502e+04 2.917e+04) (ext = 2.162e+03)
[03/23 17:47:53    110s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3078.5MB
[03/23 17:47:53    110s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=3078.5MB) @(0:01:49 - 0:01:50).
[03/23 17:47:53    110s] *** Finished refinePlace (0:01:50 mem=3078.5M) ***
[03/23 17:47:53    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.10
[03/23 17:47:53    110s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.715, REAL:1.472, MEM:3078.5M, EPOCH TIME: 1679608073.807429
[03/23 17:47:53    110s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3078.5M, EPOCH TIME: 1679608073.807510
[03/23 17:47:53    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:53    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.006, MEM:3078.5M, EPOCH TIME: 1679608073.813584
[03/23 17:47:53    110s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.753, REAL:1.504, MEM:3078.5M, EPOCH TIME: 1679608073.813801
[03/23 17:47:53    110s] eGR doReRoute: optGuide
[03/23 17:47:53    110s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3078.5M, EPOCH TIME: 1679608073.830649
[03/23 17:47:53    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] All LLGs are deleted
[03/23 17:47:53    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:53    110s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3078.5M, EPOCH TIME: 1679608073.830922
[03/23 17:47:53    110s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3078.5M, EPOCH TIME: 1679608073.831028
[03/23 17:47:53    110s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3078.5M, EPOCH TIME: 1679608073.831235
[03/23 17:47:53    110s] {MMLU 0 22 2678}
[03/23 17:47:53    110s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=3078.5M
[03/23 17:47:53    110s] ### Creating LA Mngr, finished. totSessionCpu=0:01:51 mem=3078.5M
[03/23 17:47:53    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:53    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:53    110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      ================== Layers ==================
[03/23 17:47:53    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:53    110s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:53    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:53    110s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:53    110s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:53    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:53    110s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:53    110s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:53    110s] (I)      Started Import and model ( Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:53    110s] (I)      == Non-default Options ==
[03/23 17:47:53    110s] (I)      Maximum routing layer                              : 4
[03/23 17:47:53    110s] (I)      Number of threads                                  : 6
[03/23 17:47:53    110s] (I)      Method to set GCell size                           : row
[03/23 17:47:53    110s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:53    110s] (I)      Use row-based GCell size
[03/23 17:47:53    110s] (I)      Use row-based GCell align
[03/23 17:47:53    110s] (I)      layer 0 area = 89000
[03/23 17:47:53    110s] (I)      layer 1 area = 120000
[03/23 17:47:53    110s] (I)      layer 2 area = 120000
[03/23 17:47:53    110s] (I)      layer 3 area = 120000
[03/23 17:47:53    110s] (I)      GCell unit size   : 3600
[03/23 17:47:53    110s] (I)      GCell multiplier  : 1
[03/23 17:47:53    110s] (I)      GCell row height  : 3600
[03/23 17:47:53    110s] (I)      Actual row height : 3600
[03/23 17:47:53    110s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:53    110s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:53    110s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:53    110s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:53    110s] (I)      ============== Default via ===============
[03/23 17:47:53    110s] (I)      +---+------------------+-----------------+
[03/23 17:47:53    110s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:53    110s] (I)      +---+------------------+-----------------+
[03/23 17:47:53    110s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:53    110s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:47:53    110s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:53    110s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:53    110s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:47:53    110s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:53    110s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:53    110s] (I)      +---+------------------+-----------------+
[03/23 17:47:53    110s] [NR-eGR] Read 2964 PG shapes
[03/23 17:47:53    110s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:53    110s] [NR-eGR] Read 0 other shapes
[03/23 17:47:53    110s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:53    110s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:53    110s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:47:53    110s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:53    110s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:53    110s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:53    110s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:53    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:53    110s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:47:53    110s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:47:53    110s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:53    110s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:47:53    110s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:47:53    110s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:47:53    110s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:47:53    110s] (I)      Number of ignored nets                =     22
[03/23 17:47:53    110s] (I)      Number of connected nets              =      0
[03/23 17:47:53    110s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:47:53    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:53    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:53    110s] (I)      Ndr track 0 does not exist
[03/23 17:47:53    110s] (I)      Ndr track 0 does not exist
[03/23 17:47:53    110s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:53    110s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:53    110s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:53    110s] (I)      Site width          :   400  (dbu)
[03/23 17:47:53    110s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:53    110s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:53    110s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:53    110s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:53    110s] (I)      Grid                :    55    83     4
[03/23 17:47:53    110s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:53    110s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:53    110s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:53    110s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:53    110s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:53    110s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:53    110s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:53    110s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:53    110s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:53    110s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:53    110s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:53    110s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:53    110s] (I)      --------------------------------------------------------
[03/23 17:47:53    110s] 
[03/23 17:47:53    110s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:53    110s] [NR-eGR] Rule id: 0  Nets: 2656
[03/23 17:47:53    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:53    110s] (I)                    Layer    2    3    4 
[03/23 17:47:53    110s] (I)                    Pitch  400  400  400 
[03/23 17:47:53    110s] (I)             #Used tracks    1    1    1 
[03/23 17:47:53    110s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:53    110s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:47:53    110s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:53    110s] (I)                    Layer    2    3    4 
[03/23 17:47:53    110s] (I)                    Pitch  800  800  800 
[03/23 17:47:53    110s] (I)             #Used tracks    2    2    2 
[03/23 17:47:53    110s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:53    110s] [NR-eGR] ========================================
[03/23 17:47:53    110s] [NR-eGR] 
[03/23 17:47:53    110s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:53    110s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:53    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:53    110s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:53    110s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:53    110s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:47:53    110s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:47:53    110s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:47:53    110s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:53    110s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      Reset routing kernel
[03/23 17:47:53    110s] (I)      Started Global Routing ( Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      totalPins=8737  totalGlobalPin=8283 (94.80%)
[03/23 17:47:53    110s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:47:53    110s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1a Route ============
[03/23 17:47:53    110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 52
[03/23 17:47:53    110s] (I)      Usage: 15775 = (7241 H, 8534 V) = (26.77% H, 13.02% V) = (2.607e+04um H, 3.072e+04um V)
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1b Route ============
[03/23 17:47:53    110s] (I)      Usage: 15792 = (7240 H, 8552 V) = (26.77% H, 13.04% V) = (2.606e+04um H, 3.079e+04um V)
[03/23 17:47:53    110s] (I)      Overflow of layer group 1: 14.56% H + 0.68% V. EstWL: 5.685120e+04um
[03/23 17:47:53    110s] (I)      Congestion metric : 14.56%H 0.68%V, 15.24%HV
[03/23 17:47:53    110s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1c Route ============
[03/23 17:47:53    110s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:53    110s] (I)      Usage: 15794 = (7242 H, 8552 V) = (26.77% H, 13.04% V) = (2.607e+04um H, 3.079e+04um V)
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1d Route ============
[03/23 17:47:53    110s] (I)      Usage: 15794 = (7242 H, 8552 V) = (26.77% H, 13.04% V) = (2.607e+04um H, 3.079e+04um V)
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1e Route ============
[03/23 17:47:53    110s] (I)      Usage: 15832 = (7238 H, 8594 V) = (26.76% H, 13.11% V) = (2.606e+04um H, 3.094e+04um V)
[03/23 17:47:53    110s] [NR-eGR] Early Global Route overflow of layer group 1: 14.65% H + 0.68% V. EstWL: 5.699520e+04um
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] (I)      ============  Phase 1l Route ============
[03/23 17:47:53    110s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:47:53    110s] (I)      Layer  2:      36807     12691        68         387       40203    ( 0.95%) 
[03/23 17:47:53    110s] (I)      Layer  3:      28011      9270       430         432       39906    ( 1.07%) 
[03/23 17:47:53    110s] (I)      Layer  4:      29965      3388         8         468       40122    ( 1.15%) 
[03/23 17:47:53    110s] (I)      Total:         94783     25349       506        1287      120231    ( 1.06%) 
[03/23 17:47:53    110s] (I)      
[03/23 17:47:53    110s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:53    110s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:53    110s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:53    110s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:53    110s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:53    110s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:53    110s] [NR-eGR]      M2 ( 2)        39( 0.87%)         4( 0.09%)         0( 0.00%)   ( 0.96%) 
[03/23 17:47:53    110s] [NR-eGR]      M3 ( 3)       222( 5.01%)        41( 0.92%)         1( 0.02%)   ( 5.95%) 
[03/23 17:47:53    110s] [NR-eGR]      M4 ( 4)         7( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[03/23 17:47:53    110s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:53    110s] [NR-eGR]        Total       268( 2.01%)        45( 0.34%)         1( 0.01%)   ( 2.35%) 
[03/23 17:47:53    110s] [NR-eGR] 
[03/23 17:47:53    110s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:47:53    110s] [NR-eGR] Overflow after Early Global Route 5.86% H + 0.18% V
[03/23 17:47:53    110s] (I)      ============= Track Assignment ============
[03/23 17:47:53    110s] (I)      Started Track Assignment (6T) ( Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:47:53    110s] (I)      Run Multi-thread track assignment
[03/23 17:47:53    110s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] (I)      Started Export ( Curr Mem: 3078.52 MB )
[03/23 17:47:53    110s] [NR-eGR]             Length (um)   Vias 
[03/23 17:47:53    110s] [NR-eGR] -------------------------------
[03/23 17:47:53    110s] [NR-eGR]  M1  (1H)             0   9440 
[03/23 17:47:53    110s] [NR-eGR]  M2  (2V)         28029  13548 
[03/23 17:47:53    110s] [NR-eGR]  M3  (3H)         30007   1408 
[03/23 17:47:53    110s] [NR-eGR]  M4  (4V)         10185      0 
[03/23 17:47:53    110s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:47:53    110s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:47:53    110s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:47:53    110s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:47:53    110s] [NR-eGR] -------------------------------
[03/23 17:47:53    110s] [NR-eGR]      Total        68222  24396 
[03/23 17:47:53    110s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:53    110s] [NR-eGR] Total half perimeter of net bounding box: 54192um
[03/23 17:47:53    110s] [NR-eGR] Total length: 68222um, number of vias: 24396
[03/23 17:47:53    110s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:53    110s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 17:47:53    110s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:47:54    110s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3052.79 MB )
[03/23 17:47:54    110s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.23 sec, Curr Mem: 2995.79 MB )
[03/23 17:47:54    110s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:54    110s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:54    110s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:54    110s] (I)       Early Global Route kernel                   100.00%  80.37 sec  80.60 sec  0.23 sec  0.30 sec 
[03/23 17:47:54    110s] (I)       +-Import and model                           15.23%  80.38 sec  80.42 sec  0.04 sec  0.04 sec 
[03/23 17:47:54    110s] (I)       | +-Create place DB                           4.26%  80.38 sec  80.39 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | +-Import place data                       4.21%  80.38 sec  80.39 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read instances and placement          1.55%  80.38 sec  80.39 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read nets                             2.50%  80.39 sec  80.39 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | +-Create route DB                           6.77%  80.39 sec  80.41 sec  0.02 sec  0.02 sec 
[03/23 17:47:54    110s] (I)       | | +-Import route data (6T)                  6.51%  80.39 sec  80.41 sec  0.02 sec  0.02 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.16%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read routing blockages              0.01%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read instance blockages             0.23%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read PG blockages                   0.14%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read clock blockages                0.04%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read other blockages                0.03%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read halo blockages                 0.03%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Read boundary cut boxes             0.00%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read blackboxes                       0.02%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read prerouted                        0.74%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read unlegalized nets                 0.20%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Read nets                             0.41%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Set up via pillars                    0.02%  80.40 sec  80.40 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Initialize 3D grid graph              0.03%  80.41 sec  80.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Model blockage capacity               0.61%  80.41 sec  80.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Initialize 3D capacity              0.51%  80.41 sec  80.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Read aux data                             0.00%  80.41 sec  80.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Others data preparation                   0.08%  80.41 sec  80.41 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Create route kernel                       3.64%  80.41 sec  80.42 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       +-Global Routing                             20.45%  80.42 sec  80.47 sec  0.05 sec  0.08 sec 
[03/23 17:47:54    110s] (I)       | +-Initialization                            0.29%  80.42 sec  80.42 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Net group 1                              18.44%  80.42 sec  80.46 sec  0.04 sec  0.08 sec 
[03/23 17:47:54    110s] (I)       | | +-Generate topology (6T)                  1.30%  80.42 sec  80.42 sec  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1a                                3.14%  80.42 sec  80.43 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | | +-Pattern routing (6T)                  2.14%  80.42 sec  80.43 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.39%  80.43 sec  80.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Add via demand to 2D                  0.33%  80.43 sec  80.43 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1b                                1.63%  80.43 sec  80.44 sec  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | | +-Monotonic routing (6T)                1.42%  80.43 sec  80.43 sec  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1c                                1.55%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Two level Routing                     1.45%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Two Level Routing (Regular)         0.74%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Two Level Routing (Strong)          0.50%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1d                                3.02%  80.44 sec  80.45 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | | +-Detoured routing (6T)                 2.84%  80.44 sec  80.45 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1e                                0.67%  80.45 sec  80.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | +-Route legalization                    0.50%  80.45 sec  80.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | | | +-Legalize Blockage Violations        0.44%  80.45 sec  80.45 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | | +-Phase 1l                                5.70%  80.45 sec  80.46 sec  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)       | | | +-Layer assignment (6T)                 5.38%  80.45 sec  80.46 sec  0.01 sec  0.03 sec 
[03/23 17:47:54    110s] (I)       | +-Clean cong LA                             0.00%  80.46 sec  80.46 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       +-Export 3D cong map                          0.42%  80.47 sec  80.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Export 2D cong map                        0.11%  80.47 sec  80.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       +-Extract Global 3D Wires                     0.23%  80.47 sec  80.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       +-Track Assignment (6T)                       4.96%  80.47 sec  80.48 sec  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)       | +-Initialization                            0.08%  80.47 sec  80.47 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Track Assignment Kernel                   4.57%  80.47 sec  80.48 sec  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)       | +-Free Memory                               0.00%  80.48 sec  80.48 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       +-Export                                     40.93%  80.48 sec  80.58 sec  0.10 sec  0.11 sec 
[03/23 17:47:54    110s] (I)       | +-Export DB wires                           3.84%  80.48 sec  80.49 sec  0.01 sec  0.02 sec 
[03/23 17:47:54    110s] (I)       | | +-Export all nets (6T)                    2.42%  80.48 sec  80.49 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | | +-Set wire vias (6T)                      1.02%  80.49 sec  80.49 sec  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)       | +-Report wirelength                         5.26%  80.49 sec  80.50 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | +-Update net boxes                          1.04%  80.51 sec  80.51 sec  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)       | +-Update timing                            30.45%  80.51 sec  80.58 sec  0.07 sec  0.07 sec 
[03/23 17:47:54    110s] (I)       +-Postprocess design                          6.37%  80.59 sec  80.60 sec  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)      ======================= Summary by functions ========================
[03/23 17:47:54    110s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:54    110s] (I)      ---------------------------------------------------------------------
[03/23 17:47:54    110s] (I)        0  Early Global Route kernel           100.00%  0.23 sec  0.30 sec 
[03/23 17:47:54    110s] (I)        1  Export                               40.93%  0.10 sec  0.11 sec 
[03/23 17:47:54    110s] (I)        1  Global Routing                       20.45%  0.05 sec  0.08 sec 
[03/23 17:47:54    110s] (I)        1  Import and model                     15.23%  0.04 sec  0.04 sec 
[03/23 17:47:54    110s] (I)        1  Postprocess design                    6.37%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        1  Track Assignment (6T)                 4.96%  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)        1  Export 3D cong map                    0.42%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Update timing                        30.45%  0.07 sec  0.07 sec 
[03/23 17:47:54    110s] (I)        2  Net group 1                          18.44%  0.04 sec  0.08 sec 
[03/23 17:47:54    110s] (I)        2  Create route DB                       6.77%  0.02 sec  0.02 sec 
[03/23 17:47:54    110s] (I)        2  Report wirelength                     5.26%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        2  Track Assignment Kernel               4.57%  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)        2  Create place DB                       4.26%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        2  Export DB wires                       3.84%  0.01 sec  0.02 sec 
[03/23 17:47:54    110s] (I)        2  Create route kernel                   3.64%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        2  Update net boxes                      1.04%  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        2  Initialization                        0.38%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        3  Import route data (6T)                6.51%  0.02 sec  0.02 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1l                              5.70%  0.01 sec  0.04 sec 
[03/23 17:47:54    110s] (I)        3  Import place data                     4.21%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1a                              3.14%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1d                              3.02%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Export all nets (6T)                  2.42%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1b                              1.63%  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1c                              1.55%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        3  Generate topology (6T)                1.30%  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        3  Set wire vias (6T)                    1.02%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        3  Phase 1e                              0.67%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Layer assignment (6T)                 5.38%  0.01 sec  0.03 sec 
[03/23 17:47:54    110s] (I)        4  Read nets                             2.91%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        4  Detoured routing (6T)                 2.84%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        4  Pattern routing (6T)                  2.14%  0.01 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        4  Read instances and placement          1.55%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Two level Routing                     1.45%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Monotonic routing (6T)                1.42%  0.00 sec  0.01 sec 
[03/23 17:47:54    110s] (I)        4  Read blockages ( Layer 2-4 )          1.16%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Read prerouted                        0.74%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Model blockage capacity               0.61%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Route legalization                    0.50%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Add via demand to 2D                  0.33%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Read unlegalized nets                 0.20%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Two Level Routing (Regular)           0.74%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Initialize 3D capacity                0.51%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Two Level Routing (Strong)            0.50%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Legalize Blockage Violations          0.44%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read instance blockages               0.23%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read PG blockages                     0.14%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:54    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:54    110s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:54    110s] Extraction called for design 'PE_top' of instances=2611 and nets=2680 using extraction engine 'preRoute' .
[03/23 17:47:54    110s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:54    110s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:54    110s] RCMode: PreRoute
[03/23 17:47:54    110s]       RC Corner Indexes            0   
[03/23 17:47:54    110s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:54    110s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:54    110s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:54    110s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:54    110s] Shrink Factor                : 1.00000
[03/23 17:47:54    110s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:54    110s] Using Quantus QRC technology file ...
[03/23 17:47:54    110s] 
[03/23 17:47:54    110s] Trim Metal Layers:
[03/23 17:47:54    110s] LayerId::1 widthSet size::1
[03/23 17:47:54    110s] LayerId::2 widthSet size::1
[03/23 17:47:54    110s] LayerId::3 widthSet size::1
[03/23 17:47:54    110s] LayerId::4 widthSet size::1
[03/23 17:47:54    110s] LayerId::5 widthSet size::1
[03/23 17:47:54    110s] LayerId::6 widthSet size::1
[03/23 17:47:54    110s] LayerId::7 widthSet size::1
[03/23 17:47:54    110s] LayerId::8 widthSet size::1
[03/23 17:47:54    110s] Updating RC grid for preRoute extraction ...
[03/23 17:47:54    110s] eee: pegSigSF::1.070000
[03/23 17:47:54    110s] Initializing multi-corner resistance tables ...
[03/23 17:47:54    110s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:54    110s] eee: l::2 avDens::0.165636 usedTrk::804.990278 availTrk::4860.000000 sigTrk::804.990278
[03/23 17:47:54    110s] eee: l::3 avDens::0.181847 usedTrk::883.774723 availTrk::4860.000000 sigTrk::883.774723
[03/23 17:47:54    110s] eee: l::4 avDens::0.062777 usedTrk::305.095558 availTrk::4860.000000 sigTrk::305.095558
[03/23 17:47:54    110s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:54    110s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:54    110s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:54    110s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:54    110s] {RT rc-typ 0 4 4 0}
[03/23 17:47:54    110s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.140240 aWlH=0.000000 lMod=0 pMax=0.814900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:54    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2995.789M)
[03/23 17:47:54    110s] Compute RC Scale Done ...
[03/23 17:47:54    110s] OPERPROF: Starting HotSpotCal at level 1, MEM:3014.9M, EPOCH TIME: 1679608074.210342
[03/23 17:47:54    110s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:54    110s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:47:54    110s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:54    110s] [hotspot] | normalized |          2.00 |          7.00 |
[03/23 17:47:54    110s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:54    110s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 7.00 (area is in unit of 4 std-cell row bins)
[03/23 17:47:54    110s] [hotspot] max/total 2.00/7.00, big hotspot (>10) total 0.00
[03/23 17:47:54    110s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] |  1  |    75.40   118.60    89.80   147.40 |        2.00   |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] |  2  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] |  3  |   133.00   176.20   147.40   190.60 |        1.00   |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] |  4  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] [hotspot] |  5  |   118.60   262.60   133.00   277.00 |        1.00   |
[03/23 17:47:54    110s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:54    110s] Top 5 hotspots total area: 7.00
[03/23 17:47:54    110s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3014.9M, EPOCH TIME: 1679608074.215839
[03/23 17:47:54    110s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 17:47:54    110s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 17:47:54    110s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:51.0/0:03:53.5 (0.5), mem = 3014.9M
[03/23 17:47:54    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.14
[03/23 17:47:54    110s] ### Creating RouteCongInterface, started
[03/23 17:47:54    110s] 
[03/23 17:47:54    110s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:47:54    110s] 
[03/23 17:47:54    110s] #optDebug: {0, 1.000}
[03/23 17:47:54    110s] ### Creating RouteCongInterface, finished
[03/23 17:47:54    110s] Updated routing constraints on 0 nets.
[03/23 17:47:54    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.14
[03/23 17:47:54    110s] Bottom Preferred Layer:
[03/23 17:47:54    110s] +-----------+------------+----------+
[03/23 17:47:54    110s] |   Layer   |    CLK     |   Rule   |
[03/23 17:47:54    110s] +-----------+------------+----------+
[03/23 17:47:54    110s] | M3 (z=3)  |         22 | default  |
[03/23 17:47:54    110s] +-----------+------------+----------+
[03/23 17:47:54    110s] Via Pillar Rule:
[03/23 17:47:54    110s]     None
[03/23 17:47:54    110s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:01:51.0/0:03:53.5 (0.5), mem = 3014.9M
[03/23 17:47:54    110s] 
[03/23 17:47:54    110s] =============================================================================================
[03/23 17:47:54    110s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[03/23 17:47:54    110s] =============================================================================================
[03/23 17:47:54    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:54    110s] ---------------------------------------------------------------------------------------------
[03/23 17:47:54    110s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  49.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:54    110s] [ MISC                   ]          0:00:00.0  (  50.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:54    110s] ---------------------------------------------------------------------------------------------
[03/23 17:47:54    110s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:47:54    110s] ---------------------------------------------------------------------------------------------
[03/23 17:47:54    110s] 
[03/23 17:47:54    110s] End: GigaOpt Route Type Constraints Refinement
[03/23 17:47:54    110s] skip EGR on cluster skew clock nets.
[03/23 17:47:54    111s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:47:54    111s] #################################################################################
[03/23 17:47:54    111s] # Design Stage: PreRoute
[03/23 17:47:54    111s] # Design Name: PE_top
[03/23 17:47:54    111s] # Design Mode: 130nm
[03/23 17:47:54    111s] # Analysis Mode: MMMC OCV 
[03/23 17:47:54    111s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:47:54    111s] # Signoff Settings: SI Off 
[03/23 17:47:54    111s] #################################################################################
[03/23 17:47:54    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 3006.5M, InitMEM = 3006.5M)
[03/23 17:47:54    111s] Calculate early delays in OCV mode...
[03/23 17:47:54    111s] Calculate late delays in OCV mode...
[03/23 17:47:54    111s] Start delay calculation (fullDC) (6 T). (MEM=3006.46)
[03/23 17:47:54    111s] End AAE Lib Interpolated Model. (MEM=3026.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:54    111s] Total number of fetched objects 2678
[03/23 17:47:54    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:54    111s] End delay calculation. (MEM=3261.28 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:47:54    111s] End delay calculation (fullDC). (MEM=3261.28 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:47:54    111s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3261.3M) ***
[03/23 17:47:54    112s] Begin: GigaOpt postEco DRV Optimization
[03/23 17:47:54    112s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 17:47:54    112s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:52.0/0:03:54.0 (0.5), mem = 3269.3M
[03/23 17:47:54    112s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:54    112s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:54    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.15
[03/23 17:47:54    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:54    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=3269.3M
[03/23 17:47:54    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3269.3M, EPOCH TIME: 1679608074.714939
[03/23 17:47:54    112s] Processing tracks to init pin-track alignment.
[03/23 17:47:54    112s] z: 2, totalTracks: 1
[03/23 17:47:54    112s] z: 4, totalTracks: 1
[03/23 17:47:54    112s] z: 6, totalTracks: 1
[03/23 17:47:54    112s] z: 8, totalTracks: 1
[03/23 17:47:54    112s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:54    112s] All LLGs are deleted
[03/23 17:47:54    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:54    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:54    112s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3269.3M, EPOCH TIME: 1679608074.717644
[03/23 17:47:54    112s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3269.3M, EPOCH TIME: 1679608074.717840
[03/23 17:47:54    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3269.3M, EPOCH TIME: 1679608074.718322
[03/23 17:47:54    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:54    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:54    112s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3365.3M, EPOCH TIME: 1679608074.720939
[03/23 17:47:54    112s] Max number of tech site patterns supported in site array is 256.
[03/23 17:47:54    112s] Core basic site is IBM13SITE
[03/23 17:47:54    112s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3365.3M, EPOCH TIME: 1679608074.728800
[03/23 17:47:54    112s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:47:54    112s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:47:54    112s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3397.3M, EPOCH TIME: 1679608074.733182
[03/23 17:47:54    112s] Fast DP-INIT is on for default
[03/23 17:47:54    112s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:47:54    112s] Atter site array init, number of instance map data is 0.
[03/23 17:47:54    112s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.014, MEM:3397.3M, EPOCH TIME: 1679608074.735264
[03/23 17:47:54    112s] 
[03/23 17:47:54    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:54    112s] 
[03/23 17:47:54    112s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:54    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.020, MEM:3301.3M, EPOCH TIME: 1679608074.737925
[03/23 17:47:54    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3301.3M, EPOCH TIME: 1679608074.738083
[03/23 17:47:54    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.003, MEM:3301.3M, EPOCH TIME: 1679608074.741326
[03/23 17:47:54    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3301.3MB).
[03/23 17:47:54    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.027, MEM:3301.3M, EPOCH TIME: 1679608074.742100
[03/23 17:47:54    112s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:54    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=3301.3M
[03/23 17:47:54    112s] ### Creating RouteCongInterface, started
[03/23 17:47:54    112s] 
[03/23 17:47:54    112s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:47:54    112s] 
[03/23 17:47:54    112s] #optDebug: {0, 1.000}
[03/23 17:47:54    112s] ### Creating RouteCongInterface, finished
[03/23 17:47:54    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=3301.3M
[03/23 17:47:54    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=3301.3M
[03/23 17:47:54    112s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:47:54    112s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:47:54    112s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 17:47:54    112s] [GPS-DRV] All active and enabled setup views
[03/23 17:47:54    112s] [GPS-DRV]     setupAnalysis
[03/23 17:47:54    112s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:47:54    112s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:47:54    112s] [GPS-DRV] maxFanoutLoad on
[03/23 17:47:54    112s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 17:47:54    112s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:47:54    112s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 17:47:54    112s] [GPS-DRV] timing-driven DRV settings
[03/23 17:47:54    112s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:47:54    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3459.6M, EPOCH TIME: 1679608074.985672
[03/23 17:47:54    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3459.6M, EPOCH TIME: 1679608074.985789
[03/23 17:47:55    112s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:55    112s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:55    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:47:55    112s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 17:47:55    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:47:55    112s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:47:55    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:47:55    112s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:47:55    112s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:47:55    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:47:55    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 64.73%|          |         |
[03/23 17:47:55    112s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:47:55    112s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:47:55    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:47:55    112s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 64.73%| 0:00:00.0|  3459.6M|
[03/23 17:47:55    112s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=3459.6M) ***
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] Total-nets :: 2678, Stn-nets :: 0, ratio :: 0 %, Total-len 68221.8, Stn-len 0
[03/23 17:47:55    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3299.8M, EPOCH TIME: 1679608075.040735
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.012, MEM:3044.5M, EPOCH TIME: 1679608075.052443
[03/23 17:47:55    112s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:55    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.15
[03/23 17:47:55    112s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.3), totSession cpu/real = 0:01:52.5/0:03:54.3 (0.5), mem = 3044.5M
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] =============================================================================================
[03/23 17:47:55    112s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[03/23 17:47:55    112s] =============================================================================================
[03/23 17:47:55    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:55    112s] ---------------------------------------------------------------------------------------------
[03/23 17:47:55    112s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 17:47:55    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:55    112s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.5 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:47:55    112s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:55    112s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:47:55    112s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:55    112s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/23 17:47:55    112s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:55    112s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:55    112s] [ MISC                   ]          0:00:00.2  (  68.6 % )     0:00:00.2 /  0:00:00.3    1.1
[03/23 17:47:55    112s] ---------------------------------------------------------------------------------------------
[03/23 17:47:55    112s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.5    1.3
[03/23 17:47:55    112s] ---------------------------------------------------------------------------------------------
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] End: GigaOpt postEco DRV Optimization
[03/23 17:47:55    112s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:47:55    112s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3044.5M, EPOCH TIME: 1679608075.076884
[03/23 17:47:55    112s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3044.5M, EPOCH TIME: 1679608075.076997
[03/23 17:47:55    112s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3044.5M, EPOCH TIME: 1679608075.077150
[03/23 17:47:55    112s] Processing tracks to init pin-track alignment.
[03/23 17:47:55    112s] z: 2, totalTracks: 1
[03/23 17:47:55    112s] z: 4, totalTracks: 1
[03/23 17:47:55    112s] z: 6, totalTracks: 1
[03/23 17:47:55    112s] z: 8, totalTracks: 1
[03/23 17:47:55    112s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:55    112s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3044.5M, EPOCH TIME: 1679608075.081593
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:55    112s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.021, MEM:3045.3M, EPOCH TIME: 1679608075.102797
[03/23 17:47:55    112s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3045.3M, EPOCH TIME: 1679608075.102912
[03/23 17:47:55    112s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3045.3M, EPOCH TIME: 1679608075.105375
[03/23 17:47:55    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3045.3MB).
[03/23 17:47:55    112s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.029, MEM:3045.3M, EPOCH TIME: 1679608075.106200
[03/23 17:47:55    112s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.029, MEM:3045.3M, EPOCH TIME: 1679608075.106277
[03/23 17:47:55    112s] TDRefine: refinePlace mode is spiral
[03/23 17:47:55    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.11
[03/23 17:47:55    112s] OPERPROF:   Starting RefinePlace at level 2, MEM:3045.3M, EPOCH TIME: 1679608075.106441
[03/23 17:47:55    112s] *** Starting refinePlace (0:01:53 mem=3045.3M) ***
[03/23 17:47:55    112s] Total net bbox length = 5.419e+04 (2.502e+04 2.917e+04) (ext = 2.162e+03)
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:55    112s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:55    112s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] Starting Small incrNP...
[03/23 17:47:55    112s] User Input Parameters:
[03/23 17:47:55    112s] - Congestion Driven    : Off
[03/23 17:47:55    112s] - Timing Driven        : Off
[03/23 17:47:55    112s] - Area-Violation Based : Off
[03/23 17:47:55    112s] - Start Rollback Level : -5
[03/23 17:47:55    112s] - Legalized            : On
[03/23 17:47:55    112s] - Window Based         : Off
[03/23 17:47:55    112s] - eDen incr mode       : Off
[03/23 17:47:55    112s] - Small incr mode      : On
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3045.3M, EPOCH TIME: 1679608075.114548
[03/23 17:47:55    112s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3045.3M, EPOCH TIME: 1679608075.115094
[03/23 17:47:55    112s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.003, MEM:3045.3M, EPOCH TIME: 1679608075.118487
[03/23 17:47:55    112s] default core: bins with density > 0.750 = 10.42 % ( 5 / 48 )
[03/23 17:47:55    112s] Density distribution unevenness ratio = 8.026%
[03/23 17:47:55    112s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.005, REAL:0.004, MEM:3045.3M, EPOCH TIME: 1679608075.118660
[03/23 17:47:55    112s] cost 0.845183, thresh 1.000000
[03/23 17:47:55    112s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3045.3M)
[03/23 17:47:55    112s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:55    112s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3045.3M, EPOCH TIME: 1679608075.119016
[03/23 17:47:55    112s] Starting refinePlace ...
[03/23 17:47:55    112s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:55    112s] One DDP V2 for no tweak run.
[03/23 17:47:55    112s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:55    112s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3109.3M, EPOCH TIME: 1679608075.130127
[03/23 17:47:55    112s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:47:55    112s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3109.3M, EPOCH TIME: 1679608075.130275
[03/23 17:47:55    112s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.001, MEM:3109.3M, EPOCH TIME: 1679608075.131269
[03/23 17:47:55    112s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3109.3M, EPOCH TIME: 1679608075.131369
[03/23 17:47:55    112s] DDP markSite nrRow 79 nrJob 79
[03/23 17:47:55    112s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3109.3M, EPOCH TIME: 1679608075.131585
[03/23 17:47:55    112s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.002, MEM:3109.3M, EPOCH TIME: 1679608075.131686
[03/23 17:47:55    112s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 17:47:55    112s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3045.3MB) @(0:01:53 - 0:01:53).
[03/23 17:47:55    112s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:55    112s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:55    112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:47:55    112s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:55    112s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:55    112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3045.3MB) @(0:01:53 - 0:01:53).
[03/23 17:47:55    112s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:55    112s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:55    112s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3045.3MB
[03/23 17:47:55    112s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:55    112s]   maximum (X+Y) =         0.00 um
[03/23 17:47:55    112s]   mean    (X+Y) =         0.00 um
[03/23 17:47:55    112s] Summary Report:
[03/23 17:47:55    112s] Instances move: 0 (out of 2590 movable)
[03/23 17:47:55    112s] Instances flipped: 0
[03/23 17:47:55    112s] Mean displacement: 0.00 um
[03/23 17:47:55    112s] Max displacement: 0.00 um 
[03/23 17:47:55    112s] Total instances moved : 0
[03/23 17:47:55    112s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.186, REAL:0.127, MEM:3045.3M, EPOCH TIME: 1679608075.246443
[03/23 17:47:55    112s] Total net bbox length = 5.419e+04 (2.502e+04 2.917e+04) (ext = 2.162e+03)
[03/23 17:47:55    112s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3045.3MB
[03/23 17:47:55    112s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3045.3MB) @(0:01:53 - 0:01:53).
[03/23 17:47:55    112s] *** Finished refinePlace (0:01:53 mem=3045.3M) ***
[03/23 17:47:55    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.11
[03/23 17:47:55    112s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.202, REAL:0.141, MEM:3045.3M, EPOCH TIME: 1679608075.247874
[03/23 17:47:55    112s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3045.3M, EPOCH TIME: 1679608075.247960
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.004, MEM:3045.3M, EPOCH TIME: 1679608075.252198
[03/23 17:47:55    112s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.239, REAL:0.175, MEM:3045.3M, EPOCH TIME: 1679608075.252295
[03/23 17:47:55    112s] GigaOpt: WNS changes after routing: 0.050 -> 0.046 (bump = 0.004)
[03/23 17:47:55    112s] GigaOpt: WNS bump threshold: -22.7
[03/23 17:47:55    112s] Begin: GigaOpt postEco optimization
[03/23 17:47:55    112s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 6  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/23 17:47:55    112s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:55    112s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:47:55    112s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:52.8/0:03:54.5 (0.5), mem = 3045.3M
[03/23 17:47:55    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.16
[03/23 17:47:55    112s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:47:55    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=3045.3M
[03/23 17:47:55    112s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:47:55    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:3045.3M, EPOCH TIME: 1679608075.277474
[03/23 17:47:55    112s] Processing tracks to init pin-track alignment.
[03/23 17:47:55    112s] z: 2, totalTracks: 1
[03/23 17:47:55    112s] z: 4, totalTracks: 1
[03/23 17:47:55    112s] z: 6, totalTracks: 1
[03/23 17:47:55    112s] z: 8, totalTracks: 1
[03/23 17:47:55    112s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:47:55    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3045.3M, EPOCH TIME: 1679608075.281813
[03/23 17:47:55    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:47:55    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.021, MEM:3045.3M, EPOCH TIME: 1679608075.302510
[03/23 17:47:55    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3045.3M, EPOCH TIME: 1679608075.302643
[03/23 17:47:55    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3045.3M, EPOCH TIME: 1679608075.304705
[03/23 17:47:55    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3045.3MB).
[03/23 17:47:55    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.028, MEM:3045.3M, EPOCH TIME: 1679608075.305283
[03/23 17:47:55    112s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:47:55    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=3045.3M
[03/23 17:47:55    112s] ### Creating RouteCongInterface, started
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/23 17:47:55    112s] 
[03/23 17:47:55    112s] #optDebug: {0, 1.000}
[03/23 17:47:55    112s] ### Creating RouteCongInterface, finished
[03/23 17:47:55    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=3045.3M
[03/23 17:47:55    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=3045.3M
[03/23 17:47:55    113s] *info: 22 clock nets excluded
[03/23 17:47:55    113s] *info: 22 nets with fixed/cover wires excluded.
[03/23 17:47:55    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111707.2
[03/23 17:47:55    113s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 17:47:55    113s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:55    113s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:55    113s] ** GigaOpt Optimizer WNS Slack 0.045 TNS Slack 0.000 Density 64.73
[03/23 17:47:55    113s] Optimizer WNS Pass 0
[03/23 17:47:55    113s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.045|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.045|0.000|
+----------+-----+-----+

[03/23 17:47:55    113s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.046ns TNS 0.000ns; HEPG WNS 0.046ns TNS 0.000ns; all paths WNS 0.045ns TNS 0.000ns; Real time 0:00:25.0
[03/23 17:47:55    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3355.2M, EPOCH TIME: 1679608075.795601
[03/23 17:47:55    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3355.2M, EPOCH TIME: 1679608075.795792
[03/23 17:47:55    113s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:47:55    113s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:47:55    113s] Active Path Group: reg2reg  
[03/23 17:47:55    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:55    113s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:47:55    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:55    113s] |   0.046|    0.045|   0.000|    0.000|   64.73%|   0:00:00.0| 3356.2M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:47:55    113s] |   0.050|    0.045|   0.000|    0.000|   64.73%|   0:00:00.0| 3522.2M|           NA|       NA| NA                                                 |
[03/23 17:47:55    113s] |   0.050|    0.045|   0.000|    0.000|   64.73%|   0:00:00.0| 3522.2M|setupAnalysis|       NA| NA                                                 |
[03/23 17:47:55    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:55    113s] 
[03/23 17:47:55    113s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3522.2M) ***
[03/23 17:47:55    113s] Active Path Group: default 
[03/23 17:47:55    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:55    113s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:47:55    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:55    113s] |   0.045|    0.045|   0.000|    0.000|   64.73%|   0:00:00.0| 3522.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:47:55    113s] |        |         |        |         |         |            |        |             |         | _r_REG700_S1/D                                     |
[03/23 17:47:56    113s] |   0.050|    0.051|   0.000|    0.000|   64.74%|   0:00:01.0| 3538.7M|           NA|       NA| NA                                                 |
[03/23 17:47:56    113s] |   0.050|    0.051|   0.000|    0.000|   64.74%|   0:00:00.0| 3538.7M|setupAnalysis|       NA| NA                                                 |
[03/23 17:47:56    113s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:47:56    113s] 
[03/23 17:47:56    113s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=3538.7M) ***
[03/23 17:47:56    113s] 
[03/23 17:47:56    113s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:01.0 mem=3538.7M) ***
[03/23 17:47:56    113s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.060|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 17:47:56    113s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.051ns TNS 0.000ns; HEPG WNS 0.051ns TNS 0.000ns; all paths WNS 0.051ns TNS 0.000ns; Real time 0:00:26.0
[03/23 17:47:56    113s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 64.74
[03/23 17:47:56    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.111707.2
[03/23 17:47:56    113s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3538.7M, EPOCH TIME: 1679608076.060477
[03/23 17:47:56    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:56    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    113s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3538.7M, EPOCH TIME: 1679608076.066017
[03/23 17:47:56    113s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3538.7M, EPOCH TIME: 1679608076.067360
[03/23 17:47:56    113s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3538.7M, EPOCH TIME: 1679608076.067519
[03/23 17:47:56    113s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3538.7M, EPOCH TIME: 1679608076.071461
[03/23 17:47:56    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    113s] 
[03/23 17:47:56    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:56    113s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.027, MEM:3538.7M, EPOCH TIME: 1679608076.097989
[03/23 17:47:56    113s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3538.7M, EPOCH TIME: 1679608076.098179
[03/23 17:47:56    113s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3538.7M, EPOCH TIME: 1679608076.100617
[03/23 17:47:56    113s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.034, MEM:3538.7M, EPOCH TIME: 1679608076.101555
[03/23 17:47:56    113s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.034, MEM:3538.7M, EPOCH TIME: 1679608076.101644
[03/23 17:47:56    113s] TDRefine: refinePlace mode is spiral
[03/23 17:47:56    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.12
[03/23 17:47:56    113s] OPERPROF: Starting RefinePlace at level 1, MEM:3538.7M, EPOCH TIME: 1679608076.101781
[03/23 17:47:56    113s] *** Starting refinePlace (0:01:54 mem=3538.7M) ***
[03/23 17:47:56    113s] Total net bbox length = 5.445e+04 (2.517e+04 2.927e+04) (ext = 2.162e+03)
[03/23 17:47:56    113s] 
[03/23 17:47:56    113s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:56    113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:56    113s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:56    113s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:56    113s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3538.7M, EPOCH TIME: 1679608076.110021
[03/23 17:47:56    113s] Starting refinePlace ...
[03/23 17:47:56    113s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:56    113s] One DDP V2 for no tweak run.
[03/23 17:47:56    113s] 
[03/23 17:47:56    113s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:47:56    114s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:47:56    114s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:47:56    114s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:47:56    114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3540.7MB) @(0:01:54 - 0:01:54).
[03/23 17:47:56    114s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:47:56    114s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:47:56    114s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3540.7MB
[03/23 17:47:56    114s] Statistics of distance of Instance movement in refine placement:
[03/23 17:47:56    114s]   maximum (X+Y) =         0.00 um
[03/23 17:47:56    114s]   mean    (X+Y) =         0.00 um
[03/23 17:47:56    114s] Summary Report:
[03/23 17:47:56    114s] Instances move: 0 (out of 2590 movable)
[03/23 17:47:56    114s] Instances flipped: 0
[03/23 17:47:56    114s] Mean displacement: 0.00 um
[03/23 17:47:56    114s] Max displacement: 0.00 um 
[03/23 17:47:56    114s] Total instances moved : 0
[03/23 17:47:56    114s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.183, REAL:0.116, MEM:3540.7M, EPOCH TIME: 1679608076.225814
[03/23 17:47:56    114s] Total net bbox length = 5.445e+04 (2.517e+04 2.927e+04) (ext = 2.162e+03)
[03/23 17:47:56    114s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3540.7MB
[03/23 17:47:56    114s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3540.7MB) @(0:01:54 - 0:01:54).
[03/23 17:47:56    114s] *** Finished refinePlace (0:01:54 mem=3540.7M) ***
[03/23 17:47:56    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.12
[03/23 17:47:56    114s] OPERPROF: Finished RefinePlace at level 1, CPU:0.192, REAL:0.125, MEM:3540.7M, EPOCH TIME: 1679608076.227272
[03/23 17:47:56    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3540.7M, EPOCH TIME: 1679608076.241370
[03/23 17:47:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:47:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3540.7M, EPOCH TIME: 1679608076.246783
[03/23 17:47:56    114s] *** maximum move = 0.00 um ***
[03/23 17:47:56    114s] *** Finished re-routing un-routed nets (3540.7M) ***
[03/23 17:47:56    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:3540.7M, EPOCH TIME: 1679608076.258360
[03/23 17:47:56    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3540.7M, EPOCH TIME: 1679608076.263078
[03/23 17:47:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:56    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3540.7M, EPOCH TIME: 1679608076.284664
[03/23 17:47:56    114s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3540.7M, EPOCH TIME: 1679608076.284791
[03/23 17:47:56    114s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3540.7M, EPOCH TIME: 1679608076.286726
[03/23 17:47:56    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.029, MEM:3540.7M, EPOCH TIME: 1679608076.287262
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3540.7M) ***
[03/23 17:47:56    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.111707.2
[03/23 17:47:56    114s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:56    114s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:56    114s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 64.74
[03/23 17:47:56    114s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.060|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3540.7M) ***
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111707.2
[03/23 17:47:56    114s] Total-nets :: 2678, Stn-nets :: 5, ratio :: 0.186706 %, Total-len 68467.4, Stn-len 425.6
[03/23 17:47:56    114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3376.9M, EPOCH TIME: 1679608076.338326
[03/23 17:47:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:56    114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.011, MEM:3096.6M, EPOCH TIME: 1679608076.349724
[03/23 17:47:56    114s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:47:56    114s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.16
[03/23 17:47:56    114s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.1 (1.3), totSession cpu/real = 0:01:54.2/0:03:55.6 (0.5), mem = 3096.6M
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] =============================================================================================
[03/23 17:47:56    114s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/23 17:47:56    114s] =============================================================================================
[03/23 17:47:56    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:56    114s] ---------------------------------------------------------------------------------------------
[03/23 17:47:56    114s] [ SlackTraversorInit     ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:47:56    114s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:56    114s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ TransformInit          ]      1   0:00:00.5  (  42.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 17:47:56    114s] [ OptimizationStep       ]      2   0:00:00.1  (   7.6 % )     0:00:00.2 /  0:00:00.3    1.7
[03/23 17:47:56    114s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.6
[03/23 17:47:56    114s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ OptEval                ]      2   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    3.8
[03/23 17:47:56    114s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ SetupOptGetWorkingSet  ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ SetupOptGetActiveNode  ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ RefinePlace            ]      1   0:00:00.2  (  22.1 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 17:47:56    114s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:56    114s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:47:56    114s] [ MISC                   ]          0:00:00.1  (  11.6 % )     0:00:00.1 /  0:00:00.3    2.2
[03/23 17:47:56    114s] ---------------------------------------------------------------------------------------------
[03/23 17:47:56    114s]  WnsOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 17:47:56    114s] ---------------------------------------------------------------------------------------------
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] End: GigaOpt postEco optimization
[03/23 17:47:56    114s] **INFO: Flow update: Design timing is met.
[03/23 17:47:56    114s] **INFO: Flow update: Design timing is met.
[03/23 17:47:56    114s] *** Steiner Routed Nets: 0.187%; Threshold: 100; Threshold for Hold: 100
[03/23 17:47:56    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=3096.6M
[03/23 17:47:56    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=3096.6M
[03/23 17:47:56    114s] Re-routed 0 nets
[03/23 17:47:56    114s] **INFO: Flow update: Design timing is met.
[03/23 17:47:56    114s] #optDebug: fT-D <X 1 0 0 0>
[03/23 17:47:56    114s] Register exp ratio and priority group on 0 nets on 2678 nets : 
[03/23 17:47:56    114s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:47:56    114s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] Active setup views:
[03/23 17:47:56    114s]  setupAnalysis
[03/23 17:47:56    114s]   Dominating endpoints: 0
[03/23 17:47:56    114s]   Dominating TNS: -0.000
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] Extraction called for design 'PE_top' of instances=2611 and nets=2680 using extraction engine 'preRoute' .
[03/23 17:47:56    114s] PreRoute RC Extraction called for design PE_top.
[03/23 17:47:56    114s] RC Extraction called in multi-corner(1) mode.
[03/23 17:47:56    114s] RCMode: PreRoute
[03/23 17:47:56    114s]       RC Corner Indexes            0   
[03/23 17:47:56    114s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:47:56    114s] Resistance Scaling Factor    : 1.00000 
[03/23 17:47:56    114s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:47:56    114s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:47:56    114s] Shrink Factor                : 1.00000
[03/23 17:47:56    114s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:47:56    114s] Using Quantus QRC technology file ...
[03/23 17:47:56    114s] RC Grid backup saved.
[03/23 17:47:56    114s] 
[03/23 17:47:56    114s] Trim Metal Layers:
[03/23 17:47:56    114s] LayerId::1 widthSet size::1
[03/23 17:47:56    114s] LayerId::2 widthSet size::1
[03/23 17:47:56    114s] LayerId::3 widthSet size::1
[03/23 17:47:56    114s] LayerId::4 widthSet size::1
[03/23 17:47:56    114s] LayerId::5 widthSet size::1
[03/23 17:47:56    114s] LayerId::6 widthSet size::1
[03/23 17:47:56    114s] LayerId::7 widthSet size::1
[03/23 17:47:56    114s] LayerId::8 widthSet size::1
[03/23 17:47:56    114s] Skipped RC grid update for preRoute extraction.
[03/23 17:47:56    114s] eee: pegSigSF::1.070000
[03/23 17:47:56    114s] Initializing multi-corner resistance tables ...
[03/23 17:47:56    114s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:47:56    114s] eee: l::2 avDens::0.165636 usedTrk::804.990278 availTrk::4860.000000 sigTrk::804.990278
[03/23 17:47:56    114s] eee: l::3 avDens::0.181847 usedTrk::883.774723 availTrk::4860.000000 sigTrk::883.774723
[03/23 17:47:56    114s] eee: l::4 avDens::0.062777 usedTrk::305.095558 availTrk::4860.000000 sigTrk::305.095558
[03/23 17:47:56    114s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:56    114s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:56    114s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:56    114s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:47:56    114s] {RT rc-typ 0 4 4 0}
[03/23 17:47:56    114s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.814900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:47:56    114s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3017.203M)
[03/23 17:47:56    114s] Starting delay calculation for Setup views
[03/23 17:47:56    114s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:47:56    114s] #################################################################################
[03/23 17:47:56    114s] # Design Stage: PreRoute
[03/23 17:47:56    114s] # Design Name: PE_top
[03/23 17:47:56    114s] # Design Mode: 130nm
[03/23 17:47:56    114s] # Analysis Mode: MMMC OCV 
[03/23 17:47:56    114s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:47:56    114s] # Signoff Settings: SI Off 
[03/23 17:47:56    114s] #################################################################################
[03/23 17:47:56    114s] Topological Sorting (REAL = 0:00:00.0, MEM = 3050.1M, InitMEM = 3049.1M)
[03/23 17:47:56    114s] Calculate early delays in OCV mode...
[03/23 17:47:56    114s] Calculate late delays in OCV mode...
[03/23 17:47:56    114s] Start delay calculation (fullDC) (6 T). (MEM=3051.15)
[03/23 17:47:56    114s] End AAE Lib Interpolated Model. (MEM=3070.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:56    115s] Total number of fetched objects 2678
[03/23 17:47:56    115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:56    115s] End delay calculation. (MEM=3311.02 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:47:56    115s] End delay calculation (fullDC). (MEM=3311.02 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:47:56    115s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3311.0M) ***
[03/23 17:47:56    115s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:01:55 mem=3319.0M)
[03/23 17:47:56    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:57    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:57    115s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3311.02 MB )
[03/23 17:47:57    115s] (I)      ================== Layers ==================
[03/23 17:47:57    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:57    115s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:47:57    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:57    115s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:47:57    115s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:47:57    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:57    115s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:47:57    115s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:47:57    115s] (I)      Started Import and model ( Curr Mem: 3311.02 MB )
[03/23 17:47:57    115s] (I)      Default pattern map key = PE_top_default.
[03/23 17:47:57    115s] (I)      == Non-default Options ==
[03/23 17:47:57    115s] (I)      Build term to term wires                           : false
[03/23 17:47:57    115s] (I)      Maximum routing layer                              : 4
[03/23 17:47:57    115s] (I)      Number of threads                                  : 6
[03/23 17:47:57    115s] (I)      Method to set GCell size                           : row
[03/23 17:47:57    115s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:47:57    115s] (I)      Use row-based GCell size
[03/23 17:47:57    115s] (I)      Use row-based GCell align
[03/23 17:47:57    115s] (I)      layer 0 area = 89000
[03/23 17:47:57    115s] (I)      layer 1 area = 120000
[03/23 17:47:57    115s] (I)      layer 2 area = 120000
[03/23 17:47:57    115s] (I)      layer 3 area = 120000
[03/23 17:47:57    115s] (I)      GCell unit size   : 3600
[03/23 17:47:57    115s] (I)      GCell multiplier  : 1
[03/23 17:47:57    115s] (I)      GCell row height  : 3600
[03/23 17:47:57    115s] (I)      Actual row height : 3600
[03/23 17:47:57    115s] (I)      GCell align ref   : 7000 7000
[03/23 17:47:57    115s] [NR-eGR] Track table information for default rule: 
[03/23 17:47:57    115s] [NR-eGR] M1 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] M2 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] M3 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] M4 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] M5 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] M6 has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] MQ has single uniform track structure
[03/23 17:47:57    115s] [NR-eGR] LM has single uniform track structure
[03/23 17:47:57    115s] (I)      ============== Default via ===============
[03/23 17:47:57    115s] (I)      +---+------------------+-----------------+
[03/23 17:47:57    115s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:47:57    115s] (I)      +---+------------------+-----------------+
[03/23 17:47:57    115s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:47:57    115s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:47:57    115s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:47:57    115s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:47:57    115s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:47:57    115s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:47:57    115s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:47:57    115s] (I)      +---+------------------+-----------------+
[03/23 17:47:57    115s] [NR-eGR] Read 2964 PG shapes
[03/23 17:47:57    115s] [NR-eGR] Read 0 clock shapes
[03/23 17:47:57    115s] [NR-eGR] Read 0 other shapes
[03/23 17:47:57    115s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:47:57    115s] [NR-eGR] #Instance Blockages : 0
[03/23 17:47:57    115s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:47:57    115s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:47:57    115s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:47:57    115s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:47:57    115s] [NR-eGR] #Other Blockages    : 0
[03/23 17:47:57    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:47:57    115s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:47:57    115s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:47:57    115s] (I)      early_global_route_priority property id does not exist.
[03/23 17:47:57    115s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:47:57    115s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:47:57    115s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:47:57    115s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:47:57    115s] (I)      Number of ignored nets                =     22
[03/23 17:47:57    115s] (I)      Number of connected nets              =      0
[03/23 17:47:57    115s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:47:57    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:47:57    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:47:57    115s] (I)      Ndr track 0 does not exist
[03/23 17:47:57    115s] (I)      Ndr track 0 does not exist
[03/23 17:47:57    115s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:47:57    115s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:47:57    115s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:47:57    115s] (I)      Site width          :   400  (dbu)
[03/23 17:47:57    115s] (I)      Row height          :  3600  (dbu)
[03/23 17:47:57    115s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:47:57    115s] (I)      GCell width         :  3600  (dbu)
[03/23 17:47:57    115s] (I)      GCell height        :  3600  (dbu)
[03/23 17:47:57    115s] (I)      Grid                :    55    83     4
[03/23 17:47:57    115s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:47:57    115s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:47:57    115s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:47:57    115s] (I)      Default wire width  :   160   200   200   200
[03/23 17:47:57    115s] (I)      Default wire space  :   160   200   200   200
[03/23 17:47:57    115s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:47:57    115s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:47:57    115s] (I)      First track coord   :   400   400   400   400
[03/23 17:47:57    115s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:47:57    115s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:47:57    115s] (I)      Num of masks        :     1     1     1     1
[03/23 17:47:57    115s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:47:57    115s] (I)      --------------------------------------------------------
[03/23 17:47:57    115s] 
[03/23 17:47:57    115s] [NR-eGR] ============ Routing rule table ============
[03/23 17:47:57    115s] [NR-eGR] Rule id: 0  Nets: 2656
[03/23 17:47:57    115s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:47:57    115s] (I)                    Layer    2    3    4 
[03/23 17:47:57    115s] (I)                    Pitch  400  400  400 
[03/23 17:47:57    115s] (I)             #Used tracks    1    1    1 
[03/23 17:47:57    115s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:57    115s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:47:57    115s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:47:57    115s] (I)                    Layer    2    3    4 
[03/23 17:47:57    115s] (I)                    Pitch  800  800  800 
[03/23 17:47:57    115s] (I)             #Used tracks    2    2    2 
[03/23 17:47:57    115s] (I)       #Fully used tracks    1    1    1 
[03/23 17:47:57    115s] [NR-eGR] ========================================
[03/23 17:47:57    115s] [NR-eGR] 
[03/23 17:47:57    115s] (I)      =============== Blocked Tracks ===============
[03/23 17:47:57    115s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:57    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:47:57    115s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:57    115s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:47:57    115s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:47:57    115s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:47:57    115s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:47:57    115s] (I)      +-------+---------+----------+---------------+
[03/23 17:47:57    115s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3311.02 MB )
[03/23 17:47:57    115s] (I)      Reset routing kernel
[03/23 17:47:57    115s] (I)      Started Global Routing ( Curr Mem: 3311.02 MB )
[03/23 17:47:57    115s] (I)      totalPins=8737  totalGlobalPin=8285 (94.83%)
[03/23 17:47:57    115s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:47:57    115s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1a Route ============
[03/23 17:47:57    115s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 52
[03/23 17:47:57    115s] (I)      Usage: 15848 = (7283 H, 8565 V) = (26.92% H, 13.06% V) = (2.622e+04um H, 3.083e+04um V)
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1b Route ============
[03/23 17:47:57    115s] (I)      Usage: 15865 = (7282 H, 8583 V) = (26.92% H, 13.09% V) = (2.622e+04um H, 3.090e+04um V)
[03/23 17:47:57    115s] (I)      Overflow of layer group 1: 14.77% H + 0.67% V. EstWL: 5.711400e+04um
[03/23 17:47:57    115s] (I)      Congestion metric : 14.77%H 0.67%V, 15.44%HV
[03/23 17:47:57    115s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1c Route ============
[03/23 17:47:57    115s] (I)      Level2 Grid: 11 x 17
[03/23 17:47:57    115s] (I)      Usage: 15867 = (7284 H, 8583 V) = (26.93% H, 13.09% V) = (2.622e+04um H, 3.090e+04um V)
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1d Route ============
[03/23 17:47:57    115s] (I)      Usage: 15867 = (7284 H, 8583 V) = (26.93% H, 13.09% V) = (2.622e+04um H, 3.090e+04um V)
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1e Route ============
[03/23 17:47:57    115s] (I)      Usage: 15905 = (7280 H, 8625 V) = (26.91% H, 13.16% V) = (2.621e+04um H, 3.105e+04um V)
[03/23 17:47:57    115s] [NR-eGR] Early Global Route overflow of layer group 1: 14.84% H + 0.67% V. EstWL: 5.725800e+04um
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] (I)      ============  Phase 1l Route ============
[03/23 17:47:57    115s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:47:57    115s] (I)      Layer  2:      36807     12681        68         387       40203    ( 0.95%) 
[03/23 17:47:57    115s] (I)      Layer  3:      28011      9317       437         432       39906    ( 1.07%) 
[03/23 17:47:57    115s] (I)      Layer  4:      29965      3429        10         468       40122    ( 1.15%) 
[03/23 17:47:57    115s] (I)      Total:         94783     25427       515        1287      120231    ( 1.06%) 
[03/23 17:47:57    115s] (I)      
[03/23 17:47:57    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:47:57    115s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:47:57    115s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:47:57    115s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:47:57    115s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:57    115s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:47:57    115s] [NR-eGR]      M2 ( 2)        39( 0.87%)         4( 0.09%)         0( 0.00%)   ( 0.96%) 
[03/23 17:47:57    115s] [NR-eGR]      M3 ( 3)       229( 5.16%)        41( 0.92%)         1( 0.02%)   ( 6.11%) 
[03/23 17:47:57    115s] [NR-eGR]      M4 ( 4)         9( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[03/23 17:47:57    115s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:47:57    115s] [NR-eGR]        Total       277( 2.07%)        45( 0.34%)         1( 0.01%)   ( 2.42%) 
[03/23 17:47:57    115s] [NR-eGR] 
[03/23 17:47:57    115s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3343.02 MB )
[03/23 17:47:57    115s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:47:57    115s] [NR-eGR] Overflow after Early Global Route 6.02% H + 0.15% V
[03/23 17:47:57    115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.09 sec, Curr Mem: 3343.02 MB )
[03/23 17:47:57    115s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:47:57    115s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:47:57    115s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:47:57    115s] (I)       Early Global Route kernel                   100.00%  83.53 sec  83.62 sec  0.09 sec  0.12 sec 
[03/23 17:47:57    115s] (I)       +-Import and model                           33.20%  83.54 sec  83.57 sec  0.03 sec  0.03 sec 
[03/23 17:47:57    115s] (I)       | +-Create place DB                           7.22%  83.54 sec  83.55 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | +-Import place data                       7.06%  83.54 sec  83.55 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read instances and placement          2.25%  83.54 sec  83.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read nets                             4.51%  83.55 sec  83.55 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Create route DB                          15.80%  83.55 sec  83.56 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | +-Import route data (6T)                 15.19%  83.55 sec  83.56 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.72%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read routing blockages              0.00%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read instance blockages             0.49%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read PG blockages                   0.33%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read clock blockages                0.12%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read other blockages                0.12%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read halo blockages                 0.05%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Read boundary cut boxes             0.00%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read blackboxes                       0.09%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read prerouted                        1.54%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read unlegalized nets                 0.33%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Read nets                             0.99%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Set up via pillars                    0.04%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Initialize 3D grid graph              0.03%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Model blockage capacity               1.80%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Initialize 3D capacity              1.50%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Read aux data                             0.01%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Others data preparation                   0.16%  83.56 sec  83.56 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Create route kernel                       8.91%  83.56 sec  83.57 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       +-Global Routing                             53.18%  83.57 sec  83.62 sec  0.05 sec  0.08 sec 
[03/23 17:47:57    115s] (I)       | +-Initialization                            0.55%  83.57 sec  83.57 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Net group 1                              48.89%  83.57 sec  83.62 sec  0.04 sec  0.07 sec 
[03/23 17:47:57    115s] (I)       | | +-Generate topology (6T)                  4.43%  83.57 sec  83.58 sec  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1a                                8.24%  83.58 sec  83.59 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Pattern routing (6T)                  5.69%  83.58 sec  83.58 sec  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.93%  83.58 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Add via demand to 2D                  0.86%  83.59 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1b                                4.32%  83.59 sec  83.59 sec  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Monotonic routing (6T)                3.70%  83.59 sec  83.59 sec  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1c                                4.78%  83.59 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Two level Routing                     4.50%  83.59 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Two Level Routing (Regular)         2.30%  83.59 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Two Level Routing (Strong)          1.65%  83.59 sec  83.59 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1d                                6.97%  83.60 sec  83.60 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | | +-Detoured routing (6T)                 6.61%  83.60 sec  83.60 sec  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1e                                1.97%  83.60 sec  83.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | +-Route legalization                    1.48%  83.60 sec  83.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | | | +-Legalize Blockage Violations        1.27%  83.60 sec  83.60 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | | +-Phase 1l                               14.57%  83.60 sec  83.62 sec  0.01 sec  0.03 sec 
[03/23 17:47:57    115s] (I)       | | | +-Layer assignment (6T)                13.72%  83.60 sec  83.62 sec  0.01 sec  0.03 sec 
[03/23 17:47:57    115s] (I)       | +-Clean cong LA                             0.00%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       +-Export 3D cong map                          0.86%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)       | +-Export 2D cong map                        0.23%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)      ======================= Summary by functions ========================
[03/23 17:47:57    115s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:47:57    115s] (I)      ---------------------------------------------------------------------
[03/23 17:47:57    115s] (I)        0  Early Global Route kernel           100.00%  0.09 sec  0.12 sec 
[03/23 17:47:57    115s] (I)        1  Global Routing                       53.18%  0.05 sec  0.08 sec 
[03/23 17:47:57    115s] (I)        1  Import and model                     33.20%  0.03 sec  0.03 sec 
[03/23 17:47:57    115s] (I)        1  Export 3D cong map                    0.86%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        2  Net group 1                          48.89%  0.04 sec  0.07 sec 
[03/23 17:47:57    115s] (I)        2  Create route DB                      15.80%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        2  Create route kernel                   8.91%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        2  Create place DB                       7.22%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        2  Initialization                        0.55%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        2  Export 2D cong map                    0.23%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        3  Import route data (6T)               15.19%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1l                             14.57%  0.01 sec  0.03 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1a                              8.24%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Import place data                     7.06%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1d                              6.97%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1c                              4.78%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        3  Generate topology (6T)                4.43%  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1b                              4.32%  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        3  Phase 1e                              1.97%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Layer assignment (6T)                13.72%  0.01 sec  0.03 sec 
[03/23 17:47:57    115s] (I)        4  Detoured routing (6T)                 6.61%  0.01 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        4  Pattern routing (6T)                  5.69%  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        4  Read nets                             5.50%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Two level Routing                     4.50%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Monotonic routing (6T)                3.70%  0.00 sec  0.01 sec 
[03/23 17:47:57    115s] (I)        4  Read blockages ( Layer 2-4 )          2.72%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Read instances and placement          2.25%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Model blockage capacity               1.80%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Read prerouted                        1.54%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Route legalization                    1.48%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Pattern Routing Avoiding Blockages    0.93%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Add via demand to 2D                  0.86%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Read unlegalized nets                 0.33%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Read blackboxes                       0.09%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Two Level Routing (Regular)           2.30%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Two Level Routing (Strong)            1.65%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Initialize 3D capacity                1.50%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Legalize Blockage Violations          1.27%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read instance blockages               0.49%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read PG blockages                     0.33%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read other blockages                  0.12%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read clock blockages                  0.12%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:47:57    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:47:57    115s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:47:57    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:3343.0M, EPOCH TIME: 1679608077.123321
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] [hotspot] | normalized |          2.00 |          7.00 |
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 7.00 (area is in unit of 4 std-cell row bins)
[03/23 17:47:57    115s] [hotspot] max/total 2.00/7.00, big hotspot (>10) total 0.00
[03/23 17:47:57    115s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  2  |    75.40   133.00    89.80   147.40 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  3  |   133.00   176.20   147.40   190.60 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  4  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  5  |    75.40   248.20    89.80   262.60 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] Top 5 hotspots total area: 6.00
[03/23 17:47:57    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.008, MEM:3343.0M, EPOCH TIME: 1679608077.131761
[03/23 17:47:57    115s] [hotspot] Hotspot report including placement blocked areas
[03/23 17:47:57    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:3343.0M, EPOCH TIME: 1679608077.132147
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] [hotspot] | normalized |          2.00 |          7.00 |
[03/23 17:47:57    115s] [hotspot] +------------+---------------+---------------+
[03/23 17:47:57    115s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 7.00 (area is in unit of 4 std-cell row bins)
[03/23 17:47:57    115s] [hotspot] max/total 2.00/7.00, big hotspot (>10) total 0.00
[03/23 17:47:57    115s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  2  |    75.40   133.00    89.80   147.40 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  3  |   133.00   176.20   147.40   190.60 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  4  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] [hotspot] |  5  |    75.40   248.20    89.80   262.60 |        1.00   |
[03/23 17:47:57    115s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:47:57    115s] Top 5 hotspots total area: 6.00
[03/23 17:47:57    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:3343.0M, EPOCH TIME: 1679608077.138539
[03/23 17:47:57    115s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/23 17:47:57    115s] **optDesign ... cpu = 0:00:15, real = 0:00:11, mem = 2273.3M, totSessionCpu=0:01:56 **
[03/23 17:47:57    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3090.0M, EPOCH TIME: 1679608077.151525
[03/23 17:47:57    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:57    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:57    115s] 
[03/23 17:47:57    115s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:57    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.019, MEM:3090.0M, EPOCH TIME: 1679608077.170526
[03/23 17:47:57    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:57    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.060  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3097.5M, EPOCH TIME: 1679608079.601077
[03/23 17:47:59    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:59    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:3099.0M, EPOCH TIME: 1679608079.617527
[03/23 17:47:59    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:59    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] Density: 64.745%
Routing Overflow: 6.02% H and 0.15% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3099.0M, EPOCH TIME: 1679608079.625907
[03/23 17:47:59    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:47:59    116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:3099.0M, EPOCH TIME: 1679608079.647350
[03/23 17:47:59    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:47:59    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] **optDesign ... cpu = 0:00:16, real = 0:00:13, mem = 2279.2M, totSessionCpu=0:01:56 **
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:47:59    116s] Deleting Lib Analyzer.
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] TimeStamp Deleting Cell Server End ...
[03/23 17:47:59    116s] *** Finished optDesign ***
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:18.3 real=0:00:15.5)
[03/23 17:47:59    116s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.0 real=0:00:01.6)
[03/23 17:47:59    116s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.6)
[03/23 17:47:59    116s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.2 real=0:00:02.1)
[03/23 17:47:59    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:47:59    116s] Info: Destroy the CCOpt slew target map.
[03/23 17:47:59    116s] clean pInstBBox. size 0
[03/23 17:47:59    116s] Set place::cacheFPlanSiteMark to 0
[03/23 17:47:59    116s] All LLGs are deleted
[03/23 17:47:59    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:47:59    116s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3091.0M, EPOCH TIME: 1679608079.725731
[03/23 17:47:59    116s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3091.0M, EPOCH TIME: 1679608079.725868
[03/23 17:47:59    116s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] *** Summary of all messages that are not suppressed in this session:
[03/23 17:47:59    116s] Severity  ID               Count  Summary                                  
[03/23 17:47:59    116s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/23 17:47:59    116s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 17:47:59    116s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[03/23 17:47:59    116s] WARNING   IMPCCOPT-1007        3  Did not meet the max transition constrai...
[03/23 17:47:59    116s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 17:47:59    116s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[03/23 17:47:59    116s] *** Message Summary: 41 warning(s), 0 error(s)
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] *** ccopt_design #1 [finish] : cpu/real = 0:00:37.2/0:00:28.8 (1.3), totSession cpu/real = 0:01:56.3/0:03:59.0 (0.5), mem = 3091.0M
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] =============================================================================================
[03/23 17:47:59    116s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/23 17:47:59    116s] =============================================================================================
[03/23 17:47:59    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:47:59    116s] ---------------------------------------------------------------------------------------------
[03/23 17:47:59    116s] [ InitOpt                ]      1   0:00:01.7  (   6.0 % )     0:00:02.3 /  0:00:03.1    1.3
[03/23 17:47:59    116s] [ WnsOpt                 ]      1   0:00:00.8  (   2.9 % )     0:00:01.1 /  0:00:01.4    1.3
[03/23 17:47:59    116s] [ GlobalOpt              ]      1   0:00:01.6  (   5.4 % )     0:00:01.6 /  0:00:02.0    1.3
[03/23 17:47:59    116s] [ DrvOpt                 ]      2   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.8    1.3
[03/23 17:47:59    116s] [ AreaOpt                ]      1   0:00:01.2  (   4.2 % )     0:00:01.5 /  0:00:01.8    1.3
[03/23 17:47:59    116s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:47:59    116s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:03.1 /  0:00:01.8    0.6
[03/23 17:47:59    116s] [ DrvReport              ]      2   0:00:02.2  (   7.6 % )     0:00:02.2 /  0:00:00.2    0.1
[03/23 17:47:59    116s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 17:47:59    116s] [ SlackTraversorInit     ]      6   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:47:59    116s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:59    116s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:59    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:47:59    116s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:47:59    116s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:47:59    116s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 17:47:59    116s] [ IncrReplace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 17:47:59    116s] [ RefinePlace            ]      3   0:00:00.7  (   2.3 % )     0:00:00.7 /  0:00:00.9    1.4
[03/23 17:47:59    116s] [ EarlyGlobalRoute       ]      7   0:00:01.8  (   6.4 % )     0:00:01.8 /  0:00:02.2    1.2
[03/23 17:47:59    116s] [ DetailRoute            ]      1   0:00:00.8  (   2.9 % )     0:00:00.8 /  0:00:03.8    4.6
[03/23 17:47:59    116s] [ ExtractRC              ]      5   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:47:59    116s] [ TimingUpdate           ]     24   0:00:00.6  (   2.1 % )     0:00:01.0 /  0:00:02.6    2.5
[03/23 17:47:59    116s] [ FullDelayCalc          ]      4   0:00:01.1  (   3.9 % )     0:00:01.1 /  0:00:02.9    2.6
[03/23 17:47:59    116s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 17:47:59    116s] [ GenerateReports        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.8
[03/23 17:47:59    116s] [ MISC                   ]          0:00:14.5  (  50.4 % )     0:00:14.5 /  0:00:17.5    1.2
[03/23 17:47:59    116s] ---------------------------------------------------------------------------------------------
[03/23 17:47:59    116s]  ccopt_design #1 TOTAL              0:00:28.8  ( 100.0 % )     0:00:28.8 /  0:00:37.2    1.3
[03/23 17:47:59    116s] ---------------------------------------------------------------------------------------------
[03/23 17:47:59    116s] 
[03/23 17:47:59    116s] #% End ccopt_design (date=03/23 17:47:59, total cpu=0:00:37.2, real=0:00:29.0, peak res=2352.1M, current mem=2235.8M)
[03/23 17:47:59    116s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 17:47:59    116s] End AAE Lib Interpolated Model. (MEM=3056 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 17:47:59    116s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:47:59    116s] Clock DAG hash : 2068817189031062393 11916007261217758051
[03/23 17:47:59    116s] CTS services accumulated run-time stats :
[03/23 17:47:59    116s]   delay calculator: calls=16843, total_wall_time=0.922s, mean_wall_time=0.055ms
[03/23 17:47:59    116s]   legalizer: calls=2117, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:47:59    116s]   steiner router: calls=10495, total_wall_time=1.745s, mean_wall_time=0.166ms
[03/23 17:47:59    116s] <CMD> saveDesign db/PE_top_ccopt.enc
[03/23 17:47:59    116s] #% Begin save design ... (date=03/23 17:47:59, mem=2235.3M)
[03/23 17:47:59    116s] % Begin Save ccopt configuration ... (date=03/23 17:47:59, mem=2235.3M)
[03/23 17:47:59    116s] % End Save ccopt configuration ... (date=03/23 17:47:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=2235.3M, current mem=2232.2M)
[03/23 17:48:00    116s] % Begin Save netlist data ... (date=03/23 17:47:59, mem=2232.2M)
[03/23 17:48:00    116s] Writing Binary DB to db/PE_top_ccopt.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:48:00    116s] % End Save netlist data ... (date=03/23 17:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2234.1M, current mem=2234.1M)
[03/23 17:48:00    116s] Saving symbol-table file in separate thread ...
[03/23 17:48:00    116s] Saving congestion map file in separate thread ...
[03/23 17:48:00    116s] Saving congestion map file db/PE_top_ccopt.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:48:00    116s] % Begin Save AAE data ... (date=03/23 17:48:00, mem=2234.1M)
[03/23 17:48:00    116s] Saving AAE Data ...
[03/23 17:48:00    116s] % End Save AAE data ... (date=03/23 17:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2234.1M, current mem=2234.1M)
[03/23 17:48:00    116s] Saving preference file db/PE_top_ccopt.enc.dat/gui.pref.tcl ...
[03/23 17:48:00    116s] Saving mode setting ...
[03/23 17:48:00    116s] Saving global file ...
[03/23 17:48:00    116s] Saving Drc markers ...
[03/23 17:48:00    116s] ... No Drc file written since there is no markers found.
[03/23 17:48:00    116s] % Begin Save routing data ... (date=03/23 17:48:00, mem=2234.4M)
[03/23 17:48:00    116s] Saving route file ...
[03/23 17:48:01    116s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3059.1M) ***
[03/23 17:48:01    116s] % End Save routing data ... (date=03/23 17:48:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=2234.5M, current mem=2234.5M)
[03/23 17:48:01    116s] Saving special route data file in separate thread ...
[03/23 17:48:01    116s] Saving PG file in separate thread ...
[03/23 17:48:01    116s] Saving placement file in separate thread ...
[03/23 17:48:01    116s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:48:01    116s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:48:01    116s] Saving PG file db/PE_top_ccopt.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:48:01 2023)
[03/23 17:48:01    116s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:48:01    116s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3074.1M) ***
[03/23 17:48:01    116s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3074.1M) ***
[03/23 17:48:01    116s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:48:01    116s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:48:01    116s] Saving property file db/PE_top_ccopt.enc.dat/PE_top.prop
[03/23 17:48:01    116s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3074.1M) ***
[03/23 17:48:02    116s] #Saving pin access data to file db/PE_top_ccopt.enc.dat/PE_top.apa ...
[03/23 17:48:02    117s] #
[03/23 17:48:02    117s] Saving rc congestion map db/PE_top_ccopt.enc.dat/PE_top.congmap.gz ...
[03/23 17:48:02    117s] Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat/PE_top.techData.gz' ...
[03/23 17:48:02    117s] Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat/extraction/' ...
[03/23 17:48:02    117s] Checksum of RCGrid density data::96
[03/23 17:48:02    117s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:48:02    117s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:48:02    117s] % Begin Save power constraints data ... (date=03/23 17:48:02, mem=2234.7M)
[03/23 17:48:02    117s] % End Save power constraints data ... (date=03/23 17:48:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2234.7M, current mem=2234.7M)
[03/23 17:48:02    117s] Generated self-contained design PE_top_ccopt.enc.dat
[03/23 17:48:02    117s] #% End save design ... (date=03/23 17:48:02, total cpu=0:00:00.8, real=0:00:03.0, peak res=2235.3M, current mem=2235.0M)
[03/23 17:48:02    117s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:48:02    117s] 
[03/23 17:48:02    117s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[03/23 17:48:02    117s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 17:48:02    117s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2235.0M, totSessionCpu=0:01:57 **
[03/23 17:48:02    117s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:57.3/0:04:02.2 (0.5), mem = 3067.2M
[03/23 17:48:02    117s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:48:02    117s] GigaOpt running with 6 threads.
[03/23 17:48:02    117s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:57.3/0:04:02.2 (0.5), mem = 3067.2M
[03/23 17:48:02    117s] **INFO: User settings:
[03/23 17:48:02    117s] setDesignMode -process                  130
[03/23 17:48:02    117s] setExtractRCMode -coupling_c_th         0.4
[03/23 17:48:02    117s] setExtractRCMode -effortLevel           medium
[03/23 17:48:02    117s] setExtractRCMode -engine                preRoute
[03/23 17:48:02    117s] setExtractRCMode -relative_c_th         1
[03/23 17:48:02    117s] setExtractRCMode -total_c_th            0
[03/23 17:48:02    117s] setDelayCalMode -enable_high_fanout     true
[03/23 17:48:02    117s] setDelayCalMode -engine                 aae
[03/23 17:48:02    117s] setDelayCalMode -ignoreNetLoad          false
[03/23 17:48:02    117s] setDelayCalMode -socv_accuracy_mode     low
[03/23 17:48:02    117s] setOptMode -activeSetupViews            { setupAnalysis }
[03/23 17:48:02    117s] setOptMode -addInst                     true
[03/23 17:48:02    117s] setOptMode -addInstancePrefix           POSTCTS
[03/23 17:48:02    117s] setOptMode -allEndPoints                true
[03/23 17:48:02    117s] setOptMode -autoSetupViews              { setupAnalysis}
[03/23 17:48:02    117s] setOptMode -autoTDGRSetupViews          { setupAnalysis}
[03/23 17:48:02    117s] setOptMode -drcMargin                   0.1
[03/23 17:48:02    117s] setOptMode -effort                      high
[03/23 17:48:02    117s] setOptMode -fixDrc                      true
[03/23 17:48:02    117s] setOptMode -fixFanoutLoad               true
[03/23 17:48:02    117s] setOptMode -holdTargetSlack             0.05
[03/23 17:48:02    117s] setOptMode -maxLength                   1000
[03/23 17:48:02    117s] setOptMode -optimizeFF                  true
[03/23 17:48:02    117s] setOptMode -preserveAllSequential       false
[03/23 17:48:02    117s] setOptMode -restruct                    false
[03/23 17:48:02    117s] setOptMode -setupTargetSlack            0.05
[03/23 17:48:02    117s] setOptMode -usefulSkew                  false
[03/23 17:48:02    117s] setOptMode -usefulSkewCTS               true
[03/23 17:48:02    117s] setPlaceMode -place_global_max_density  0.8
[03/23 17:48:02    117s] setPlaceMode -timingDriven              true
[03/23 17:48:02    117s] setAnalysisMode -analysisType           onChipVariation
[03/23 17:48:02    117s] setAnalysisMode -checkType              setup
[03/23 17:48:02    117s] setAnalysisMode -clkSrcPath             true
[03/23 17:48:02    117s] setAnalysisMode -clockPropagation       sdcControl
[03/23 17:48:02    117s] setAnalysisMode -cppr                   both
[03/23 17:48:02    117s] 
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:03    117s] Summary for sequential cells identification: 
[03/23 17:48:03    117s]   Identified SBFF number: 112
[03/23 17:48:03    117s]   Identified MBFF number: 0
[03/23 17:48:03    117s]   Identified SB Latch number: 0
[03/23 17:48:03    117s]   Identified MB Latch number: 0
[03/23 17:48:03    117s]   Not identified SBFF number: 8
[03/23 17:48:03    117s]   Not identified MBFF number: 0
[03/23 17:48:03    117s]   Not identified SB Latch number: 0
[03/23 17:48:03    117s]   Not identified MB Latch number: 0
[03/23 17:48:03    117s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:03    117s]  Visiting view : setupAnalysis
[03/23 17:48:03    117s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:03    117s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:03    117s]  Visiting view : holdAnalysis
[03/23 17:48:03    117s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:03    117s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:03    117s] TLC MultiMap info (StdDelay):
[03/23 17:48:03    117s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:03    117s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:03    117s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:03    117s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:03    117s]  Setting StdDelay to: 22.7ps
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:03    117s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 17:48:03    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3071.2M, EPOCH TIME: 1679608083.025261
[03/23 17:48:03    117s] Processing tracks to init pin-track alignment.
[03/23 17:48:03    117s] z: 2, totalTracks: 1
[03/23 17:48:03    117s] z: 4, totalTracks: 1
[03/23 17:48:03    117s] z: 6, totalTracks: 1
[03/23 17:48:03    117s] z: 8, totalTracks: 1
[03/23 17:48:03    117s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:03    117s] All LLGs are deleted
[03/23 17:48:03    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3071.2M, EPOCH TIME: 1679608083.028013
[03/23 17:48:03    117s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3071.2M, EPOCH TIME: 1679608083.028237
[03/23 17:48:03    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3071.2M, EPOCH TIME: 1679608083.028811
[03/23 17:48:03    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3167.2M, EPOCH TIME: 1679608083.031165
[03/23 17:48:03    117s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:03    117s] Core basic site is IBM13SITE
[03/23 17:48:03    117s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3167.2M, EPOCH TIME: 1679608083.041486
[03/23 17:48:03    117s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:48:03    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:48:03    117s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3167.2M, EPOCH TIME: 1679608083.044902
[03/23 17:48:03    117s] Fast DP-INIT is on for default
[03/23 17:48:03    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:48:03    117s] Atter site array init, number of instance map data is 0.
[03/23 17:48:03    117s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.016, MEM:3167.2M, EPOCH TIME: 1679608083.047005
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:03    117s] OPERPROF:     Starting CMU at level 3, MEM:3167.2M, EPOCH TIME: 1679608083.047889
[03/23 17:48:03    117s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3167.2M, EPOCH TIME: 1679608083.055250
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:48:03    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:3071.2M, EPOCH TIME: 1679608083.056722
[03/23 17:48:03    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3071.2M, EPOCH TIME: 1679608083.056844
[03/23 17:48:03    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3071.2M, EPOCH TIME: 1679608083.059790
[03/23 17:48:03    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3071.2MB).
[03/23 17:48:03    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.036, MEM:3071.2M, EPOCH TIME: 1679608083.061557
[03/23 17:48:03    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3071.2M, EPOCH TIME: 1679608083.061699
[03/23 17:48:03    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:03    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3067.2M, EPOCH TIME: 1679608083.067678
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s] Creating Lib Analyzer ...
[03/23 17:48:03    117s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:03    117s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:03    117s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:03    117s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:48:03    117s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:03    117s] 
[03/23 17:48:03    117s] {RT rc-typ 0 4 4 0}
[03/23 17:48:03    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=3073.2M
[03/23 17:48:03    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=3073.2M
[03/23 17:48:03    118s] Creating Lib Analyzer, finished. 
[03/23 17:48:03    118s] Effort level <high> specified for reg2reg path_group
[03/23 17:48:03    118s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2246.6M, totSessionCpu=0:01:58 **
[03/23 17:48:03    118s] *** optDesign -postCTS ***
[03/23 17:48:03    118s] DRC Margin: user margin 0.1; extra margin 0.2
[03/23 17:48:03    118s] Hold Target Slack: user slack 0.05
[03/23 17:48:03    118s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/23 17:48:03    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3051.2M, EPOCH TIME: 1679608083.817595
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:03    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.014, MEM:3083.2M, EPOCH TIME: 1679608083.831142
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] Multi-VT timing optimization disabled based on library information.
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:03    118s] Deleting Lib Analyzer.
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:03    118s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:03    118s] Summary for sequential cells identification: 
[03/23 17:48:03    118s]   Identified SBFF number: 112
[03/23 17:48:03    118s]   Identified MBFF number: 0
[03/23 17:48:03    118s]   Identified SB Latch number: 0
[03/23 17:48:03    118s]   Identified MB Latch number: 0
[03/23 17:48:03    118s]   Not identified SBFF number: 8
[03/23 17:48:03    118s]   Not identified MBFF number: 0
[03/23 17:48:03    118s]   Not identified SB Latch number: 0
[03/23 17:48:03    118s]   Not identified MB Latch number: 0
[03/23 17:48:03    118s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:03    118s]  Visiting view : setupAnalysis
[03/23 17:48:03    118s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:03    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:03    118s]  Visiting view : holdAnalysis
[03/23 17:48:03    118s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:03    118s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:03    118s] TLC MultiMap info (StdDelay):
[03/23 17:48:03    118s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:03    118s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:03    118s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:03    118s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:03    118s]  Setting StdDelay to: 22.7ps
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:03    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3083.2M, EPOCH TIME: 1679608083.913991
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] All LLGs are deleted
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3083.2M, EPOCH TIME: 1679608083.914224
[03/23 17:48:03    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3083.2M, EPOCH TIME: 1679608083.914306
[03/23 17:48:03    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3077.2M, EPOCH TIME: 1679608083.916107
[03/23 17:48:03    118s] Start to check current routing status for nets...
[03/23 17:48:03    118s] All nets are already routed correctly.
[03/23 17:48:03    118s] End to check current routing status for nets (mem=3077.2M)
[03/23 17:48:03    118s] All LLGs are deleted
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3077.2M, EPOCH TIME: 1679608083.929593
[03/23 17:48:03    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3077.2M, EPOCH TIME: 1679608083.929870
[03/23 17:48:03    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3077.2M, EPOCH TIME: 1679608083.930464
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:03    118s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3141.2M, EPOCH TIME: 1679608083.932173
[03/23 17:48:03    118s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:03    118s] Core basic site is IBM13SITE
[03/23 17:48:03    118s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3141.2M, EPOCH TIME: 1679608083.943426
[03/23 17:48:03    118s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:48:03    118s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:48:03    118s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.007, MEM:3173.2M, EPOCH TIME: 1679608083.949943
[03/23 17:48:03    118s] Fast DP-INIT is on for default
[03/23 17:48:03    118s] Atter site array init, number of instance map data is 0.
[03/23 17:48:03    118s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:3173.2M, EPOCH TIME: 1679608083.952084
[03/23 17:48:03    118s] 
[03/23 17:48:03    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:03    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3077.2M, EPOCH TIME: 1679608083.954019
[03/23 17:48:03    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:03    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.051  |  0.060  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3263.7M, EPOCH TIME: 1679608084.058045
[03/23 17:48:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] 
[03/23 17:48:04    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:04    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3265.1M, EPOCH TIME: 1679608084.081414
[03/23 17:48:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] Density: 64.745%
Routing Overflow: 6.02% H and 0.15% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 2238.6M, totSessionCpu=0:01:59 **
[03/23 17:48:04    118s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.1 (1.2), totSession cpu/real = 0:01:58.7/0:04:03.3 (0.5), mem = 3076.1M
[03/23 17:48:04    118s] 
[03/23 17:48:04    118s] =============================================================================================
[03/23 17:48:04    118s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 17:48:04    118s] =============================================================================================
[03/23 17:48:04    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:04    118s] ---------------------------------------------------------------------------------------------
[03/23 17:48:04    118s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:04    118s] [ OptSummaryReport       ]      1   0:00:00.1  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.4
[03/23 17:48:04    118s] [ DrvReport              ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 17:48:04    118s] [ CellServerInit         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:48:04    118s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  57.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:04    118s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:04    118s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:04    118s] [ TimingUpdate           ]      2   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    4.4
[03/23 17:48:04    118s] [ TimingReport           ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 17:48:04    118s] [ MISC                   ]          0:00:00.3  (  22.6 % )     0:00:00.3 /  0:00:00.3    1.3
[03/23 17:48:04    118s] ---------------------------------------------------------------------------------------------
[03/23 17:48:04    118s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 17:48:04    118s] ---------------------------------------------------------------------------------------------
[03/23 17:48:04    118s] 
[03/23 17:48:04    118s] ** INFO : this run is activating low effort ccoptDesign flow
[03/23 17:48:04    118s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:04    118s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=3076.1M
[03/23 17:48:04    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:3076.1M, EPOCH TIME: 1679608084.095699
[03/23 17:48:04    118s] Processing tracks to init pin-track alignment.
[03/23 17:48:04    118s] z: 2, totalTracks: 1
[03/23 17:48:04    118s] z: 4, totalTracks: 1
[03/23 17:48:04    118s] z: 6, totalTracks: 1
[03/23 17:48:04    118s] z: 8, totalTracks: 1
[03/23 17:48:04    118s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:04    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3076.1M, EPOCH TIME: 1679608084.099648
[03/23 17:48:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] 
[03/23 17:48:04    118s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:04    118s] 
[03/23 17:48:04    118s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:04    118s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:3076.1M, EPOCH TIME: 1679608084.122045
[03/23 17:48:04    118s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3076.1M, EPOCH TIME: 1679608084.122162
[03/23 17:48:04    118s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3076.1M, EPOCH TIME: 1679608084.124572
[03/23 17:48:04    118s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3076.1MB).
[03/23 17:48:04    118s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:3076.1M, EPOCH TIME: 1679608084.125246
[03/23 17:48:04    118s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:04    118s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=3076.1M
[03/23 17:48:04    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3076.1M, EPOCH TIME: 1679608084.128310
[03/23 17:48:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:04    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3076.1M, EPOCH TIME: 1679608084.132817
[03/23 17:48:04    118s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:04    118s] OPTC: m1 20.0 20.0
[03/23 17:48:04    119s] #optDebug: fT-E <X 2 0 0 1>
[03/23 17:48:04    119s] 
[03/23 17:48:04    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:04    119s] Summary for sequential cells identification: 
[03/23 17:48:04    119s]   Identified SBFF number: 112
[03/23 17:48:04    119s]   Identified MBFF number: 0
[03/23 17:48:04    119s]   Identified SB Latch number: 0
[03/23 17:48:04    119s]   Identified MB Latch number: 0
[03/23 17:48:04    119s]   Not identified SBFF number: 8
[03/23 17:48:04    119s]   Not identified MBFF number: 0
[03/23 17:48:04    119s]   Not identified SB Latch number: 0
[03/23 17:48:04    119s]   Not identified MB Latch number: 0
[03/23 17:48:04    119s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:04    119s]  Visiting view : setupAnalysis
[03/23 17:48:04    119s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:04    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:04    119s]  Visiting view : holdAnalysis
[03/23 17:48:04    119s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:04    119s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:04    119s] TLC MultiMap info (StdDelay):
[03/23 17:48:04    119s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:04    119s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:04    119s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:04    119s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:04    119s]  Setting StdDelay to: 22.7ps
[03/23 17:48:04    119s] 
[03/23 17:48:04    119s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:04    119s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/23 17:48:04    119s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 17:48:04    119s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:59.1/0:04:03.5 (0.5), mem = 3048.1M
[03/23 17:48:04    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.17
[03/23 17:48:04    119s] ### Creating RouteCongInterface, started
[03/23 17:48:04    119s] 
[03/23 17:48:04    119s] Creating Lib Analyzer ...
[03/23 17:48:04    119s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:04    119s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:04    119s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:04    119s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:48:04    119s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:04    119s] 
[03/23 17:48:04    119s] {RT rc-typ 0 4 4 0}
[03/23 17:48:05    119s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:00 mem=3084.1M
[03/23 17:48:05    119s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:00 mem=3084.1M
[03/23 17:48:05    119s] Creating Lib Analyzer, finished. 
[03/23 17:48:05    119s] #optDebug: Start CG creation (mem=3084.1M)
[03/23 17:48:05    119s]  ...initializing CG  maxDriveDist 1617.277000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.727000 
[03/23 17:48:05    119s] (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgPrt (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgEgp (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgPbk (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgNrb(cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgObs (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgCon (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s]  ...processing cgPdm (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3159.1M)
[03/23 17:48:05    119s] {MMLU 0 22 2678}
[03/23 17:48:05    119s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    119s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s] #optDebug: {0, 1.000}
[03/23 17:48:05    119s] ### Creating RouteCongInterface, finished
[03/23 17:48:05    119s] Updated routing constraints on 0 nets.
[03/23 17:48:05    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.17
[03/23 17:48:05    119s] Bottom Preferred Layer:
[03/23 17:48:05    119s] +-----------+------------+----------+
[03/23 17:48:05    119s] |   Layer   |    CLK     |   Rule   |
[03/23 17:48:05    119s] +-----------+------------+----------+
[03/23 17:48:05    119s] | M3 (z=3)  |         22 | default  |
[03/23 17:48:05    119s] +-----------+------------+----------+
[03/23 17:48:05    119s] Via Pillar Rule:
[03/23 17:48:05    119s]     None
[03/23 17:48:05    119s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:59.9/0:04:04.3 (0.5), mem = 3159.1M
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s] =============================================================================================
[03/23 17:48:05    119s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[03/23 17:48:05    119s] =============================================================================================
[03/23 17:48:05    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:05    119s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    119s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  91.1 % )     0:00:00.7 /  0:00:00.8    1.0
[03/23 17:48:05    119s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 17:48:05    119s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:05    119s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    119s]  CongRefineRouteType #1 TOTAL       0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 17:48:05    119s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s] End: GigaOpt Route Type Constraints Refinement
[03/23 17:48:05    119s] *** Starting optimizing excluded clock nets MEM= 3159.1M) ***
[03/23 17:48:05    119s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3159.1M) ***
[03/23 17:48:05    119s] *** Starting optimizing excluded clock nets MEM= 3159.1M) ***
[03/23 17:48:05    119s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3159.1M) ***
[03/23 17:48:05    119s] Info: Done creating the CCOpt slew target map.
[03/23 17:48:05    119s] Begin: GigaOpt high fanout net optimization
[03/23 17:48:05    119s] GigaOpt HFN: use maxLocalDensity 1.2
[03/23 17:48:05    119s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/23 17:48:05    119s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:00.0/0:04:04.4 (0.5), mem = 3159.1M
[03/23 17:48:05    119s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:05    119s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:05    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.18
[03/23 17:48:05    119s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:05    119s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    119s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:48:05    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:3159.1M, EPOCH TIME: 1679608085.116135
[03/23 17:48:05    119s] Processing tracks to init pin-track alignment.
[03/23 17:48:05    119s] z: 2, totalTracks: 1
[03/23 17:48:05    119s] z: 4, totalTracks: 1
[03/23 17:48:05    119s] z: 6, totalTracks: 1
[03/23 17:48:05    119s] z: 8, totalTracks: 1
[03/23 17:48:05    119s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:05    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3159.1M, EPOCH TIME: 1679608085.120537
[03/23 17:48:05    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:05    119s] 
[03/23 17:48:05    119s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:05    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3159.1M, EPOCH TIME: 1679608085.144701
[03/23 17:48:05    119s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3159.1M, EPOCH TIME: 1679608085.144844
[03/23 17:48:05    119s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3159.1M, EPOCH TIME: 1679608085.146844
[03/23 17:48:05    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3159.1MB).
[03/23 17:48:05    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.031, MEM:3159.1M, EPOCH TIME: 1679608085.147562
[03/23 17:48:05    120s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:05    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    120s] ### Creating RouteCongInterface, started
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] #optDebug: {0, 1.000}
[03/23 17:48:05    120s] ### Creating RouteCongInterface, finished
[03/23 17:48:05    120s] ### Creating LA Mngr. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    120s] ### Creating LA Mngr, finished. totSessionCpu=0:02:00 mem=3159.1M
[03/23 17:48:05    120s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:48:05    120s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:48:05    120s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:48:05    120s] Total-nets :: 2678, Stn-nets :: 5, ratio :: 0.186706 %, Total-len 68467.4, Stn-len 425.6
[03/23 17:48:05    120s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3272.1M, EPOCH TIME: 1679608085.469218
[03/23 17:48:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    120s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3119.9M, EPOCH TIME: 1679608085.473427
[03/23 17:48:05    120s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:05    120s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.18
[03/23 17:48:05    120s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.2), totSession cpu/real = 0:02:00.4/0:04:04.7 (0.5), mem = 3119.9M
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] =============================================================================================
[03/23 17:48:05    120s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/23 17:48:05    120s] =============================================================================================
[03/23 17:48:05    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:05    120s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    120s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:05    120s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:48:05    120s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:05    120s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:05    120s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:05    120s] [ MISC                   ]          0:00:00.3  (  85.0 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 17:48:05    120s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    120s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.2
[03/23 17:48:05    120s] ---------------------------------------------------------------------------------------------
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/23 17:48:05    120s] End: GigaOpt high fanout net optimization
[03/23 17:48:05    120s] Activate optFanout-based MLT
[03/23 17:48:05    120s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:48:05    120s] Deleting Lib Analyzer.
[03/23 17:48:05    120s] Begin: GigaOpt Global Optimization
[03/23 17:48:05    120s] *info: use new DP (enabled)
[03/23 17:48:05    120s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/23 17:48:05    120s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:05    120s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:05    120s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:00.5/0:04:04.8 (0.5), mem = 3120.6M
[03/23 17:48:05    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.19
[03/23 17:48:05    120s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:05    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:00 mem=3120.6M
[03/23 17:48:05    120s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:48:05    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:3120.6M, EPOCH TIME: 1679608085.554178
[03/23 17:48:05    120s] Processing tracks to init pin-track alignment.
[03/23 17:48:05    120s] z: 2, totalTracks: 1
[03/23 17:48:05    120s] z: 4, totalTracks: 1
[03/23 17:48:05    120s] z: 6, totalTracks: 1
[03/23 17:48:05    120s] z: 8, totalTracks: 1
[03/23 17:48:05    120s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:05    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3120.6M, EPOCH TIME: 1679608085.559180
[03/23 17:48:05    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:05    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.022, REAL:0.023, MEM:3120.6M, EPOCH TIME: 1679608085.582645
[03/23 17:48:05    120s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3120.6M, EPOCH TIME: 1679608085.582742
[03/23 17:48:05    120s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3120.6M, EPOCH TIME: 1679608085.585812
[03/23 17:48:05    120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3120.6MB).
[03/23 17:48:05    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:3120.6M, EPOCH TIME: 1679608085.586588
[03/23 17:48:05    120s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:05    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=3120.6M
[03/23 17:48:05    120s] ### Creating RouteCongInterface, started
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] Creating Lib Analyzer ...
[03/23 17:48:05    120s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:05    120s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:05    120s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:05    120s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:48:05    120s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:05    120s] 
[03/23 17:48:05    120s] {RT rc-typ 0 4 4 0}
[03/23 17:48:06    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:01 mem=3120.6M
[03/23 17:48:06    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:01 mem=3120.6M
[03/23 17:48:06    121s] Creating Lib Analyzer, finished. 
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] #optDebug: {0, 1.000}
[03/23 17:48:06    121s] ### Creating RouteCongInterface, finished
[03/23 17:48:06    121s] ### Creating LA Mngr. totSessionCpu=0:02:01 mem=3120.6M
[03/23 17:48:06    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:01 mem=3120.6M
[03/23 17:48:06    121s] *info: 22 clock nets excluded
[03/23 17:48:06    121s] *info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:06    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3412.5M, EPOCH TIME: 1679608086.738029
[03/23 17:48:06    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3412.5M, EPOCH TIME: 1679608086.738386
[03/23 17:48:06    121s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:48:06    121s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:48:06    121s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:06    121s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:06    121s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/23 17:48:06    121s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:48:06    121s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:48:06    121s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:48:06    121s] |   0.050|   0.000|   64.74%|   0:00:00.0| 3412.5M|setupAnalysis|       NA| NA                                                 |
[03/23 17:48:06    121s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3412.5M) ***
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3412.5M) ***
[03/23 17:48:06    121s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/23 17:48:06    121s] Total-nets :: 2678, Stn-nets :: 5, ratio :: 0.186706 %, Total-len 68467.4, Stn-len 425.6
[03/23 17:48:06    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3252.7M, EPOCH TIME: 1679608086.865912
[03/23 17:48:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:06    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:3118.4M, EPOCH TIME: 1679608086.874244
[03/23 17:48:06    121s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:06    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.19
[03/23 17:48:06    121s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.3 (1.1), totSession cpu/real = 0:02:01.9/0:04:06.1 (0.5), mem = 3118.4M
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] =============================================================================================
[03/23 17:48:06    121s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[03/23 17:48:06    121s] =============================================================================================
[03/23 17:48:06    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:06    121s] ---------------------------------------------------------------------------------------------
[03/23 17:48:06    121s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 17:48:06    121s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  51.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:06    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:06    121s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:48:06    121s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:06    121s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:06    121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:06    121s] [ TransformInit          ]      1   0:00:00.4  (  30.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 17:48:06    121s] [ MISC                   ]          0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.3    1.6
[03/23 17:48:06    121s] ---------------------------------------------------------------------------------------------
[03/23 17:48:06    121s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.5    1.1
[03/23 17:48:06    121s] ---------------------------------------------------------------------------------------------
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s] End: GigaOpt Global Optimization
[03/23 17:48:06    121s] Deactivate optFanout-based MLT
[03/23 17:48:06    121s] *** Timing Is met
[03/23 17:48:06    121s] *** Check timing (0:00:00.0)
[03/23 17:48:06    121s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:48:06    121s] Deleting Lib Analyzer.
[03/23 17:48:06    121s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/23 17:48:06    121s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:06    121s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:06    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=3118.4M
[03/23 17:48:06    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=3118.4M
[03/23 17:48:06    121s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/23 17:48:06    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3118.4M, EPOCH TIME: 1679608086.892245
[03/23 17:48:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:06    121s] 
[03/23 17:48:06    121s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:06    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.013, MEM:3119.2M, EPOCH TIME: 1679608086.905718
[03/23 17:48:06    121s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:06    121s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:07    122s] Activate postCTS OCP-based MLT
[03/23 17:48:07    122s] **INFO: Flow update: Design timing is met.
[03/23 17:48:07    122s] Deactivate postCTS OCP-based MLT
[03/23 17:48:07    122s] **INFO: Flow update: Design timing is met.
[03/23 17:48:07    122s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/23 17:48:07    122s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:07    122s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:07    122s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=3117.2M
[03/23 17:48:07    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=3117.2M
[03/23 17:48:07    122s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:07    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=3378.5M
[03/23 17:48:07    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:3378.5M, EPOCH TIME: 1679608087.040155
[03/23 17:48:07    122s] Processing tracks to init pin-track alignment.
[03/23 17:48:07    122s] z: 2, totalTracks: 1
[03/23 17:48:07    122s] z: 4, totalTracks: 1
[03/23 17:48:07    122s] z: 6, totalTracks: 1
[03/23 17:48:07    122s] z: 8, totalTracks: 1
[03/23 17:48:07    122s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:07    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3378.5M, EPOCH TIME: 1679608087.043667
[03/23 17:48:07    122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:07    122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:07    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:3410.5M, EPOCH TIME: 1679608087.065712
[03/23 17:48:07    122s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3410.5M, EPOCH TIME: 1679608087.065862
[03/23 17:48:07    122s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:3410.5M, EPOCH TIME: 1679608087.070103
[03/23 17:48:07    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3410.5MB).
[03/23 17:48:07    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:3410.5M, EPOCH TIME: 1679608087.071030
[03/23 17:48:07    122s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:07    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=3410.5M
[03/23 17:48:07    122s] Begin: Area Reclaim Optimization
[03/23 17:48:07    122s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:02.2/0:04:06.3 (0.5), mem = 3410.5M
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s] Creating Lib Analyzer ...
[03/23 17:48:07    122s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:07    122s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:07    122s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:07    122s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:48:07    122s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s] {RT rc-typ 0 4 4 0}
[03/23 17:48:07    122s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:03 mem=3414.5M
[03/23 17:48:07    122s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:03 mem=3414.5M
[03/23 17:48:07    122s] Creating Lib Analyzer, finished. 
[03/23 17:48:07    122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.20
[03/23 17:48:07    122s] ### Creating RouteCongInterface, started
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:48:07    122s] 
[03/23 17:48:07    122s] #optDebug: {0, 1.000}
[03/23 17:48:07    122s] ### Creating RouteCongInterface, finished
[03/23 17:48:07    122s] ### Creating LA Mngr. totSessionCpu=0:02:03 mem=3414.5M
[03/23 17:48:07    122s] ### Creating LA Mngr, finished. totSessionCpu=0:02:03 mem=3414.5M
[03/23 17:48:07    123s] Usable buffer cells for single buffer setup transform:
[03/23 17:48:07    123s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/23 17:48:07    123s] Number of usable buffer cells above: 16
[03/23 17:48:08    123s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3414.5M, EPOCH TIME: 1679608088.095813
[03/23 17:48:08    123s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3414.5M, EPOCH TIME: 1679608088.095964
[03/23 17:48:08    123s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:08    123s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:08    123s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 64.74
[03/23 17:48:08    123s] +---------+---------+--------+--------+------------+--------+
[03/23 17:48:08    123s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/23 17:48:08    123s] +---------+---------+--------+--------+------------+--------+
[03/23 17:48:08    123s] |   64.74%|        -|   0.051|   0.000|   0:00:00.0| 3414.5M|
[03/23 17:48:08    123s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:48:08    123s] |   64.74%|        0|   0.051|   0.000|   0:00:00.0| 3418.5M|
[03/23 17:48:08    123s] |   64.74%|        0|   0.051|   0.000|   0:00:00.0| 3423.1M|
[03/23 17:48:08    123s] |   64.71%|        6|   0.051|   0.000|   0:00:00.0| 3576.8M|
[03/23 17:48:08    123s] |   64.71%|        0|   0.051|   0.000|   0:00:00.0| 3576.8M|
[03/23 17:48:08    123s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/23 17:48:08    123s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/23 17:48:08    123s] |   64.71%|        0|   0.051|   0.000|   0:00:00.0| 3576.8M|
[03/23 17:48:08    123s] +---------+---------+--------+--------+------------+--------+
[03/23 17:48:08    123s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 64.71
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[03/23 17:48:08    123s] --------------------------------------------------------------
[03/23 17:48:08    123s] |                                   | Total     | Sequential |
[03/23 17:48:08    123s] --------------------------------------------------------------
[03/23 17:48:08    123s] | Num insts resized                 |       6  |       1    |
[03/23 17:48:08    123s] | Num insts undone                  |       0  |       0    |
[03/23 17:48:08    123s] | Num insts Downsized               |       6  |       1    |
[03/23 17:48:08    123s] | Num insts Samesized               |       0  |       0    |
[03/23 17:48:08    123s] | Num insts Upsized                 |       0  |       0    |
[03/23 17:48:08    123s] | Num multiple commits+uncommits    |       0  |       -    |
[03/23 17:48:08    123s] --------------------------------------------------------------
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] Number of times islegalLocAvaiable called = 30 skipped = 0, called in commitmove = 6, skipped in commitmove = 0
[03/23 17:48:08    123s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[03/23 17:48:08    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3576.8M, EPOCH TIME: 1679608088.330504
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:3576.8M, EPOCH TIME: 1679608088.336922
[03/23 17:48:08    123s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3576.8M, EPOCH TIME: 1679608088.338219
[03/23 17:48:08    123s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3576.8M, EPOCH TIME: 1679608088.338368
[03/23 17:48:08    123s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3576.8M, EPOCH TIME: 1679608088.341213
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:08    123s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:3576.8M, EPOCH TIME: 1679608088.358388
[03/23 17:48:08    123s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3576.8M, EPOCH TIME: 1679608088.358538
[03/23 17:48:08    123s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3576.8M, EPOCH TIME: 1679608088.360889
[03/23 17:48:08    123s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3576.8M, EPOCH TIME: 1679608088.361569
[03/23 17:48:08    123s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3576.8M, EPOCH TIME: 1679608088.361691
[03/23 17:48:08    123s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.026, REAL:0.023, MEM:3576.8M, EPOCH TIME: 1679608088.361812
[03/23 17:48:08    123s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.027, REAL:0.024, MEM:3576.8M, EPOCH TIME: 1679608088.361872
[03/23 17:48:08    123s] TDRefine: refinePlace mode is spiral
[03/23 17:48:08    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.13
[03/23 17:48:08    123s] OPERPROF: Starting RefinePlace at level 1, MEM:3576.8M, EPOCH TIME: 1679608088.362043
[03/23 17:48:08    123s] *** Starting refinePlace (0:02:04 mem=3576.8M) ***
[03/23 17:48:08    123s] Total net bbox length = 5.445e+04 (2.517e+04 2.928e+04) (ext = 2.162e+03)
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:08    123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3576.8M, EPOCH TIME: 1679608088.368115
[03/23 17:48:08    123s] Starting refinePlace ...
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] One DDP V2 for no tweak run.
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:48:08    123s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:48:08    123s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:48:08    123s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:48:08    123s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3576.8MB) @(0:02:04 - 0:02:04).
[03/23 17:48:08    123s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:48:08    123s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:48:08    123s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3576.8MB
[03/23 17:48:08    123s] Statistics of distance of Instance movement in refine placement:
[03/23 17:48:08    123s]   maximum (X+Y) =         0.00 um
[03/23 17:48:08    123s]   mean    (X+Y) =         0.00 um
[03/23 17:48:08    123s] Summary Report:
[03/23 17:48:08    123s] Instances move: 0 (out of 2590 movable)
[03/23 17:48:08    123s] Instances flipped: 0
[03/23 17:48:08    123s] Mean displacement: 0.00 um
[03/23 17:48:08    123s] Max displacement: 0.00 um 
[03/23 17:48:08    123s] Total instances moved : 0
[03/23 17:48:08    123s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.169, REAL:0.122, MEM:3576.8M, EPOCH TIME: 1679608088.489767
[03/23 17:48:08    123s] Total net bbox length = 5.445e+04 (2.517e+04 2.928e+04) (ext = 2.162e+03)
[03/23 17:48:08    123s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3576.8MB
[03/23 17:48:08    123s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3576.8MB) @(0:02:04 - 0:02:04).
[03/23 17:48:08    123s] *** Finished refinePlace (0:02:04 mem=3576.8M) ***
[03/23 17:48:08    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.13
[03/23 17:48:08    123s] OPERPROF: Finished RefinePlace at level 1, CPU:0.177, REAL:0.129, MEM:3576.8M, EPOCH TIME: 1679608088.491190
[03/23 17:48:08    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3576.8M, EPOCH TIME: 1679608088.501816
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3576.8M, EPOCH TIME: 1679608088.506971
[03/23 17:48:08    123s] *** maximum move = 0.00 um ***
[03/23 17:48:08    123s] *** Finished re-routing un-routed nets (3576.8M) ***
[03/23 17:48:08    123s] OPERPROF: Starting DPlace-Init at level 1, MEM:3576.8M, EPOCH TIME: 1679608088.516278
[03/23 17:48:08    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3576.8M, EPOCH TIME: 1679608088.521623
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:08    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:3576.8M, EPOCH TIME: 1679608088.543325
[03/23 17:48:08    123s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3576.8M, EPOCH TIME: 1679608088.543462
[03/23 17:48:08    123s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3576.8M, EPOCH TIME: 1679608088.546125
[03/23 17:48:08    123s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3576.8M, EPOCH TIME: 1679608088.546891
[03/23 17:48:08    123s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3576.8M, EPOCH TIME: 1679608088.547043
[03/23 17:48:08    123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:3576.8M, EPOCH TIME: 1679608088.547226
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3576.8M) ***
[03/23 17:48:08    123s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.20
[03/23 17:48:08    123s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.5 (1.2), totSession cpu/real = 0:02:03.9/0:04:07.8 (0.5), mem = 3576.8M
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] =============================================================================================
[03/23 17:48:08    123s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[03/23 17:48:08    123s] =============================================================================================
[03/23 17:48:08    123s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:08    123s] ---------------------------------------------------------------------------------------------
[03/23 17:48:08    123s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:48:08    123s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  47.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:08    123s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:00.2 /  0:00:00.4    1.9
[03/23 17:48:08    123s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.6 % )     0:00:00.2 /  0:00:00.4    2.2
[03/23 17:48:08    123s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ OptEval                ]     45   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.2    2.9
[03/23 17:48:08    123s] [ OptCommit              ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 17:48:08    123s] [ IncrDelayCalc          ]     19   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:48:08    123s] [ RefinePlace            ]      1   0:00:00.2  (  15.7 % )     0:00:00.2 /  0:00:00.3    1.3
[03/23 17:48:08    123s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:08    123s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    2.6
[03/23 17:48:08    123s] [ MISC                   ]          0:00:00.3  (  20.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:48:08    123s] ---------------------------------------------------------------------------------------------
[03/23 17:48:08    123s]  AreaOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 17:48:08    123s] ---------------------------------------------------------------------------------------------
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3415.5M, EPOCH TIME: 1679608088.567227
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.007, MEM:3144.3M, EPOCH TIME: 1679608088.573811
[03/23 17:48:08    123s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:08    123s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3144.25M, totSessionCpu=0:02:04).
[03/23 17:48:08    123s] postCtsLateCongRepair #1 0
[03/23 17:48:08    123s] postCtsLateCongRepair #1 0
[03/23 17:48:08    123s] postCtsLateCongRepair #1 0
[03/23 17:48:08    123s] postCtsLateCongRepair #1 0
[03/23 17:48:08    123s] Starting local wire reclaim
[03/23 17:48:08    123s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3144.3M, EPOCH TIME: 1679608088.601986
[03/23 17:48:08    123s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3144.3M, EPOCH TIME: 1679608088.602078
[03/23 17:48:08    123s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3144.3M, EPOCH TIME: 1679608088.602236
[03/23 17:48:08    123s] Processing tracks to init pin-track alignment.
[03/23 17:48:08    123s] z: 2, totalTracks: 1
[03/23 17:48:08    123s] z: 4, totalTracks: 1
[03/23 17:48:08    123s] z: 6, totalTracks: 1
[03/23 17:48:08    123s] z: 8, totalTracks: 1
[03/23 17:48:08    123s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:08    123s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3144.3M, EPOCH TIME: 1679608088.605403
[03/23 17:48:08    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:08    123s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.025, MEM:3145.0M, EPOCH TIME: 1679608088.630737
[03/23 17:48:08    123s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3145.0M, EPOCH TIME: 1679608088.630871
[03/23 17:48:08    123s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3145.0M, EPOCH TIME: 1679608088.633261
[03/23 17:48:08    123s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3145.0MB).
[03/23 17:48:08    123s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.031, REAL:0.032, MEM:3145.0M, EPOCH TIME: 1679608088.634072
[03/23 17:48:08    123s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.031, REAL:0.032, MEM:3145.0M, EPOCH TIME: 1679608088.634163
[03/23 17:48:08    123s] TDRefine: refinePlace mode is spiral
[03/23 17:48:08    123s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.14
[03/23 17:48:08    123s] OPERPROF:   Starting RefinePlace at level 2, MEM:3145.0M, EPOCH TIME: 1679608088.634336
[03/23 17:48:08    123s] *** Starting refinePlace (0:02:04 mem=3145.0M) ***
[03/23 17:48:08    123s] Total net bbox length = 5.445e+04 (2.517e+04 2.928e+04) (ext = 2.162e+03)
[03/23 17:48:08    123s] 
[03/23 17:48:08    123s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3145.0M, EPOCH TIME: 1679608088.642633
[03/23 17:48:08    123s] Starting refinePlace ...
[03/23 17:48:08    123s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:08    123s] One DDP V2 for no tweak run.
[03/23 17:48:08    123s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3145.0M, EPOCH TIME: 1679608088.645816
[03/23 17:48:08    124s] OPERPROF:         Starting spMPad at level 5, MEM:3145.0M, EPOCH TIME: 1679608088.649927
[03/23 17:48:08    124s] OPERPROF:           Starting spContextMPad at level 6, MEM:3145.0M, EPOCH TIME: 1679608088.650208
[03/23 17:48:08    124s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3145.0M, EPOCH TIME: 1679608088.650270
[03/23 17:48:08    124s] MP Top (2590): mp=1.050. U=0.644.
[03/23 17:48:08    124s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3145.0M, EPOCH TIME: 1679608088.650868
[03/23 17:48:08    124s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3145.0M, EPOCH TIME: 1679608088.651260
[03/23 17:48:08    124s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3145.0M, EPOCH TIME: 1679608088.651368
[03/23 17:48:08    124s] OPERPROF:             Starting InitSKP at level 7, MEM:3145.0M, EPOCH TIME: 1679608088.651806
[03/23 17:48:08    124s] no activity file in design. spp won't run.
[03/23 17:48:08    124s] no activity file in design. spp won't run.
[03/23 17:48:08    124s] Edge Data Id : 32236 / 4294967295
[03/23 17:48:08    124s] Data Id : 24552 / 4294967295
[03/23 17:48:08    124s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[03/23 17:48:08    124s] OPERPROF:             Finished InitSKP at level 7, CPU:0.368, REAL:0.214, MEM:3193.0M, EPOCH TIME: 1679608088.865687
[03/23 17:48:08    124s] Wait...
[03/23 17:48:08    124s] Timing cost in AAE based: 7112.4474861111366408
[03/23 17:48:08    124s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.395, REAL:0.227, MEM:3225.0M, EPOCH TIME: 1679608088.878622
[03/23 17:48:08    124s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.396, REAL:0.228, MEM:3225.0M, EPOCH TIME: 1679608088.878937
[03/23 17:48:08    124s] SKP cleared!
[03/23 17:48:08    124s] AAE Timing clean up.
[03/23 17:48:08    124s] Tweakage: fix icg 1, fix clk 0.
[03/23 17:48:08    124s] Tweakage: density cost 1, scale 0.4.
[03/23 17:48:08    124s] Tweakage: activity cost 0, scale 1.0.
[03/23 17:48:08    124s] Tweakage: timing cost on, scale 1.0.
[03/23 17:48:08    124s] OPERPROF:         Starting CoreOperation at level 5, MEM:3241.0M, EPOCH TIME: 1679608088.883232
[03/23 17:48:08    124s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3241.0M, EPOCH TIME: 1679608088.884665
[03/23 17:48:08    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    124s] Tweakage swap 93 pairs.
[03/23 17:48:09    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    124s] Tweakage swap 19 pairs.
[03/23 17:48:09    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    124s] Tweakage swap 12 pairs.
[03/23 17:48:09    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    124s] Tweakage swap 3 pairs.
[03/23 17:48:09    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    124s] Tweakage swap 2 pairs.
[03/23 17:48:09    124s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 31 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 4 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:09    125s] Tweakage swap 1 pairs.
[03/23 17:48:09    125s] Tweakage swap 0 pairs.
[03/23 17:48:10    125s] Tweakage swap 0 pairs.
[03/23 17:48:10    125s] Tweakage move 0 insts.
[03/23 17:48:10    125s] Tweakage move 82 insts.
[03/23 17:48:10    125s] Tweakage move 0 insts.
[03/23 17:48:10    125s] Tweakage move 29 insts.
[03/23 17:48:10    125s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.156, REAL:1.138, MEM:3241.0M, EPOCH TIME: 1679608090.022388
[03/23 17:48:10    125s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.157, REAL:1.139, MEM:3241.0M, EPOCH TIME: 1679608090.022561
[03/23 17:48:10    125s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.565, REAL:1.378, MEM:3145.0M, EPOCH TIME: 1679608090.023565
[03/23 17:48:10    125s] Move report: Congestion aware Tweak moves 271 insts, mean move: 6.19 um, max move: 69.60 um 
[03/23 17:48:10    125s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U27): (75.00, 93.40) --> (19.80, 107.80)
[03/23 17:48:10    125s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.6, real=0:00:02.0, mem=3145.0mb) @(0:02:04 - 0:02:06).
[03/23 17:48:10    125s] 
[03/23 17:48:10    125s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:48:10    125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:48:10    125s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:48:10    125s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:48:10    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3145.0MB) @(0:02:06 - 0:02:06).
[03/23 17:48:10    125s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:48:10    125s] Move report: Detail placement moves 271 insts, mean move: 6.19 um, max move: 69.60 um 
[03/23 17:48:10    125s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U27): (75.00, 93.40) --> (19.80, 107.80)
[03/23 17:48:10    125s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3145.0MB
[03/23 17:48:10    125s] Statistics of distance of Instance movement in refine placement:
[03/23 17:48:10    125s]   maximum (X+Y) =        69.60 um
[03/23 17:48:10    125s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U27) with max move: (75, 93.4) -> (19.8, 107.8)
[03/23 17:48:10    125s]   mean    (X+Y) =         6.19 um
[03/23 17:48:10    125s] Summary Report:
[03/23 17:48:10    125s] Instances move: 271 (out of 2590 movable)
[03/23 17:48:10    125s] Instances flipped: 0
[03/23 17:48:10    125s] Mean displacement: 6.19 um
[03/23 17:48:10    125s] Max displacement: 69.60 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U27) (75, 93.4) -> (19.8, 107.8)
[03/23 17:48:10    125s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR4BX1TR
[03/23 17:48:10    125s] Total instances moved : 271
[03/23 17:48:10    125s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.710, REAL:1.452, MEM:3145.0M, EPOCH TIME: 1679608090.094994
[03/23 17:48:10    125s] Total net bbox length = 5.403e+04 (2.494e+04 2.909e+04) (ext = 2.161e+03)
[03/23 17:48:10    125s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3145.0MB
[03/23 17:48:10    125s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=3145.0MB) @(0:02:04 - 0:02:06).
[03/23 17:48:10    125s] *** Finished refinePlace (0:02:06 mem=3145.0M) ***
[03/23 17:48:10    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.14
[03/23 17:48:10    125s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.720, REAL:1.462, MEM:3145.0M, EPOCH TIME: 1679608090.096484
[03/23 17:48:10    125s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3145.0M, EPOCH TIME: 1679608090.096569
[03/23 17:48:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:3145.0M, EPOCH TIME: 1679608090.102741
[03/23 17:48:10    125s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.761, REAL:1.501, MEM:3145.0M, EPOCH TIME: 1679608090.102880
[03/23 17:48:10    125s] eGR doReRoute: optGuide
[03/23 17:48:10    125s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3145.0M, EPOCH TIME: 1679608090.118341
[03/23 17:48:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] All LLGs are deleted
[03/23 17:48:10    125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:10    125s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3145.0M, EPOCH TIME: 1679608090.118602
[03/23 17:48:10    125s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3145.0M, EPOCH TIME: 1679608090.118691
[03/23 17:48:10    125s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3145.0M, EPOCH TIME: 1679608090.118869
[03/23 17:48:10    125s] {MMLU 0 22 2678}
[03/23 17:48:10    125s] ### Creating LA Mngr. totSessionCpu=0:02:06 mem=3145.0M
[03/23 17:48:10    125s] ### Creating LA Mngr, finished. totSessionCpu=0:02:06 mem=3145.0M
[03/23 17:48:10    125s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:10    125s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:10    125s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      ================== Layers ==================
[03/23 17:48:10    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:10    125s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:48:10    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:10    125s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:48:10    125s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:48:10    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:10    125s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:48:10    125s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:10    125s] (I)      Started Import and model ( Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:10    125s] (I)      == Non-default Options ==
[03/23 17:48:10    125s] (I)      Maximum routing layer                              : 4
[03/23 17:48:10    125s] (I)      Number of threads                                  : 6
[03/23 17:48:10    125s] (I)      Method to set GCell size                           : row
[03/23 17:48:10    125s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:48:10    125s] (I)      Use row-based GCell size
[03/23 17:48:10    125s] (I)      Use row-based GCell align
[03/23 17:48:10    125s] (I)      layer 0 area = 89000
[03/23 17:48:10    125s] (I)      layer 1 area = 120000
[03/23 17:48:10    125s] (I)      layer 2 area = 120000
[03/23 17:48:10    125s] (I)      layer 3 area = 120000
[03/23 17:48:10    125s] (I)      GCell unit size   : 3600
[03/23 17:48:10    125s] (I)      GCell multiplier  : 1
[03/23 17:48:10    125s] (I)      GCell row height  : 3600
[03/23 17:48:10    125s] (I)      Actual row height : 3600
[03/23 17:48:10    125s] (I)      GCell align ref   : 7000 7000
[03/23 17:48:10    125s] [NR-eGR] Track table information for default rule: 
[03/23 17:48:10    125s] [NR-eGR] M1 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] M2 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] M3 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] M4 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] M5 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] M6 has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] MQ has single uniform track structure
[03/23 17:48:10    125s] [NR-eGR] LM has single uniform track structure
[03/23 17:48:10    125s] (I)      ============== Default via ===============
[03/23 17:48:10    125s] (I)      +---+------------------+-----------------+
[03/23 17:48:10    125s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:48:10    125s] (I)      +---+------------------+-----------------+
[03/23 17:48:10    125s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:48:10    125s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:48:10    125s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:48:10    125s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:48:10    125s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:48:10    125s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:48:10    125s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:48:10    125s] (I)      +---+------------------+-----------------+
[03/23 17:48:10    125s] [NR-eGR] Read 2964 PG shapes
[03/23 17:48:10    125s] [NR-eGR] Read 0 clock shapes
[03/23 17:48:10    125s] [NR-eGR] Read 0 other shapes
[03/23 17:48:10    125s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:48:10    125s] [NR-eGR] #Instance Blockages : 0
[03/23 17:48:10    125s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:48:10    125s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:48:10    125s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:48:10    125s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:48:10    125s] [NR-eGR] #Other Blockages    : 0
[03/23 17:48:10    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:48:10    125s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:48:10    125s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:48:10    125s] (I)      early_global_route_priority property id does not exist.
[03/23 17:48:10    125s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:48:10    125s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:48:10    125s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:48:10    125s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:48:10    125s] (I)      Number of ignored nets                =     22
[03/23 17:48:10    125s] (I)      Number of connected nets              =      0
[03/23 17:48:10    125s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:48:10    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:48:10    125s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:48:10    125s] (I)      Ndr track 0 does not exist
[03/23 17:48:10    125s] (I)      Ndr track 0 does not exist
[03/23 17:48:10    125s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:48:10    125s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:48:10    125s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:48:10    125s] (I)      Site width          :   400  (dbu)
[03/23 17:48:10    125s] (I)      Row height          :  3600  (dbu)
[03/23 17:48:10    125s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:48:10    125s] (I)      GCell width         :  3600  (dbu)
[03/23 17:48:10    125s] (I)      GCell height        :  3600  (dbu)
[03/23 17:48:10    125s] (I)      Grid                :    55    83     4
[03/23 17:48:10    125s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:48:10    125s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:48:10    125s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:48:10    125s] (I)      Default wire width  :   160   200   200   200
[03/23 17:48:10    125s] (I)      Default wire space  :   160   200   200   200
[03/23 17:48:10    125s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:48:10    125s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:48:10    125s] (I)      First track coord   :   400   400   400   400
[03/23 17:48:10    125s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:48:10    125s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:48:10    125s] (I)      Num of masks        :     1     1     1     1
[03/23 17:48:10    125s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:48:10    125s] (I)      --------------------------------------------------------
[03/23 17:48:10    125s] 
[03/23 17:48:10    125s] [NR-eGR] ============ Routing rule table ============
[03/23 17:48:10    125s] [NR-eGR] Rule id: 0  Nets: 2656
[03/23 17:48:10    125s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:48:10    125s] (I)                    Layer    2    3    4 
[03/23 17:48:10    125s] (I)                    Pitch  400  400  400 
[03/23 17:48:10    125s] (I)             #Used tracks    1    1    1 
[03/23 17:48:10    125s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:10    125s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:48:10    125s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:48:10    125s] (I)                    Layer    2    3    4 
[03/23 17:48:10    125s] (I)                    Pitch  800  800  800 
[03/23 17:48:10    125s] (I)             #Used tracks    2    2    2 
[03/23 17:48:10    125s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:10    125s] [NR-eGR] ========================================
[03/23 17:48:10    125s] [NR-eGR] 
[03/23 17:48:10    125s] (I)      =============== Blocked Tracks ===============
[03/23 17:48:10    125s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:10    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:48:10    125s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:10    125s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:48:10    125s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:48:10    125s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:48:10    125s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:48:10    125s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:10    125s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      Reset routing kernel
[03/23 17:48:10    125s] (I)      Started Global Routing ( Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      totalPins=8737  totalGlobalPin=8276 (94.72%)
[03/23 17:48:10    125s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:48:10    125s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1a Route ============
[03/23 17:48:10    125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[03/23 17:48:10    125s] (I)      Usage: 15732 = (7219 H, 8513 V) = (26.69% H, 12.98% V) = (2.599e+04um H, 3.065e+04um V)
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1b Route ============
[03/23 17:48:10    125s] (I)      Usage: 15748 = (7218 H, 8530 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:10    125s] (I)      Overflow of layer group 1: 14.46% H + 0.56% V. EstWL: 5.669280e+04um
[03/23 17:48:10    125s] (I)      Congestion metric : 14.46%H 0.56%V, 15.02%HV
[03/23 17:48:10    125s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1c Route ============
[03/23 17:48:10    125s] (I)      Level2 Grid: 11 x 17
[03/23 17:48:10    125s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1d Route ============
[03/23 17:48:10    125s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1e Route ============
[03/23 17:48:10    125s] (I)      Usage: 15795 = (7223 H, 8572 V) = (26.70% H, 13.07% V) = (2.600e+04um H, 3.086e+04um V)
[03/23 17:48:10    125s] [NR-eGR] Early Global Route overflow of layer group 1: 14.51% H + 0.56% V. EstWL: 5.686200e+04um
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] (I)      ============  Phase 1l Route ============
[03/23 17:48:10    125s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:48:10    125s] (I)      Layer  2:      36807     12705        61         387       40203    ( 0.95%) 
[03/23 17:48:10    125s] (I)      Layer  3:      28011      9260       448         432       39906    ( 1.07%) 
[03/23 17:48:10    125s] (I)      Layer  4:      29965      3349        12         468       40122    ( 1.15%) 
[03/23 17:48:10    125s] (I)      Total:         94783     25314       521        1287      120231    ( 1.06%) 
[03/23 17:48:10    125s] (I)      
[03/23 17:48:10    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:48:10    125s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:48:10    125s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:48:10    125s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:48:10    125s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:10    125s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:48:10    125s] [NR-eGR]      M2 ( 2)        33( 0.74%)         2( 0.04%)         0( 0.00%)   ( 0.78%) 
[03/23 17:48:10    125s] [NR-eGR]      M3 ( 3)       230( 5.19%)        39( 0.88%)         1( 0.02%)   ( 6.09%) 
[03/23 17:48:10    125s] [NR-eGR]      M4 ( 4)        10( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[03/23 17:48:10    125s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:10    125s] [NR-eGR]        Total       273( 2.04%)        41( 0.31%)         1( 0.01%)   ( 2.36%) 
[03/23 17:48:10    125s] [NR-eGR] 
[03/23 17:48:10    125s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:48:10    125s] [NR-eGR] Overflow after Early Global Route 5.97% H + 0.22% V
[03/23 17:48:10    125s] (I)      ============= Track Assignment ============
[03/23 17:48:10    125s] (I)      Started Track Assignment (6T) ( Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/23 17:48:10    125s] (I)      Run Multi-thread track assignment
[03/23 17:48:10    125s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] (I)      Started Export ( Curr Mem: 3144.99 MB )
[03/23 17:48:10    125s] [NR-eGR]             Length (um)   Vias 
[03/23 17:48:10    125s] [NR-eGR] -------------------------------
[03/23 17:48:10    125s] [NR-eGR]  M1  (1H)             0   9440 
[03/23 17:48:10    125s] [NR-eGR]  M2  (2V)         28052  13485 
[03/23 17:48:10    125s] [NR-eGR]  M3  (3H)         29932   1441 
[03/23 17:48:10    125s] [NR-eGR]  M4  (4V)         10041      0 
[03/23 17:48:10    125s] [NR-eGR]  M5  (5H)             0      0 
[03/23 17:48:10    125s] [NR-eGR]  M6  (6V)             0      0 
[03/23 17:48:10    125s] [NR-eGR]  MQ  (7H)             0      0 
[03/23 17:48:10    125s] [NR-eGR]  LM  (8V)             0      0 
[03/23 17:48:10    125s] [NR-eGR] -------------------------------
[03/23 17:48:10    125s] [NR-eGR]      Total        68025  24366 
[03/23 17:48:10    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:48:10    125s] [NR-eGR] Total half perimeter of net bounding box: 54031um
[03/23 17:48:10    125s] [NR-eGR] Total length: 68025um, number of vias: 24366
[03/23 17:48:10    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:48:10    125s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/23 17:48:10    125s] [NR-eGR] --------------------------------------------------------------------------
[03/23 17:48:10    126s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3119.27 MB )
[03/23 17:48:10    126s] Saved RC grid cleaned up.
[03/23 17:48:10    126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.23 sec, Curr Mem: 3068.27 MB )
[03/23 17:48:10    126s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:48:10    126s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:48:10    126s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:48:10    126s] (I)       Early Global Route kernel                   100.00%  96.66 sec  96.88 sec  0.23 sec  0.29 sec 
[03/23 17:48:10    126s] (I)       +-Import and model                           16.92%  96.67 sec  96.71 sec  0.04 sec  0.03 sec 
[03/23 17:48:10    126s] (I)       | +-Create place DB                           4.35%  96.67 sec  96.68 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | +-Import place data                       4.28%  96.67 sec  96.68 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read instances and placement          1.58%  96.67 sec  96.67 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read nets                             2.54%  96.67 sec  96.68 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | +-Create route DB                           7.13%  96.68 sec  96.70 sec  0.02 sec  0.02 sec 
[03/23 17:48:10    126s] (I)       | | +-Import route data (6T)                  6.89%  96.68 sec  96.70 sec  0.02 sec  0.02 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.12%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read routing blockages              0.00%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read instance blockages             0.21%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read PG blockages                   0.15%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read clock blockages                0.04%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read other blockages                0.03%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read halo blockages                 0.01%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Read boundary cut boxes             0.00%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read blackboxes                       0.02%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read prerouted                        0.95%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read unlegalized nets                 0.13%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Read nets                             0.37%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Set up via pillars                    0.02%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Initialize 3D grid graph              0.03%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Model blockage capacity               0.90%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Initialize 3D capacity              0.78%  96.69 sec  96.69 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Read aux data                             0.00%  96.70 sec  96.70 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Others data preparation                   0.09%  96.70 sec  96.70 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Create route kernel                       4.78%  96.70 sec  96.71 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       +-Global Routing                             20.33%  96.71 sec  96.75 sec  0.05 sec  0.08 sec 
[03/23 17:48:10    126s] (I)       | +-Initialization                            0.40%  96.71 sec  96.71 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Net group 1                              18.26%  96.71 sec  96.75 sec  0.04 sec  0.07 sec 
[03/23 17:48:10    126s] (I)       | | +-Generate topology (6T)                  1.02%  96.71 sec  96.71 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1a                                3.30%  96.71 sec  96.72 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | | +-Pattern routing (6T)                  2.26%  96.71 sec  96.72 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.39%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Add via demand to 2D                  0.33%  96.72 sec  96.72 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1b                                1.90%  96.72 sec  96.72 sec  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | | +-Monotonic routing (6T)                1.67%  96.72 sec  96.72 sec  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1c                                1.64%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Two level Routing                     1.53%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Two Level Routing (Regular)         0.75%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Two Level Routing (Strong)          0.57%  96.73 sec  96.73 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1d                                2.52%  96.73 sec  96.73 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | | +-Detoured routing (6T)                 2.38%  96.73 sec  96.73 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1e                                0.90%  96.74 sec  96.74 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | +-Route legalization                    0.73%  96.74 sec  96.74 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | | | +-Legalize Blockage Violations        0.65%  96.74 sec  96.74 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | | +-Phase 1l                                5.48%  96.74 sec  96.75 sec  0.01 sec  0.04 sec 
[03/23 17:48:10    126s] (I)       | | | +-Layer assignment (6T)                 5.31%  96.74 sec  96.75 sec  0.01 sec  0.03 sec 
[03/23 17:48:10    126s] (I)       | +-Clean cong LA                             0.00%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       +-Export 3D cong map                          0.40%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Export 2D cong map                        0.16%  96.75 sec  96.75 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       +-Extract Global 3D Wires                     0.23%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       +-Track Assignment (6T)                       5.61%  96.76 sec  96.77 sec  0.01 sec  0.04 sec 
[03/23 17:48:10    126s] (I)       | +-Initialization                            0.07%  96.76 sec  96.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Track Assignment Kernel                   5.28%  96.76 sec  96.77 sec  0.01 sec  0.03 sec 
[03/23 17:48:10    126s] (I)       | +-Free Memory                               0.00%  96.77 sec  96.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       +-Export                                     42.14%  96.77 sec  96.87 sec  0.10 sec  0.11 sec 
[03/23 17:48:10    126s] (I)       | +-Export DB wires                           4.18%  96.77 sec  96.78 sec  0.01 sec  0.02 sec 
[03/23 17:48:10    126s] (I)       | | +-Export all nets (6T)                    3.04%  96.77 sec  96.78 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | | +-Set wire vias (6T)                      0.72%  96.78 sec  96.78 sec  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)       | +-Report wirelength                         5.29%  96.78 sec  96.79 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | +-Update net boxes                          1.11%  96.79 sec  96.80 sec  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)       | +-Update timing                            31.21%  96.80 sec  96.87 sec  0.07 sec  0.07 sec 
[03/23 17:48:10    126s] (I)       +-Postprocess design                          6.11%  96.87 sec  96.88 sec  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)      ======================= Summary by functions ========================
[03/23 17:48:10    126s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:48:10    126s] (I)      ---------------------------------------------------------------------
[03/23 17:48:10    126s] (I)        0  Early Global Route kernel           100.00%  0.23 sec  0.29 sec 
[03/23 17:48:10    126s] (I)        1  Export                               42.14%  0.10 sec  0.11 sec 
[03/23 17:48:10    126s] (I)        1  Global Routing                       20.33%  0.05 sec  0.08 sec 
[03/23 17:48:10    126s] (I)        1  Import and model                     16.92%  0.04 sec  0.03 sec 
[03/23 17:48:10    126s] (I)        1  Postprocess design                    6.11%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        1  Track Assignment (6T)                 5.61%  0.01 sec  0.04 sec 
[03/23 17:48:10    126s] (I)        1  Export 3D cong map                    0.40%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Update timing                        31.21%  0.07 sec  0.07 sec 
[03/23 17:48:10    126s] (I)        2  Net group 1                          18.26%  0.04 sec  0.07 sec 
[03/23 17:48:10    126s] (I)        2  Create route DB                       7.13%  0.02 sec  0.02 sec 
[03/23 17:48:10    126s] (I)        2  Report wirelength                     5.29%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        2  Track Assignment Kernel               5.28%  0.01 sec  0.03 sec 
[03/23 17:48:10    126s] (I)        2  Create route kernel                   4.78%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        2  Create place DB                       4.35%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        2  Export DB wires                       4.18%  0.01 sec  0.02 sec 
[03/23 17:48:10    126s] (I)        2  Update net boxes                      1.11%  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        2  Initialization                        0.47%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Export 2D cong map                    0.16%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        3  Import route data (6T)                6.89%  0.02 sec  0.02 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1l                              5.48%  0.01 sec  0.04 sec 
[03/23 17:48:10    126s] (I)        3  Import place data                     4.28%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1a                              3.30%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        3  Export all nets (6T)                  3.04%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1d                              2.52%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1b                              1.90%  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1c                              1.64%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        3  Generate topology (6T)                1.02%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        3  Phase 1e                              0.90%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        3  Set wire vias (6T)                    0.72%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Layer assignment (6T)                 5.31%  0.01 sec  0.03 sec 
[03/23 17:48:10    126s] (I)        4  Read nets                             2.91%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        4  Detoured routing (6T)                 2.38%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        4  Pattern routing (6T)                  2.26%  0.01 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        4  Monotonic routing (6T)                1.67%  0.00 sec  0.01 sec 
[03/23 17:48:10    126s] (I)        4  Read instances and placement          1.58%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Two level Routing                     1.53%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Read blockages ( Layer 2-4 )          1.12%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Read prerouted                        0.95%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Model blockage capacity               0.90%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Route legalization                    0.73%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Pattern Routing Avoiding Blockages    0.39%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Add via demand to 2D                  0.33%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Initialize 3D capacity                0.78%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Two Level Routing (Regular)           0.75%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Legalize Blockage Violations          0.65%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Two Level Routing (Strong)            0.57%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read PG blockages                     0.15%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:48:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:10    126s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:10    126s] Extraction called for design 'PE_top' of instances=2611 and nets=2680 using extraction engine 'preRoute' .
[03/23 17:48:10    126s] PreRoute RC Extraction called for design PE_top.
[03/23 17:48:10    126s] RC Extraction called in multi-corner(1) mode.
[03/23 17:48:10    126s] RCMode: PreRoute
[03/23 17:48:10    126s]       RC Corner Indexes            0   
[03/23 17:48:10    126s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:48:10    126s] Resistance Scaling Factor    : 1.00000 
[03/23 17:48:10    126s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:48:10    126s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:48:10    126s] Shrink Factor                : 1.00000
[03/23 17:48:10    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:48:10    126s] Using Quantus QRC technology file ...
[03/23 17:48:10    126s] 
[03/23 17:48:10    126s] Trim Metal Layers:
[03/23 17:48:10    126s] LayerId::1 widthSet size::1
[03/23 17:48:10    126s] LayerId::2 widthSet size::1
[03/23 17:48:10    126s] LayerId::3 widthSet size::1
[03/23 17:48:10    126s] LayerId::4 widthSet size::1
[03/23 17:48:10    126s] LayerId::5 widthSet size::1
[03/23 17:48:10    126s] LayerId::6 widthSet size::1
[03/23 17:48:10    126s] LayerId::7 widthSet size::1
[03/23 17:48:10    126s] LayerId::8 widthSet size::1
[03/23 17:48:10    126s] Updating RC grid for preRoute extraction ...
[03/23 17:48:10    126s] eee: pegSigSF::1.070000
[03/23 17:48:10    126s] Initializing multi-corner resistance tables ...
[03/23 17:48:10    126s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:48:10    126s] eee: l::2 avDens::0.165645 usedTrk::805.032500 availTrk::4860.000000 sigTrk::805.032500
[03/23 17:48:10    126s] eee: l::3 avDens::0.181184 usedTrk::880.552498 availTrk::4860.000000 sigTrk::880.552498
[03/23 17:48:10    126s] eee: l::4 avDens::0.061905 usedTrk::300.857776 availTrk::4860.000000 sigTrk::300.857776
[03/23 17:48:10    126s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:10    126s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:10    126s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:10    126s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:10    126s] {RT rc-typ 0 4 4 0}
[03/23 17:48:10    126s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.138306 aWlH=0.000000 lMod=0 pMax=0.814800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:48:10    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3068.266M)
[03/23 17:48:10    126s] Compute RC Scale Done ...
[03/23 17:48:10    126s] OPERPROF: Starting HotSpotCal at level 1, MEM:3087.3M, EPOCH TIME: 1679608090.492440
[03/23 17:48:10    126s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:10    126s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:48:10    126s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:10    126s] [hotspot] | normalized |          2.00 |          8.00 |
[03/23 17:48:10    126s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:10    126s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:10    126s] [hotspot] max/total 2.00/8.00, big hotspot (>10) total 0.00
[03/23 17:48:10    126s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] |  2  |   118.60    46.60   133.00    61.00 |        1.00   |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] |  3  |    75.40   118.60    89.80   133.00 |        1.00   |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] |  4  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:48:10    126s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:10    126s] Top 5 hotspots total area: 6.00
[03/23 17:48:10    126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.007, MEM:3087.3M, EPOCH TIME: 1679608090.499204
[03/23 17:48:10    126s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/23 17:48:10    126s] Begin: GigaOpt Route Type Constraints Refinement
[03/23 17:48:10    126s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:06.2/0:04:09.8 (0.5), mem = 3087.3M
[03/23 17:48:10    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.21
[03/23 17:48:10    126s] ### Creating RouteCongInterface, started
[03/23 17:48:10    126s] 
[03/23 17:48:10    126s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/23 17:48:10    126s] 
[03/23 17:48:10    126s] #optDebug: {0, 1.000}
[03/23 17:48:10    126s] ### Creating RouteCongInterface, finished
[03/23 17:48:10    126s] Updated routing constraints on 0 nets.
[03/23 17:48:10    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.21
[03/23 17:48:10    126s] Bottom Preferred Layer:
[03/23 17:48:10    126s] +-----------+------------+----------+
[03/23 17:48:10    126s] |   Layer   |    CLK     |   Rule   |
[03/23 17:48:10    126s] +-----------+------------+----------+
[03/23 17:48:10    126s] | M3 (z=3)  |         22 | default  |
[03/23 17:48:10    126s] +-----------+------------+----------+
[03/23 17:48:10    126s] Via Pillar Rule:
[03/23 17:48:10    126s]     None
[03/23 17:48:10    126s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:02:06.2/0:04:09.8 (0.5), mem = 3087.3M
[03/23 17:48:10    126s] 
[03/23 17:48:10    126s] =============================================================================================
[03/23 17:48:10    126s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[03/23 17:48:10    126s] =============================================================================================
[03/23 17:48:10    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:10    126s] ---------------------------------------------------------------------------------------------
[03/23 17:48:10    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  64.7 % )     0:00:00.0 /  0:00:00.0    1.7
[03/23 17:48:10    126s] [ MISC                   ]          0:00:00.0  (  35.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:10    126s] ---------------------------------------------------------------------------------------------
[03/23 17:48:10    126s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:48:10    126s] ---------------------------------------------------------------------------------------------
[03/23 17:48:10    126s] 
[03/23 17:48:10    126s] End: GigaOpt Route Type Constraints Refinement
[03/23 17:48:10    126s] skip EGR on cluster skew clock nets.
[03/23 17:48:10    126s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:48:10    126s] #################################################################################
[03/23 17:48:10    126s] # Design Stage: PreRoute
[03/23 17:48:10    126s] # Design Name: PE_top
[03/23 17:48:10    126s] # Design Mode: 130nm
[03/23 17:48:10    126s] # Analysis Mode: MMMC OCV 
[03/23 17:48:10    126s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:48:10    126s] # Signoff Settings: SI Off 
[03/23 17:48:10    126s] #################################################################################
[03/23 17:48:10    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 3110.7M, InitMEM = 3110.7M)
[03/23 17:48:10    126s] Calculate early delays in OCV mode...
[03/23 17:48:10    126s] Calculate late delays in OCV mode...
[03/23 17:48:10    126s] Start delay calculation (fullDC) (6 T). (MEM=3110.69)
[03/23 17:48:10    126s] End AAE Lib Interpolated Model. (MEM=3130.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:10    127s] Total number of fetched objects 2678
[03/23 17:48:10    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:10    127s] End delay calculation. (MEM=3369.05 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:48:10    127s] End delay calculation (fullDC). (MEM=3369.05 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 17:48:10    127s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3369.0M) ***
[03/23 17:48:11    127s] Begin: GigaOpt postEco DRV Optimization
[03/23 17:48:11    127s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/23 17:48:11    127s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:07.3/0:04:10.3 (0.5), mem = 3377.0M
[03/23 17:48:11    127s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:11    127s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:11    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.22
[03/23 17:48:11    127s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:11    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=3377.0M
[03/23 17:48:11    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:3377.0M, EPOCH TIME: 1679608091.009846
[03/23 17:48:11    127s] Processing tracks to init pin-track alignment.
[03/23 17:48:11    127s] z: 2, totalTracks: 1
[03/23 17:48:11    127s] z: 4, totalTracks: 1
[03/23 17:48:11    127s] z: 6, totalTracks: 1
[03/23 17:48:11    127s] z: 8, totalTracks: 1
[03/23 17:48:11    127s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:11    127s] All LLGs are deleted
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3377.0M, EPOCH TIME: 1679608091.012473
[03/23 17:48:11    127s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3377.0M, EPOCH TIME: 1679608091.012666
[03/23 17:48:11    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3377.0M, EPOCH TIME: 1679608091.013148
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3473.0M, EPOCH TIME: 1679608091.015887
[03/23 17:48:11    127s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:11    127s] Core basic site is IBM13SITE
[03/23 17:48:11    127s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3473.0M, EPOCH TIME: 1679608091.024004
[03/23 17:48:11    127s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:48:11    127s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:48:11    127s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.005, MEM:3505.0M, EPOCH TIME: 1679608091.028625
[03/23 17:48:11    127s] Fast DP-INIT is on for default
[03/23 17:48:11    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:48:11    127s] Atter site array init, number of instance map data is 0.
[03/23 17:48:11    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.014, MEM:3505.0M, EPOCH TIME: 1679608091.030215
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:11    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.020, MEM:3409.0M, EPOCH TIME: 1679608091.032708
[03/23 17:48:11    127s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3409.0M, EPOCH TIME: 1679608091.032833
[03/23 17:48:11    127s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3409.0M, EPOCH TIME: 1679608091.036057
[03/23 17:48:11    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3409.0MB).
[03/23 17:48:11    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.027, MEM:3409.0M, EPOCH TIME: 1679608091.036647
[03/23 17:48:11    127s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:11    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=3409.0M
[03/23 17:48:11    127s] ### Creating RouteCongInterface, started
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] #optDebug: {0, 1.000}
[03/23 17:48:11    127s] ### Creating RouteCongInterface, finished
[03/23 17:48:11    127s] ### Creating LA Mngr. totSessionCpu=0:02:07 mem=3409.0M
[03/23 17:48:11    127s] ### Creating LA Mngr, finished. totSessionCpu=0:02:07 mem=3409.0M
[03/23 17:48:11    127s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:48:11    127s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:48:11    127s] [GPS-DRV] maxLocalDensity: 0.98
[03/23 17:48:11    127s] [GPS-DRV] All active and enabled setup views
[03/23 17:48:11    127s] [GPS-DRV]     setupAnalysis
[03/23 17:48:11    127s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:48:11    127s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:48:11    127s] [GPS-DRV] maxFanoutLoad on
[03/23 17:48:11    127s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/23 17:48:11    127s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:48:11    127s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/23 17:48:11    127s] [GPS-DRV] timing-driven DRV settings
[03/23 17:48:11    127s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:48:11    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3567.4M, EPOCH TIME: 1679608091.301612
[03/23 17:48:11    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3567.4M, EPOCH TIME: 1679608091.301734
[03/23 17:48:11    127s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:11    127s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:11    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:48:11    127s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/23 17:48:11    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:48:11    127s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:48:11    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:48:11    127s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:48:11    127s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:48:11    127s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:48:11    127s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 64.71%|          |         |
[03/23 17:48:11    127s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:48:11    127s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:48:11    127s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:48:11    127s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 64.71%| 0:00:00.0|  3567.4M|
[03/23 17:48:11    127s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3567.4M) ***
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] Total-nets :: 2678, Stn-nets :: 0, ratio :: 0 %, Total-len 68025, Stn-len 0
[03/23 17:48:11    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3407.6M, EPOCH TIME: 1679608091.357825
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.009, MEM:3152.3M, EPOCH TIME: 1679608091.367236
[03/23 17:48:11    127s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:11    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.22
[03/23 17:48:11    127s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:02:07.8/0:04:10.6 (0.5), mem = 3152.3M
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] =============================================================================================
[03/23 17:48:11    127s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[03/23 17:48:11    127s] =============================================================================================
[03/23 17:48:11    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:11    127s] ---------------------------------------------------------------------------------------------
[03/23 17:48:11    127s] [ SlackTraversorInit     ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.1    2.9
[03/23 17:48:11    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:11    127s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:48:11    127s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:11    127s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:48:11    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:11    127s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 17:48:11    127s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:11    127s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:11    127s] [ MISC                   ]          0:00:00.3  (  70.6 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 17:48:11    127s] ---------------------------------------------------------------------------------------------
[03/23 17:48:11    127s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 17:48:11    127s] ---------------------------------------------------------------------------------------------
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] End: GigaOpt postEco DRV Optimization
[03/23 17:48:11    127s] **INFO: Flow update: Design timing is met.
[03/23 17:48:11    127s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:48:11    127s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3152.3M, EPOCH TIME: 1679608091.371469
[03/23 17:48:11    127s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3152.3M, EPOCH TIME: 1679608091.371582
[03/23 17:48:11    127s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3152.3M, EPOCH TIME: 1679608091.371732
[03/23 17:48:11    127s] Processing tracks to init pin-track alignment.
[03/23 17:48:11    127s] z: 2, totalTracks: 1
[03/23 17:48:11    127s] z: 4, totalTracks: 1
[03/23 17:48:11    127s] z: 6, totalTracks: 1
[03/23 17:48:11    127s] z: 8, totalTracks: 1
[03/23 17:48:11    127s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:11    127s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3152.3M, EPOCH TIME: 1679608091.376582
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:11    127s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.024, MEM:3153.0M, EPOCH TIME: 1679608091.400337
[03/23 17:48:11    127s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3153.0M, EPOCH TIME: 1679608091.400501
[03/23 17:48:11    127s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3153.0M, EPOCH TIME: 1679608091.402584
[03/23 17:48:11    127s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3153.0MB).
[03/23 17:48:11    127s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.031, MEM:3153.0M, EPOCH TIME: 1679608091.403047
[03/23 17:48:11    127s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.032, MEM:3153.0M, EPOCH TIME: 1679608091.403103
[03/23 17:48:11    127s] TDRefine: refinePlace mode is spiral
[03/23 17:48:11    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.15
[03/23 17:48:11    127s] OPERPROF:   Starting RefinePlace at level 2, MEM:3153.0M, EPOCH TIME: 1679608091.403274
[03/23 17:48:11    127s] *** Starting refinePlace (0:02:08 mem=3153.0M) ***
[03/23 17:48:11    127s] Total net bbox length = 5.403e+04 (2.494e+04 2.909e+04) (ext = 2.161e+03)
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:11    127s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:11    127s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] Starting Small incrNP...
[03/23 17:48:11    127s] User Input Parameters:
[03/23 17:48:11    127s] - Congestion Driven    : Off
[03/23 17:48:11    127s] - Timing Driven        : Off
[03/23 17:48:11    127s] - Area-Violation Based : Off
[03/23 17:48:11    127s] - Start Rollback Level : -5
[03/23 17:48:11    127s] - Legalized            : On
[03/23 17:48:11    127s] - Window Based         : Off
[03/23 17:48:11    127s] - eDen incr mode       : Off
[03/23 17:48:11    127s] - Small incr mode      : On
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3153.0M, EPOCH TIME: 1679608091.408605
[03/23 17:48:11    127s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3153.0M, EPOCH TIME: 1679608091.409048
[03/23 17:48:11    127s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.003, MEM:3153.0M, EPOCH TIME: 1679608091.411787
[03/23 17:48:11    127s] default core: bins with density > 0.750 = 10.42 % ( 5 / 48 )
[03/23 17:48:11    127s] Density distribution unevenness ratio = 8.001%
[03/23 17:48:11    127s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.003, MEM:3153.0M, EPOCH TIME: 1679608091.412001
[03/23 17:48:11    127s] cost 0.845183, thresh 1.000000
[03/23 17:48:11    127s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3153.0M)
[03/23 17:48:11    127s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:48:11    127s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3153.0M, EPOCH TIME: 1679608091.412398
[03/23 17:48:11    127s] Starting refinePlace ...
[03/23 17:48:11    127s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:11    127s] One DDP V2 for no tweak run.
[03/23 17:48:11    127s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:11    127s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3217.0M, EPOCH TIME: 1679608091.421739
[03/23 17:48:11    127s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:48:11    127s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3217.0M, EPOCH TIME: 1679608091.421881
[03/23 17:48:11    127s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3217.0M, EPOCH TIME: 1679608091.422004
[03/23 17:48:11    127s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3217.0M, EPOCH TIME: 1679608091.422082
[03/23 17:48:11    127s] DDP markSite nrRow 79 nrJob 79
[03/23 17:48:11    127s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3217.0M, EPOCH TIME: 1679608091.422213
[03/23 17:48:11    127s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3217.0M, EPOCH TIME: 1679608091.422305
[03/23 17:48:11    127s]   Spread Effort: high, pre-route mode, useDDP on.
[03/23 17:48:11    127s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3153.0MB) @(0:02:08 - 0:02:08).
[03/23 17:48:11    127s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:48:11    127s] wireLenOptFixPriorityInst 716 inst fixed
[03/23 17:48:11    127s] 
[03/23 17:48:11    127s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:48:11    127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:48:11    127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:48:11    127s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:48:11    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3153.0MB) @(0:02:08 - 0:02:08).
[03/23 17:48:11    127s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:48:11    127s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:48:11    127s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3153.0MB
[03/23 17:48:11    127s] Statistics of distance of Instance movement in refine placement:
[03/23 17:48:11    127s]   maximum (X+Y) =         0.00 um
[03/23 17:48:11    127s]   mean    (X+Y) =         0.00 um
[03/23 17:48:11    127s] Summary Report:
[03/23 17:48:11    127s] Instances move: 0 (out of 2590 movable)
[03/23 17:48:11    127s] Instances flipped: 0
[03/23 17:48:11    127s] Mean displacement: 0.00 um
[03/23 17:48:11    127s] Max displacement: 0.00 um 
[03/23 17:48:11    127s] Total instances moved : 0
[03/23 17:48:11    127s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.175, REAL:0.123, MEM:3153.0M, EPOCH TIME: 1679608091.535290
[03/23 17:48:11    127s] Total net bbox length = 5.403e+04 (2.494e+04 2.909e+04) (ext = 2.161e+03)
[03/23 17:48:11    127s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3153.0MB
[03/23 17:48:11    127s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3153.0MB) @(0:02:08 - 0:02:08).
[03/23 17:48:11    127s] *** Finished refinePlace (0:02:08 mem=3153.0M) ***
[03/23 17:48:11    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.15
[03/23 17:48:11    127s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.186, REAL:0.134, MEM:3153.0M, EPOCH TIME: 1679608091.536834
[03/23 17:48:11    127s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3153.0M, EPOCH TIME: 1679608091.536940
[03/23 17:48:11    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:11    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:11    128s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.009, REAL:0.005, MEM:3153.0M, EPOCH TIME: 1679608091.542404
[03/23 17:48:11    128s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.228, REAL:0.171, MEM:3153.0M, EPOCH TIME: 1679608091.542603
[03/23 17:48:11    128s] **INFO: Flow update: Design timing is met.
[03/23 17:48:11    128s] **INFO: Flow update: Design timing is met.
[03/23 17:48:11    128s] **INFO: Flow update: Design timing is met.
[03/23 17:48:11    128s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/23 17:48:11    128s] ### Creating LA Mngr. totSessionCpu=0:02:08 mem=3153.0M
[03/23 17:48:11    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:08 mem=3153.0M
[03/23 17:48:11    128s] Re-routed 0 nets
[03/23 17:48:11    128s] **INFO: Flow update: Design timing is met.
[03/23 17:48:11    128s] #optDebug: fT-D <X 1 0 0 0>
[03/23 17:48:11    128s] Register exp ratio and priority group on 0 nets on 2678 nets : 
[03/23 17:48:11    128s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:11    128s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:11    128s] 
[03/23 17:48:11    128s] Active setup views:
[03/23 17:48:11    128s]  setupAnalysis
[03/23 17:48:11    128s]   Dominating endpoints: 0
[03/23 17:48:11    128s]   Dominating TNS: -0.000
[03/23 17:48:11    128s] 
[03/23 17:48:11    128s] Extraction called for design 'PE_top' of instances=2611 and nets=2680 using extraction engine 'preRoute' .
[03/23 17:48:11    128s] PreRoute RC Extraction called for design PE_top.
[03/23 17:48:11    128s] RC Extraction called in multi-corner(1) mode.
[03/23 17:48:11    128s] RCMode: PreRoute
[03/23 17:48:11    128s]       RC Corner Indexes            0   
[03/23 17:48:11    128s] Capacitance Scaling Factor   : 1.00000 
[03/23 17:48:11    128s] Resistance Scaling Factor    : 1.00000 
[03/23 17:48:11    128s] Clock Cap. Scaling Factor    : 1.00000 
[03/23 17:48:11    128s] Clock Res. Scaling Factor    : 1.00000 
[03/23 17:48:11    128s] Shrink Factor                : 1.00000
[03/23 17:48:11    128s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/23 17:48:11    128s] Using Quantus QRC technology file ...
[03/23 17:48:11    128s] RC Grid backup saved.
[03/23 17:48:11    128s] 
[03/23 17:48:11    128s] Trim Metal Layers:
[03/23 17:48:11    128s] LayerId::1 widthSet size::1
[03/23 17:48:11    128s] LayerId::2 widthSet size::1
[03/23 17:48:11    128s] LayerId::3 widthSet size::1
[03/23 17:48:11    128s] LayerId::4 widthSet size::1
[03/23 17:48:11    128s] LayerId::5 widthSet size::1
[03/23 17:48:11    128s] LayerId::6 widthSet size::1
[03/23 17:48:11    128s] LayerId::7 widthSet size::1
[03/23 17:48:11    128s] LayerId::8 widthSet size::1
[03/23 17:48:11    128s] Skipped RC grid update for preRoute extraction.
[03/23 17:48:11    128s] eee: pegSigSF::1.070000
[03/23 17:48:11    128s] Initializing multi-corner resistance tables ...
[03/23 17:48:11    128s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:48:11    128s] eee: l::2 avDens::0.165645 usedTrk::805.032500 availTrk::4860.000000 sigTrk::805.032500
[03/23 17:48:11    128s] eee: l::3 avDens::0.181184 usedTrk::880.552498 availTrk::4860.000000 sigTrk::880.552498
[03/23 17:48:11    128s] eee: l::4 avDens::0.061905 usedTrk::300.857776 availTrk::4860.000000 sigTrk::300.857776
[03/23 17:48:11    128s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:11    128s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:11    128s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:11    128s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:48:11    128s] {RT rc-typ 0 4 4 0}
[03/23 17:48:11    128s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.814800 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 17:48:11    128s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3078.867M)
[03/23 17:48:11    128s] Starting delay calculation for Setup views
[03/23 17:48:11    128s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:48:11    128s] #################################################################################
[03/23 17:48:11    128s] # Design Stage: PreRoute
[03/23 17:48:11    128s] # Design Name: PE_top
[03/23 17:48:11    128s] # Design Mode: 130nm
[03/23 17:48:11    128s] # Analysis Mode: MMMC OCV 
[03/23 17:48:11    128s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:48:11    128s] # Signoff Settings: SI Off 
[03/23 17:48:11    128s] #################################################################################
[03/23 17:48:11    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 3120.3M, InitMEM = 3120.3M)
[03/23 17:48:11    128s] Calculate early delays in OCV mode...
[03/23 17:48:11    128s] Calculate late delays in OCV mode...
[03/23 17:48:11    128s] Start delay calculation (fullDC) (6 T). (MEM=3121.27)
[03/23 17:48:11    128s] End AAE Lib Interpolated Model. (MEM=3141 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:12    128s] Total number of fetched objects 2678
[03/23 17:48:12    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:12    129s] End delay calculation. (MEM=3384.16 CPU=0:00:00.4 REAL=0:00:01.0)
[03/23 17:48:12    129s] End delay calculation (fullDC). (MEM=3384.16 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 17:48:12    129s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3384.2M) ***
[03/23 17:48:12    129s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:09 mem=3392.2M)
[03/23 17:48:12    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:12    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:12    129s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3384.16 MB )
[03/23 17:48:12    129s] (I)      ================== Layers ==================
[03/23 17:48:12    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:12    129s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:48:12    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:12    129s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:48:12    129s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:48:12    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:12    129s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:48:12    129s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:12    129s] (I)      Started Import and model ( Curr Mem: 3384.16 MB )
[03/23 17:48:12    129s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:12    129s] (I)      == Non-default Options ==
[03/23 17:48:12    129s] (I)      Build term to term wires                           : false
[03/23 17:48:12    129s] (I)      Maximum routing layer                              : 4
[03/23 17:48:12    129s] (I)      Number of threads                                  : 6
[03/23 17:48:12    129s] (I)      Method to set GCell size                           : row
[03/23 17:48:12    129s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:48:12    129s] (I)      Use row-based GCell size
[03/23 17:48:12    129s] (I)      Use row-based GCell align
[03/23 17:48:12    129s] (I)      layer 0 area = 89000
[03/23 17:48:12    129s] (I)      layer 1 area = 120000
[03/23 17:48:12    129s] (I)      layer 2 area = 120000
[03/23 17:48:12    129s] (I)      layer 3 area = 120000
[03/23 17:48:12    129s] (I)      GCell unit size   : 3600
[03/23 17:48:12    129s] (I)      GCell multiplier  : 1
[03/23 17:48:12    129s] (I)      GCell row height  : 3600
[03/23 17:48:12    129s] (I)      Actual row height : 3600
[03/23 17:48:12    129s] (I)      GCell align ref   : 7000 7000
[03/23 17:48:12    129s] [NR-eGR] Track table information for default rule: 
[03/23 17:48:12    129s] [NR-eGR] M1 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] M2 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] M3 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] M4 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] M5 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] M6 has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] MQ has single uniform track structure
[03/23 17:48:12    129s] [NR-eGR] LM has single uniform track structure
[03/23 17:48:12    129s] (I)      ============== Default via ===============
[03/23 17:48:12    129s] (I)      +---+------------------+-----------------+
[03/23 17:48:12    129s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:48:12    129s] (I)      +---+------------------+-----------------+
[03/23 17:48:12    129s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:48:12    129s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:48:12    129s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:48:12    129s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:48:12    129s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:48:12    129s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:48:12    129s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:48:12    129s] (I)      +---+------------------+-----------------+
[03/23 17:48:12    129s] [NR-eGR] Read 2964 PG shapes
[03/23 17:48:12    129s] [NR-eGR] Read 0 clock shapes
[03/23 17:48:12    129s] [NR-eGR] Read 0 other shapes
[03/23 17:48:12    129s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:48:12    129s] [NR-eGR] #Instance Blockages : 0
[03/23 17:48:12    129s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:48:12    129s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:48:12    129s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:48:12    129s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:48:12    129s] [NR-eGR] #Other Blockages    : 0
[03/23 17:48:12    129s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:48:12    129s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:48:12    129s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:48:12    129s] (I)      early_global_route_priority property id does not exist.
[03/23 17:48:12    129s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:48:12    129s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:48:12    129s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:48:12    129s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:48:12    129s] (I)      Number of ignored nets                =     22
[03/23 17:48:12    129s] (I)      Number of connected nets              =      0
[03/23 17:48:12    129s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:48:12    129s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:48:12    129s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:48:12    129s] (I)      Ndr track 0 does not exist
[03/23 17:48:12    129s] (I)      Ndr track 0 does not exist
[03/23 17:48:12    129s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:48:12    129s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:48:12    129s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:48:12    129s] (I)      Site width          :   400  (dbu)
[03/23 17:48:12    129s] (I)      Row height          :  3600  (dbu)
[03/23 17:48:12    129s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:48:12    129s] (I)      GCell width         :  3600  (dbu)
[03/23 17:48:12    129s] (I)      GCell height        :  3600  (dbu)
[03/23 17:48:12    129s] (I)      Grid                :    55    83     4
[03/23 17:48:12    129s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:48:12    129s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:48:12    129s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:48:12    129s] (I)      Default wire width  :   160   200   200   200
[03/23 17:48:12    129s] (I)      Default wire space  :   160   200   200   200
[03/23 17:48:12    129s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:48:12    129s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:48:12    129s] (I)      First track coord   :   400   400   400   400
[03/23 17:48:12    129s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:48:12    129s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:48:12    129s] (I)      Num of masks        :     1     1     1     1
[03/23 17:48:12    129s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:48:12    129s] (I)      --------------------------------------------------------
[03/23 17:48:12    129s] 
[03/23 17:48:12    129s] [NR-eGR] ============ Routing rule table ============
[03/23 17:48:12    129s] [NR-eGR] Rule id: 0  Nets: 2656
[03/23 17:48:12    129s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:48:12    129s] (I)                    Layer    2    3    4 
[03/23 17:48:12    129s] (I)                    Pitch  400  400  400 
[03/23 17:48:12    129s] (I)             #Used tracks    1    1    1 
[03/23 17:48:12    129s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:12    129s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:48:12    129s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:48:12    129s] (I)                    Layer    2    3    4 
[03/23 17:48:12    129s] (I)                    Pitch  800  800  800 
[03/23 17:48:12    129s] (I)             #Used tracks    2    2    2 
[03/23 17:48:12    129s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:12    129s] [NR-eGR] ========================================
[03/23 17:48:12    129s] [NR-eGR] 
[03/23 17:48:12    129s] (I)      =============== Blocked Tracks ===============
[03/23 17:48:12    129s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:12    129s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:48:12    129s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:12    129s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:48:12    129s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:48:12    129s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:48:12    129s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:48:12    129s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:12    129s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3384.16 MB )
[03/23 17:48:12    129s] (I)      Reset routing kernel
[03/23 17:48:12    129s] (I)      Started Global Routing ( Curr Mem: 3384.16 MB )
[03/23 17:48:12    129s] (I)      totalPins=8737  totalGlobalPin=8276 (94.72%)
[03/23 17:48:12    129s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:48:12    129s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1a Route ============
[03/23 17:48:12    129s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[03/23 17:48:12    129s] (I)      Usage: 15732 = (7219 H, 8513 V) = (26.69% H, 12.98% V) = (2.599e+04um H, 3.065e+04um V)
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1b Route ============
[03/23 17:48:12    129s] (I)      Usage: 15748 = (7218 H, 8530 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:12    129s] (I)      Overflow of layer group 1: 14.46% H + 0.56% V. EstWL: 5.669280e+04um
[03/23 17:48:12    129s] (I)      Congestion metric : 14.46%H 0.56%V, 15.02%HV
[03/23 17:48:12    129s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1c Route ============
[03/23 17:48:12    129s] (I)      Level2 Grid: 11 x 17
[03/23 17:48:12    129s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1d Route ============
[03/23 17:48:12    129s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1e Route ============
[03/23 17:48:12    129s] (I)      Usage: 15795 = (7223 H, 8572 V) = (26.70% H, 13.07% V) = (2.600e+04um H, 3.086e+04um V)
[03/23 17:48:12    129s] [NR-eGR] Early Global Route overflow of layer group 1: 14.51% H + 0.56% V. EstWL: 5.686200e+04um
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] (I)      ============  Phase 1l Route ============
[03/23 17:48:12    129s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:48:12    129s] (I)      Layer  2:      36807     12705        61         387       40203    ( 0.95%) 
[03/23 17:48:12    129s] (I)      Layer  3:      28011      9260       448         432       39906    ( 1.07%) 
[03/23 17:48:12    129s] (I)      Layer  4:      29965      3349        12         468       40122    ( 1.15%) 
[03/23 17:48:12    129s] (I)      Total:         94783     25314       521        1287      120231    ( 1.06%) 
[03/23 17:48:12    129s] (I)      
[03/23 17:48:12    129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:48:12    129s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:48:12    129s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:48:12    129s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:48:12    129s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:12    129s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:48:12    129s] [NR-eGR]      M2 ( 2)        33( 0.74%)         2( 0.04%)         0( 0.00%)   ( 0.78%) 
[03/23 17:48:12    129s] [NR-eGR]      M3 ( 3)       230( 5.19%)        39( 0.88%)         1( 0.02%)   ( 6.09%) 
[03/23 17:48:12    129s] [NR-eGR]      M4 ( 4)        10( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[03/23 17:48:12    129s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:12    129s] [NR-eGR]        Total       273( 2.04%)        41( 0.31%)         1( 0.01%)   ( 2.36%) 
[03/23 17:48:12    129s] [NR-eGR] 
[03/23 17:48:12    129s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 3416.16 MB )
[03/23 17:48:12    129s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:48:12    129s] [NR-eGR] Overflow after Early Global Route 5.97% H + 0.22% V
[03/23 17:48:12    129s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.10 sec, Curr Mem: 3416.16 MB )
[03/23 17:48:12    129s] (I)      ======================================= Runtime Summary =======================================
[03/23 17:48:12    129s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/23 17:48:12    129s] (I)      -----------------------------------------------------------------------------------------------
[03/23 17:48:12    129s] (I)       Early Global Route kernel                   100.00%  98.74 sec  98.84 sec  0.10 sec  0.13 sec 
[03/23 17:48:12    129s] (I)       +-Import and model                           30.72%  98.75 sec  98.78 sec  0.03 sec  0.03 sec 
[03/23 17:48:12    129s] (I)       | +-Create place DB                           6.47%  98.75 sec  98.75 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | +-Import place data                       6.34%  98.75 sec  98.75 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read instances and placement          2.03%  98.75 sec  98.75 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read nets                             4.02%  98.75 sec  98.75 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Create route DB                          15.51%  98.75 sec  98.77 sec  0.02 sec  0.02 sec 
[03/23 17:48:12    129s] (I)       | | +-Import route data (6T)                 14.87%  98.76 sec  98.77 sec  0.02 sec  0.02 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.55%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read routing blockages              0.01%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read instance blockages             0.53%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read PG blockages                   0.28%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read clock blockages                0.10%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read other blockages                0.08%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read halo blockages                 0.04%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Read boundary cut boxes             0.00%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read blackboxes                       0.05%  98.76 sec  98.76 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read prerouted                        1.90%  98.76 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read unlegalized nets                 0.24%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Read nets                             0.79%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Set up via pillars                    0.02%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Initialize 3D grid graph              0.01%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Model blockage capacity               1.82%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Initialize 3D capacity              1.56%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Read aux data                             0.00%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Others data preparation                   0.14%  98.77 sec  98.77 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Create route kernel                       7.61%  98.77 sec  98.78 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       +-Global Routing                             58.29%  98.78 sec  98.84 sec  0.06 sec  0.08 sec 
[03/23 17:48:12    129s] (I)       | +-Initialization                            0.77%  98.78 sec  98.78 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Net group 1                              52.96%  98.78 sec  98.84 sec  0.05 sec  0.08 sec 
[03/23 17:48:12    129s] (I)       | | +-Generate topology (6T)                 11.66%  98.78 sec  98.79 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1a                                8.96%  98.79 sec  98.80 sec  0.01 sec  0.02 sec 
[03/23 17:48:12    129s] (I)       | | | +-Pattern routing (6T)                  6.65%  98.80 sec  98.80 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.87%  98.80 sec  98.80 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Add via demand to 2D                  0.75%  98.80 sec  98.80 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1b                                3.52%  98.80 sec  98.81 sec  0.00 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | | +-Monotonic routing (6T)                2.95%  98.80 sec  98.81 sec  0.00 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1c                                3.07%  98.81 sec  98.81 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Two level Routing                     2.86%  98.81 sec  98.81 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Two Level Routing (Regular)         1.47%  98.81 sec  98.81 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Two Level Routing (Strong)          0.94%  98.81 sec  98.81 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1d                                5.26%  98.81 sec  98.82 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | | +-Detoured routing (6T)                 4.97%  98.81 sec  98.82 sec  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1e                                1.84%  98.82 sec  98.82 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | +-Route legalization                    1.48%  98.82 sec  98.82 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | | | +-Legalize Blockage Violations        1.32%  98.82 sec  98.82 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | | +-Phase 1l                               15.46%  98.82 sec  98.84 sec  0.02 sec  0.03 sec 
[03/23 17:48:12    129s] (I)       | | | +-Layer assignment (6T)                14.85%  98.82 sec  98.84 sec  0.02 sec  0.03 sec 
[03/23 17:48:12    129s] (I)       | +-Clean cong LA                             0.00%  98.84 sec  98.84 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       +-Export 3D cong map                          1.07%  98.84 sec  98.84 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)       | +-Export 2D cong map                        0.30%  98.84 sec  98.84 sec  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)      ======================= Summary by functions ========================
[03/23 17:48:12    129s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:48:12    129s] (I)      ---------------------------------------------------------------------
[03/23 17:48:12    129s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.13 sec 
[03/23 17:48:12    129s] (I)        1  Global Routing                       58.29%  0.06 sec  0.08 sec 
[03/23 17:48:12    129s] (I)        1  Import and model                     30.72%  0.03 sec  0.03 sec 
[03/23 17:48:12    129s] (I)        1  Export 3D cong map                    1.07%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        2  Net group 1                          52.96%  0.05 sec  0.08 sec 
[03/23 17:48:12    129s] (I)        2  Create route DB                      15.51%  0.02 sec  0.02 sec 
[03/23 17:48:12    129s] (I)        2  Create route kernel                   7.61%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        2  Create place DB                       6.47%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        2  Initialization                        0.77%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        2  Export 2D cong map                    0.30%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        2  Others data preparation               0.14%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1l                             15.46%  0.02 sec  0.03 sec 
[03/23 17:48:12    129s] (I)        3  Import route data (6T)               14.87%  0.02 sec  0.02 sec 
[03/23 17:48:12    129s] (I)        3  Generate topology (6T)               11.66%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1a                              8.96%  0.01 sec  0.02 sec 
[03/23 17:48:12    129s] (I)        3  Import place data                     6.34%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1d                              5.26%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1b                              3.52%  0.00 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1c                              3.07%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        3  Phase 1e                              1.84%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Layer assignment (6T)                14.85%  0.02 sec  0.03 sec 
[03/23 17:48:12    129s] (I)        4  Pattern routing (6T)                  6.65%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        4  Detoured routing (6T)                 4.97%  0.01 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        4  Read nets                             4.82%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Monotonic routing (6T)                2.95%  0.00 sec  0.01 sec 
[03/23 17:48:12    129s] (I)        4  Two level Routing                     2.86%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Read blockages ( Layer 2-4 )          2.55%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Read instances and placement          2.03%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Read prerouted                        1.90%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Model blockage capacity               1.82%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Route legalization                    1.48%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Pattern Routing Avoiding Blockages    0.87%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Add via demand to 2D                  0.75%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Read unlegalized nets                 0.24%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Initialize 3D capacity                1.56%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Two Level Routing (Regular)           1.47%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Legalize Blockage Violations          1.32%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Two Level Routing (Strong)            0.94%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read instance blockages               0.53%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read PG blockages                     0.28%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read clock blockages                  0.10%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:48:12    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:12    129s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:12    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:3416.2M, EPOCH TIME: 1679608092.348087
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] [hotspot] | normalized |          2.00 |          8.00 |
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:12    129s] [hotspot] max/total 2.00/8.00, big hotspot (>10) total 0.00
[03/23 17:48:12    129s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  2  |   118.60    46.60   133.00    61.00 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  3  |    75.40   118.60    89.80   133.00 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  4  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] Top 5 hotspots total area: 6.00
[03/23 17:48:12    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.006, MEM:3416.2M, EPOCH TIME: 1679608092.354555
[03/23 17:48:12    129s] [hotspot] Hotspot report including placement blocked areas
[03/23 17:48:12    129s] OPERPROF: Starting HotSpotCal at level 1, MEM:3416.2M, EPOCH TIME: 1679608092.354934
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] [hotspot] | normalized |          2.00 |          8.00 |
[03/23 17:48:12    129s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:12    129s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:12    129s] [hotspot] max/total 2.00/8.00, big hotspot (>10) total 0.00
[03/23 17:48:12    129s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  2  |   118.60    46.60   133.00    61.00 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  3  |    75.40   118.60    89.80   133.00 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  4  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:48:12    129s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:12    129s] Top 5 hotspots total area: 6.00
[03/23 17:48:12    129s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3416.2M, EPOCH TIME: 1679608092.360199
[03/23 17:48:12    129s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/23 17:48:12    129s] **optDesign ... cpu = 0:00:12, real = 0:00:10, mem = 2316.3M, totSessionCpu=0:02:09 **
[03/23 17:48:12    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3158.2M, EPOCH TIME: 1679608092.379046
[03/23 17:48:12    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:12    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:12    129s] 
[03/23 17:48:12    129s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:12    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:3158.2M, EPOCH TIME: 1679608092.402536
[03/23 17:48:12    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:12    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    129s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3167.7M, EPOCH TIME: 1679608094.742398
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:14    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3169.2M, EPOCH TIME: 1679608094.762683
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] Density: 64.709%
Routing Overflow: 5.97% H and 0.22% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3169.2M, EPOCH TIME: 1679608094.770959
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:14    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3169.2M, EPOCH TIME: 1679608094.794575
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 2321.7M, totSessionCpu=0:02:10 **
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:14    130s] Deleting Lib Analyzer.
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:14    130s] *** Finished optDesign ***
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.9 real=0:00:13.6)
[03/23 17:48:14    130s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.3)
[03/23 17:48:14    130s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.9 real=0:00:01.6)
[03/23 17:48:14    130s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.0)
[03/23 17:48:14    130s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:48:14    130s] Info: Destroy the CCOpt slew target map.
[03/23 17:48:14    130s] clean pInstBBox. size 0
[03/23 17:48:14    130s] All LLGs are deleted
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3161.2M, EPOCH TIME: 1679608094.866214
[03/23 17:48:14    130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3161.2M, EPOCH TIME: 1679608094.866325
[03/23 17:48:14    130s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:48:14    130s] *** optDesign #1 [finish] : cpu/real = 0:00:12.8/0:00:11.9 (1.1), totSession cpu/real = 0:02:10.1/0:04:14.1 (0.5), mem = 3161.2M
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] =============================================================================================
[03/23 17:48:14    130s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/23 17:48:14    130s] =============================================================================================
[03/23 17:48:14    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:14    130s] ---------------------------------------------------------------------------------------------
[03/23 17:48:14    130s] [ InitOpt                ]      1   0:00:00.9  (   7.9 % )     0:00:01.1 /  0:00:01.4    1.2
[03/23 17:48:14    130s] [ GlobalOpt              ]      1   0:00:01.3  (  11.1 % )     0:00:01.3 /  0:00:01.5    1.1
[03/23 17:48:14    130s] [ DrvOpt                 ]      2   0:00:00.7  (   6.1 % )     0:00:00.7 /  0:00:00.9    1.2
[03/23 17:48:14    130s] [ AreaOpt                ]      1   0:00:01.2  (  10.4 % )     0:00:01.5 /  0:00:01.7    1.2
[03/23 17:48:14    130s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 17:48:14    130s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.6 % )     0:00:02.6 /  0:00:00.9    0.3
[03/23 17:48:14    130s] [ DrvReport              ]      2   0:00:02.1  (  17.6 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 17:48:14    130s] [ CongRefineRouteType    ]      2   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/23 17:48:14    130s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:48:14    130s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 17:48:14    130s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:14    130s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 17:48:14    130s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:14    130s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/23 17:48:14    130s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[03/23 17:48:14    130s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:48:14    130s] [ RefinePlace            ]      2   0:00:00.4  (   3.4 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 17:48:14    130s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   3.5 % )     0:00:00.4 /  0:00:00.5    1.2
[03/23 17:48:14    130s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:48:14    130s] [ TimingUpdate           ]     22   0:00:00.4  (   3.5 % )     0:00:00.6 /  0:00:01.7    2.7
[03/23 17:48:14    130s] [ FullDelayCalc          ]      2   0:00:00.5  (   4.0 % )     0:00:00.5 /  0:00:01.5    3.1
[03/23 17:48:14    130s] [ TimingReport           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.3
[03/23 17:48:14    130s] [ GenerateReports        ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 17:48:14    130s] [ MISC                   ]          0:00:02.3  (  19.3 % )     0:00:02.3 /  0:00:02.6    1.1
[03/23 17:48:14    130s] ---------------------------------------------------------------------------------------------
[03/23 17:48:14    130s]  optDesign #1 TOTAL                 0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:12.8    1.1
[03/23 17:48:14    130s] ---------------------------------------------------------------------------------------------
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 17:48:14    130s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2276.2M, totSessionCpu=0:02:10 **
[03/23 17:48:14    130s] *** optDesign #2 [begin] : totSession cpu/real = 0:02:10.2/0:04:14.1 (0.5), mem = 3124.2M
[03/23 17:48:14    130s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:48:14    130s] GigaOpt running with 6 threads.
[03/23 17:48:14    130s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:10.2/0:04:14.1 (0.5), mem = 3124.2M
[03/23 17:48:14    130s] **INFO: User settings:
[03/23 17:48:14    130s] setDesignMode -process                  130
[03/23 17:48:14    130s] setExtractRCMode -coupling_c_th         0.4
[03/23 17:48:14    130s] setExtractRCMode -effortLevel           medium
[03/23 17:48:14    130s] setExtractRCMode -engine                preRoute
[03/23 17:48:14    130s] setExtractRCMode -relative_c_th         1
[03/23 17:48:14    130s] setExtractRCMode -total_c_th            0
[03/23 17:48:14    130s] setDelayCalMode -enable_high_fanout     true
[03/23 17:48:14    130s] setDelayCalMode -engine                 aae
[03/23 17:48:14    130s] setDelayCalMode -ignoreNetLoad          false
[03/23 17:48:14    130s] setDelayCalMode -socv_accuracy_mode     low
[03/23 17:48:14    130s] setOptMode -activeSetupViews            { setupAnalysis }
[03/23 17:48:14    130s] setOptMode -addInst                     true
[03/23 17:48:14    130s] setOptMode -addInstancePrefix           POSTCTS
[03/23 17:48:14    130s] setOptMode -allEndPoints                true
[03/23 17:48:14    130s] setOptMode -autoSetupViews              { setupAnalysis}
[03/23 17:48:14    130s] setOptMode -autoTDGRSetupViews          { setupAnalysis}
[03/23 17:48:14    130s] setOptMode -drcMargin                   0.1
[03/23 17:48:14    130s] setOptMode -effort                      high
[03/23 17:48:14    130s] setOptMode -fixDrc                      true
[03/23 17:48:14    130s] setOptMode -fixFanoutLoad               true
[03/23 17:48:14    130s] setOptMode -holdTargetSlack             0.05
[03/23 17:48:14    130s] setOptMode -maxLength                   1000
[03/23 17:48:14    130s] setOptMode -optimizeFF                  true
[03/23 17:48:14    130s] setOptMode -preserveAllSequential       false
[03/23 17:48:14    130s] setOptMode -restruct                    false
[03/23 17:48:14    130s] setOptMode -setupTargetSlack            0.05
[03/23 17:48:14    130s] setOptMode -usefulSkew                  false
[03/23 17:48:14    130s] setOptMode -usefulSkewCTS               true
[03/23 17:48:14    130s] setPlaceMode -place_global_max_density  0.8
[03/23 17:48:14    130s] setPlaceMode -timingDriven              true
[03/23 17:48:14    130s] setAnalysisMode -analysisType           onChipVariation
[03/23 17:48:14    130s] setAnalysisMode -checkType              setup
[03/23 17:48:14    130s] setAnalysisMode -clkSrcPath             true
[03/23 17:48:14    130s] setAnalysisMode -clockPropagation       sdcControl
[03/23 17:48:14    130s] setAnalysisMode -cppr                   both
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:14    130s] Summary for sequential cells identification: 
[03/23 17:48:14    130s]   Identified SBFF number: 112
[03/23 17:48:14    130s]   Identified MBFF number: 0
[03/23 17:48:14    130s]   Identified SB Latch number: 0
[03/23 17:48:14    130s]   Identified MB Latch number: 0
[03/23 17:48:14    130s]   Not identified SBFF number: 8
[03/23 17:48:14    130s]   Not identified MBFF number: 0
[03/23 17:48:14    130s]   Not identified SB Latch number: 0
[03/23 17:48:14    130s]   Not identified MB Latch number: 0
[03/23 17:48:14    130s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:14    130s]  Visiting view : setupAnalysis
[03/23 17:48:14    130s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:14    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:14    130s]  Visiting view : holdAnalysis
[03/23 17:48:14    130s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:14    130s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:14    130s] TLC MultiMap info (StdDelay):
[03/23 17:48:14    130s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:14    130s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:14    130s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:14    130s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:14    130s]  Setting StdDelay to: 22.7ps
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:14    130s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 17:48:14    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3128.2M, EPOCH TIME: 1679608094.939055
[03/23 17:48:14    130s] Processing tracks to init pin-track alignment.
[03/23 17:48:14    130s] z: 2, totalTracks: 1
[03/23 17:48:14    130s] z: 4, totalTracks: 1
[03/23 17:48:14    130s] z: 6, totalTracks: 1
[03/23 17:48:14    130s] z: 8, totalTracks: 1
[03/23 17:48:14    130s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:14    130s] All LLGs are deleted
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.2M, EPOCH TIME: 1679608094.941767
[03/23 17:48:14    130s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.2M, EPOCH TIME: 1679608094.941967
[03/23 17:48:14    130s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.2M, EPOCH TIME: 1679608094.942456
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3192.2M, EPOCH TIME: 1679608094.947197
[03/23 17:48:14    130s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:14    130s] Core basic site is IBM13SITE
[03/23 17:48:14    130s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3192.2M, EPOCH TIME: 1679608094.963097
[03/23 17:48:14    130s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:48:14    130s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:48:14    130s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3224.2M, EPOCH TIME: 1679608094.969450
[03/23 17:48:14    130s] Fast DP-INIT is on for default
[03/23 17:48:14    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:48:14    130s] Atter site array init, number of instance map data is 0.
[03/23 17:48:14    130s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.025, MEM:3224.2M, EPOCH TIME: 1679608094.971701
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:14    130s] OPERPROF:     Starting CMU at level 3, MEM:3224.2M, EPOCH TIME: 1679608094.972569
[03/23 17:48:14    130s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3224.2M, EPOCH TIME: 1679608094.976318
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:48:14    130s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.036, MEM:3128.2M, EPOCH TIME: 1679608094.978026
[03/23 17:48:14    130s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3128.2M, EPOCH TIME: 1679608094.978177
[03/23 17:48:14    130s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3128.2M, EPOCH TIME: 1679608094.980976
[03/23 17:48:14    130s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3128.2MB).
[03/23 17:48:14    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.043, MEM:3128.2M, EPOCH TIME: 1679608094.981993
[03/23 17:48:14    130s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3128.2M, EPOCH TIME: 1679608094.982102
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:14    130s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3124.2M, EPOCH TIME: 1679608094.987435
[03/23 17:48:14    130s] 
[03/23 17:48:14    130s] Creating Lib Analyzer ...
[03/23 17:48:15    130s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:15    130s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:15    130s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:15    130s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:48:15    130s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:15    130s] 
[03/23 17:48:15    130s] {RT rc-typ 0 4 4 0}
[03/23 17:48:15    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:11 mem=3130.2M
[03/23 17:48:15    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:11 mem=3130.2M
[03/23 17:48:15    131s] Creating Lib Analyzer, finished. 
[03/23 17:48:15    131s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2283.9M, totSessionCpu=0:02:11 **
[03/23 17:48:15    131s] *** optDesign -postCTS ***
[03/23 17:48:15    131s] DRC Margin: user margin 0.1
[03/23 17:48:15    131s] Hold Target Slack: user slack 0.05
[03/23 17:48:15    131s] Setup Target Slack: user slack 0.05;
[03/23 17:48:15    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3130.2M, EPOCH TIME: 1679608095.704117
[03/23 17:48:15    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:15    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3130.2M, EPOCH TIME: 1679608095.718759
[03/23 17:48:15    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:15    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:15    131s] Deleting Lib Analyzer.
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:15    131s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:15    131s] Summary for sequential cells identification: 
[03/23 17:48:15    131s]   Identified SBFF number: 112
[03/23 17:48:15    131s]   Identified MBFF number: 0
[03/23 17:48:15    131s]   Identified SB Latch number: 0
[03/23 17:48:15    131s]   Identified MB Latch number: 0
[03/23 17:48:15    131s]   Not identified SBFF number: 8
[03/23 17:48:15    131s]   Not identified MBFF number: 0
[03/23 17:48:15    131s]   Not identified SB Latch number: 0
[03/23 17:48:15    131s]   Not identified MB Latch number: 0
[03/23 17:48:15    131s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:15    131s]  Visiting view : setupAnalysis
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:15    131s]  Visiting view : holdAnalysis
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:15    131s] TLC MultiMap info (StdDelay):
[03/23 17:48:15    131s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:15    131s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:15    131s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:15    131s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:15    131s]  Setting StdDelay to: 22.7ps
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:15    131s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3128.2M, EPOCH TIME: 1679608095.746540
[03/23 17:48:15    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] All LLGs are deleted
[03/23 17:48:15    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:15    131s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3128.2M, EPOCH TIME: 1679608095.746779
[03/23 17:48:15    131s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3128.2M, EPOCH TIME: 1679608095.746890
[03/23 17:48:15    131s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3124.2M, EPOCH TIME: 1679608095.747209
[03/23 17:48:15    131s] Start to check current routing status for nets...
[03/23 17:48:15    131s] All nets are already routed correctly.
[03/23 17:48:15    131s] End to check current routing status for nets (mem=3124.2M)
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] Creating Lib Analyzer ...
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:15    131s] Summary for sequential cells identification: 
[03/23 17:48:15    131s]   Identified SBFF number: 112
[03/23 17:48:15    131s]   Identified MBFF number: 0
[03/23 17:48:15    131s]   Identified SB Latch number: 0
[03/23 17:48:15    131s]   Identified MB Latch number: 0
[03/23 17:48:15    131s]   Not identified SBFF number: 8
[03/23 17:48:15    131s]   Not identified MBFF number: 0
[03/23 17:48:15    131s]   Not identified SB Latch number: 0
[03/23 17:48:15    131s]   Not identified MB Latch number: 0
[03/23 17:48:15    131s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:15    131s]  Visiting view : setupAnalysis
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:15    131s]  Visiting view : holdAnalysis
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:15    131s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:15    131s] TLC MultiMap info (StdDelay):
[03/23 17:48:15    131s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:15    131s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:15    131s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:15    131s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:15    131s]  Setting StdDelay to: 22.7ps
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:15    131s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:15    131s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:15    131s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:15    131s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:48:15    131s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:15    131s] 
[03/23 17:48:15    131s] {RT rc-typ 0 4 4 0}
[03/23 17:48:16    131s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:12 mem=3132.2M
[03/23 17:48:16    131s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:12 mem=3132.2M
[03/23 17:48:16    131s] Creating Lib Analyzer, finished. 
[03/23 17:48:16    131s] #optDebug: Start CG creation (mem=3160.8M)
[03/23 17:48:16    131s]  ...initializing CG  maxDriveDist 1601.127000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.112000 
[03/23 17:48:16    131s] (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgPrt (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgEgp (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgPbk (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgNrb(cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgObs (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgCon (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s]  ...processing cgPdm (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3232.7M)
[03/23 17:48:16    131s] Compute RC Scale Done ...
[03/23 17:48:16    131s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:02:11.8/0:04:15.8 (0.5), mem = 3223.1M
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s] =============================================================================================
[03/23 17:48:16    131s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 17:48:16    131s] =============================================================================================
[03/23 17:48:16    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:16    131s] ---------------------------------------------------------------------------------------------
[03/23 17:48:16    131s] [ CellServerInit         ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:48:16    131s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  83.3 % )     0:00:01.4 /  0:00:01.4    1.0
[03/23 17:48:16    131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:16    131s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:48:16    131s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:16    131s] [ MISC                   ]          0:00:00.2  (  11.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:48:16    131s] ---------------------------------------------------------------------------------------------
[03/23 17:48:16    131s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[03/23 17:48:16    131s] ---------------------------------------------------------------------------------------------
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:48:16    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=3223.1M
[03/23 17:48:16    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:3223.1M, EPOCH TIME: 1679608096.515358
[03/23 17:48:16    131s] Processing tracks to init pin-track alignment.
[03/23 17:48:16    131s] z: 2, totalTracks: 1
[03/23 17:48:16    131s] z: 4, totalTracks: 1
[03/23 17:48:16    131s] z: 6, totalTracks: 1
[03/23 17:48:16    131s] z: 8, totalTracks: 1
[03/23 17:48:16    131s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:16    131s] All LLGs are deleted
[03/23 17:48:16    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3223.1M, EPOCH TIME: 1679608096.517927
[03/23 17:48:16    131s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3223.1M, EPOCH TIME: 1679608096.518113
[03/23 17:48:16    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3223.1M, EPOCH TIME: 1679608096.518591
[03/23 17:48:16    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3287.1M, EPOCH TIME: 1679608096.520776
[03/23 17:48:16    131s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:16    131s] Core basic site is IBM13SITE
[03/23 17:48:16    131s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3287.1M, EPOCH TIME: 1679608096.528984
[03/23 17:48:16    131s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:48:16    131s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:48:16    131s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3319.1M, EPOCH TIME: 1679608096.533863
[03/23 17:48:16    131s] Fast DP-INIT is on for default
[03/23 17:48:16    131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:48:16    131s] Atter site array init, number of instance map data is 0.
[03/23 17:48:16    131s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.015, MEM:3319.1M, EPOCH TIME: 1679608096.536074
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:48:16    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.019, MEM:3223.1M, EPOCH TIME: 1679608096.538022
[03/23 17:48:16    131s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3223.1M, EPOCH TIME: 1679608096.538132
[03/23 17:48:16    131s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3223.1M, EPOCH TIME: 1679608096.540979
[03/23 17:48:16    131s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3223.1MB).
[03/23 17:48:16    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:3223.1M, EPOCH TIME: 1679608096.541574
[03/23 17:48:16    131s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:48:16    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=3223.1M
[03/23 17:48:16    131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3223.1M, EPOCH TIME: 1679608096.544232
[03/23 17:48:16    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:16    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:16    131s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.008, MEM:3166.1M, EPOCH TIME: 1679608096.552573
[03/23 17:48:16    131s] TotalInstCnt at PhyDesignMc Destruction: 2611
[03/23 17:48:16    131s] GigaOpt Hold Optimizer is used
[03/23 17:48:16    131s] Deleting Lib Analyzer.
[03/23 17:48:16    131s] End AAE Lib Interpolated Model. (MEM=3166.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s] Creating Lib Analyzer ...
[03/23 17:48:16    131s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:16    131s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:16    131s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:16    131s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:48:16    131s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:16    131s] 
[03/23 17:48:16    131s] {RT rc-typ 0 4 4 0}
[03/23 17:48:17    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=3166.1M
[03/23 17:48:17    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=3166.1M
[03/23 17:48:17    132s] Creating Lib Analyzer, finished. 
[03/23 17:48:17    132s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:13 mem=3166.1M ***
[03/23 17:48:17    132s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:12.6/0:04:16.5 (0.5), mem = 3166.1M
[03/23 17:48:17    132s] Effort level <high> specified for reg2reg path_group
[03/23 17:48:17    132s] Saving timing graph ...
[03/23 17:48:17    133s] Done save timing graph
[03/23 17:48:17    133s] 
[03/23 17:48:17    133s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:17    133s] Deleting Lib Analyzer.
[03/23 17:48:17    133s] 
[03/23 17:48:17    133s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:17    133s] Starting delay calculation for Hold views
[03/23 17:48:17    133s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:48:17    133s] #################################################################################
[03/23 17:48:17    133s] # Design Stage: PreRoute
[03/23 17:48:17    133s] # Design Name: PE_top
[03/23 17:48:17    133s] # Design Mode: 130nm
[03/23 17:48:17    133s] # Analysis Mode: MMMC OCV 
[03/23 17:48:17    133s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:48:17    133s] # Signoff Settings: SI Off 
[03/23 17:48:17    133s] #################################################################################
[03/23 17:48:17    133s] Topological Sorting (REAL = 0:00:00.0, MEM = 3338.1M, InitMEM = 3338.1M)
[03/23 17:48:17    133s] Calculate late delays in OCV mode...
[03/23 17:48:17    133s] Calculate early delays in OCV mode...
[03/23 17:48:17    133s] Start delay calculation (fullDC) (6 T). (MEM=3338.08)
[03/23 17:48:17    133s] End AAE Lib Interpolated Model. (MEM=3357.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:17    133s] Total number of fetched objects 2678
[03/23 17:48:17    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:17    133s] End delay calculation. (MEM=3401.53 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:48:17    133s] End delay calculation (fullDC). (MEM=3401.53 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:48:17    133s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3401.5M) ***
[03/23 17:48:17    134s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:14 mem=3409.5M)
[03/23 17:48:18    134s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:18    134s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] Active hold views:
[03/23 17:48:18    134s]  holdAnalysis
[03/23 17:48:18    134s]   Dominating endpoints: 0
[03/23 17:48:18    134s]   Dominating TNS: -0.000
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:14 mem=3440.1M ***
[03/23 17:48:18    134s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:14 mem=3440.1M ***
[03/23 17:48:18    134s] Restoring timing graph ...
[03/23 17:48:18    134s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 17:48:18    134s] Done restore timing graph
[03/23 17:48:18    134s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:02:15 mem=3432.1M ***
[03/23 17:48:18    134s] *info: category slack lower bound [L 0.0] default
[03/23 17:48:18    134s] *info: category slack lower bound [H 0.0] reg2reg 
[03/23 17:48:18    134s] --------------------------------------------------- 
[03/23 17:48:18    134s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 17:48:18    134s] --------------------------------------------------- 
[03/23 17:48:18    134s]          WNS    reg2regWNS
[03/23 17:48:18    134s]     0.002 ns      0.002 ns
[03/23 17:48:18    134s] --------------------------------------------------- 
[03/23 17:48:18    134s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:18    134s] Summary for sequential cells identification: 
[03/23 17:48:18    134s]   Identified SBFF number: 112
[03/23 17:48:18    134s]   Identified MBFF number: 0
[03/23 17:48:18    134s]   Identified SB Latch number: 0
[03/23 17:48:18    134s]   Identified MB Latch number: 0
[03/23 17:48:18    134s]   Not identified SBFF number: 8
[03/23 17:48:18    134s]   Not identified MBFF number: 0
[03/23 17:48:18    134s]   Not identified SB Latch number: 0
[03/23 17:48:18    134s]   Not identified MB Latch number: 0
[03/23 17:48:18    134s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:18    134s]  Visiting view : setupAnalysis
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:18    134s]  Visiting view : holdAnalysis
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:18    134s] TLC MultiMap info (StdDelay):
[03/23 17:48:18    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:18    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:18    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:18    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:18    134s]  Setting StdDelay to: 22.7ps
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] Creating Lib Analyzer ...
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:18    134s] Summary for sequential cells identification: 
[03/23 17:48:18    134s]   Identified SBFF number: 112
[03/23 17:48:18    134s]   Identified MBFF number: 0
[03/23 17:48:18    134s]   Identified SB Latch number: 0
[03/23 17:48:18    134s]   Identified MB Latch number: 0
[03/23 17:48:18    134s]   Not identified SBFF number: 8
[03/23 17:48:18    134s]   Not identified MBFF number: 0
[03/23 17:48:18    134s]   Not identified SB Latch number: 0
[03/23 17:48:18    134s]   Not identified MB Latch number: 0
[03/23 17:48:18    134s]   Number of sequential cells which are not FFs: 34
[03/23 17:48:18    134s]  Visiting view : setupAnalysis
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:18    134s]  Visiting view : holdAnalysis
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:18    134s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:18    134s] TLC MultiMap info (StdDelay):
[03/23 17:48:18    134s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:18    134s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:18    134s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:18    134s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:18    134s]  Setting StdDelay to: 22.7ps
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:18    134s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:48:18    134s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:48:18    134s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:48:18    134s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:48:18    134s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:48:18    134s] 
[03/23 17:48:18    134s] {RT rc-typ 0 4 4 0}
[03/23 17:48:19    135s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=3441.5M
[03/23 17:48:19    135s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=3441.5M
[03/23 17:48:19    135s] Creating Lib Analyzer, finished. 
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 17:48:19    135s] *Info: worst delay setup view: setupAnalysis
[03/23 17:48:19    135s] Footprint list for hold buffering (delay unit: ps)
[03/23 17:48:19    135s] =================================================================
[03/23 17:48:19    135s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 17:48:19    135s] ------------------------------------------------------------------
[03/23 17:48:19    135s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 17:48:19    135s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 17:48:19    135s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 17:48:19    135s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 17:48:19    135s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 17:48:19    135s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 17:48:19    135s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 17:48:19    135s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 17:48:19    135s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 17:48:19    135s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 17:48:19    135s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 17:48:19    135s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 17:48:19    135s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 17:48:19    135s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 17:48:19    135s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 17:48:19    135s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 17:48:19    135s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 17:48:19    135s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 17:48:19    135s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 17:48:19    135s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 17:48:19    135s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 17:48:19    135s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 17:48:19    135s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 17:48:19    135s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 17:48:19    135s] =================================================================
[03/23 17:48:19    135s] Hold Timer stdDelay = 22.7ps
[03/23 17:48:19    135s]  Visiting view : holdAnalysis
[03/23 17:48:19    135s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:48:19    135s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:48:19    135s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 17:48:19    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3441.5M, EPOCH TIME: 1679608099.370770
[03/23 17:48:19    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:19    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3441.5M, EPOCH TIME: 1679608099.386278
[03/23 17:48:19    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:19    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.086  |  0.191  |  0.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3440.1M, EPOCH TIME: 1679608099.452354
[03/23 17:48:19    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:19    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.018, MEM:3441.5M, EPOCH TIME: 1679608099.470334
[03/23 17:48:19    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:19    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    135s] Density: 64.709%
Routing Overflow: 5.97% H and 0.22% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2334.6M, totSessionCpu=0:02:16 **
[03/23 17:48:19    135s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.2/0:00:02.3 (1.4), totSession cpu/real = 0:02:15.8/0:04:18.8 (0.5), mem = 3161.5M
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] =============================================================================================
[03/23 17:48:19    135s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/23 17:48:19    135s] =============================================================================================
[03/23 17:48:19    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s] [ ViewPruning            ]      5   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 17:48:19    135s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.3
[03/23 17:48:19    135s] [ DrvReport              ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.1    1.7
[03/23 17:48:19    135s] [ SlackTraversorInit     ]      3   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 17:48:19    135s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 17:48:19    135s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  29.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:19    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:48:19    135s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:48:19    135s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ TimingUpdate           ]     10   0:00:00.2  (   7.7 % )     0:00:00.3 /  0:00:00.9    2.9
[03/23 17:48:19    135s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.5    3.7
[03/23 17:48:19    135s] [ TimingReport           ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    2.7
[03/23 17:48:19    135s] [ SaveTimingGraph        ]      1   0:00:00.2  (   9.9 % )     0:00:00.2 /  0:00:00.3    1.1
[03/23 17:48:19    135s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.1
[03/23 17:48:19    135s] [ MISC                   ]          0:00:00.5  (  23.4 % )     0:00:00.5 /  0:00:00.6    1.2
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s]  BuildHoldData #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:15.8/0:04:18.8 (0.5), mem = 3161.5M
[03/23 17:48:19    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.23
[03/23 17:48:19    135s] {MMLU 0 22 2678}
[03/23 17:48:19    135s] ### Creating LA Mngr. totSessionCpu=0:02:16 mem=3161.5M
[03/23 17:48:19    135s] ### Creating LA Mngr, finished. totSessionCpu=0:02:16 mem=3161.5M
[03/23 17:48:19    135s] HoldSingleBuffer minRootGain=0.000
[03/23 17:48:19    135s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/23 17:48:19    135s] HoldSingleBuffer minRootGain=0.000
[03/23 17:48:19    135s] HoldSingleBuffer minRootGain=0.000
[03/23 17:48:19    135s] HoldSingleBuffer minRootGain=0.000
[03/23 17:48:19    135s] *info: Run optDesign holdfix with 6 threads.
[03/23 17:48:19    135s] Info: 22 nets with fixed/cover wires excluded.
[03/23 17:48:19    135s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:48:19    135s] --------------------------------------------------- 
[03/23 17:48:19    135s]    Hold Timing Summary  - Initial 
[03/23 17:48:19    135s] --------------------------------------------------- 
[03/23 17:48:19    135s]  Target slack:       0.0500 ns
[03/23 17:48:19    135s]  View: holdAnalysis 
[03/23 17:48:19    135s]    WNS:       0.0856  >>>  WNS:       0.0356 with TargetSlack
[03/23 17:48:19    135s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 17:48:19    135s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 17:48:19    135s]    Worst hold path end point: buff_mult_arr0/genblk1_3__buffer_mult0/clk_r_REG288_S1/D
[03/23 17:48:19    135s] --------------------------------------------------- 
[03/23 17:48:19    135s] *** Hold timing is met. Hold fixing is not needed 
[03/23 17:48:19    135s] **INFO: total 1 insts, 1 nets marked don't touch
[03/23 17:48:19    135s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[03/23 17:48:19    135s] **INFO: total 1 insts, 1 nets unmarked don't touch

[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] Capturing REF for hold ...
[03/23 17:48:19    135s]    Hold Timing Snapshot: (REF)
[03/23 17:48:19    135s]              All PG WNS: 0.000
[03/23 17:48:19    135s]              All PG TNS: 0.000
[03/23 17:48:19    135s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.23
[03/23 17:48:19    135s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:02:15.8/0:04:18.8 (0.5), mem = 3293.6M
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] =============================================================================================
[03/23 17:48:19    135s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/23 17:48:19    135s] =============================================================================================
[03/23 17:48:19    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:48:19    135s] [ MISC                   ]          0:00:00.0  (  98.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:48:19    135s] ---------------------------------------------------------------------------------------------
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:48:19    135s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] Active setup views:
[03/23 17:48:19    135s]  setupAnalysis
[03/23 17:48:19    135s]   Dominating endpoints: 0
[03/23 17:48:19    135s]   Dominating TNS: -0.000
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:19    135s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:19    135s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3294.15 MB )
[03/23 17:48:19    135s] (I)      ================== Layers ==================
[03/23 17:48:19    135s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:19    135s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:48:19    135s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:19    135s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:48:19    135s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:48:19    135s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:19    135s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:48:19    135s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:48:19    135s] (I)      Started Import and model ( Curr Mem: 3294.15 MB )
[03/23 17:48:19    135s] (I)      Default pattern map key = PE_top_default.
[03/23 17:48:19    135s] (I)      == Non-default Options ==
[03/23 17:48:19    135s] (I)      Build term to term wires                           : false
[03/23 17:48:19    135s] (I)      Maximum routing layer                              : 4
[03/23 17:48:19    135s] (I)      Number of threads                                  : 6
[03/23 17:48:19    135s] (I)      Method to set GCell size                           : row
[03/23 17:48:19    135s] (I)      Counted 1950 PG shapes. We will not process PG shapes layer by layer.
[03/23 17:48:19    135s] (I)      Use row-based GCell size
[03/23 17:48:19    135s] (I)      Use row-based GCell align
[03/23 17:48:19    135s] (I)      layer 0 area = 89000
[03/23 17:48:19    135s] (I)      layer 1 area = 120000
[03/23 17:48:19    135s] (I)      layer 2 area = 120000
[03/23 17:48:19    135s] (I)      layer 3 area = 120000
[03/23 17:48:19    135s] (I)      GCell unit size   : 3600
[03/23 17:48:19    135s] (I)      GCell multiplier  : 1
[03/23 17:48:19    135s] (I)      GCell row height  : 3600
[03/23 17:48:19    135s] (I)      Actual row height : 3600
[03/23 17:48:19    135s] (I)      GCell align ref   : 7000 7000
[03/23 17:48:19    135s] [NR-eGR] Track table information for default rule: 
[03/23 17:48:19    135s] [NR-eGR] M1 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] M2 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] M3 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] M4 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] M5 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] M6 has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] MQ has single uniform track structure
[03/23 17:48:19    135s] [NR-eGR] LM has single uniform track structure
[03/23 17:48:19    135s] (I)      ============== Default via ===============
[03/23 17:48:19    135s] (I)      +---+------------------+-----------------+
[03/23 17:48:19    135s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/23 17:48:19    135s] (I)      +---+------------------+-----------------+
[03/23 17:48:19    135s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/23 17:48:19    135s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/23 17:48:19    135s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/23 17:48:19    135s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/23 17:48:19    135s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/23 17:48:19    135s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/23 17:48:19    135s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/23 17:48:19    135s] (I)      +---+------------------+-----------------+
[03/23 17:48:19    135s] [NR-eGR] Read 2964 PG shapes
[03/23 17:48:19    135s] [NR-eGR] Read 0 clock shapes
[03/23 17:48:19    135s] [NR-eGR] Read 0 other shapes
[03/23 17:48:19    135s] [NR-eGR] #Routing Blockages  : 0
[03/23 17:48:19    135s] [NR-eGR] #Instance Blockages : 0
[03/23 17:48:19    135s] [NR-eGR] #PG Blockages       : 2964
[03/23 17:48:19    135s] [NR-eGR] #Halo Blockages     : 0
[03/23 17:48:19    135s] [NR-eGR] #Boundary Blockages : 0
[03/23 17:48:19    135s] [NR-eGR] #Clock Blockages    : 0
[03/23 17:48:19    135s] [NR-eGR] #Other Blockages    : 0
[03/23 17:48:19    135s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/23 17:48:19    135s] [NR-eGR] Num Prerouted Nets = 22  Num Prerouted Wires = 2299
[03/23 17:48:19    135s] [NR-eGR] Read 2678 nets ( ignored 22 )
[03/23 17:48:19    135s] (I)      early_global_route_priority property id does not exist.
[03/23 17:48:19    135s] (I)      Read Num Blocks=2964  Num Prerouted Wires=2299  Num CS=0
[03/23 17:48:19    135s] (I)      Layer 1 (V) : #blockages 1488 : #preroutes 1266
[03/23 17:48:19    135s] (I)      Layer 2 (H) : #blockages 1116 : #preroutes 859
[03/23 17:48:19    135s] (I)      Layer 3 (V) : #blockages 360 : #preroutes 174
[03/23 17:48:19    135s] (I)      Number of ignored nets                =     22
[03/23 17:48:19    135s] (I)      Number of connected nets              =      0
[03/23 17:48:19    135s] (I)      Number of fixed nets                  =     22.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of clock nets                  =     22.  Ignored: No
[03/23 17:48:19    135s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/23 17:48:19    135s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/23 17:48:19    135s] (I)      Ndr track 0 does not exist
[03/23 17:48:19    135s] (I)      Ndr track 0 does not exist
[03/23 17:48:19    135s] (I)      ---------------------Grid Graph Info--------------------
[03/23 17:48:19    135s] (I)      Routing area        : (0, 0) - (200000, 300000)
[03/23 17:48:19    135s] (I)      Core area           : (7000, 7000) - (193000, 293000)
[03/23 17:48:19    135s] (I)      Site width          :   400  (dbu)
[03/23 17:48:19    135s] (I)      Row height          :  3600  (dbu)
[03/23 17:48:19    135s] (I)      GCell row height    :  3600  (dbu)
[03/23 17:48:19    135s] (I)      GCell width         :  3600  (dbu)
[03/23 17:48:19    135s] (I)      GCell height        :  3600  (dbu)
[03/23 17:48:19    135s] (I)      Grid                :    55    83     4
[03/23 17:48:19    135s] (I)      Layer numbers       :     1     2     3     4
[03/23 17:48:19    135s] (I)      Vertical capacity   :     0  3600     0  3600
[03/23 17:48:19    135s] (I)      Horizontal capacity :     0     0  3600     0
[03/23 17:48:19    135s] (I)      Default wire width  :   160   200   200   200
[03/23 17:48:19    135s] (I)      Default wire space  :   160   200   200   200
[03/23 17:48:19    135s] (I)      Default wire pitch  :   320   400   400   400
[03/23 17:48:19    135s] (I)      Default pitch size  :   320   400   400   400
[03/23 17:48:19    135s] (I)      First track coord   :   400   400   400   400
[03/23 17:48:19    135s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/23 17:48:19    135s] (I)      Total num of tracks :   749   499   749   499
[03/23 17:48:19    135s] (I)      Num of masks        :     1     1     1     1
[03/23 17:48:19    135s] (I)      Num of trim masks   :     0     0     0     0
[03/23 17:48:19    135s] (I)      --------------------------------------------------------
[03/23 17:48:19    135s] 
[03/23 17:48:19    135s] [NR-eGR] ============ Routing rule table ============
[03/23 17:48:19    135s] [NR-eGR] Rule id: 0  Nets: 2656
[03/23 17:48:19    135s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/23 17:48:19    135s] (I)                    Layer    2    3    4 
[03/23 17:48:19    135s] (I)                    Pitch  400  400  400 
[03/23 17:48:19    135s] (I)             #Used tracks    1    1    1 
[03/23 17:48:19    135s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:19    135s] [NR-eGR] Rule id: 1  Nets: 0
[03/23 17:48:19    135s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/23 17:48:19    135s] (I)                    Layer    2    3    4 
[03/23 17:48:19    135s] (I)                    Pitch  800  800  800 
[03/23 17:48:19    135s] (I)             #Used tracks    2    2    2 
[03/23 17:48:19    135s] (I)       #Fully used tracks    1    1    1 
[03/23 17:48:19    135s] [NR-eGR] ========================================
[03/23 17:48:19    135s] [NR-eGR] 
[03/23 17:48:19    135s] (I)      =============== Blocked Tracks ===============
[03/23 17:48:19    135s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:19    135s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/23 17:48:19    135s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:19    135s] (I)      |     1 |       0 |        0 |         0.00% |
[03/23 17:48:19    135s] (I)      |     2 |   41417 |    10007 |        24.16% |
[03/23 17:48:19    135s] (I)      |     3 |   41195 |    20684 |        50.21% |
[03/23 17:48:19    135s] (I)      |     4 |   41417 |    18149 |        43.82% |
[03/23 17:48:19    135s] (I)      +-------+---------+----------+---------------+
[03/23 17:48:19    135s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3294.15 MB )
[03/23 17:48:19    135s] (I)      Reset routing kernel
[03/23 17:48:19    135s] (I)      Started Global Routing ( Curr Mem: 3294.15 MB )
[03/23 17:48:19    135s] (I)      totalPins=8737  totalGlobalPin=8276 (94.72%)
[03/23 17:48:19    135s] (I)      total 2D Cap : 92612 = (27050 H, 65562 V)
[03/23 17:48:19    135s] [NR-eGR] Layer group 1: route 2656 net(s) in layer range [2, 4]
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1a Route ============
[03/23 17:48:19    135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[03/23 17:48:19    135s] (I)      Usage: 15732 = (7219 H, 8513 V) = (26.69% H, 12.98% V) = (2.599e+04um H, 3.065e+04um V)
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1b Route ============
[03/23 17:48:19    135s] (I)      Usage: 15748 = (7218 H, 8530 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:19    135s] (I)      Overflow of layer group 1: 14.46% H + 0.56% V. EstWL: 5.669280e+04um
[03/23 17:48:19    135s] (I)      Congestion metric : 14.46%H 0.56%V, 15.02%HV
[03/23 17:48:19    135s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1c Route ============
[03/23 17:48:19    135s] (I)      Level2 Grid: 11 x 17
[03/23 17:48:19    135s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1d Route ============
[03/23 17:48:19    135s] (I)      Usage: 15748 = (7217 H, 8531 V) = (26.68% H, 13.01% V) = (2.598e+04um H, 3.071e+04um V)
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1e Route ============
[03/23 17:48:19    135s] (I)      Usage: 15795 = (7223 H, 8572 V) = (26.70% H, 13.07% V) = (2.600e+04um H, 3.086e+04um V)
[03/23 17:48:19    135s] [NR-eGR] Early Global Route overflow of layer group 1: 14.51% H + 0.56% V. EstWL: 5.686200e+04um
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] (I)      ============  Phase 1l Route ============
[03/23 17:48:19    135s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/23 17:48:19    135s] (I)      Layer  2:      36807     12705        61         387       40203    ( 0.95%) 
[03/23 17:48:19    135s] (I)      Layer  3:      28011      9260       448         432       39906    ( 1.07%) 
[03/23 17:48:19    135s] (I)      Layer  4:      29965      3349        12         468       40122    ( 1.15%) 
[03/23 17:48:19    135s] (I)      Total:         94783     25314       521        1287      120231    ( 1.06%) 
[03/23 17:48:19    135s] (I)      
[03/23 17:48:19    135s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/23 17:48:19    135s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/23 17:48:19    135s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/23 17:48:19    135s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[03/23 17:48:19    135s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:19    135s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/23 17:48:19    135s] [NR-eGR]      M2 ( 2)        33( 0.74%)         2( 0.04%)         0( 0.00%)   ( 0.78%) 
[03/23 17:48:19    135s] [NR-eGR]      M3 ( 3)       230( 5.19%)        39( 0.88%)         1( 0.02%)   ( 6.09%) 
[03/23 17:48:19    135s] [NR-eGR]      M4 ( 4)        10( 0.22%)         0( 0.00%)         0( 0.00%)   ( 0.22%) 
[03/23 17:48:19    135s] [NR-eGR] --------------------------------------------------------------------------------
[03/23 17:48:19    135s] [NR-eGR]        Total       273( 2.04%)        41( 0.31%)         1( 0.01%)   ( 2.36%) 
[03/23 17:48:19    135s] [NR-eGR] 
[03/23 17:48:19    135s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 3295.62 MB )
[03/23 17:48:19    135s] (I)      total 2D Cap : 96538 = (28748 H, 67790 V)
[03/23 17:48:19    135s] [NR-eGR] Overflow after Early Global Route 5.97% H + 0.22% V
[03/23 17:48:19    135s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.10 sec, Curr Mem: 3295.62 MB )
[03/23 17:48:19    135s] (I)      ======================================== Runtime Summary ========================================
[03/23 17:48:19    135s] (I)       Step                                              %       Start      Finish      Real       CPU 
[03/23 17:48:19    135s] (I)      -------------------------------------------------------------------------------------------------
[03/23 17:48:19    135s] (I)       Early Global Route kernel                   100.00%  106.11 sec  106.21 sec  0.10 sec  0.14 sec 
[03/23 17:48:19    135s] (I)       +-Import and model                           37.86%  106.12 sec  106.16 sec  0.04 sec  0.04 sec 
[03/23 17:48:19    135s] (I)       | +-Create place DB                          10.17%  106.12 sec  106.13 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | +-Import place data                      10.01%  106.12 sec  106.13 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read instances and placement          3.13%  106.12 sec  106.12 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read nets                             6.57%  106.12 sec  106.13 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | +-Create route DB                          18.86%  106.13 sec  106.15 sec  0.02 sec  0.02 sec 
[03/23 17:48:19    135s] (I)       | | +-Import route data (6T)                 18.15%  106.13 sec  106.15 sec  0.02 sec  0.02 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.37%  106.13 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read routing blockages              0.00%  106.13 sec  106.13 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read instance blockages             0.75%  106.13 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read PG blockages                   0.62%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read clock blockages                0.09%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read other blockages                0.11%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read halo blockages                 0.04%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Read boundary cut boxes             0.00%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read blackboxes                       0.06%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read prerouted                        1.99%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read unlegalized nets                 0.27%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Read nets                             1.24%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Set up via pillars                    0.02%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Initialize 3D grid graph              0.03%  106.14 sec  106.14 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Model blockage capacity               1.96%  106.14 sec  106.15 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Initialize 3D capacity              1.56%  106.14 sec  106.15 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | +-Read aux data                             0.00%  106.15 sec  106.15 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | +-Others data preparation                   0.29%  106.15 sec  106.15 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | +-Create route kernel                       7.24%  106.15 sec  106.15 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       +-Global Routing                             50.41%  106.16 sec  106.21 sec  0.05 sec  0.08 sec 
[03/23 17:48:19    135s] (I)       | +-Initialization                            0.53%  106.16 sec  106.16 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | +-Net group 1                              46.28%  106.16 sec  106.21 sec  0.05 sec  0.08 sec 
[03/23 17:48:19    135s] (I)       | | +-Generate topology (6T)                  3.54%  106.16 sec  106.16 sec  0.00 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1a                                6.22%  106.16 sec  106.17 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | | +-Pattern routing (6T)                  4.45%  106.16 sec  106.17 sec  0.00 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.66%  106.17 sec  106.17 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Add via demand to 2D                  0.53%  106.17 sec  106.17 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1b                                6.12%  106.17 sec  106.18 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | | +-Monotonic routing (6T)                5.63%  106.17 sec  106.17 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1c                                3.89%  106.18 sec  106.18 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Two level Routing                     3.67%  106.18 sec  106.18 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Two Level Routing (Regular)         1.92%  106.18 sec  106.18 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Two Level Routing (Strong)          1.30%  106.18 sec  106.18 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1d                                5.87%  106.18 sec  106.19 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | | +-Detoured routing (6T)                 5.58%  106.18 sec  106.19 sec  0.01 sec  0.01 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1e                                1.76%  106.19 sec  106.19 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | +-Route legalization                    1.35%  106.19 sec  106.19 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | | | +-Legalize Blockage Violations        1.18%  106.19 sec  106.19 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | | +-Phase 1l                               16.06%  106.19 sec  106.21 sec  0.02 sec  0.04 sec 
[03/23 17:48:19    135s] (I)       | | | +-Layer assignment (6T)                15.31%  106.19 sec  106.21 sec  0.02 sec  0.04 sec 
[03/23 17:48:19    135s] (I)       | +-Clean cong LA                             0.00%  106.21 sec  106.21 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       +-Export 3D cong map                          0.94%  106.21 sec  106.21 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)       | +-Export 2D cong map                        0.21%  106.21 sec  106.21 sec  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)      ======================= Summary by functions ========================
[03/23 17:48:19    135s] (I)       Lv  Step                                      %      Real       CPU 
[03/23 17:48:19    135s] (I)      ---------------------------------------------------------------------
[03/23 17:48:19    135s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.14 sec 
[03/23 17:48:19    135s] (I)        1  Global Routing                       50.41%  0.05 sec  0.08 sec 
[03/23 17:48:19    135s] (I)        1  Import and model                     37.86%  0.04 sec  0.04 sec 
[03/23 17:48:19    135s] (I)        1  Export 3D cong map                    0.94%  0.00 sec  0.00 sec 
[03/23 17:48:19    135s] (I)        2  Net group 1                          46.28%  0.05 sec  0.08 sec 
[03/23 17:48:19    135s] (I)        2  Create route DB                      18.86%  0.02 sec  0.02 sec 
[03/23 17:48:19    135s] (I)        2  Create place DB                      10.17%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        2  Create route kernel                   7.24%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        2  Initialization                        0.53%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        2  Others data preparation               0.29%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        2  Export 2D cong map                    0.21%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        3  Import route data (6T)               18.15%  0.02 sec  0.02 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1l                             16.06%  0.02 sec  0.04 sec 
[03/23 17:48:19    136s] (I)        3  Import place data                    10.01%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1a                              6.22%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1b                              6.12%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1d                              5.87%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1c                              3.89%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        3  Generate topology (6T)                3.54%  0.00 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        3  Phase 1e                              1.76%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Layer assignment (6T)                15.31%  0.02 sec  0.04 sec 
[03/23 17:48:19    136s] (I)        4  Read nets                             7.81%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        4  Monotonic routing (6T)                5.63%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        4  Detoured routing (6T)                 5.58%  0.01 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        4  Pattern routing (6T)                  4.45%  0.00 sec  0.01 sec 
[03/23 17:48:19    136s] (I)        4  Two level Routing                     3.67%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Read blockages ( Layer 2-4 )          3.37%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Read instances and placement          3.13%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Read prerouted                        1.99%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Model blockage capacity               1.96%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Route legalization                    1.35%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Pattern Routing Avoiding Blockages    0.66%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Add via demand to 2D                  0.53%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Two Level Routing (Regular)           1.92%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Initialize 3D capacity                1.56%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Two Level Routing (Strong)            1.30%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Legalize Blockage Violations          1.18%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read instance blockages               0.75%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read PG blockages                     0.62%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read other blockages                  0.11%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/23 17:48:19    136s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:19    136s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:19    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:3295.6M, EPOCH TIME: 1679608099.712702
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] [hotspot] | normalized |          2.00 |          8.00 |
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:19    136s] [hotspot] max/total 2.00/8.00, big hotspot (>10) total 0.00
[03/23 17:48:19    136s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  2  |   118.60    46.60   133.00    61.00 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  3  |    75.40   118.60    89.80   133.00 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  4  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] Top 5 hotspots total area: 6.00
[03/23 17:48:19    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.009, MEM:3295.6M, EPOCH TIME: 1679608099.722037
[03/23 17:48:19    136s] [hotspot] Hotspot report including placement blocked areas
[03/23 17:48:19    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:3295.6M, EPOCH TIME: 1679608099.722420
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] [hotspot] |            |   max hotspot | total hotspot |
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] [hotspot] | normalized |          2.00 |          8.00 |
[03/23 17:48:19    136s] [hotspot] +------------+---------------+---------------+
[03/23 17:48:19    136s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 8.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:19    136s] [hotspot] max/total 2.00/8.00, big hotspot (>10) total 0.00
[03/23 17:48:19    136s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  1  |   118.60   133.00   133.00   161.80 |        2.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  2  |   118.60    46.60   133.00    61.00 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  3  |    75.40   118.60    89.80   133.00 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  4  |    17.80   176.20    32.20   190.60 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] [hotspot] |  5  |   118.60   219.40   133.00   233.80 |        1.00   |
[03/23 17:48:19    136s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:19    136s] Top 5 hotspots total area: 6.00
[03/23 17:48:19    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.008, REAL:0.008, MEM:3295.6M, EPOCH TIME: 1679608099.730343
[03/23 17:48:19    136s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/23 17:48:19    136s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2341.1M, totSessionCpu=0:02:16 **
[03/23 17:48:19    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3162.6M, EPOCH TIME: 1679608099.741119
[03/23 17:48:19    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    136s] 
[03/23 17:48:19    136s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:19    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:3162.6M, EPOCH TIME: 1679608099.761008
[03/23 17:48:19    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:19    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:19    136s] Saving timing graph ...
[03/23 17:48:20    136s] Done save timing graph
[03/23 17:48:20    136s] 
[03/23 17:48:20    136s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:48:20    136s] 
[03/23 17:48:20    136s] TimeStamp Deleting Cell Server End ...
[03/23 17:48:20    136s] Starting delay calculation for Hold views
[03/23 17:48:20    136s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/23 17:48:20    136s] #################################################################################
[03/23 17:48:20    136s] # Design Stage: PreRoute
[03/23 17:48:20    136s] # Design Name: PE_top
[03/23 17:48:20    136s] # Design Mode: 130nm
[03/23 17:48:20    136s] # Analysis Mode: MMMC OCV 
[03/23 17:48:20    136s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:48:20    136s] # Signoff Settings: SI Off 
[03/23 17:48:20    136s] #################################################################################
[03/23 17:48:20    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 3348.6M, InitMEM = 3348.6M)
[03/23 17:48:20    136s] Calculate late delays in OCV mode...
[03/23 17:48:20    136s] Calculate early delays in OCV mode...
[03/23 17:48:20    136s] Start delay calculation (fullDC) (6 T). (MEM=3348.56)
[03/23 17:48:20    136s] End AAE Lib Interpolated Model. (MEM=3368.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:20    137s] Total number of fetched objects 2678
[03/23 17:48:20    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:20    137s] End delay calculation. (MEM=3374.45 CPU=0:00:00.4 REAL=0:00:00.0)
[03/23 17:48:20    137s] End delay calculation (fullDC). (MEM=3374.45 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:48:20    137s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3374.4M) ***
[03/23 17:48:20    137s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:17 mem=3382.4M)
[03/23 17:48:20    137s] Restoring timing graph ...
[03/23 17:48:21    138s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 17:48:21    138s] Done restore timing graph
[03/23 17:48:23    138s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.086  |  0.191  |  0.086  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:48:23    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3179.2M, EPOCH TIME: 1679608103.461943
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:23    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3180.7M, EPOCH TIME: 1679608103.481713
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] Density: 64.709%
Routing Overflow: 5.97% H and 0.22% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3180.7M, EPOCH TIME: 1679608103.490217
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:23    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:3180.7M, EPOCH TIME: 1679608103.508134
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3180.7M, EPOCH TIME: 1679608103.513890
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:23    138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.026, MEM:3180.7M, EPOCH TIME: 1679608103.540002
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] *** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=3180.7M
[03/23 17:48:23    138s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2348.1M, totSessionCpu=0:02:19 **
[03/23 17:48:23    138s] *** Finished optDesign ***
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:08.3 real=0:00:08.6)
[03/23 17:48:23    138s] Info: Destroy the CCOpt slew target map.
[03/23 17:48:23    138s] clean pInstBBox. size 0
[03/23 17:48:23    138s] All LLGs are deleted
[03/23 17:48:23    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:23    138s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3172.7M, EPOCH TIME: 1679608103.630142
[03/23 17:48:23    138s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3172.7M, EPOCH TIME: 1679608103.630282
[03/23 17:48:23    138s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:48:23    138s] *** optDesign #2 [finish] : cpu/real = 0:00:08.5/0:00:08.8 (1.0), totSession cpu/real = 0:02:18.7/0:04:22.9 (0.5), mem = 3172.7M
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] =============================================================================================
[03/23 17:48:23    138s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/23 17:48:23    138s] =============================================================================================
[03/23 17:48:23    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] [ InitOpt                ]      1   0:00:01.6  (  18.7 % )     0:00:01.6 /  0:00:01.7    1.0
[03/23 17:48:23    138s] [ HoldOpt                ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:48:23    138s] [ ViewPruning            ]      8   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.5
[03/23 17:48:23    138s] [ BuildHoldData          ]      1   0:00:01.7  (  19.9 % )     0:00:02.3 /  0:00:03.2    1.4
[03/23 17:48:23    138s] [ OptSummaryReport       ]      2   0:00:01.1  (  12.6 % )     0:00:03.9 /  0:00:02.7    0.7
[03/23 17:48:23    138s] [ DrvReport              ]      2   0:00:02.1  (  24.2 % )     0:00:02.1 /  0:00:00.1    0.1
[03/23 17:48:23    138s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:48:23    138s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    1.3
[03/23 17:48:23    138s] [ TimingUpdate           ]     16   0:00:00.3  (   3.8 % )     0:00:00.6 /  0:00:01.7    2.7
[03/23 17:48:23    138s] [ FullDelayCalc          ]      4   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:01.0    3.5
[03/23 17:48:23    138s] [ TimingReport           ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    2.6
[03/23 17:48:23    138s] [ GenerateReports        ]      2   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 17:48:23    138s] [ MISC                   ]          0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------
[03/23 17:48:23    138s]  optDesign #2 TOTAL                 0:00:08.8  ( 100.0 % )     0:00:08.8 /  0:00:08.5    1.0
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 17:48:23    138s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 17:48:23    138s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 17:48:23    138s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 17:48:23    138s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/23 17:48:23    138s] End AAE Lib Interpolated Model. (MEM=3172.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/23 17:48:23    138s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Skew Group Structure:
[03/23 17:48:23    138s] =====================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ----------------------------------------------------------------------------
[03/23 17:48:23    138s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[03/23 17:48:23    138s] ----------------------------------------------------------------------------
[03/23 17:48:23    138s] clk/typConstraintMode       1              716                    0
[03/23 17:48:23    138s] ----------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Skew Group Summary:
[03/23 17:48:23    138s] ===================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[03/23 17:48:23    138s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] worstDelay:setup.early    clk/typConstraintMode        -        0.248     0.316     0.291        0.017       ignored                  -         0.069              -
[03/23 17:48:23    138s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.248     0.316     0.292        0.017       explicit             0.100         0.069    100% {0.248, 0.316}
[03/23 17:48:23    138s] bestDelay:hold.early      clk/typConstraintMode        -        0.248     0.316     0.291        0.017       ignored                  -         0.069              -
[03/23 17:48:23    138s] bestDelay:hold.late       clk/typConstraintMode        -        0.248     0.316     0.292        0.017       ignored                  -         0.069              -
[03/23 17:48:23    138s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] * - indicates that target was not met.
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Skew Group Min/Max path pins:
[03/23 17:48:23    138s] =============================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------
[03/23 17:48:23    138s] worstDelay:setup.early    clk/typConstraintMode    0.248       1       0.316       2
[03/23 17:48:23    138s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:48:23    138s] worstDelay:setup.late     clk/typConstraintMode    0.248       3       0.316       4
[03/23 17:48:23    138s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:48:23    138s] bestDelay:hold.early      clk/typConstraintMode    0.248       5       0.316       6
[03/23 17:48:23    138s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:48:23    138s] bestDelay:hold.late       clk/typConstraintMode    0.248       7       0.316       8
[03/23 17:48:23    138s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -    max buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner worstDelay:setup.early, min clock_path:
[03/23 17:48:23    138s] ================================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 1
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] Delay     : 0.248
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                    (um)              
[03/23 17:48:23    138s] -- Clockpath trace ------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)    -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)    21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)     0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)   38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.104   0.093  0.166  (46.800,12.800)    0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/A
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.009   0.113   0.103  -      (79.200,62.800)   82.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.072   0.185   0.092  0.191  (79.600,63.200)    0.800      5    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.003   0.189   0.093  -      (79.200,48.400)   15.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.056   0.244   0.061  0.088  (79.600,48.800)    0.800     29    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.003   0.248   0.062  -      (32.400,58.800)   57.200   -       
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner worstDelay:setup.early, max clock_path:
[03/23 17:48:23    138s] ================================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 2
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] Delay     : 0.316
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 17:48:23    138s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)      -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)      21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)       0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)     38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.104   0.093  0.166  (46.800,12.800)      0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/A
[03/23 17:48:23    138s] -     CLKINVX12TR  rise   0.035   0.139   0.115  -      (121.200,153.200)  214.800   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/Y
[03/23 17:48:23    138s] -     CLKINVX12TR  fall   0.087   0.226   0.096  0.119  (120.400,153.200)    0.800      4    
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.002   0.228   0.096  -      (125.600,163.600)   15.600   -       
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.077   0.305   0.097  0.168  (126.000,164.000)    0.800     60    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.011   0.316   0.099  -      (183.200,224.400)  117.600   -       
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner worstDelay:setup.late, min clock_path:
[03/23 17:48:23    138s] ===============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 3
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] Delay     : 0.248
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                    (um)              
[03/23 17:48:23    138s] -- Clockpath trace ------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)    -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)    21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)     0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)   38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.105   0.093  0.166  (46.800,12.800)    0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/A
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.009   0.113   0.103  -      (79.200,62.800)   82.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.072   0.185   0.092  0.191  (79.600,63.200)    0.800      5    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.003   0.189   0.093  -      (79.200,48.400)   15.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.056   0.244   0.061  0.088  (79.600,48.800)    0.800     29    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.003   0.248   0.062  -      (32.400,58.800)   57.200   -       
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner worstDelay:setup.late, max clock_path:
[03/23 17:48:23    138s] ===============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 4
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] Delay     : 0.316
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 17:48:23    138s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)      -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)      21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)       0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)     38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.105   0.093  0.166  (46.800,12.800)      0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/A
[03/23 17:48:23    138s] -     CLKINVX12TR  rise   0.035   0.139   0.115  -      (121.200,153.200)  214.800   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/Y
[03/23 17:48:23    138s] -     CLKINVX12TR  fall   0.087   0.226   0.096  0.119  (120.400,153.200)    0.800      4    
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.002   0.229   0.096  -      (125.600,163.600)   15.600   -       
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.077   0.306   0.097  0.168  (126.000,164.000)    0.800     60    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.011   0.316   0.099  -      (183.200,224.400)  117.600   -       
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner bestDelay:hold.early, min clock_path:
[03/23 17:48:23    138s] ==============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 5
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] Delay     : 0.248
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                    (um)              
[03/23 17:48:23    138s] -- Clockpath trace ------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)    -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)    21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)     0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)   38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.104   0.093  0.166  (46.800,12.800)    0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/A
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.009   0.113   0.103  -      (79.200,62.800)   82.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.072   0.185   0.092  0.191  (79.600,63.200)    0.800      5    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.003   0.189   0.093  -      (79.200,48.400)   15.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.056   0.244   0.061  0.088  (79.600,48.800)    0.800     29    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.003   0.248   0.062  -      (32.400,58.800)   57.200   -       
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner bestDelay:hold.early, max clock_path:
[03/23 17:48:23    138s] ==============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 6
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] Delay     : 0.316
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 17:48:23    138s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)      -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)      21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)       0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)     38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.104   0.093  0.166  (46.800,12.800)      0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/A
[03/23 17:48:23    138s] -     CLKINVX12TR  rise   0.035   0.139   0.115  -      (121.200,153.200)  214.800   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/Y
[03/23 17:48:23    138s] -     CLKINVX12TR  fall   0.087   0.226   0.096  0.119  (120.400,153.200)    0.800      4    
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.002   0.228   0.096  -      (125.600,163.600)   15.600   -       
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.077   0.305   0.097  0.168  (126.000,164.000)    0.800     60    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.011   0.316   0.099  -      (183.200,224.400)  117.600   -       
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner bestDelay:hold.late, min clock_path:
[03/23 17:48:23    138s] =============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 7
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] Delay     : 0.248
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                    (um)              
[03/23 17:48:23    138s] -- Clockpath trace ------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)    -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)    21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)     0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)   38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.105   0.093  0.166  (46.800,12.800)    0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/A
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.009   0.113   0.103  -      (79.200,62.800)   82.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00016/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.072   0.185   0.092  0.191  (79.600,63.200)    0.800      5    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.003   0.189   0.093  -      (79.200,48.400)   15.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00002_clone/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.056   0.244   0.061  0.088  (79.600,48.800)    0.800     29    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG634_S2/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.003   0.248   0.062  -      (32.400,58.800)   57.200   -       
[03/23 17:48:23    138s] -------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] Timing for timing corner bestDelay:hold.late, max clock_path:
[03/23 17:48:23    138s] =============================================================
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] PathID    : 8
[03/23 17:48:23    138s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/23 17:48:23    138s] Start     : clk
[03/23 17:48:23    138s] End       : buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] Delay     : 0.316
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/23 17:48:23    138s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/23 17:48:23    138s] -- Clockpath trace --------------------------------------------------------------------------------
[03/23 17:48:23    138s] clk
[03/23 17:48:23    138s] -     -            rise   -       0.000   0.086  0.015  (0.000,0.000)      -            1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/A
[03/23 17:48:23    138s] -     CLKINVX8TR   rise   0.000   0.000   0.086  -      (12.000,9.200)      21.200   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00018/Y
[03/23 17:48:23    138s] -     CLKINVX8TR   fall   0.052   0.052   0.053  0.037  (11.200,9.200)       0.800      1    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.001   0.053   0.053  -      (46.400,12.400)     38.400   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00017/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.051   0.105   0.093  0.166  (46.800,12.800)      0.800      4    
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/A
[03/23 17:48:23    138s] -     CLKINVX12TR  rise   0.035   0.139   0.115  -      (121.200,153.200)  214.800   -       
[03/23 17:48:23    138s] CTS_ccl_a_inv_00015/Y
[03/23 17:48:23    138s] -     CLKINVX12TR  fall   0.087   0.226   0.096  0.119  (120.400,153.200)    0.800      4    
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/A
[03/23 17:48:23    138s] -     CLKINVX20TR  fall   0.002   0.229   0.096  -      (125.600,163.600)   15.600   -       
[03/23 17:48:23    138s] buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:48:23    138s] -     CLKINVX20TR  rise   0.077   0.306   0.097  0.168  (126.000,164.000)    0.800     60    
[03/23 17:48:23    138s] buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG206_S1/CK
[03/23 17:48:23    138s] -     DFFQX1TR     rise   0.011   0.316   0.099  -      (183.200,224.400)  117.600   -       
[03/23 17:48:23    138s] ---------------------------------------------------------------------------------------------------
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] 
[03/23 17:48:23    138s] <CMD> saveDesign db/PE_top_placed_cts.enc
[03/23 17:48:23    138s] #% Begin save design ... (date=03/23 17:48:23, mem=2311.2M)
[03/23 17:48:23    138s] % Begin Save ccopt configuration ... (date=03/23 17:48:23, mem=2311.2M)
[03/23 17:48:23    139s] % End Save ccopt configuration ... (date=03/23 17:48:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2311.2M, current mem=2311.2M)
[03/23 17:48:23    139s] % Begin Save netlist data ... (date=03/23 17:48:23, mem=2311.2M)
[03/23 17:48:23    139s] Writing Binary DB to db/PE_top_placed_cts.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:48:23    139s] % End Save netlist data ... (date=03/23 17:48:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.4M, current mem=2313.4M)
[03/23 17:48:23    139s] Saving symbol-table file in separate thread ...
[03/23 17:48:23    139s] Saving congestion map file in separate thread ...
[03/23 17:48:23    139s] Saving congestion map file db/PE_top_placed_cts.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:48:23    139s] % Begin Save AAE data ... (date=03/23 17:48:23, mem=2313.4M)
[03/23 17:48:23    139s] Saving AAE Data ...
[03/23 17:48:23    139s] % End Save AAE data ... (date=03/23 17:48:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2313.4M, current mem=2313.4M)
[03/23 17:48:24    139s] Saving preference file db/PE_top_placed_cts.enc.dat/gui.pref.tcl ...
[03/23 17:48:24    139s] Saving mode setting ...
[03/23 17:48:24    139s] Saving global file ...
[03/23 17:48:24    139s] Saving Drc markers ...
[03/23 17:48:24    139s] ... No Drc file written since there is no markers found.
[03/23 17:48:24    139s] % Begin Save routing data ... (date=03/23 17:48:24, mem=2313.9M)
[03/23 17:48:24    139s] Saving route file ...
[03/23 17:48:24    139s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3148.7M) ***
[03/23 17:48:24    139s] % End Save routing data ... (date=03/23 17:48:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.0M, current mem=2314.0M)
[03/23 17:48:24    139s] Saving special route data file in separate thread ...
[03/23 17:48:24    139s] Saving PG file in separate thread ...
[03/23 17:48:24    139s] Saving placement file in separate thread ...
[03/23 17:48:25    139s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:48:25    139s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:48:25    139s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:48:25    139s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=3162.7M) ***
[03/23 17:48:25    139s] Saving PG file db/PE_top_placed_cts.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:48:25 2023)
[03/23 17:48:25    139s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3162.7M) ***
[03/23 17:48:25    139s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:48:25    139s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:48:25    139s] Saving property file db/PE_top_placed_cts.enc.dat/PE_top.prop
[03/23 17:48:25    139s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3162.7M) ***
[03/23 17:48:25    139s] #Saving pin access data to file db/PE_top_placed_cts.enc.dat/PE_top.apa ...
[03/23 17:48:25    139s] #
[03/23 17:48:25    139s] Saving rc congestion map db/PE_top_placed_cts.enc.dat/PE_top.congmap.gz ...
[03/23 17:48:26    139s] Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat/PE_top.techData.gz' ...
[03/23 17:48:26    139s] Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat/extraction/' ...
[03/23 17:48:26    139s] Checksum of RCGrid density data::96
[03/23 17:48:26    139s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:48:26    139s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:48:26    139s] % Begin Save power constraints data ... (date=03/23 17:48:26, mem=2314.1M)
[03/23 17:48:26    139s] % End Save power constraints data ... (date=03/23 17:48:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2314.1M, current mem=2314.1M)
[03/23 17:48:26    139s] Generated self-contained design PE_top_placed_cts.enc.dat
[03/23 17:48:26    139s] #% End save design ... (date=03/23 17:48:26, total cpu=0:00:00.8, real=0:00:03.0, peak res=2314.3M, current mem=2314.3M)
[03/23 17:48:26    139s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:48:26    139s] 
[03/23 17:48:31    140s] <CMD> zoomBox -70.19800 -91.81800 390.82600 320.89700
[03/23 17:48:31    140s] <CMD> zoomBox -189.77400 -102.58500 448.32200 468.64700
[03/23 17:48:32    140s] <CMD> zoomBox -115.23800 32.88100 276.63300 383.68900
[03/23 17:48:32    140s] <CMD> zoomBox -59.21800 153.60100 145.34300 336.72700
[03/23 17:48:33    140s] <CMD> zoomBox -29.43300 216.94800 77.35200 312.54300
[03/23 17:48:33    140s] <CMD> zoomBox -15.96800 247.70400 49.61200 306.41200
[03/23 17:48:33    140s] <CMD> zoomBox -6.93400 265.57800 33.34100 301.63300
[03/23 17:48:34    140s] <CMD> zoomBox -1.71500 271.92500 27.38400 297.97500
[03/23 17:48:35    141s] <CMD> zoomBox 1.58200 278.75200 19.45300 294.75000
[03/23 17:48:38    141s] <CMD> zoomBox -4.26600 271.11200 29.97200 301.76200
[03/23 17:48:38    141s] <CMD> zoomBox -12.08600 261.70500 43.66500 311.61400
[03/23 17:48:39    141s] <CMD> zoomBox -3.93300 276.41600 30.30600 307.06700
[03/23 17:48:39    141s] <CMD> zoomBox 1.27800 284.94300 22.30700 303.76800
[03/23 17:48:40    141s] <CMD> zoomBox 4.35400 290.28800 17.26800 301.84900
[03/23 17:48:40    141s] <CMD> zoomBox -0.32700 283.17300 24.41300 305.32100
[03/23 17:48:41    142s] <CMD> zoomBox 4.35300 291.08200 17.26800 302.64400
[03/23 17:48:42    142s] <CMD> zoomBox 6.58400 294.29200 14.51700 301.39400
[03/23 17:48:43    142s] <CMD> zoomBox 6.00000 288.54900 21.20000 302.15600
[03/23 17:48:43    142s] <CMD> zoomBox 3.04100 277.57000 37.29900 308.23800
[03/23 17:48:44    142s] <CMD> zoomBox -14.32900 260.44400 51.30000 319.19600
[03/23 17:48:44    142s] <CMD> zoomBox -59.88900 215.52300 88.02300 347.93600
[03/23 17:48:44    142s] <CMD> zoomBox -134.88200 141.58100 148.47300 395.24400
[03/23 17:48:45    142s] <CMD> zoomBox -291.29900 29.46900 251.52100 515.40900
[03/23 17:48:45    142s] <CMD> zoomBox -489.97800 -83.04500 393.91400 708.22700
[03/23 17:48:51    143s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/23 17:48:51    143s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/23 17:48:51    143s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/23 17:48:51    143s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/23 17:48:51    143s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/23 17:48:51    143s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/23 17:48:51    143s] <CMD> routeDesign -globalDetail
[03/23 17:48:51    143s] #% Begin routeDesign (date=03/23 17:48:51, mem=2314.8M)
[03/23 17:48:51    143s] ### Time Record (routeDesign) is installed.
[03/23 17:48:51    143s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2314.79 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/23 17:48:51    143s] #**INFO: setDesignMode -flowEffort standard
[03/23 17:48:51    143s] #**INFO: setDesignMode -powerEffort none
[03/23 17:48:51    143s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/23 17:48:51    143s] **INFO: User settings:
[03/23 17:48:51    143s] setNanoRouteMode -drouteAutoStop                         false
[03/23 17:48:51    143s] setNanoRouteMode -drouteFixAntenna                       true
[03/23 17:48:51    143s] setNanoRouteMode -drouteOnGridOnly                       none
[03/23 17:48:51    143s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/23 17:48:51    143s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/23 17:48:51    143s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/23 17:48:51    143s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/23 17:48:51    143s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/23 17:48:51    143s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/23 17:48:51    143s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/23 17:48:51    143s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/23 17:48:51    143s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/23 17:48:51    143s] setNanoRouteMode -routeSiEffort                          max
[03/23 17:48:51    143s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/23 17:48:51    143s] setNanoRouteMode -routeWithSiDriven                      true
[03/23 17:48:51    143s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/23 17:48:51    143s] setNanoRouteMode -routeWithTimingDriven                  true
[03/23 17:48:51    143s] setNanoRouteMode -routeWithViaInPin                      true
[03/23 17:48:51    143s] setDesignMode -process                                   130
[03/23 17:48:51    143s] setExtractRCMode -coupling_c_th                          0.4
[03/23 17:48:51    143s] setExtractRCMode -effortLevel                            medium
[03/23 17:48:51    143s] setExtractRCMode -engine                                 preRoute
[03/23 17:48:51    143s] setExtractRCMode -relative_c_th                          1
[03/23 17:48:51    143s] setExtractRCMode -total_c_th                             0
[03/23 17:48:51    143s] setDelayCalMode -enable_high_fanout                      true
[03/23 17:48:51    143s] setDelayCalMode -engine                                  aae
[03/23 17:48:51    143s] setDelayCalMode -ignoreNetLoad                           false
[03/23 17:48:51    143s] setDelayCalMode -socv_accuracy_mode                      low
[03/23 17:48:51    143s] setSIMode -separate_delta_delay_on_data                  true
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/23 17:48:51    143s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/23 17:48:51    143s] OPERPROF: Starting checkPlace at level 1, MEM:3150.8M, EPOCH TIME: 1679608131.499491
[03/23 17:48:51    143s] Processing tracks to init pin-track alignment.
[03/23 17:48:51    143s] z: 2, totalTracks: 1
[03/23 17:48:51    143s] z: 4, totalTracks: 1
[03/23 17:48:51    143s] z: 6, totalTracks: 1
[03/23 17:48:51    143s] z: 8, totalTracks: 1
[03/23 17:48:51    143s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:48:51    143s] All LLGs are deleted
[03/23 17:48:51    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3150.8M, EPOCH TIME: 1679608131.503454
[03/23 17:48:51    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3150.8M, EPOCH TIME: 1679608131.503802
[03/23 17:48:51    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3150.8M, EPOCH TIME: 1679608131.504022
[03/23 17:48:51    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3246.8M, EPOCH TIME: 1679608131.508390
[03/23 17:48:51    143s] Max number of tech site patterns supported in site array is 256.
[03/23 17:48:51    143s] Core basic site is IBM13SITE
[03/23 17:48:51    143s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3246.8M, EPOCH TIME: 1679608131.508746
[03/23 17:48:51    143s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:48:51    143s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:48:51    143s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.003, MEM:3246.8M, EPOCH TIME: 1679608131.511600
[03/23 17:48:51    143s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:48:51    143s] SiteArray: use 204,800 bytes
[03/23 17:48:51    143s] SiteArray: current memory after site array memory allocation 3246.8M
[03/23 17:48:51    143s] SiteArray: FP blocked sites are writable
[03/23 17:48:51    143s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:48:51    143s] Atter site array init, number of instance map data is 0.
[03/23 17:48:51    143s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:3214.8M, EPOCH TIME: 1679608131.516241
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:48:51    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.013, MEM:3150.8M, EPOCH TIME: 1679608131.517394
[03/23 17:48:51    143s] Begin checking placement ... (start mem=3150.8M, init mem=3150.8M)
[03/23 17:48:51    143s] Begin checking exclusive groups violation ...
[03/23 17:48:51    143s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 17:48:51    143s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] Running CheckPlace using 6 threads!...
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] ...checkPlace MT is done!
[03/23 17:48:51    143s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3150.8M, EPOCH TIME: 1679608131.528670
[03/23 17:48:51    143s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3150.8M, EPOCH TIME: 1679608131.529715
[03/23 17:48:51    143s] *info: Placed = 2611           (Fixed = 21)
[03/23 17:48:51    143s] *info: Unplaced = 0           
[03/23 17:48:51    143s] Placement Density:64.71%(34230/52898)
[03/23 17:48:51    143s] Placement Density (including fixed std cells):64.71%(34230/52898)
[03/23 17:48:51    143s] All LLGs are deleted
[03/23 17:48:51    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:48:51    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3150.8M, EPOCH TIME: 1679608131.530832
[03/23 17:48:51    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3150.8M, EPOCH TIME: 1679608131.531037
[03/23 17:48:51    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:48:51    143s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3150.8M)
[03/23 17:48:51    143s] OPERPROF: Finished checkPlace at level 1, CPU:0.053, REAL:0.032, MEM:3150.8M, EPOCH TIME: 1679608131.531861
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/23 17:48:51    143s] *** Changed status on (22) nets in Clock.
[03/23 17:48:51    143s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3150.8M) ***
[03/23 17:48:51    143s] % Begin globalDetailRoute (date=03/23 17:48:51, mem=2314.8M)
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] globalDetailRoute
[03/23 17:48:51    143s] 
[03/23 17:48:51    143s] #Start globalDetailRoute on Thu Mar 23 17:48:51 2023
[03/23 17:48:51    143s] #
[03/23 17:48:51    143s] ### Time Record (globalDetailRoute) is installed.
[03/23 17:48:51    143s] ### Time Record (Pre Callback) is installed.
[03/23 17:48:51    143s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:48:51    143s] ### Time Record (DB Import) is installed.
[03/23 17:48:51    143s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:48:51    143s] #Generating timing data, please wait...
[03/23 17:48:51    143s] #2678 total nets, 2678 already routed, 2678 will ignore in trialRoute
[03/23 17:48:51    143s] ### run_trial_route starts on Thu Mar 23 17:48:51 2023 with memory = 2297.10 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:51    143s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:51    143s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/23 17:48:51    143s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/23 17:48:51    143s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.05 [6]--
[03/23 17:48:51    143s] ### dump_timing_file starts on Thu Mar 23 17:48:51 2023 with memory = 2204.43 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] ### extractRC starts on Thu Mar 23 17:48:51 2023 with memory = 2204.43 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] {RT rc-typ 0 4 4 0}
[03/23 17:48:51    143s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.04 [6]--
[03/23 17:48:51    143s] ### view setupAnalysis is active and enabled.
[03/23 17:48:51    143s] 0 out of 1 active views are pruned
[03/23 17:48:51    143s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.45 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] ### generate_timing_data starts on Thu Mar 23 17:48:51 2023 with memory = 2204.45 (MB), peak = 2657.84 (MB)
[03/23 17:48:51    143s] #Reporting timing...
[03/23 17:48:51    143s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 17:48:51    143s] ### report_timing starts on Thu Mar 23 17:48:51 2023 with memory = 2295.54 (MB), peak = 2657.84 (MB)
[03/23 17:48:52    144s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.53 [6]--
[03/23 17:48:52    144s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/23 17:48:52    144s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2354.48 (MB), peak = 2657.84 (MB)
[03/23 17:48:52    144s] #Library Standard Delay: 22.70ps
[03/23 17:48:52    144s] #Slack threshold: 45.40ps
[03/23 17:48:52    144s] ### generate_net_cdm_timing starts on Thu Mar 23 17:48:52 2023 with memory = 2354.48 (MB), peak = 2657.84 (MB)
[03/23 17:48:52    144s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.16 [6]--
[03/23 17:48:52    144s] #*** Analyzed 16 timing critical paths, and collected 8.
[03/23 17:48:52    144s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2355.20 (MB), peak = 2657.84 (MB)
[03/23 17:48:52    144s] ### Use bna from skp: 0
[03/23 17:48:52    144s] 
[03/23 17:48:52    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:48:52    144s] TLC MultiMap info (StdDelay):
[03/23 17:48:52    144s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:52    144s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:52    144s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:48:52    144s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:48:52    144s]  Setting StdDelay to: 22.7ps
[03/23 17:48:52    144s] 
[03/23 17:48:52    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:48:52    144s] {RT rc-typ 0 4 4 0}
[03/23 17:48:53    145s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2361.72 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    145s] #Default setup view is reset to setupAnalysis.
[03/23 17:48:53    145s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2361.72 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    145s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.6 GB --1.45 [6]--
[03/23 17:48:53    145s] #Current view: setupAnalysis 
[03/23 17:48:53    145s] #Current enabled view: setupAnalysis 
[03/23 17:48:53    145s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2361.56 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    145s] ### dump_timing_file cpu:00:00:02, real:00:00:01, mem:2.3 GB, peak:2.6 GB --1.48 [6]--
[03/23 17:48:53    145s] #Done generating timing data.
[03/23 17:48:53    145s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:48:53    145s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/23 17:48:53    145s] ### Net info: total nets: 2680
[03/23 17:48:53    145s] ### Net info: dirty nets: 0
[03/23 17:48:53    145s] ### Net info: marked as disconnected nets: 0
[03/23 17:48:53    145s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:48:53    145s] #num needed restored net=0
[03/23 17:48:53    145s] #need_extraction net=0 (total=2680)
[03/23 17:48:53    145s] ### Net info: fully routed nets: 22
[03/23 17:48:53    145s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:48:53    145s] ### Net info: unrouted nets: 2656
[03/23 17:48:53    145s] ### Net info: re-extraction nets: 0
[03/23 17:48:53    145s] ### Net info: ignored nets: 0
[03/23 17:48:53    145s] ### Net info: skip routing nets: 0
[03/23 17:48:53    145s] ### import design signature (11): route=213367456 fixed_route=1832542918 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=608340432 dirty_area=0 del_dirty_area=0 cell=312248450 placement=202108244 pin_access=780955137 inst_pattern=1
[03/23 17:48:53    145s] ### Time Record (DB Import) is uninstalled.
[03/23 17:48:53    145s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 17:48:53    145s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/23 17:48:53    145s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/23 17:48:53    145s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/23 17:48:53    145s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/23 17:48:53    145s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/23 17:48:53    145s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/23 17:48:53    145s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/23 17:48:53    145s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/23 17:48:53    145s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/23 17:48:53    145s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/23 17:48:53    145s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/23 17:48:53    145s] #
[03/23 17:48:53    145s] ### Time Record (Data Preparation) is installed.
[03/23 17:48:53    145s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/23 17:48:53    145s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/23 17:48:53    145s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/23 17:48:53    145s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/23 17:48:53    145s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/23 17:48:53    145s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/23 17:48:53    145s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/23 17:48:53    145s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/23 17:48:53    145s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/23 17:48:53    145s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/23 17:48:53    145s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/23 17:48:53    145s] #
[03/23 17:48:53    145s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:48:53    145s] ### Time Record (Global Routing) is installed.
[03/23 17:48:53    145s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:48:53    145s] ### Time Record (Data Preparation) is installed.
[03/23 17:48:53    145s] #Start routing data preparation on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    145s] #
[03/23 17:48:53    145s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:48:53    145s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:48:53    145s] #Voltage range [0.000 - 1.200] has 2678 nets.
[03/23 17:48:53    145s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:48:53    145s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:48:53    145s] #Build and mark too close pins for the same net.
[03/23 17:48:53    145s] ### Time Record (Cell Pin Access) is installed.
[03/23 17:48:53    145s] #Rebuild pin access data for design.
[03/23 17:48:53    145s] #Rebuild pin access data for option change.
[03/23 17:48:53    145s] #Initial pin access analysis.
[03/23 17:48:53    146s] #Detail pin access analysis.
[03/23 17:48:53    146s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 17:48:53    146s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:48:53    146s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:48:53    146s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:48:53    146s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:48:53    146s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:48:53    146s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:48:53    146s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:48:53    146s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2383.71 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #Regenerating Ggrids automatically.
[03/23 17:48:53    146s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:48:53    146s] #Using automatically generated G-grids.
[03/23 17:48:53    146s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:48:53    146s] #Done routing data preparation.
[03/23 17:48:53    146s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Summary of active signal nets routing constraints set by OPT:
[03/23 17:48:53    146s] #	preferred routing layers      : 0
[03/23 17:48:53    146s] #	preferred routing layer effort: 0
[03/23 17:48:53    146s] #	preferred extra space         : 0
[03/23 17:48:53    146s] #	preferred multi-cut via       : 0
[03/23 17:48:53    146s] #	avoid detour                  : 0
[03/23 17:48:53    146s] #	expansion ratio               : 0
[03/23 17:48:53    146s] #	net priority                  : 0
[03/23 17:48:53    146s] #	s2s control                   : 0
[03/23 17:48:53    146s] #	avoid chaining                : 0
[03/23 17:48:53    146s] #	inst-based stacking via       : 0
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Summary of active signal nets routing constraints set by USER:
[03/23 17:48:53    146s] #	preferred routing layers      : 0
[03/23 17:48:53    146s] #	preferred routing layer effort     : 0
[03/23 17:48:53    146s] #	preferred extra space              : 0
[03/23 17:48:53    146s] #	preferred multi-cut via            : 0
[03/23 17:48:53    146s] #	avoid detour                       : 0
[03/23 17:48:53    146s] #	net weight                         : 0
[03/23 17:48:53    146s] #	avoid chaining                     : 0
[03/23 17:48:53    146s] #	cell-based stacking via (required) : 0
[03/23 17:48:53    146s] #	cell-based stacking via (optional) : 0
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Start timing driven prevention iteration...
[03/23 17:48:53    146s] ### td_prevention_read_timing_data starts on Thu Mar 23 17:48:53 2023 with memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #----------------------------------------------------
[03/23 17:48:53    146s] # Summary of active signal nets routing constraints
[03/23 17:48:53    146s] #+--------------------------+-----------+
[03/23 17:48:53    146s] #+--------------------------+-----------+
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #----------------------------------------------------
[03/23 17:48:53    146s] #Done timing-driven prevention
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:48:53    146s] #Total number of routable nets = 2678.
[03/23 17:48:53    146s] #Total number of nets in the design = 2680.
[03/23 17:48:53    146s] #2661 routable nets do not have any wires.
[03/23 17:48:53    146s] #17 routable nets have routed wires.
[03/23 17:48:53    146s] #2661 nets will be global routed.
[03/23 17:48:53    146s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:48:53    146s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:48:53    146s] #Using multithreading with 6 threads.
[03/23 17:48:53    146s] ### Time Record (Data Preparation) is installed.
[03/23 17:48:53    146s] #Found 0 nets for post-route si or timing fixing.
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Finished routing data preparation on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Cpu time = 00:00:00
[03/23 17:48:53    146s] #Elapsed time = 00:00:00
[03/23 17:48:53    146s] #Increased memory = 0.00 (MB)
[03/23 17:48:53    146s] #Total memory = 2385.52 (MB)
[03/23 17:48:53    146s] #Peak memory = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:48:53    146s] ### Time Record (Global Routing) is installed.
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Start global routing on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Start global routing initialization on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Number of eco nets is 5
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Start global routing data preparation on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 17:48:53 2023 with memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] #Start routing resource analysis on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### init_is_bin_blocked starts on Thu Mar 23 17:48:53 2023 with memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 17:48:53 2023 with memory = 2385.52 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.75 [6]--
[03/23 17:48:53    146s] ### adjust_flow_cap starts on Thu Mar 23 17:48:53 2023 with memory = 2387.18 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.12 [6]--
[03/23 17:48:53    146s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:48:53 2023 with memory = 2388.26 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### set_via_blocked starts on Thu Mar 23 17:48:53 2023 with memory = 2388.26 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.07 [6]--
[03/23 17:48:53    146s] ### copy_flow starts on Thu Mar 23 17:48:53 2023 with memory = 2388.26 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.07 [6]--
[03/23 17:48:53    146s] #Routing resource analysis is done on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### report_flow_cap starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #  Resource Analysis:
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 17:48:53    146s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 17:48:53    146s] #  --------------------------------------------------------------
[03/23 17:48:53    146s] #  M2             V         348         151         925     4.97%
[03/23 17:48:53    146s] #  M3             H         258         491         925    60.54%
[03/23 17:48:53    146s] #  M4             V         195         304         925    54.70%
[03/23 17:48:53    146s] #  --------------------------------------------------------------
[03/23 17:48:53    146s] #  Total                    801      52.22%        2775    40.07%
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #  22 nets (0.82%) with 1 preferred extra spacing.
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.05 [6]--
[03/23 17:48:53    146s] ### analyze_m2_tracks starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### report_initial_resource starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### mark_pg_pins_accessibility starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### set_net_region starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Global routing data preparation is done on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] ### prepare_level starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### init level 1 starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### Level 1 hgrid = 25 X 37
[03/23 17:48:53    146s] ### prepare_level_flow starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Global routing initialization is done on Thu Mar 23 17:48:53 2023
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Route nets in 1/2 round...
[03/23 17:48:53    146s] #start global routing iteration 1...
[03/23 17:48:53    146s] ### init_flow_edge starts on Thu Mar 23 17:48:53 2023 with memory = 2388.00 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.05 [6]--
[03/23 17:48:53    146s] ### routing at level 1 (topmost level) iter 0
[03/23 17:48:53    146s] ### measure_qor starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.08 [6]--
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #start global routing iteration 2...
[03/23 17:48:53    146s] ### routing at level 1 (topmost level) iter 1
[03/23 17:48:53    146s] ### measure_qor starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.61 [6]--
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #start global routing iteration 3...
[03/23 17:48:53    146s] ### routing at level 1 (topmost level) iter 2
[03/23 17:48:53    146s] ### measure_qor starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.41 [6]--
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #start global routing iteration 4...
[03/23 17:48:53    146s] ### routing at level 1 (topmost level) iter 3
[03/23 17:48:53    146s] ### measure_qor starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.78 [6]--
[03/23 17:48:53    146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] #
[03/23 17:48:53    146s] #Route nets in 2/2 round...
[03/23 17:48:53    146s] #start global routing iteration 5...
[03/23 17:48:53    146s] ### init_flow_edge starts on Thu Mar 23 17:48:53 2023 with memory = 2388.12 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.12 [6]--
[03/23 17:48:53    146s] ### cal_flow starts on Thu Mar 23 17:48:53 2023 with memory = 2388.78 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    146s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    146s] ### routing at level 1 (topmost level) iter 0
[03/23 17:48:53    147s] ### measure_qor starts on Thu Mar 23 17:48:53 2023 with memory = 2393.42 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    147s] ### measure_congestion starts on Thu Mar 23 17:48:53 2023 with memory = 2393.42 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    147s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:53    147s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.57 [6]--
[03/23 17:48:53    147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2393.66 (MB), peak = 2657.84 (MB)
[03/23 17:48:53    147s] #
[03/23 17:48:53    147s] #start global routing iteration 6...
[03/23 17:48:53    147s] ### routing at level 1 (topmost level) iter 1
[03/23 17:48:54    147s] ### measure_qor starts on Thu Mar 23 17:48:54 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    147s] ### measure_congestion starts on Thu Mar 23 17:48:54 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    147s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:54    147s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.51 [6]--
[03/23 17:48:54    147s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    147s] #
[03/23 17:48:54    147s] #start global routing iteration 7...
[03/23 17:48:54    147s] ### routing at level 1 (topmost level) iter 2
[03/23 17:48:54    148s] ### measure_qor starts on Thu Mar 23 17:48:54 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    148s] ### measure_congestion starts on Thu Mar 23 17:48:54 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    148s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:54    148s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --2.65 [6]--
[03/23 17:48:54    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:54    148s] #
[03/23 17:48:54    148s] #start global routing iteration 8...
[03/23 17:48:54    148s] ### routing at level 1 (topmost level) iter 3
[03/23 17:48:55    148s] ### measure_qor starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### measure_congestion starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.02 [6]--
[03/23 17:48:55    148s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.32 [6]--
[03/23 17:48:55    148s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] ### route_end starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:48:55    148s] #Total number of routable nets = 2678.
[03/23 17:48:55    148s] #Total number of nets in the design = 2680.
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #2678 routable nets have routed wires.
[03/23 17:48:55    148s] #5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:48:55    148s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Routed nets constraints summary:
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #      Default                  5            2656  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #        Total                  5            2656  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Routing constraints summary of the whole design:
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #        Rules   Pref Extra Space   Unconstrained  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #      Default                 22            2656  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #        Total                 22            2656  
[03/23 17:48:55    148s] #------------------------------------------------
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.03 [6]--
[03/23 17:48:55    148s] ### cal_base_flow starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### init_flow_edge starts on Thu Mar 23 17:48:55 2023 with memory = 2394.94 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.09 [6]--
[03/23 17:48:55    148s] ### cal_flow starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.99 [6]--
[03/23 17:48:55    148s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.02 [6]--
[03/23 17:48:55    148s] ### report_overcon starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 17:48:55    148s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 17:48:55    148s] #     Layer        (1-27)       (28-54)       (55-81)      (82-108)   OverCon  Flow/Cap
[03/23 17:48:55    148s] #  ----------------------------------------------------------------------------------------
[03/23 17:48:55    148s] #  M2          274(30.4%)    221(24.5%)    160(17.7%)     86(9.53%)   (82.2%)     2.67  
[03/23 17:48:55    148s] #  M3          353(49.4%)      2(0.28%)      0(0.00%)     20(2.80%)   (52.4%)     1.04  
[03/23 17:48:55    148s] #  M4          279(36.5%)      9(1.18%)      0(0.00%)      0(0.00%)   (37.7%)     0.76  
[03/23 17:48:55    148s] #  ----------------------------------------------------------------------------------------
[03/23 17:48:55    148s] #     Total    906(38.1%)    232(9.74%)    160(6.72%)    106(4.45%)   (59.0%)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 108
[03/23 17:48:55    148s] #  Overflow after GR: 15.75% H + 43.22% V
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:55    148s] ### cal_base_flow starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### init_flow_edge starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.06 [6]--
[03/23 17:48:55    148s] ### cal_flow starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.99 [6]--
[03/23 17:48:55    148s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:48:55    148s] ### generate_cong_map_content starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### Sync with Inovus CongMap starts on Thu Mar 23 17:48:55 2023 with memory = 2395.07 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #Hotspot report including placement blocked areas
[03/23 17:48:55    148s] OPERPROF: Starting HotSpotCal at level 1, MEM:3259.9M, EPOCH TIME: 1679608135.506787
[03/23 17:48:55    148s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:48:55    148s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 17:48:55    148s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:48:55    148s] [hotspot] |   M2(V)    |        258.00 |        260.00 |    -0.09    14.31   200.09   300.08 |
[03/23 17:48:55    148s] [hotspot] |   M3(H)    |        167.00 |        168.00 |    -0.09    -0.09   200.09   300.08 |
[03/23 17:48:55    148s] [hotspot] |   M4(V)    |         41.00 |        122.00 |    -0.09   259.11   200.09   300.08 |
[03/23 17:48:55    148s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:48:55    148s] [hotspot] |   worst    | (M2)   258.00 | (M2)   260.00 |                                     |
[03/23 17:48:55    148s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:48:55    148s] [hotspot] | all layers |        272.00 |        273.00 |                                     |
[03/23 17:48:55    148s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:48:55    148s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 272.00, normalized total congestion hotspot area = 273.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:55    148s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 272.00/273.00 (area is in unit of 4 std-cell row bins)
[03/23 17:48:55    148s] [hotspot] max/total 272.00/273.00, big hotspot (>10) total 272.00
[03/23 17:48:55    148s] [hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 17:48:55    148s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:55    148s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:48:55    148s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:55    148s] [hotspot] |  1  |    -0.09    -0.09   200.09   300.08 |      273.00   |
[03/23 17:48:55    148s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:55    148s] [hotspot] |  2  |   187.11    -0.09   200.09    14.31 |        1.00   |
[03/23 17:48:55    148s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:48:55    148s] Top 2 hotspots total area: 274.00
[03/23 17:48:55    148s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.019, MEM:3260.9M, EPOCH TIME: 1679608135.526216
[03/23 17:48:55    148s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.09 [6]--
[03/23 17:48:55    148s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.08 [6]--
[03/23 17:48:55    148s] ### update starts on Thu Mar 23 17:48:55 2023 with memory = 2394.79 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #Complete Global Routing.
[03/23 17:48:55    148s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 17:48:55    148s] #Total wire length = 381391 um.
[03/23 17:48:55    148s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M2 = 330563 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M3 = 29735 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M4 = 21093 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:48:55    148s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:48:55    148s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:48:55    148s] #Total wire length on LAYER LM = 0 um.
[03/23 17:48:55    148s] #Total number of vias = 17556
[03/23 17:48:55    148s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 17:48:55    148s] #Total number of single cut vias = 17551 (100.0%)
[03/23 17:48:55    148s] #Up-Via Summary (total 17556):
[03/23 17:48:55    148s] #                   single-cut          multi-cut      Total
[03/23 17:48:55    148s] #-----------------------------------------------------------
[03/23 17:48:55    148s] # M1              8892 ( 99.9%)         5 (  0.1%)       8897
[03/23 17:48:55    148s] # M2              5719 (100.0%)         0 (  0.0%)       5719
[03/23 17:48:55    148s] # M3              2940 (100.0%)         0 (  0.0%)       2940
[03/23 17:48:55    148s] #-----------------------------------------------------------
[03/23 17:48:55    148s] #                17551 (100.0%)         5 (  0.0%)      17556 
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Total number of involved regular nets 324
[03/23 17:48:55    148s] #Maximum src to sink distance  1042.8
[03/23 17:48:55    148s] #Average of max src_to_sink distance  292.0
[03/23 17:48:55    148s] #Average of ave src_to_sink distance  214.5
[03/23 17:48:55    148s] #Total number of involved priority nets 5
[03/23 17:48:55    148s] #Maximum src to sink distance for priority net 220.5
[03/23 17:48:55    148s] #Average of max src_to_sink distance for priority net 143.4
[03/23 17:48:55    148s] #Average of ave src_to_sink distance for priority net 70.9
[03/23 17:48:55    148s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.29 [6]--
[03/23 17:48:55    148s] ### report_overcon starts on Thu Mar 23 17:48:55 2023 with memory = 2397.62 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:55    148s] ### report_overcon starts on Thu Mar 23 17:48:55 2023 with memory = 2397.62 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #Max overcon = 108 tracks.
[03/23 17:48:55    148s] #Total overcon = 58.97%.
[03/23 17:48:55    148s] #Worst layer Gcell overcon rate = 52.45%.
[03/23 17:48:55    148s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:48:55    148s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.08 [6]--
[03/23 17:48:55    148s] ### global_route design signature (14): route=1037191015 net_attr=1414730872
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Global routing statistics:
[03/23 17:48:55    148s] #Cpu time = 00:00:02
[03/23 17:48:55    148s] #Elapsed time = 00:00:02
[03/23 17:48:55    148s] #Increased memory = 9.00 (MB)
[03/23 17:48:55    148s] #Total memory = 2394.52 (MB)
[03/23 17:48:55    148s] #Peak memory = 2657.84 (MB)
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #Finished global routing on Thu Mar 23 17:48:55 2023
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] #
[03/23 17:48:55    148s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:48:55    148s] ### Time Record (Data Preparation) is installed.
[03/23 17:48:55    148s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:48:55    148s] ### track-assign external-init starts on Thu Mar 23 17:48:55 2023 with memory = 2390.81 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### Time Record (Track Assignment) is installed.
[03/23 17:48:55    148s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:48:55    148s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --1.35 [6]--
[03/23 17:48:55    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2390.81 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### track-assign engine-init starts on Thu Mar 23 17:48:55 2023 with memory = 2390.81 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] ### Time Record (Track Assignment) is installed.
[03/23 17:48:55    148s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.6 GB --0.94 [6]--
[03/23 17:48:55    148s] ### track-assign core-engine starts on Thu Mar 23 17:48:55 2023 with memory = 2390.81 (MB), peak = 2657.84 (MB)
[03/23 17:48:55    148s] #Start Track Assignment.
[03/23 17:48:56    150s] #Done with 2803 horizontal wires in 2 hboxes and 5818 vertical wires in 1 hboxes.
[03/23 17:48:58    151s] #Done with 855 horizontal wires in 2 hboxes and 1225 vertical wires in 1 hboxes.
[03/23 17:48:58    151s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
[03/23 17:48:58    151s] #
[03/23 17:48:58    151s] #Track assignment summary:
[03/23 17:48:58    151s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 17:48:58    151s] #------------------------------------------------------------------------
[03/23 17:48:58    151s] # M2        326828.33 	131.97%  	106.44% 	  2.44%
[03/23 17:48:58    151s] # M3         26084.28 	 90.55%  	  3.19% 	  0.29%
[03/23 17:48:58    151s] # M4         19208.60 	  9.53%  	  0.00% 	  0.40%
[03/23 17:48:58    151s] #------------------------------------------------------------------------
[03/23 17:48:58    151s] # All      372121.21  	122.75% 	 93.70% 	  0.40%
[03/23 17:48:58    151s] #Complete Track Assignment.
[03/23 17:48:58    151s] #Total number of nets with non-default rule or having extra spacing = 22
[03/23 17:48:58    151s] #Total wire length = 379487 um.
[03/23 17:48:58    151s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M2 = 330430 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M3 = 28404 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M4 = 20653 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:48:58    151s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:48:58    151s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:48:58    151s] #Total wire length on LAYER LM = 0 um.
[03/23 17:48:58    151s] #Total number of vias = 17556
[03/23 17:48:58    151s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 17:48:58    151s] #Total number of single cut vias = 17551 (100.0%)
[03/23 17:48:58    151s] #Up-Via Summary (total 17556):
[03/23 17:48:58    151s] #                   single-cut          multi-cut      Total
[03/23 17:48:58    151s] #-----------------------------------------------------------
[03/23 17:48:58    151s] # M1              8892 ( 99.9%)         5 (  0.1%)       8897
[03/23 17:48:58    151s] # M2              5719 (100.0%)         0 (  0.0%)       5719
[03/23 17:48:58    151s] # M3              2940 (100.0%)         0 (  0.0%)       2940
[03/23 17:48:58    151s] #-----------------------------------------------------------
[03/23 17:48:58    151s] #                17551 (100.0%)         5 (  0.0%)      17556 
[03/23 17:48:58    151s] #
[03/23 17:48:58    151s] ### track_assign design signature (17): route=2050924939
[03/23 17:48:58    151s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:2.3 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:48:58    151s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:48:58    151s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2392.31 (MB), peak = 2657.84 (MB)
[03/23 17:48:58    151s] #
[03/23 17:48:58    151s] #Start post global route fixing for timing critical nets ...
[03/23 17:48:58    151s] #
[03/23 17:48:58    151s] ### update_timing_after_routing starts on Thu Mar 23 17:48:58 2023 with memory = 2392.31 (MB), peak = 2657.84 (MB)
[03/23 17:48:58    151s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:48:58    151s] #* Updating design timing data...
[03/23 17:48:58    151s] #Extracting RC...
[03/23 17:48:58    151s] Un-suppress "**WARN ..." messages.
[03/23 17:48:58    151s] #
[03/23 17:48:58    151s] #Start tQuantus RC extraction...
[03/23 17:48:58    151s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/23 17:48:58    151s] #Extract in track assign mode
[03/23 17:48:58    151s] #Start building rc corner(s)...
[03/23 17:48:58    151s] #Number of RC Corner = 1
[03/23 17:48:58    151s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:48:58    151s] #M1 -> M1 (1)
[03/23 17:48:58    151s] #M2 -> M2 (2)
[03/23 17:48:58    151s] #M3 -> M3 (3)
[03/23 17:48:58    151s] #M4 -> M4 (4)
[03/23 17:48:58    151s] #M5 -> M5 (5)
[03/23 17:48:58    151s] #M6 -> M6 (6)
[03/23 17:48:58    151s] #MQ -> MQ (7)
[03/23 17:48:58    151s] #LM -> LM (8)
[03/23 17:48:58    151s] #SADV_On
[03/23 17:48:58    151s] # Corner(s) : 
[03/23 17:48:58    151s] #rc-typ [25.00]
[03/23 17:48:58    152s] # Corner id: 0
[03/23 17:48:58    152s] # Layout Scale: 1.000000
[03/23 17:48:58    152s] # Has Metal Fill model: yes
[03/23 17:48:58    152s] # Temperature was set
[03/23 17:48:58    152s] # Temperature : 25.000000
[03/23 17:48:58    152s] # Ref. Temp   : 25.000000
[03/23 17:48:58    152s] #SADV_Off
[03/23 17:48:58    152s] #total pattern=120 [8, 324]
[03/23 17:48:58    152s] #Generating the tQuantus model file automatically.
[03/23 17:48:58    152s] #num_tile=8688 avg_aspect_ratio=1.085260 
[03/23 17:48:58    152s] #Vertical num_row 33 per_row= 260 halo= 80000 
[03/23 17:48:58    152s] #hor_num_col = 97 final aspect_ratio= 0.698438
[03/23 17:49:15    160s] #Build RC corners: cpu time = 00:00:09, elapsed time = 00:00:17, memory = 2447.14 (MB), peak = 2657.84 (MB)
[03/23 17:49:16    161s] #Finish check_net_pin_list step Enter extract
[03/23 17:49:16    161s] #Start init net ripin tree building
[03/23 17:49:16    161s] #Finish init net ripin tree building
[03/23 17:49:16    161s] #Cpu time = 00:00:00
[03/23 17:49:16    161s] #Elapsed time = 00:00:00
[03/23 17:49:16    161s] #Increased memory = 0.00 (MB)
[03/23 17:49:16    161s] #Total memory = 2451.27 (MB)
[03/23 17:49:16    161s] #Peak memory = 2657.84 (MB)
[03/23 17:49:16    161s] #Using multithreading with 6 threads.
[03/23 17:49:16    161s] #begin processing metal fill model file
[03/23 17:49:16    161s] #end processing metal fill model file
[03/23 17:49:16    161s] ### track-assign external-init starts on Thu Mar 23 17:49:16 2023 with memory = 2451.27 (MB), peak = 2657.84 (MB)
[03/23 17:49:16    161s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:16    161s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:16    161s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.74 [6]--
[03/23 17:49:16    161s] ### track-assign engine-init starts on Thu Mar 23 17:49:16 2023 with memory = 2451.27 (MB), peak = 2657.84 (MB)
[03/23 17:49:16    161s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:16    161s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.22 [6]--
[03/23 17:49:16    161s] #
[03/23 17:49:16    161s] #Start Post Track Assignment Wire Spread.
[03/23 17:49:16    161s] #Done with 217 horizontal wires in 2 hboxes and 441 vertical wires in 1 hboxes.
[03/23 17:49:16    161s] #Complete Post Track Assignment Wire Spread.
[03/23 17:49:16    161s] #
[03/23 17:49:16    161s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:16    161s] #Length limit = 200 pitches
[03/23 17:49:16    161s] #opt mode = 2
[03/23 17:49:16    161s] #Finish check_net_pin_list step Fix net pin list
[03/23 17:49:16    161s] #Start generate extraction boxes.
[03/23 17:49:16    161s] #
[03/23 17:49:16    161s] #Extract using 30 x 30 Hboxes
[03/23 17:49:16    161s] #3x3 initial hboxes
[03/23 17:49:16    161s] #Use area based hbox pruning.
[03/23 17:49:16    161s] #0/0 hboxes pruned.
[03/23 17:49:16    161s] #Complete generating extraction boxes.
[03/23 17:49:16    161s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.29GHz 12288KB Cache 12CPU...
[03/23 17:49:16    161s] #Process 0 special clock nets for rc extraction
[03/23 17:49:16    161s] #Total 2678 nets were built. 2646 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 17:49:17    162s] #Run Statistics for Extraction:
[03/23 17:49:17    162s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 .
[03/23 17:49:17    162s] #   Increased memory =    66.51 (MB), total memory =  2519.48 (MB), peak memory =  2657.84 (MB)
[03/23 17:49:17    162s] #
[03/23 17:49:17    162s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/23 17:49:17    162s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2473.05 (MB), peak = 2657.84 (MB)
[03/23 17:49:17    162s] #RC Statistics: 16793 Res, 13350 Ground Cap, 1000 XCap (Edge to Edge)
[03/23 17:49:17    162s] #RC V/H edge ratio: 0.39, Avg V/H Edge Length: 1590.03 (12257), Avg L-Edge Length: 16005.86 (1928)
[03/23 17:49:17    162s] #Register nets and terms for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d
[03/23 17:49:17    162s] #Finish registering nets and terms for rcdb.
[03/23 17:49:17    162s] #Start writing RC data.
[03/23 17:49:17    162s] #Finish writing RC data
[03/23 17:49:17    162s] #Finish writing rcdb with 22846 nodes, 20168 edges, and 2898 xcaps
[03/23 17:49:17    162s] #2646 inserted nodes are removed
[03/23 17:49:17    162s] ### track-assign external-init starts on Thu Mar 23 17:49:17 2023 with memory = 2473.32 (MB), peak = 2657.84 (MB)
[03/23 17:49:17    162s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:17    162s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:17    162s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.25 [6]--
[03/23 17:49:17    162s] ### track-assign engine-init starts on Thu Mar 23 17:49:17 2023 with memory = 2473.32 (MB), peak = 2657.84 (MB)
[03/23 17:49:17    162s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:17    162s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.09 [6]--
[03/23 17:49:17    162s] #Remove Post Track Assignment Wire Spread
[03/23 17:49:17    162s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:17    162s] Restoring parasitic data from file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d' ...
[03/23 17:49:17    162s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d' for reading (mem: 3428.703M)
[03/23 17:49:17    162s] Reading RCDB with compressed RC data.
[03/23 17:49:17    162s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d' for content verification (mem: 3428.703M)
[03/23 17:49:17    162s] Reading RCDB with compressed RC data.
[03/23 17:49:17    162s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d': 0 access done (mem: 3428.703M)
[03/23 17:49:17    162s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d': 0 access done (mem: 3428.703M)
[03/23 17:49:17    162s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3428.703M)
[03/23 17:49:17    162s] Following multi-corner parasitics specified:
[03/23 17:49:17    162s] 	/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d (rcdb)
[03/23 17:49:17    162s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d' for reading (mem: 3428.703M)
[03/23 17:49:17    162s] Reading RCDB with compressed RC data.
[03/23 17:49:17    162s] 		Cell PE_top has rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d specified
[03/23 17:49:17    162s] Cell PE_top, hinst 
[03/23 17:49:17    162s] processing rcdb (/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 17:49:17    163s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_GPvUGR.rcdb.d': 0 access done (mem: 3444.703M)
[03/23 17:49:17    163s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3396.703M)
[03/23 17:49:17    163s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_nnUayt.rcdb.d/PE_top.rcdb.d' for reading (mem: 3396.703M)
[03/23 17:49:17    163s] Reading RCDB with compressed RC data.
[03/23 17:49:18    163s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_nnUayt.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3396.703M)
[03/23 17:49:18    163s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3396.703M)
[03/23 17:49:18    163s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3396.703M)
[03/23 17:49:18    163s] #
[03/23 17:49:18    163s] #Restore RCDB.
[03/23 17:49:18    163s] ### track-assign external-init starts on Thu Mar 23 17:49:18 2023 with memory = 2472.39 (MB), peak = 2657.84 (MB)
[03/23 17:49:18    163s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:18    163s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:18    163s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.68 [6]--
[03/23 17:49:18    163s] ### track-assign engine-init starts on Thu Mar 23 17:49:18 2023 with memory = 2472.39 (MB), peak = 2657.84 (MB)
[03/23 17:49:18    163s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:18    163s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --1.18 [6]--
[03/23 17:49:18    163s] #Remove Post Track Assignment Wire Spread
[03/23 17:49:18    163s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:18    163s] #
[03/23 17:49:18    163s] #Complete tQuantus RC extraction.
[03/23 17:49:18    163s] #Cpu time = 00:00:12
[03/23 17:49:18    163s] #Elapsed time = 00:00:20
[03/23 17:49:18    163s] #Increased memory = 72.22 (MB)
[03/23 17:49:18    163s] #Total memory = 2464.53 (MB)
[03/23 17:49:18    163s] #Peak memory = 2657.84 (MB)
[03/23 17:49:18    163s] #
[03/23 17:49:18    163s] Un-suppress "**WARN ..." messages.
[03/23 17:49:18    163s] #RC Extraction Completed...
[03/23 17:49:18    163s] ### update_timing starts on Thu Mar 23 17:49:18 2023 with memory = 2464.53 (MB), peak = 2657.84 (MB)
[03/23 17:49:18    163s] AAE_INFO: switching -siAware from false to true ...
[03/23 17:49:18    163s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 17:49:18    163s] ### generate_timing_data starts on Thu Mar 23 17:49:18 2023 with memory = 2446.80 (MB), peak = 2657.84 (MB)
[03/23 17:49:18    163s] #Reporting timing...
[03/23 17:49:18    163s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/23 17:49:18    163s] ### report_timing starts on Thu Mar 23 17:49:18 2023 with memory = 2456.85 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    165s] ### report_timing cpu:00:00:02, real:00:00:01, mem:2.5 GB, peak:2.6 GB --2.34 [6]--
[03/23 17:49:19    165s] #Normalized TNS: -1292.582 -> -861.721, r2r -448.327 -> -298.885, unit 1000.000, clk period 1.500 (ns)
[03/23 17:49:19    165s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2531.55 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    165s] #Library Standard Delay: 22.70ps
[03/23 17:49:19    165s] #Slack threshold: 0.00ps
[03/23 17:49:19    165s] ### generate_net_cdm_timing starts on Thu Mar 23 17:49:19 2023 with memory = 2531.55 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    165s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --2.12 [6]--
[03/23 17:49:19    165s] #*** Analyzed 953 timing critical paths, and collected 510.
[03/23 17:49:19    165s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2531.72 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    165s] ### Use bna from skp: 0
[03/23 17:49:19    165s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.38 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    165s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/23 17:49:19    166s] Worst slack reported in the design = -7.139809 (late)
[03/23 17:49:19    166s] *** writeDesignTiming (0:00:00.2) ***
[03/23 17:49:19    166s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.11 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] Un-suppress "**WARN ..." messages.
[03/23 17:49:19    166s] ### generate_timing_data cpu:00:00:03, real:00:00:01, mem:2.5 GB, peak:2.6 GB --1.96 [6]--
[03/23 17:49:19    166s] #Number of victim nets: 0
[03/23 17:49:19    166s] #Number of aggressor nets: 0
[03/23 17:49:19    166s] #Number of weak nets: 370
[03/23 17:49:19    166s] #Number of critical nets: 728
[03/23 17:49:19    166s] #	level 1 [-8937.6,  -51.7]: 678 nets
[03/23 17:49:19    166s] #	level 2 [-8937.6, -507.4]: 25 nets
[03/23 17:49:19    166s] #	level 3 [-4144.4, -833.7]: 25 nets
[03/23 17:49:19    166s] #Total number of nets: 2678
[03/23 17:49:19    166s] ### update_timing cpu:00:00:03, real:00:00:01, mem:2.5 GB, peak:2.6 GB --1.94 [6]--
[03/23 17:49:19    166s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:49:19    166s] ### update_timing_after_routing cpu:00:00:15, real:00:00:21, mem:2.5 GB, peak:2.6 GB --0.69 [6]--
[03/23 17:49:19    166s] #Total number of significant detoured timing critical nets is 13
[03/23 17:49:19    166s] #Total number of selected detoured timing critical nets is 13
[03/23 17:49:19    166s] #Setup timing driven post global route constraints on 760 nets
[03/23 17:49:19    166s] #3 critical nets are selected for extra spacing.
[03/23 17:49:19    166s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[03/23 17:49:19    166s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:49:19 2023 with memory = 2535.18 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:49:19    166s] ### cal_base_flow starts on Thu Mar 23 17:49:19 2023 with memory = 2535.18 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### init_flow_edge starts on Thu Mar 23 17:49:19 2023 with memory = 2535.18 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.07 [6]--
[03/23 17:49:19    166s] ### cal_flow starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:49:19    166s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:49:19    166s] ### report_overcon starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 17:49:19    166s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 17:49:19    166s] #     Layer        (1-27)       (28-54)       (55-81)      (82-108)   OverCon  Flow/Cap
[03/23 17:49:19    166s] #  ----------------------------------------------------------------------------------------
[03/23 17:49:19    166s] #  M2          276(30.6%)    225(24.9%)    156(17.3%)     84(9.31%)   (82.2%)     2.66  
[03/23 17:49:19    166s] #  M3          354(49.5%)      2(0.28%)      0(0.00%)     20(2.80%)   (52.6%)     1.04  
[03/23 17:49:19    166s] #  M4          276(36.1%)     12(1.57%)      0(0.00%)      0(0.00%)   (37.7%)     0.76  
[03/23 17:49:19    166s] #  ----------------------------------------------------------------------------------------
[03/23 17:49:19    166s] #     Total    906(38.1%)    239(10.0%)    156(6.55%)    104(4.37%)   (59.0%)
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 108
[03/23 17:49:19    166s] #  Overflow after GR: 15.79% H + 43.22% V
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:49:19    166s] ### cal_base_flow starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### init_flow_edge starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.07 [6]--
[03/23 17:49:19    166s] ### cal_flow starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --0.99 [6]--
[03/23 17:49:19    166s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:49:19    166s] ### generate_cong_map_content starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### Sync with Inovus CongMap starts on Thu Mar 23 17:49:19 2023 with memory = 2535.30 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] #Hotspot report including placement blocked areas
[03/23 17:49:19    166s] OPERPROF: Starting HotSpotCal at level 1, MEM:3488.0M, EPOCH TIME: 1679608159.662869
[03/23 17:49:19    166s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:49:19    166s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/23 17:49:19    166s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:49:19    166s] [hotspot] |   M2(V)    |        258.00 |        260.00 |    -0.09    14.31   200.09   300.08 |
[03/23 17:49:19    166s] [hotspot] |   M3(H)    |        168.00 |        169.00 |    -0.09    -0.09   200.09   300.08 |
[03/23 17:49:19    166s] [hotspot] |   M4(V)    |         41.00 |        122.00 |    -0.09   259.11   200.09   300.08 |
[03/23 17:49:19    166s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:49:19    166s] [hotspot] |   worst    | (M2)   258.00 | (M2)   260.00 |                                     |
[03/23 17:49:19    166s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:49:19    166s] [hotspot] | all layers |        272.00 |        273.00 |                                     |
[03/23 17:49:19    166s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/23 17:49:19    166s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 272.00, normalized total congestion hotspot area = 273.00 (area is in unit of 4 std-cell row bins)
[03/23 17:49:19    166s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 272.00/273.00 (area is in unit of 4 std-cell row bins)
[03/23 17:49:19    166s] [hotspot] max/total 272.00/273.00, big hotspot (>10) total 272.00
[03/23 17:49:19    166s] [hotspot] top 2 congestion hotspot bounding boxes and scores of all layers hotspot
[03/23 17:49:19    166s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:49:19    166s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/23 17:49:19    166s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:49:19    166s] [hotspot] |  1  |    -0.09    -0.09   200.09   300.08 |      273.00   |
[03/23 17:49:19    166s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:49:19    166s] [hotspot] |  2  |   187.11    -0.09   200.09    14.31 |        1.00   |
[03/23 17:49:19    166s] [hotspot] +-----+-------------------------------------+---------------+
[03/23 17:49:19    166s] Top 2 hotspots total area: 274.00
[03/23 17:49:19    166s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.013, MEM:3488.0M, EPOCH TIME: 1679608159.676093
[03/23 17:49:19    166s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.27 [6]--
[03/23 17:49:19    166s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.25 [6]--
[03/23 17:49:19    166s] ### update starts on Thu Mar 23 17:49:19 2023 with memory = 2534.69 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.87 [6]--
[03/23 17:49:19    166s] ### report_overcon starts on Thu Mar 23 17:49:19 2023 with memory = 2534.69 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:49:19    166s] ### report_overcon starts on Thu Mar 23 17:49:19 2023 with memory = 2534.69 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] #Max overcon = 108 tracks.
[03/23 17:49:19    166s] #Total overcon = 59.01%.
[03/23 17:49:19    166s] #Worst layer Gcell overcon rate = 52.59%.
[03/23 17:49:19    166s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #----------------------------------------------------
[03/23 17:49:19    166s] # Summary of active signal nets routing constraints
[03/23 17:49:19    166s] #+--------------------------+-----------+
[03/23 17:49:19    166s] #| Avoid Detour             |        13 |
[03/23 17:49:19    166s] #| Prefer Extra Space       |         3 |
[03/23 17:49:19    166s] #+--------------------------+-----------+
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #----------------------------------------------------
[03/23 17:49:19    166s] #Complete Global Routing.
[03/23 17:49:19    166s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:49:19    166s] #Total wire length = 379392 um.
[03/23 17:49:19    166s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M2 = 329734 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M3 = 28454 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M4 = 21204 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:49:19    166s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:49:19    166s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:49:19    166s] #Total wire length on LAYER LM = 0 um.
[03/23 17:49:19    166s] #Total number of vias = 17632
[03/23 17:49:19    166s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 17:49:19    166s] #Total number of single cut vias = 17627 (100.0%)
[03/23 17:49:19    166s] #Up-Via Summary (total 17632):
[03/23 17:49:19    166s] #                   single-cut          multi-cut      Total
[03/23 17:49:19    166s] #-----------------------------------------------------------
[03/23 17:49:19    166s] # M1              8892 ( 99.9%)         5 (  0.1%)       8897
[03/23 17:49:19    166s] # M2              5737 (100.0%)         0 (  0.0%)       5737
[03/23 17:49:19    166s] # M3              2998 (100.0%)         0 (  0.0%)       2998
[03/23 17:49:19    166s] #-----------------------------------------------------------
[03/23 17:49:19    166s] #                17627 (100.0%)         5 (  0.0%)      17632 
[03/23 17:49:19    166s] #
[03/23 17:49:19    166s] #Total number of involved regular nets 333
[03/23 17:49:19    166s] #Maximum src to sink distance  1057.6
[03/23 17:49:19    166s] #Average of max src_to_sink distance  301.5
[03/23 17:49:19    166s] #Average of ave src_to_sink distance  221.6
[03/23 17:49:19    166s] #Total number of involved priority nets 22
[03/23 17:49:19    166s] #Maximum src to sink distance for priority net 499.3
[03/23 17:49:19    166s] #Average of max src_to_sink distance for priority net 155.3
[03/23 17:49:19    166s] #Average of ave src_to_sink distance for priority net 88.6
[03/23 17:49:19    166s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2534.15 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### run_free_timing_graph starts on Thu Mar 23 17:49:19 2023 with memory = 2534.15 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:49:19    166s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 17:49:19    166s] Type 'man IMPCTE-104' for more detail.
[03/23 17:49:19    166s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:49:19    166s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB --0.96 [6]--
[03/23 17:49:19    166s] ### run_build_timing_graph starts on Thu Mar 23 17:49:19 2023 with memory = 2478.41 (MB), peak = 2657.84 (MB)
[03/23 17:49:19    166s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:49:20    166s] Current (total cpu=0:02:47, real=0:05:24, peak res=2657.8M, current mem=2267.6M)
[03/23 17:49:20    167s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2278.5M, current mem=2278.5M)
[03/23 17:49:20    167s] Current (total cpu=0:02:47, real=0:05:24, peak res=2657.8M, current mem=2278.5M)
[03/23 17:49:20    167s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:49:20    167s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.00 [6]--
[03/23 17:49:20    167s] ### track-assign external-init starts on Thu Mar 23 17:49:20 2023 with memory = 2278.54 (MB), peak = 2657.84 (MB)
[03/23 17:49:20    167s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:20    167s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:20    167s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.65 [6]--
[03/23 17:49:20    167s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2278.54 (MB), peak = 2657.84 (MB)
[03/23 17:49:20    167s] #* Importing design timing data...
[03/23 17:49:20    167s] #Number of victim nets: 0
[03/23 17:49:20    167s] #Number of aggressor nets: 0
[03/23 17:49:20    167s] #Number of weak nets: 370
[03/23 17:49:20    167s] #Number of critical nets: 728
[03/23 17:49:20    167s] #	level 1 [-8937.6,  -51.7]: 678 nets
[03/23 17:49:20    167s] #	level 2 [-8937.6, -507.4]: 25 nets
[03/23 17:49:20    167s] #	level 3 [-4144.4, -833.7]: 25 nets
[03/23 17:49:20    167s] #Total number of nets: 2678
[03/23 17:49:20    167s] ### track-assign engine-init starts on Thu Mar 23 17:49:20 2023 with memory = 2278.54 (MB), peak = 2657.84 (MB)
[03/23 17:49:20    167s] ### Time Record (Track Assignment) is installed.
[03/23 17:49:20    167s] #
[03/23 17:49:20    167s] #timing driven effort level: 3
[03/23 17:49:20    167s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.6 GB --1.97 [6]--
[03/23 17:49:20    167s] ### track-assign core-engine starts on Thu Mar 23 17:49:20 2023 with memory = 2278.54 (MB), peak = 2657.84 (MB)
[03/23 17:49:20    167s] #Start Track Assignment With Timing Driven.
[03/23 17:49:20    167s] #Done with 66 horizontal wires in 2 hboxes and 486 vertical wires in 1 hboxes.
[03/23 17:49:20    167s] #Done with 5 horizontal wires in 2 hboxes and 73 vertical wires in 1 hboxes.
[03/23 17:49:20    167s] #Done with 2 horizontal wires in 2 hboxes and 1 vertical wires in 1 hboxes.
[03/23 17:49:20    167s] #
[03/23 17:49:20    167s] #Track assignment summary:
[03/23 17:49:20    167s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/23 17:49:20    167s] #------------------------------------------------------------------------
[03/23 17:49:20    167s] # M2        326157.33 	132.92%  	107.32% 	  2.42%
[03/23 17:49:20    167s] # M3         26181.08 	 89.32%  	  2.54% 	  0.29%
[03/23 17:49:20    167s] # M4         19765.20 	 10.99%  	  0.00% 	  0.36%
[03/23 17:49:20    167s] #------------------------------------------------------------------------
[03/23 17:49:20    167s] # All      372103.61  	123.37% 	 94.25% 	  0.36%
[03/23 17:49:20    167s] #Complete Track Assignment With Timing Driven.
[03/23 17:49:20    167s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:49:20    167s] #Total wire length = 379385 um.
[03/23 17:49:20    167s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M2 = 329755 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M3 = 28425 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M4 = 21204 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:49:20    167s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:49:20    167s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:49:20    167s] #Total wire length on LAYER LM = 0 um.
[03/23 17:49:20    167s] #Total number of vias = 17632
[03/23 17:49:20    167s] #Total number of multi-cut vias = 5 (  0.0%)
[03/23 17:49:20    167s] #Total number of single cut vias = 17627 (100.0%)
[03/23 17:49:20    167s] #Up-Via Summary (total 17632):
[03/23 17:49:20    167s] #                   single-cut          multi-cut      Total
[03/23 17:49:20    167s] #-----------------------------------------------------------
[03/23 17:49:20    167s] # M1              8892 ( 99.9%)         5 (  0.1%)       8897
[03/23 17:49:20    167s] # M2              5737 (100.0%)         0 (  0.0%)       5737
[03/23 17:49:20    167s] # M3              2998 (100.0%)         0 (  0.0%)       2998
[03/23 17:49:20    167s] #-----------------------------------------------------------
[03/23 17:49:20    167s] #                17627 (100.0%)         5 (  0.0%)      17632 
[03/23 17:49:20    167s] #
[03/23 17:49:20    167s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.6 GB --1.01 [6]--
[03/23 17:49:20    167s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:49:20    167s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2278.72 (MB), peak = 2657.84 (MB)
[03/23 17:49:20    167s] #
[03/23 17:49:20    167s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 17:49:20    167s] #Cpu time = 00:00:22
[03/23 17:49:20    167s] #Elapsed time = 00:00:28
[03/23 17:49:20    167s] #Increased memory = -99.22 (MB)
[03/23 17:49:21    167s] #Total memory = 2278.72 (MB)
[03/23 17:49:21    167s] #Peak memory = 2657.84 (MB)
[03/23 17:49:21    167s] #Using multithreading with 6 threads.
[03/23 17:49:21    167s] ### Time Record (Detail Routing) is installed.
[03/23 17:49:21    167s] #Start reading timing information from file .timing_file_111707.tif.gz ...
[03/23 17:49:21    167s] #Read in timing information for 68 ports, 2611 instances from timing file .timing_file_111707.tif.gz.
[03/23 17:49:21    167s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:49:21    167s] #
[03/23 17:49:21    167s] #Start Detail Routing..
[03/23 17:49:21    167s] #start initial detail routing ...
[03/23 17:49:21    167s] ### Design has 6 dirty nets, 4070 dirty-areas)
[03/23 17:51:23    343s] #   number of violations = 8378
[03/23 17:51:23    343s] #
[03/23 17:51:23    343s] #    By Layer and Type :
[03/23 17:51:23    343s] #	         MetSpc    Short     Loop   CutSpc   CShort      Mar ViaInPin   Totals
[03/23 17:51:23    343s] #	M1            0        2        0       38        0        0      450      490
[03/23 17:51:23    343s] #	M2            2     1310        0      169        0       41        0     1522
[03/23 17:51:23    343s] #	M3            7     3420        7      446        1       30        0     3911
[03/23 17:51:23    343s] #	M4            0     2452        3        0        0        0        0     2455
[03/23 17:51:23    343s] #	Totals        9     7184       10      653        1       71      450     8378
[03/23 17:51:23    343s] #894 out of 2611 instances (34.2%) need to be verified(marked ipoed), dirty area = 14.4%.
[03/23 17:51:24    345s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:24    345s] #   number of violations = 1056
[03/23 17:51:24    345s] #
[03/23 17:51:24    345s] #    By Layer and Type :
[03/23 17:51:24    345s] #	          Short   CutSpc ViaInPin   Totals
[03/23 17:51:24    345s] #	M1            0        0      450      450
[03/23 17:51:24    345s] #	M2          190       11        0      201
[03/23 17:51:24    345s] #	M3          243       15        0      258
[03/23 17:51:24    345s] #	M4          147        0        0      147
[03/23 17:51:24    345s] #	Totals      580       26      450     1056
[03/23 17:51:24    345s] #cpu time = 00:02:58, elapsed time = 00:02:03, memory = 2404.43 (MB), peak = 2842.71 (MB)
[03/23 17:51:24    345s] #start 1st optimization iteration ...
[03/23 17:51:44    395s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:44    395s] #   number of violations = 113
[03/23 17:51:44    395s] #
[03/23 17:51:44    395s] #    By Layer and Type :
[03/23 17:51:44    395s] #	          Short   CutSpc   Totals
[03/23 17:51:44    395s] #	M1            0        0        0
[03/23 17:51:44    395s] #	M2           21        0       21
[03/23 17:51:44    395s] #	M3           43        8       51
[03/23 17:51:44    395s] #	M4           41        0       41
[03/23 17:51:44    395s] #	Totals      105        8      113
[03/23 17:51:44    395s] #    number of process antenna violations = 102
[03/23 17:51:44    395s] #cpu time = 00:00:49, elapsed time = 00:00:20, memory = 2462.59 (MB), peak = 2842.71 (MB)
[03/23 17:51:44    395s] #start 2nd optimization iteration ...
[03/23 17:51:54    417s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:54    417s] #   number of violations = 15
[03/23 17:51:54    417s] #
[03/23 17:51:54    417s] #    By Layer and Type :
[03/23 17:51:54    417s] #	          Short   CutSpc   Totals
[03/23 17:51:54    417s] #	M1            0        0        0
[03/23 17:51:54    417s] #	M2            0        1        1
[03/23 17:51:54    417s] #	M3            8        3       11
[03/23 17:51:54    417s] #	M4            3        0        3
[03/23 17:51:54    417s] #	Totals       11        4       15
[03/23 17:51:54    417s] #    number of process antenna violations = 79
[03/23 17:51:54    417s] #cpu time = 00:00:22, elapsed time = 00:00:10, memory = 2450.02 (MB), peak = 2842.71 (MB)
[03/23 17:51:54    417s] #start 3rd optimization iteration ...
[03/23 17:51:56    420s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:56    420s] #   number of violations = 1
[03/23 17:51:56    420s] #
[03/23 17:51:56    420s] #    By Layer and Type :
[03/23 17:51:56    420s] #	          Short   Totals
[03/23 17:51:56    420s] #	M1            0        0
[03/23 17:51:56    420s] #	M2            0        0
[03/23 17:51:56    420s] #	M3            1        1
[03/23 17:51:56    420s] #	Totals        1        1
[03/23 17:51:56    420s] #    number of process antenna violations = 73
[03/23 17:51:56    420s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2438.92 (MB), peak = 2842.71 (MB)
[03/23 17:51:56    420s] #start 4th optimization iteration ...
[03/23 17:51:58    423s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:58    423s] #   number of violations = 1
[03/23 17:51:58    423s] #
[03/23 17:51:58    423s] #    By Layer and Type :
[03/23 17:51:58    423s] #	          Short   Totals
[03/23 17:51:58    423s] #	M1            0        0
[03/23 17:51:58    423s] #	M2            0        0
[03/23 17:51:58    423s] #	M3            1        1
[03/23 17:51:58    423s] #	Totals        1        1
[03/23 17:51:58    423s] #    number of process antenna violations = 68
[03/23 17:51:58    423s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2414.73 (MB), peak = 2842.71 (MB)
[03/23 17:51:58    423s] #start 5th optimization iteration ...
[03/23 17:51:59    425s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:51:59    425s] #   number of violations = 1
[03/23 17:51:59    425s] #
[03/23 17:51:59    425s] #    By Layer and Type :
[03/23 17:51:59    425s] #	          Short   Totals
[03/23 17:51:59    425s] #	M1            0        0
[03/23 17:51:59    425s] #	M2            0        0
[03/23 17:51:59    425s] #	M3            1        1
[03/23 17:51:59    425s] #	Totals        1        1
[03/23 17:51:59    425s] #    number of process antenna violations = 68
[03/23 17:51:59    426s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2400.52 (MB), peak = 2842.71 (MB)
[03/23 17:51:59    426s] #start 6th optimization iteration ...
[03/23 17:52:00    429s] ### Routing stats: routing = 100.00% dirty-area = 97.95%
[03/23 17:52:00    429s] #   number of violations = 0
[03/23 17:52:00    429s] #    number of process antenna violations = 68
[03/23 17:52:00    429s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2388.41 (MB), peak = 2842.71 (MB)
[03/23 17:52:00    429s] #Complete Detail Routing.
[03/23 17:52:00    429s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:00    429s] #Total wire length = 134583 um.
[03/23 17:52:00    429s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M2 = 61733 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M3 = 39631 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M4 = 33219 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:00    429s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:00    429s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:00    429s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:00    429s] #Total number of vias = 37415
[03/23 17:52:00    429s] #Total number of multi-cut vias = 433 (  1.2%)
[03/23 17:52:00    429s] #Total number of single cut vias = 36982 ( 98.8%)
[03/23 17:52:00    429s] #Up-Via Summary (total 37415):
[03/23 17:52:00    429s] #                   single-cut          multi-cut      Total
[03/23 17:52:00    429s] #-----------------------------------------------------------
[03/23 17:52:00    429s] # M1              9334 ( 98.6%)       128 (  1.4%)       9462
[03/23 17:52:00    429s] # M2             15892 ( 98.8%)       189 (  1.2%)      16081
[03/23 17:52:00    429s] # M3             11756 ( 99.0%)       116 (  1.0%)      11872
[03/23 17:52:00    429s] #-----------------------------------------------------------
[03/23 17:52:00    429s] #                36982 ( 98.8%)       433 (  1.2%)      37415 
[03/23 17:52:00    429s] #
[03/23 17:52:00    429s] #Total number of DRC violations = 0
[03/23 17:52:00    429s] ### Time Record (Detail Routing) is uninstalled.
[03/23 17:52:00    429s] #Cpu time = 00:04:22
[03/23 17:52:00    429s] #Elapsed time = 00:02:40
[03/23 17:52:00    429s] #Increased memory = 109.68 (MB)
[03/23 17:52:00    429s] #Total memory = 2388.41 (MB)
[03/23 17:52:00    429s] #Peak memory = 2842.71 (MB)
[03/23 17:52:00    429s] ### Time Record (Antenna Fixing) is installed.
[03/23 17:52:00    429s] #
[03/23 17:52:00    429s] #start routing for process antenna violation fix ...
[03/23 17:52:00    429s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:52:00    429s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #    By Layer and Type :
[03/23 17:52:00    430s] #	          Short   Totals
[03/23 17:52:00    430s] #	M1            0        0
[03/23 17:52:00    430s] #	M2            0        0
[03/23 17:52:00    430s] #	M3            1        1
[03/23 17:52:00    430s] #	Totals        1        1
[03/23 17:52:00    430s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2387.62 (MB), peak = 2842.71 (MB)
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:00    430s] #Total wire length = 134583 um.
[03/23 17:52:00    430s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M2 = 61731 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M3 = 39633 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M4 = 33219 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:00    430s] #Total number of vias = 37423
[03/23 17:52:00    430s] #Total number of multi-cut vias = 433 (  1.2%)
[03/23 17:52:00    430s] #Total number of single cut vias = 36990 ( 98.8%)
[03/23 17:52:00    430s] #Up-Via Summary (total 37423):
[03/23 17:52:00    430s] #                   single-cut          multi-cut      Total
[03/23 17:52:00    430s] #-----------------------------------------------------------
[03/23 17:52:00    430s] # M1              9334 ( 98.6%)       128 (  1.4%)       9462
[03/23 17:52:00    430s] # M2             15900 ( 98.8%)       189 (  1.2%)      16089
[03/23 17:52:00    430s] # M3             11756 ( 99.0%)       116 (  1.0%)      11872
[03/23 17:52:00    430s] #-----------------------------------------------------------
[03/23 17:52:00    430s] #                36990 ( 98.8%)       433 (  1.2%)      37423 
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #Total number of DRC violations = 1
[03/23 17:52:00    430s] #Total number of process antenna violations = 25
[03/23 17:52:00    430s] #Total number of net violated process antenna rule = 23
[03/23 17:52:00    430s] #Total number of violations on LAYER M1 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M2 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M3 = 1
[03/23 17:52:00    430s] #Total number of violations on LAYER M4 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M5 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M6 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER MQ = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER LM = 0
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] # start diode insertion for process antenna violation fix ...
[03/23 17:52:00    430s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:00    430s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2387.02 (MB), peak = 2842.71 (MB)
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:00    430s] #Total wire length = 134583 um.
[03/23 17:52:00    430s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M2 = 61731 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M3 = 39633 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M4 = 33219 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:00    430s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:00    430s] #Total number of vias = 37423
[03/23 17:52:00    430s] #Total number of multi-cut vias = 433 (  1.2%)
[03/23 17:52:00    430s] #Total number of single cut vias = 36990 ( 98.8%)
[03/23 17:52:00    430s] #Up-Via Summary (total 37423):
[03/23 17:52:00    430s] #                   single-cut          multi-cut      Total
[03/23 17:52:00    430s] #-----------------------------------------------------------
[03/23 17:52:00    430s] # M1              9334 ( 98.6%)       128 (  1.4%)       9462
[03/23 17:52:00    430s] # M2             15900 ( 98.8%)       189 (  1.2%)      16089
[03/23 17:52:00    430s] # M3             11756 ( 99.0%)       116 (  1.0%)      11872
[03/23 17:52:00    430s] #-----------------------------------------------------------
[03/23 17:52:00    430s] #                36990 ( 98.8%)       433 (  1.2%)      37423 
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #Total number of DRC violations = 1
[03/23 17:52:00    430s] #Total number of process antenna violations = 25
[03/23 17:52:00    430s] #Total number of net violated process antenna rule = 23
[03/23 17:52:00    430s] #Total number of violations on LAYER M1 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M2 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M3 = 1
[03/23 17:52:00    430s] #Total number of violations on LAYER M4 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M5 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER M6 = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER MQ = 0
[03/23 17:52:00    430s] #Total number of violations on LAYER LM = 0
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #
[03/23 17:52:00    430s] #start delete and reroute for process antenna violation fix ...
[03/23 17:52:15    459s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:22    471s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:28    481s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:32    488s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:32    488s] #cpu time = 00:00:58, elapsed time = 00:00:32, memory = 2372.50 (MB), peak = 2842.71 (MB)
[03/23 17:52:32    488s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:32    488s] #Total wire length = 130715 um.
[03/23 17:52:32    488s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M2 = 60615 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M3 = 38692 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M4 = 31407 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:32    488s] #Total number of vias = 36990
[03/23 17:52:32    488s] #Total number of multi-cut vias = 496 (  1.3%)
[03/23 17:52:32    488s] #Total number of single cut vias = 36494 ( 98.7%)
[03/23 17:52:32    488s] #Up-Via Summary (total 36990):
[03/23 17:52:32    488s] #                   single-cut          multi-cut      Total
[03/23 17:52:32    488s] #-----------------------------------------------------------
[03/23 17:52:32    488s] # M1              9329 ( 98.6%)       133 (  1.4%)       9462
[03/23 17:52:32    488s] # M2             15820 ( 98.5%)       240 (  1.5%)      16060
[03/23 17:52:32    488s] # M3             11345 ( 98.9%)       123 (  1.1%)      11468
[03/23 17:52:32    488s] #-----------------------------------------------------------
[03/23 17:52:32    488s] #                36494 ( 98.7%)       496 (  1.3%)      36990 
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] #Total number of DRC violations = 0
[03/23 17:52:32    488s] #Total number of process antenna violations = 2
[03/23 17:52:32    488s] #Total number of net violated process antenna rule = 2
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:32    488s] #Total wire length = 130715 um.
[03/23 17:52:32    488s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M2 = 60615 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M3 = 38692 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M4 = 31407 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:32    488s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:32    488s] #Total number of vias = 36990
[03/23 17:52:32    488s] #Total number of multi-cut vias = 496 (  1.3%)
[03/23 17:52:32    488s] #Total number of single cut vias = 36494 ( 98.7%)
[03/23 17:52:32    488s] #Up-Via Summary (total 36990):
[03/23 17:52:32    488s] #                   single-cut          multi-cut      Total
[03/23 17:52:32    488s] #-----------------------------------------------------------
[03/23 17:52:32    488s] # M1              9329 ( 98.6%)       133 (  1.4%)       9462
[03/23 17:52:32    488s] # M2             15820 ( 98.5%)       240 (  1.5%)      16060
[03/23 17:52:32    488s] # M3             11345 ( 98.9%)       123 (  1.1%)      11468
[03/23 17:52:32    488s] #-----------------------------------------------------------
[03/23 17:52:32    488s] #                36494 ( 98.7%)       496 (  1.3%)      36990 
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] #Total number of DRC violations = 0
[03/23 17:52:32    488s] #Total number of process antenna violations = 2
[03/23 17:52:32    488s] #Total number of net violated process antenna rule = 2
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 17:52:32    488s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 17:52:32    488s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:52:32    488s] #
[03/23 17:52:32    488s] #Start Post Route via swapping..
[03/23 17:52:32    488s] #99.89% of area are rerouted by ECO routing.
[03/23 17:52:33    490s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:52:33    490s] #   number of violations = 0
[03/23 17:52:33    490s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2372.98 (MB), peak = 2842.71 (MB)
[03/23 17:52:33    490s] #CELL_VIEW PE_top,init has 0 DRC violations
[03/23 17:52:33    490s] #Total number of DRC violations = 0
[03/23 17:52:33    490s] #Total number of process antenna violations = 2
[03/23 17:52:33    490s] #Total number of net violated process antenna rule = 2
[03/23 17:52:33    490s] #Post Route via swapping is done.
[03/23 17:52:33    490s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 17:52:33    490s] #Total number of nets with non-default rule or having extra spacing = 25
[03/23 17:52:33    490s] #Total wire length = 130715 um.
[03/23 17:52:33    490s] #Total half perimeter of net bounding box = 59608 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M2 = 60615 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M3 = 38692 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M4 = 31407 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:52:33    490s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:52:33    490s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:52:33    490s] #Total wire length on LAYER LM = 0 um.
[03/23 17:52:33    490s] #Total number of vias = 36990
[03/23 17:52:33    490s] #Total number of multi-cut vias = 1977 (  5.3%)
[03/23 17:52:33    490s] #Total number of single cut vias = 35013 ( 94.7%)
[03/23 17:52:33    490s] #Up-Via Summary (total 36990):
[03/23 17:52:33    490s] #                   single-cut          multi-cut      Total
[03/23 17:52:33    490s] #-----------------------------------------------------------
[03/23 17:52:33    490s] # M1              9302 ( 98.3%)       160 (  1.7%)       9462
[03/23 17:52:33    490s] # M2             15123 ( 94.2%)       937 (  5.8%)      16060
[03/23 17:52:33    490s] # M3             10588 ( 92.3%)       880 (  7.7%)      11468
[03/23 17:52:33    490s] #-----------------------------------------------------------
[03/23 17:52:33    490s] #                35013 ( 94.7%)      1977 (  5.3%)      36990 
[03/23 17:52:33    490s] #
[03/23 17:52:33    490s] #detailRoute Statistics:
[03/23 17:52:33    490s] #Cpu time = 00:05:23
[03/23 17:52:33    490s] #Elapsed time = 00:03:12
[03/23 17:52:33    490s] #Increased memory = 94.26 (MB)
[03/23 17:52:33    490s] #Total memory = 2372.98 (MB)
[03/23 17:52:33    490s] #Peak memory = 2842.71 (MB)
[03/23 17:52:33    491s] ### global_detail_route design signature (202): route=1940143177 flt_obj=0 vio=682260026 shield_wire=1
[03/23 17:52:33    491s] ### Time Record (DB Export) is installed.
[03/23 17:52:33    491s] ### export design design signature (203): route=1940143177 fixed_route=1832542918 flt_obj=0 vio=682260026 swire=282492057 shield_wire=1 net_attr=650093078 dirty_area=0 del_dirty_area=0 cell=312248450 placement=202108244 pin_access=1435801385 inst_pattern=1
[03/23 17:52:33    491s] #	no debugging net set
[03/23 17:52:33    491s] ### Time Record (DB Export) is uninstalled.
[03/23 17:52:33    491s] ### Time Record (Post Callback) is installed.
[03/23 17:52:33    491s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:52:33    491s] #
[03/23 17:52:33    491s] #globalDetailRoute statistics:
[03/23 17:52:33    491s] #Cpu time = 00:05:48
[03/23 17:52:33    491s] #Elapsed time = 00:03:42
[03/23 17:52:33    491s] #Increased memory = 49.03 (MB)
[03/23 17:52:33    491s] #Total memory = 2363.86 (MB)
[03/23 17:52:33    491s] #Peak memory = 2842.71 (MB)
[03/23 17:52:33    491s] #Number of warnings = 11
[03/23 17:52:33    491s] #Total number of warnings = 27
[03/23 17:52:33    491s] #Number of fails = 0
[03/23 17:52:33    491s] #Total number of fails = 0
[03/23 17:52:33    491s] #Complete globalDetailRoute on Thu Mar 23 17:52:33 2023
[03/23 17:52:33    491s] #
[03/23 17:52:33    491s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 17:52:33    491s] % End globalDetailRoute (date=03/23 17:52:33, total cpu=0:05:48, real=0:03:42, peak res=2842.7M, current mem=2348.5M)
[03/23 17:52:33    491s] #Default setup view is reset to setupAnalysis.
[03/23 17:52:33    491s] #Default setup view is reset to setupAnalysis.
[03/23 17:52:33    491s] AAE_INFO: Post Route call back at the end of routeDesign
[03/23 17:52:33    491s] #routeDesign: cpu time = 00:05:48, elapsed time = 00:03:42, memory = 2337.50 (MB), peak = 2842.71 (MB)
[03/23 17:52:33    491s] 
[03/23 17:52:33    491s] *** Summary of all messages that are not suppressed in this session:
[03/23 17:52:33    491s] Severity  ID               Count  Summary                                  
[03/23 17:52:33    491s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/23 17:52:33    491s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/23 17:52:33    491s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 17:52:33    491s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 17:52:33    491s] *** Message Summary: 8 warning(s), 0 error(s)
[03/23 17:52:33    491s] 
[03/23 17:52:33    491s] ### Time Record (routeDesign) is uninstalled.
[03/23 17:52:33    491s] ### 
[03/23 17:52:33    491s] ###   Scalability Statistics
[03/23 17:52:33    491s] ### 
[03/23 17:52:33    491s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:52:33    491s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/23 17:52:33    491s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:52:33    491s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   Timing Data Generation        |        00:00:17|        00:00:23|             0.7|
[03/23 17:52:33    491s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 17:52:33    491s] ###   Global Routing                |        00:00:03|        00:00:03|             1.2|
[03/23 17:52:33    491s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[03/23 17:52:33    491s] ###   Detail Routing                |        00:04:22|        00:02:40|             1.6|
[03/23 17:52:33    491s] ###   Antenna Fixing                |        00:00:58|        00:00:31|             1.9|
[03/23 17:52:33    491s] ###   Post Route Via Swapping       |        00:00:02|        00:00:01|             1.0|
[03/23 17:52:33    491s] ###   Entire Command                |        00:05:48|        00:03:42|             1.6|
[03/23 17:52:33    491s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:52:33    491s] ### 
[03/23 17:52:33    491s] #% End routeDesign (date=03/23 17:52:33, total cpu=0:05:48, real=0:03:42, peak res=2842.7M, current mem=2337.5M)
[03/23 17:52:33    491s] <CMD> saveDesign db/PE_top_routed.enc
[03/23 17:52:33    491s] #% Begin save design ... (date=03/23 17:52:33, mem=2336.5M)
[03/23 17:52:33    491s] % Begin Save ccopt configuration ... (date=03/23 17:52:33, mem=2336.5M)
[03/23 17:52:33    491s] % End Save ccopt configuration ... (date=03/23 17:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2336.5M, current mem=2336.2M)
[03/23 17:52:33    491s] % Begin Save netlist data ... (date=03/23 17:52:33, mem=2336.2M)
[03/23 17:52:33    491s] Writing Binary DB to db/PE_top_routed.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:52:33    491s] % End Save netlist data ... (date=03/23 17:52:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2336.2M, current mem=2336.2M)
[03/23 17:52:33    491s] Saving symbol-table file in separate thread ...
[03/23 17:52:33    491s] Saving congestion map file in separate thread ...
[03/23 17:52:33    491s] Saving congestion map file db/PE_top_routed.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:52:33    491s] % Begin Save AAE data ... (date=03/23 17:52:33, mem=2336.7M)
[03/23 17:52:33    491s] Saving AAE Data ...
[03/23 17:52:33    491s] AAE DB initialization (MEM=3293.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:52:33    491s] % End Save AAE data ... (date=03/23 17:52:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2337.3M, current mem=2337.3M)
[03/23 17:52:34    491s] Saving preference file db/PE_top_routed.enc.dat/gui.pref.tcl ...
[03/23 17:52:34    491s] Saving mode setting ...
[03/23 17:52:34    491s] Saving global file ...
[03/23 17:52:34    491s] Saving Drc markers ...
[03/23 17:52:34    491s] ... 2 markers are saved ...
[03/23 17:52:34    491s] ... 0 geometry drc markers are saved ...
[03/23 17:52:34    491s] ... 2 antenna drc markers are saved ...
[03/23 17:52:34    491s] % Begin Save routing data ... (date=03/23 17:52:34, mem=2339.5M)
[03/23 17:52:34    491s] Saving route file ...
[03/23 17:52:35    491s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3293.4M) ***
[03/23 17:52:35    491s] % End Save routing data ... (date=03/23 17:52:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=2339.7M, current mem=2339.7M)
[03/23 17:52:35    491s] Saving special route data file in separate thread ...
[03/23 17:52:35    491s] Saving PG file in separate thread ...
[03/23 17:52:35    491s] Saving placement file in separate thread ...
[03/23 17:52:35    491s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:52:35    491s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:52:35    491s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3307.4M) ***
[03/23 17:52:35    491s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:52:35    491s] Saving PG file db/PE_top_routed.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:52:35 2023)
[03/23 17:52:35    491s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3307.4M) ***
[03/23 17:52:35    491s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:52:35    491s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:52:35    491s] Saving property file db/PE_top_routed.enc.dat/PE_top.prop
[03/23 17:52:35    491s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3307.4M) ***
[03/23 17:52:35    491s] #Saving pin access data to file db/PE_top_routed.enc.dat/PE_top.apa ...
[03/23 17:52:35    491s] #
[03/23 17:52:35    491s] Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat/PE_top.techData.gz' ...
[03/23 17:52:36    491s] Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat/extraction/' ...
[03/23 17:52:36    491s] Checksum of RCGrid density data::96
[03/23 17:52:36    491s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:52:36    491s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:52:36    491s] % Begin Save power constraints data ... (date=03/23 17:52:36, mem=2339.9M)
[03/23 17:52:36    491s] % End Save power constraints data ... (date=03/23 17:52:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2339.9M, current mem=2339.9M)
[03/23 17:52:36    492s] Generated self-contained design PE_top_routed.enc.dat
[03/23 17:52:36    492s] #% End save design ... (date=03/23 17:52:36, total cpu=0:00:00.8, real=0:00:03.0, peak res=2339.9M, current mem=2337.4M)
[03/23 17:52:36    492s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/23 17:52:36    492s] AAE_INFO: switching -siAware from false to true ...
[03/23 17:52:36    492s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/23 17:52:36    492s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/23 17:52:36    492s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/23 17:52:36    492s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 17:52:36    492s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2337.4M, totSessionCpu=0:08:12 **
[03/23 17:52:36    492s] *** optDesign #3 [begin] : totSession cpu/real = 0:08:12.1/0:08:35.9 (1.0), mem = 3264.4M
[03/23 17:52:36    492s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:52:36    492s] GigaOpt running with 6 threads.
[03/23 17:52:36    492s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:12.1/0:08:35.9 (1.0), mem = 3264.4M
[03/23 17:52:36    492s] **INFO: User settings:
[03/23 17:52:36    492s] setNanoRouteMode -drouteAutoStop                                false
[03/23 17:52:36    492s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 17:52:36    492s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 17:52:36    492s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 17:52:36    492s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 17:52:36    492s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 17:52:36    492s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 17:52:36    492s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 17:52:36    492s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 17:52:36    492s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 17:52:36    492s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 17:52:36    492s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 17:52:36    492s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 17:52:36    492s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 17:52:36    492s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 17:52:36    492s] setNanoRouteMode -routeSiEffort                                 max
[03/23 17:52:36    492s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 17:52:36    492s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 17:52:36    492s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 17:52:36    492s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 17:52:36    492s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 17:52:36    492s] setNanoRouteMode -timingEngine                                  .timing_file_111707.tif.gz
[03/23 17:52:36    492s] setDesignMode -process                                          130
[03/23 17:52:36    492s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 17:52:36    492s] setExtractRCMode -effortLevel                                   medium
[03/23 17:52:36    492s] setExtractRCMode -engine                                        preRoute
[03/23 17:52:36    492s] setExtractRCMode -relative_c_th                                 1
[03/23 17:52:36    492s] setExtractRCMode -total_c_th                                    0
[03/23 17:52:36    492s] setDelayCalMode -enable_high_fanout                             true
[03/23 17:52:36    492s] setDelayCalMode -engine                                         aae
[03/23 17:52:36    492s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 17:52:36    492s] setDelayCalMode -reportOutBound                                 true
[03/23 17:52:36    492s] setDelayCalMode -SIAware                                        true
[03/23 17:52:36    492s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 17:52:36    492s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/23 17:52:36    492s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 17:52:36    492s] setOptMode -addInst                                             true
[03/23 17:52:36    492s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 17:52:36    492s] setOptMode -allEndPoints                                        true
[03/23 17:52:36    492s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/23 17:52:36    492s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 17:52:36    492s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 17:52:36    492s] setOptMode -autoViewHoldTargetSlack                             500
[03/23 17:52:36    492s] setOptMode -drcMargin                                           0.1
[03/23 17:52:36    492s] setOptMode -effort                                              high
[03/23 17:52:36    492s] setOptMode -fixDrc                                              true
[03/23 17:52:36    492s] setOptMode -fixFanoutLoad                                       true
[03/23 17:52:36    492s] setOptMode -holdTargetSlack                                     0.05
[03/23 17:52:36    492s] setOptMode -maxLength                                           1000
[03/23 17:52:36    492s] setOptMode -optimizeFF                                          true
[03/23 17:52:36    492s] setOptMode -preserveAllSequential                               false
[03/23 17:52:36    492s] setOptMode -restruct                                            false
[03/23 17:52:36    492s] setOptMode -setupTargetSlack                                    0.05
[03/23 17:52:36    492s] setOptMode -usefulSkew                                          false
[03/23 17:52:36    492s] setOptMode -usefulSkewCTS                                       true
[03/23 17:52:36    492s] setSIMode -separate_delta_delay_on_data                         true
[03/23 17:52:36    492s] setPlaceMode -place_global_max_density                          0.8
[03/23 17:52:36    492s] setPlaceMode -timingDriven                                      true
[03/23 17:52:36    492s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 17:52:36    492s] setAnalysisMode -checkType                                      setup
[03/23 17:52:36    492s] setAnalysisMode -clkSrcPath                                     true
[03/23 17:52:36    492s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 17:52:36    492s] setAnalysisMode -cppr                                           both
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 17:52:36    492s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 17:52:36    492s] OPERPROF: Starting DPlace-Init at level 1, MEM:3342.9M, EPOCH TIME: 1679608356.737188
[03/23 17:52:36    492s] Processing tracks to init pin-track alignment.
[03/23 17:52:36    492s] z: 2, totalTracks: 1
[03/23 17:52:36    492s] z: 4, totalTracks: 1
[03/23 17:52:36    492s] z: 6, totalTracks: 1
[03/23 17:52:36    492s] z: 8, totalTracks: 1
[03/23 17:52:36    492s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:52:36    492s] All LLGs are deleted
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3342.9M, EPOCH TIME: 1679608356.740682
[03/23 17:52:36    492s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3342.9M, EPOCH TIME: 1679608356.740911
[03/23 17:52:36    492s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3342.9M, EPOCH TIME: 1679608356.741424
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3438.9M, EPOCH TIME: 1679608356.744876
[03/23 17:52:36    492s] Max number of tech site patterns supported in site array is 256.
[03/23 17:52:36    492s] Core basic site is IBM13SITE
[03/23 17:52:36    492s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3438.9M, EPOCH TIME: 1679608356.753803
[03/23 17:52:36    492s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:52:36    492s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:52:36    492s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3438.9M, EPOCH TIME: 1679608356.758010
[03/23 17:52:36    492s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:52:36    492s] SiteArray: use 204,800 bytes
[03/23 17:52:36    492s] SiteArray: current memory after site array memory allocation 3438.9M
[03/23 17:52:36    492s] SiteArray: FP blocked sites are writable
[03/23 17:52:36    492s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:52:36    492s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3406.9M, EPOCH TIME: 1679608356.763580
[03/23 17:52:36    492s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:52:36    492s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.009, MEM:3438.9M, EPOCH TIME: 1679608356.772315
[03/23 17:52:36    492s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:52:36    492s] Atter site array init, number of instance map data is 0.
[03/23 17:52:36    492s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.035, REAL:0.029, MEM:3438.9M, EPOCH TIME: 1679608356.773433
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:36    492s] OPERPROF:     Starting CMU at level 3, MEM:3438.9M, EPOCH TIME: 1679608356.774591
[03/23 17:52:36    492s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3438.9M, EPOCH TIME: 1679608356.779441
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:52:36    492s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.040, MEM:3342.9M, EPOCH TIME: 1679608356.781232
[03/23 17:52:36    492s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3342.9M, EPOCH TIME: 1679608356.781376
[03/23 17:52:36    492s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.005, MEM:3342.9M, EPOCH TIME: 1679608356.786346
[03/23 17:52:36    492s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3342.9MB).
[03/23 17:52:36    492s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.058, REAL:0.051, MEM:3342.9M, EPOCH TIME: 1679608356.788147
[03/23 17:52:36    492s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3342.9M, EPOCH TIME: 1679608356.788309
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.022, REAL:0.015, MEM:3305.9M, EPOCH TIME: 1679608356.803102
[03/23 17:52:36    492s] Effort level <high> specified for reg2reg path_group
[03/23 17:52:36    492s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2415.0M, totSessionCpu=0:08:13 **
[03/23 17:52:36    492s] Existing Dirty Nets : 0
[03/23 17:52:36    492s] New Signature Flow (optDesignCheckOptions) ....
[03/23 17:52:36    492s] #Taking db snapshot
[03/23 17:52:36    492s] #Taking db snapshot ... done
[03/23 17:52:36    492s] OPERPROF: Starting checkPlace at level 1, MEM:3307.9M, EPOCH TIME: 1679608356.914309
[03/23 17:52:36    492s] Processing tracks to init pin-track alignment.
[03/23 17:52:36    492s] z: 2, totalTracks: 1
[03/23 17:52:36    492s] z: 4, totalTracks: 1
[03/23 17:52:36    492s] z: 6, totalTracks: 1
[03/23 17:52:36    492s] z: 8, totalTracks: 1
[03/23 17:52:36    492s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:52:36    492s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3307.9M, EPOCH TIME: 1679608356.918222
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:36    492s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:3307.9M, EPOCH TIME: 1679608356.937201
[03/23 17:52:36    492s] Begin checking placement ... (start mem=3307.9M, init mem=3307.9M)
[03/23 17:52:36    492s] Begin checking exclusive groups violation ...
[03/23 17:52:36    492s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 17:52:36    492s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s] Running CheckPlace using 6 threads!...
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s] ...checkPlace MT is done!
[03/23 17:52:36    492s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3307.9M, EPOCH TIME: 1679608356.952990
[03/23 17:52:36    492s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3307.9M, EPOCH TIME: 1679608356.954622
[03/23 17:52:36    492s] *info: Placed = 2611           (Fixed = 21)
[03/23 17:52:36    492s] *info: Unplaced = 0           
[03/23 17:52:36    492s] Placement Density:64.71%(34230/52898)
[03/23 17:52:36    492s] Placement Density (including fixed std cells):64.71%(34230/52898)
[03/23 17:52:36    492s] All LLGs are deleted
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2611).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3307.9M, EPOCH TIME: 1679608356.956353
[03/23 17:52:36    492s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3307.9M, EPOCH TIME: 1679608356.956640
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3307.9M)
[03/23 17:52:36    492s] OPERPROF: Finished checkPlace at level 1, CPU:0.066, REAL:0.043, MEM:3307.9M, EPOCH TIME: 1679608356.957790
[03/23 17:52:36    492s]  Initial DC engine is -> aae
[03/23 17:52:36    492s]  
[03/23 17:52:36    492s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 17:52:36    492s]  
[03/23 17:52:36    492s]  
[03/23 17:52:36    492s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 17:52:36    492s]  
[03/23 17:52:36    492s] Reset EOS DB
[03/23 17:52:36    492s] Ignoring AAE DB Resetting ...
[03/23 17:52:36    492s]  Set Options for AAE Based Opt flow 
[03/23 17:52:36    492s] *** optDesign -postRoute ***
[03/23 17:52:36    492s] DRC Margin: user margin 0.1; extra margin 0
[03/23 17:52:36    492s] Setup Target Slack: user slack 0.05
[03/23 17:52:36    492s] Hold Target Slack: user slack 0.05
[03/23 17:52:36    492s] All LLGs are deleted
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3307.9M, EPOCH TIME: 1679608356.973000
[03/23 17:52:36    492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3307.9M, EPOCH TIME: 1679608356.973320
[03/23 17:52:36    492s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3307.9M, EPOCH TIME: 1679608356.973937
[03/23 17:52:36    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:36    492s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3371.9M, EPOCH TIME: 1679608356.976198
[03/23 17:52:36    492s] Max number of tech site patterns supported in site array is 256.
[03/23 17:52:36    492s] Core basic site is IBM13SITE
[03/23 17:52:36    492s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3371.9M, EPOCH TIME: 1679608356.986486
[03/23 17:52:36    492s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:52:36    492s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:52:36    492s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.008, MEM:3403.9M, EPOCH TIME: 1679608356.994394
[03/23 17:52:36    492s] Fast DP-INIT is on for default
[03/23 17:52:36    492s] Atter site array init, number of instance map data is 0.
[03/23 17:52:36    492s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.022, REAL:0.020, MEM:3403.9M, EPOCH TIME: 1679608356.996695
[03/23 17:52:36    492s] 
[03/23 17:52:36    492s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:36    492s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.026, MEM:3307.9M, EPOCH TIME: 1679608356.999599
[03/23 17:52:37    492s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:52:37    492s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:37    492s] Multi-VT timing optimization disabled based on library information.
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:52:37    492s] Deleting Lib Analyzer.
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Deleting Cell Server End ...
[03/23 17:52:37    492s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:52:37    492s] Summary for sequential cells identification: 
[03/23 17:52:37    492s]   Identified SBFF number: 112
[03/23 17:52:37    492s]   Identified MBFF number: 0
[03/23 17:52:37    492s]   Identified SB Latch number: 0
[03/23 17:52:37    492s]   Identified MB Latch number: 0
[03/23 17:52:37    492s]   Not identified SBFF number: 8
[03/23 17:52:37    492s]   Not identified MBFF number: 0
[03/23 17:52:37    492s]   Not identified SB Latch number: 0
[03/23 17:52:37    492s]   Not identified MB Latch number: 0
[03/23 17:52:37    492s]   Number of sequential cells which are not FFs: 34
[03/23 17:52:37    492s]  Visiting view : setupAnalysis
[03/23 17:52:37    492s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:52:37    492s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:52:37    492s]  Visiting view : holdAnalysis
[03/23 17:52:37    492s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:52:37    492s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:52:37    492s] TLC MultiMap info (StdDelay):
[03/23 17:52:37    492s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:52:37    492s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:52:37    492s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:52:37    492s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:52:37    492s]  Setting StdDelay to: 22.7ps
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] TimeStamp Deleting Cell Server End ...
[03/23 17:52:37    492s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.4), totSession cpu/real = 0:08:12.7/0:08:36.3 (1.0), mem = 3307.9M
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] =============================================================================================
[03/23 17:52:37    492s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[03/23 17:52:37    492s] =============================================================================================
[03/23 17:52:37    492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:52:37    492s] ---------------------------------------------------------------------------------------------
[03/23 17:52:37    492s] [ CellServerInit         ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:52:37    492s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:37    492s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:37    492s] [ CheckPlace             ]      1   0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:52:37    492s] [ MISC                   ]          0:00:00.4  (  87.3 % )     0:00:00.4 /  0:00:00.6    1.4
[03/23 17:52:37    492s] ---------------------------------------------------------------------------------------------
[03/23 17:52:37    492s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.4
[03/23 17:52:37    492s] ---------------------------------------------------------------------------------------------
[03/23 17:52:37    492s] 
[03/23 17:52:37    492s] ** INFO : this run is activating 'postRoute' automaton
[03/23 17:52:37    492s] **INFO: flowCheckPoint #1 InitialSummary
[03/23 17:52:37    492s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 17:52:37    492s] ### Net info: total nets: 2680
[03/23 17:52:37    492s] ### Net info: dirty nets: 0
[03/23 17:52:37    492s] ### Net info: marked as disconnected nets: 0
[03/23 17:52:37    492s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:52:37    492s] #num needed restored net=0
[03/23 17:52:37    492s] #need_extraction net=0 (total=2680)
[03/23 17:52:37    492s] ### Net info: fully routed nets: 2678
[03/23 17:52:37    492s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:52:37    492s] ### Net info: unrouted nets: 0
[03/23 17:52:37    492s] ### Net info: re-extraction nets: 0
[03/23 17:52:37    492s] ### Net info: ignored nets: 0
[03/23 17:52:37    492s] ### Net info: skip routing nets: 0
[03/23 17:52:37    492s] ### import design signature (204): route=470285302 fixed_route=470285302 flt_obj=0 vio=771808374 swire=282492057 shield_wire=1 net_attr=1527026187 dirty_area=0 del_dirty_area=0 cell=312248450 placement=202108244 pin_access=1435801385 inst_pattern=1
[03/23 17:52:37    492s] #Extract in post route mode
[03/23 17:52:37    492s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 17:52:37    492s] #Fast data preparation for tQuantus.
[03/23 17:52:37    492s] #Start routing data preparation on Thu Mar 23 17:52:37 2023
[03/23 17:52:37    492s] #
[03/23 17:52:37    492s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:52:37    492s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:52:37    492s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:52:37    492s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:52:37    492s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:52:37    492s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:52:37    492s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:52:37    492s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:52:37    492s] #Regenerating Ggrids automatically.
[03/23 17:52:37    492s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:52:37    492s] #Using automatically generated G-grids.
[03/23 17:52:37    492s] #Done routing data preparation.
[03/23 17:52:37    492s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2420.56 (MB), peak = 2842.71 (MB)
[03/23 17:52:37    492s] #Start routing data preparation on Thu Mar 23 17:52:37 2023
[03/23 17:52:37    492s] #
[03/23 17:52:37    492s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:52:37    492s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:52:37    492s] #Voltage range [0.000 - 1.200] has 2678 nets.
[03/23 17:52:37    492s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:52:37    492s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:52:37    493s] #Build and mark too close pins for the same net.
[03/23 17:52:37    493s] #Regenerating Ggrids automatically.
[03/23 17:52:37    493s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:52:37    493s] #Using automatically generated G-grids.
[03/23 17:52:37    493s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:52:37    493s] #Done routing data preparation.
[03/23 17:52:37    493s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2426.14 (MB), peak = 2842.71 (MB)
[03/23 17:52:37    493s] #
[03/23 17:52:37    493s] #Start tQuantus RC extraction...
[03/23 17:52:37    493s] #Start building rc corner(s)...
[03/23 17:52:37    493s] #Number of RC Corner = 1
[03/23 17:52:37    493s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:52:37    493s] #M1 -> M1 (1)
[03/23 17:52:37    493s] #M2 -> M2 (2)
[03/23 17:52:37    493s] #M3 -> M3 (3)
[03/23 17:52:37    493s] #M4 -> M4 (4)
[03/23 17:52:37    493s] #M5 -> M5 (5)
[03/23 17:52:37    493s] #M6 -> M6 (6)
[03/23 17:52:37    493s] #MQ -> MQ (7)
[03/23 17:52:37    493s] #LM -> LM (8)
[03/23 17:52:37    493s] #SADV-On
[03/23 17:52:37    493s] # Corner(s) : 
[03/23 17:52:37    493s] #rc-typ [25.00]
[03/23 17:52:37    493s] # Corner id: 0
[03/23 17:52:37    493s] # Layout Scale: 1.000000
[03/23 17:52:37    493s] # Has Metal Fill model: yes
[03/23 17:52:37    493s] # Temperature was set
[03/23 17:52:37    493s] # Temperature : 25.000000
[03/23 17:52:37    493s] # Ref. Temp   : 25.000000
[03/23 17:52:37    493s] #SADV-Off
[03/23 17:52:37    493s] #total pattern=120 [8, 324]
[03/23 17:52:37    493s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:52:37    493s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:52:37    493s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:52:37    493s] #number model r/c [1,1] [8,324] read
[03/23 17:52:37    493s] #0 rcmodel(s) requires rebuild
[03/23 17:52:37    493s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2426.89 (MB), peak = 2842.71 (MB)
[03/23 17:52:37    493s] #Start building rc corner(s)...
[03/23 17:52:37    493s] #Number of RC Corner = 1
[03/23 17:52:37    493s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:52:37    493s] #M1 -> M1 (1)
[03/23 17:52:37    493s] #M2 -> M2 (2)
[03/23 17:52:37    493s] #M3 -> M3 (3)
[03/23 17:52:37    493s] #M4 -> M4 (4)
[03/23 17:52:37    493s] #M5 -> M5 (5)
[03/23 17:52:37    493s] #M6 -> M6 (6)
[03/23 17:52:37    493s] #MQ -> MQ (7)
[03/23 17:52:37    493s] #LM -> LM (8)
[03/23 17:52:37    493s] #SADV-On
[03/23 17:52:37    493s] # Corner(s) : 
[03/23 17:52:37    493s] #rc-typ [25.00]
[03/23 17:52:38    493s] # Corner id: 0
[03/23 17:52:38    493s] # Layout Scale: 1.000000
[03/23 17:52:38    493s] # Has Metal Fill model: yes
[03/23 17:52:38    493s] # Temperature was set
[03/23 17:52:38    493s] # Temperature : 25.000000
[03/23 17:52:38    493s] # Ref. Temp   : 25.000000
[03/23 17:52:38    493s] #SADV-Off
[03/23 17:52:38    493s] #total pattern=120 [8, 324]
[03/23 17:52:38    493s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:52:38    493s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:52:38    493s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:52:38    493s] #number model r/c [1,1] [8,324] read
[03/23 17:52:38    493s] #0 rcmodel(s) requires rebuild
[03/23 17:52:38    493s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2426.45 (MB), peak = 2842.71 (MB)
[03/23 17:52:38    493s] #Finish check_net_pin_list step Enter extract
[03/23 17:52:38    493s] #Start init net ripin tree building
[03/23 17:52:38    493s] #Finish init net ripin tree building
[03/23 17:52:38    493s] #Cpu time = 00:00:00
[03/23 17:52:38    493s] #Elapsed time = 00:00:00
[03/23 17:52:38    493s] #Increased memory = 0.00 (MB)
[03/23 17:52:38    493s] #Total memory = 2426.45 (MB)
[03/23 17:52:38    493s] #Peak memory = 2842.71 (MB)
[03/23 17:52:38    493s] #Using multithreading with 6 threads.
[03/23 17:52:38    493s] #begin processing metal fill model file
[03/23 17:52:38    493s] #end processing metal fill model file
[03/23 17:52:38    493s] #Length limit = 200 pitches
[03/23 17:52:38    493s] #opt mode = 2
[03/23 17:52:38    493s] #Finish check_net_pin_list step Fix net pin list
[03/23 17:52:38    493s] #Start generate extraction boxes.
[03/23 17:52:38    493s] #
[03/23 17:52:38    493s] #Extract using 30 x 30 Hboxes
[03/23 17:52:38    493s] #3x3 initial hboxes
[03/23 17:52:38    493s] #Use area based hbox pruning.
[03/23 17:52:38    493s] #0/0 hboxes pruned.
[03/23 17:52:38    493s] #Complete generating extraction boxes.
[03/23 17:52:38    493s] #Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 17:52:38    493s] #Process 0 special clock nets for rc extraction
[03/23 17:52:38    494s] #Total 2678 nets were built. 636 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 17:52:39    495s] #Run Statistics for Extraction:
[03/23 17:52:39    495s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 17:52:39    495s] #   Increased memory =    36.38 (MB), total memory =  2463.48 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:39    495s] #Register nets and terms for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d
[03/23 17:52:39    496s] #Finish registering nets and terms for rcdb.
[03/23 17:52:39    496s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2434.69 (MB), peak = 2842.71 (MB)
[03/23 17:52:39    496s] #RC Statistics: 14953 Res, 8135 Ground Cap, 16367 XCap (Edge to Edge)
[03/23 17:52:39    496s] #RC V/H edge ratio: 0.08, Avg V/H Edge Length: 1196.11 (6023), Avg L-Edge Length: 13676.88 (6275)
[03/23 17:52:39    496s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d.
[03/23 17:52:39    496s] #Start writing RC data.
[03/23 17:52:39    496s] #Finish writing RC data
[03/23 17:52:39    496s] #Finish writing rcdb with 17631 nodes, 14953 edges, and 44800 xcaps
[03/23 17:52:39    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2431.34 (MB), peak = 2842.71 (MB)
[03/23 17:52:39    496s] Restoring parasitic data from file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d' ...
[03/23 17:52:39    496s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d' for reading (mem: 3371.578M)
[03/23 17:52:39    496s] Reading RCDB with compressed RC data.
[03/23 17:52:39    496s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d' for content verification (mem: 3371.578M)
[03/23 17:52:39    496s] Reading RCDB with compressed RC data.
[03/23 17:52:39    496s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d': 0 access done (mem: 3371.578M)
[03/23 17:52:39    496s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d': 0 access done (mem: 3371.578M)
[03/23 17:52:39    496s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3371.578M)
[03/23 17:52:39    496s] Following multi-corner parasitics specified:
[03/23 17:52:39    496s] 	/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d (rcdb)
[03/23 17:52:39    496s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d' for reading (mem: 3371.578M)
[03/23 17:52:39    496s] Reading RCDB with compressed RC data.
[03/23 17:52:39    496s] 		Cell PE_top has rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d specified
[03/23 17:52:39    496s] Cell PE_top, hinst 
[03/23 17:52:39    496s] processing rcdb (/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 17:52:39    496s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_tAQVJb.rcdb.d': 0 access done (mem: 3387.578M)
[03/23 17:52:39    496s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3371.578M)
[03/23 17:52:39    496s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_1oMSdD.rcdb.d/PE_top.rcdb.d' for reading (mem: 3371.578M)
[03/23 17:52:39    496s] Reading RCDB with compressed RC data.
[03/23 17:52:40    496s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_1oMSdD.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3371.578M)
[03/23 17:52:40    496s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3371.578M)
[03/23 17:52:40    496s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3371.578M)
[03/23 17:52:40    496s] #
[03/23 17:52:40    496s] #Restore RCDB.
[03/23 17:52:40    496s] #
[03/23 17:52:40    496s] #Complete tQuantus RC extraction.
[03/23 17:52:40    496s] #Cpu time = 00:00:04
[03/23 17:52:40    496s] #Elapsed time = 00:00:03
[03/23 17:52:40    496s] #Increased memory = 5.35 (MB)
[03/23 17:52:40    496s] #Total memory = 2431.49 (MB)
[03/23 17:52:40    496s] #Peak memory = 2842.71 (MB)
[03/23 17:52:40    496s] #
[03/23 17:52:40    496s] #636 inserted nodes are removed
[03/23 17:52:40    496s] ### export design design signature (206): route=1938961347 fixed_route=1938961347 flt_obj=0 vio=771808374 swire=282492057 shield_wire=1 net_attr=1641889446 dirty_area=0 del_dirty_area=0 cell=312248450 placement=202108244 pin_access=1435801385 inst_pattern=1
[03/23 17:52:40    496s] #	no debugging net set
[03/23 17:52:40    496s] #Start Inst Signature in MT(0)
[03/23 17:52:40    496s] #Start Net Signature in MT(48723667)
[03/23 17:52:40    496s] #Calculate SNet Signature in MT (62136991)
[03/23 17:52:40    496s] #Run time and memory report for RC extraction:
[03/23 17:52:40    496s] #RC extraction running on  Xeon 4.00GHz 12288KB Cache 12CPU.
[03/23 17:52:40    496s] #Run Statistics for snet signature:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.23/6, scale score = 0.21.
[03/23 17:52:40    496s] #    Increased memory =     0.00 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] #Run Statistics for Net Final Signature:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:52:40    496s] #   Increased memory =     0.00 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] #Run Statistics for Net launch:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.78/6, scale score = 0.80.
[03/23 17:52:40    496s] #    Increased memory =     0.00 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] #Run Statistics for Net init_dbsNet_slist:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:52:40    496s] #   Increased memory =     0.00 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] #Run Statistics for net signature:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.79/6, scale score = 0.63.
[03/23 17:52:40    496s] #    Increased memory =     0.00 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] #Run Statistics for inst signature:
[03/23 17:52:40    496s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.81/6, scale score = 0.30.
[03/23 17:52:40    496s] #    Increased memory =    -0.22 (MB), total memory =  2416.03 (MB), peak memory =  2842.71 (MB)
[03/23 17:52:40    496s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_1oMSdD.rcdb.d/PE_top.rcdb.d' for reading (mem: 3307.578M)
[03/23 17:52:40    496s] Reading RCDB with compressed RC data.
[03/23 17:52:40    496s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3309.6M)
[03/23 17:52:40    497s] Starting delay calculation for Setup views
[03/23 17:52:40    497s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:52:40    497s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/23 17:52:40    497s] AAE DB initialization (MEM=3338.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:52:40    497s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:52:40    497s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:52:40    497s] #################################################################################
[03/23 17:52:40    497s] # Design Stage: PostRoute
[03/23 17:52:40    497s] # Design Name: PE_top
[03/23 17:52:40    497s] # Design Mode: 130nm
[03/23 17:52:40    497s] # Analysis Mode: MMMC OCV 
[03/23 17:52:40    497s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:52:40    497s] # Signoff Settings: SI On 
[03/23 17:52:40    497s] #################################################################################
[03/23 17:52:40    497s] Topological Sorting (REAL = 0:00:00.0, MEM = 3338.2M, InitMEM = 3338.2M)
[03/23 17:52:40    497s] Setting infinite Tws ...
[03/23 17:52:40    497s] First Iteration Infinite Tw... 
[03/23 17:52:40    497s] Calculate early delays in OCV mode...
[03/23 17:52:40    497s] Calculate late delays in OCV mode...
[03/23 17:52:40    497s] Start delay calculation (fullDC) (6 T). (MEM=3338.2)
[03/23 17:52:40    497s] Start AAE Lib Loading. (MEM=3349.8)
[03/23 17:52:40    497s] End AAE Lib Loading. (MEM=3368.88 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 17:52:40    497s] End AAE Lib Interpolated Model. (MEM=3368.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:41    497s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/23 17:52:41    498s] Total number of fetched objects 2678
[03/23 17:52:41    498s] AAE_INFO-618: Total number of nets in the design is 2680,  100.0 percent of the nets selected for SI analysis
[03/23 17:52:41    498s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:41    498s] End delay calculation. (MEM=3724.75 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 17:52:41    498s] End delay calculation (fullDC). (MEM=3724.75 CPU=0:00:01.2 REAL=0:00:01.0)
[03/23 17:52:41    498s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3724.8M) ***
[03/23 17:52:41    498s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3668.8M)
[03/23 17:52:41    498s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:52:41    498s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3668.8M)
[03/23 17:52:41    498s] 
[03/23 17:52:41    498s] Executing IPO callback for view pruning ..
[03/23 17:52:41    498s] Starting SI iteration 2
[03/23 17:52:41    499s] Calculate early delays in OCV mode...
[03/23 17:52:41    499s] Calculate late delays in OCV mode...
[03/23 17:52:41    499s] Start delay calculation (fullDC) (6 T). (MEM=3581.91)
[03/23 17:52:41    499s] End AAE Lib Interpolated Model. (MEM=3581.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:41    499s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:52:41    499s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2678. 
[03/23 17:52:41    499s] Total number of fetched objects 2678
[03/23 17:52:41    499s] AAE_INFO-618: Total number of nets in the design is 2680,  39.0 percent of the nets selected for SI analysis
[03/23 17:52:41    499s] End delay calculation. (MEM=3841.04 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 17:52:41    499s] End delay calculation (fullDC). (MEM=3841.04 CPU=0:00:00.8 REAL=0:00:00.0)
[03/23 17:52:41    499s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3841.0M) ***
[03/23 17:52:41    500s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:01.0 totSessionCpu=0:08:20 mem=3847.0M)
[03/23 17:52:41    500s] End AAE Lib Interpolated Model. (MEM=3847.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:41    500s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3847.0M, EPOCH TIME: 1679608361.983842
[03/23 17:52:41    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:41    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] 
[03/23 17:52:42    500s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:42    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3879.0M, EPOCH TIME: 1679608362.006791
[03/23 17:52:42    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:52:42    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.175  | -4.175  | -3.341  |
|           TNS (ns):|-560.274 |-137.722 |-457.650 |
|    Violating Paths:|   527   |   115   |   435   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     60 (60)      |   -0.185   |     60 (60)      |
|   max_tran     |     67 (474)     |   -2.617   |     67 (474)     |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3877.6M, EPOCH TIME: 1679608362.101387
[03/23 17:52:42    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] 
[03/23 17:52:42    500s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:42    500s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:3879.0M, EPOCH TIME: 1679608362.121713
[03/23 17:52:42    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:21).
[03/23 17:52:42    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] Density: 64.709%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2603.1M, totSessionCpu=0:08:20 **
[03/23 17:52:42    500s] OPTC: m1 20.0 20.0
[03/23 17:52:42    500s] Setting latch borrow mode to budget during optimization.
[03/23 17:52:42    500s] Info: Done creating the CCOpt slew target map.
[03/23 17:52:42    500s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/23 17:52:42    500s] Glitch fixing enabled
[03/23 17:52:42    500s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:20.7/0:08:41.5 (1.0), mem = 3588.0M
[03/23 17:52:42    500s] Running CCOpt-PRO on entire clock network
[03/23 17:52:42    500s] Net route status summary:
[03/23 17:52:42    500s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:52:42    500s]   Non-clock:  2658 (unrouted=2, trialRouted=0, noStatus=0, routed=2656, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:52:42    500s] Clock tree cells fixed by user: 0 out of 21 (0%)
[03/23 17:52:42    500s] PRO...
[03/23 17:52:42    500s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/23 17:52:42    500s] Initializing clock structures...
[03/23 17:52:42    500s]   Creating own balancer
[03/23 17:52:42    500s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/23 17:52:42    500s]   Removing CTS place status from clock tree and sinks.
[03/23 17:52:42    500s]   Removed CTS place status from 21 clock cells (out of 23 ) and 0 clock sinks (out of 0 ).
[03/23 17:52:42    500s]   Initializing legalizer
[03/23 17:52:42    500s]   Using cell based legalization.
[03/23 17:52:42    500s]   Leaving CCOpt scope - Initializing placement interface...
[03/23 17:52:42    500s] OPERPROF: Starting DPlace-Init at level 1, MEM:3588.0M, EPOCH TIME: 1679608362.304762
[03/23 17:52:42    500s] Processing tracks to init pin-track alignment.
[03/23 17:52:42    500s] z: 2, totalTracks: 1
[03/23 17:52:42    500s] z: 4, totalTracks: 1
[03/23 17:52:42    500s] z: 6, totalTracks: 1
[03/23 17:52:42    500s] z: 8, totalTracks: 1
[03/23 17:52:42    500s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:52:42    500s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3588.0M, EPOCH TIME: 1679608362.309609
[03/23 17:52:42    500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:42    500s] 
[03/23 17:52:42    500s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:42    500s] 
[03/23 17:52:42    500s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:52:42    500s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.023, MEM:3620.0M, EPOCH TIME: 1679608362.332429
[03/23 17:52:42    500s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3620.0M, EPOCH TIME: 1679608362.332576
[03/23 17:52:42    500s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3620.0M, EPOCH TIME: 1679608362.336643
[03/23 17:52:42    500s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3620.0MB).
[03/23 17:52:42    500s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.033, MEM:3620.0M, EPOCH TIME: 1679608362.337495
[03/23 17:52:42    500s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:42    500s] (I)      Default pattern map key = PE_top_default.
[03/23 17:52:42    500s] (I)      Load db... (mem=3620.0M)
[03/23 17:52:42    500s] (I)      Read data from FE... (mem=3620.0M)
[03/23 17:52:42    500s] (I)      Number of ignored instance 0
[03/23 17:52:42    500s] (I)      Number of inbound cells 0
[03/23 17:52:42    500s] (I)      Number of opened ILM blockages 0
[03/23 17:52:42    500s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/23 17:52:42    500s] (I)      numMoveCells=1895, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/23 17:52:42    500s] (I)      cell height: 3600, count: 2611
[03/23 17:52:42    500s] (I)      Read rows... (mem=3620.0M)
[03/23 17:52:42    500s] (I)      rowRegion is not equal to core box, resetting core box
[03/23 17:52:42    500s] (I)      rowRegion : (7000, 7000) - (193000, 291400)
[03/23 17:52:42    500s] (I)      coreBox   : (7000, 7000) - (193000, 293000)
[03/23 17:52:42    500s] (I)      Done Read rows (cpu=0.000s, mem=3620.0M)
[03/23 17:52:42    500s] (I)      Done Read data from FE (cpu=0.005s, mem=3620.0M)
[03/23 17:52:42    500s] (I)      Done Load db (cpu=0.005s, mem=3620.0M)
[03/23 17:52:42    500s] (I)      Constructing placeable region... (mem=3620.0M)
[03/23 17:52:42    500s] (I)      Constructing bin map
[03/23 17:52:42    500s] (I)      Initialize bin information with width=36000 height=36000
[03/23 17:52:42    500s] (I)      Done constructing bin map
[03/23 17:52:42    500s] (I)      Compute region effective width... (mem=3620.0M)
[03/23 17:52:42    500s] (I)      Done Compute region effective width (cpu=0.000s, mem=3620.0M)
[03/23 17:52:42    500s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3620.0M)
[03/23 17:52:42    500s]   Legalizer reserving space for clock trees
[03/23 17:52:42    500s]   Accumulated time to calculate placeable region: 0.00591
[03/23 17:52:42    500s]   Accumulated time to calculate placeable region: 0.00593
[03/23 17:52:42    500s]   Accumulated time to calculate placeable region: 0.00595
[03/23 17:52:42    500s]   Reconstructing clock tree datastructures, skew aware...
[03/23 17:52:42    500s]     Validating CTS configuration...
[03/23 17:52:42    500s]     Checking module port directions...
[03/23 17:52:42    500s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:42    500s]     Non-default CCOpt properties:
[03/23 17:52:42    500s]       Public non-default CCOpt properties:
[03/23 17:52:42    500s]         adjacent_rows_legal: true (default: false)
[03/23 17:52:42    500s]         cell_density is set for at least one object
[03/23 17:52:42    500s]         cell_halo_rows: 0 (default: 1)
[03/23 17:52:42    500s]         cell_halo_sites: 0 (default: 4)
[03/23 17:52:42    500s]         original_names is set for at least one object
[03/23 17:52:42    500s]         primary_delay_corner: worstDelay (default: )
[03/23 17:52:42    500s]         route_type is set for at least one object
[03/23 17:52:42    500s]         source_driver is set for at least one object
[03/23 17:52:42    500s]         target_insertion_delay is set for at least one object
[03/23 17:52:42    500s]         target_max_trans is set for at least one object
[03/23 17:52:42    500s]         target_max_trans_sdc is set for at least one object
[03/23 17:52:42    500s]         target_skew is set for at least one object
[03/23 17:52:42    500s]         target_skew_wire is set for at least one object
[03/23 17:52:42    500s]         use_inverters is set for at least one object
[03/23 17:52:42    500s]       Private non-default CCOpt properties:
[03/23 17:52:42    500s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/23 17:52:42    500s]         clock_nets_detailed_routed: 1 (default: false)
[03/23 17:52:42    500s]         cluster_when_starting_skewing: 1 (default: false)
[03/23 17:52:42    500s]         force_design_routing_status: 1 (default: auto)
[03/23 17:52:42    500s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/23 17:52:42    500s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/23 17:52:42    500s]         r2r_iterations: 5 (default: 1)
[03/23 17:52:42    500s]     Route type trimming info:
[03/23 17:52:42    500s]       No route type modifications were made.
[03/23 17:52:42    500s] End AAE Lib Interpolated Model. (MEM=3620.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.00601
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.00602
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0138
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0141
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0143
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0145
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0147
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.015
[03/23 17:52:42    500s] (I)      Initializing Steiner engine. 
[03/23 17:52:42    500s] (I)      ================== Layers ==================
[03/23 17:52:42    500s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:52:42    500s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/23 17:52:42    500s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:52:42    500s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/23 17:52:42    500s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/23 17:52:42    500s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:52:42    500s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/23 17:52:42    500s] (I)      +-----+----+------+-------+--------+-------+
[03/23 17:52:42    500s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/23 17:52:42    500s]     Original list had 8 cells:
[03/23 17:52:42    500s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:52:42    500s]     Library trimming was not able to trim any cells:
[03/23 17:52:42    500s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0151
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0151
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0151
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0151
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0153
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0153
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.016
[03/23 17:52:42    500s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/23 17:52:42    500s]     Original list had 9 cells:
[03/23 17:52:42    500s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/23 17:52:42    500s]     New trimmed list has 8 cells:
[03/23 17:52:42    500s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.016
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0161
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0268
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0379
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0534
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.087
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.087
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0872
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.088
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.088
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0872
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.088
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0874
[03/23 17:52:42    500s]     Accumulated time to calculate placeable region: 0.0881
[03/23 17:52:42    500s] Accumulated time to calculate placeable region: 0.0881
[03/23 17:52:43    501s]     Clock tree balancer configuration for clock_tree clk:
[03/23 17:52:43    501s]     Non-default CCOpt properties:
[03/23 17:52:43    501s]       Public non-default CCOpt properties:
[03/23 17:52:43    501s]         cell_density: 1 (default: 0.75)
[03/23 17:52:43    501s]         route_type (leaf): default_route_type_leaf (default: default)
[03/23 17:52:43    501s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/23 17:52:43    501s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/23 17:52:43    501s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/23 17:52:43    501s]         use_inverters: true (default: auto)
[03/23 17:52:43    501s]       No private non-default CCOpt properties
[03/23 17:52:43    501s]     For power domain auto-default:
[03/23 17:52:43    501s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/23 17:52:43    501s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/23 17:52:43    501s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/23 17:52:43    501s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/23 17:52:43    501s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 52898.400um^2
[03/23 17:52:43    501s]     Top Routing info:
[03/23 17:52:43    501s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 17:52:43    501s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     Trunk Routing info:
[03/23 17:52:43    501s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:52:43    501s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     Leaf Routing info:
[03/23 17:52:43    501s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:52:43    501s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/23 17:52:43    501s]       Slew time target (leaf):    0.100ns
[03/23 17:52:43    501s]       Slew time target (trunk):   0.100ns
[03/23 17:52:43    501s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/23 17:52:43    501s]       Buffer unit delay: 0.084ns
[03/23 17:52:43    501s]       Buffer max distance: 540.378um
[03/23 17:52:43    501s]     Fastest wire driving cells and distances:
[03/23 17:52:43    501s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/23 17:52:43    501s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/23 17:52:43    501s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/23 17:52:43    501s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Logic Sizing Table:
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     ----------------------------------------------------------
[03/23 17:52:43    501s]     Cell    Instance count    Source    Eligible library cells
[03/23 17:52:43    501s]     ----------------------------------------------------------
[03/23 17:52:43    501s]       (empty table)
[03/23 17:52:43    501s]     ----------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:52:43    501s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:43    501s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/23 17:52:43    501s]       Sources:                     pin clk
[03/23 17:52:43    501s]       Total number of sinks:       716
[03/23 17:52:43    501s]       Delay constrained sinks:     716
[03/23 17:52:43    501s]       Constrains:                  default
[03/23 17:52:43    501s]       Non-leaf sinks:              0
[03/23 17:52:43    501s]       Ignore pins:                 0
[03/23 17:52:43    501s]      Timing corner worstDelay:setup.late:
[03/23 17:52:43    501s]       Skew target:                 0.100ns
[03/23 17:52:43    501s]       Insertion delay target:      0.100ns
[03/23 17:52:43    501s]     Primary reporting skew groups are:
[03/23 17:52:43    501s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Clock DAG stats initial state:
[03/23 17:52:43    501s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:52:43    501s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:52:43    501s]       misc counts      : r=1, pp=0
[03/23 17:52:43    501s]       cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:52:43    501s]       hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1914.000um, total=2538.800um
[03/23 17:52:43    501s]     Clock DAG library cell distribution initial state {count}:
[03/23 17:52:43    501s]        Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:52:43    501s]     Clock DAG hash initial state: 5718456165769424606 17819250105984846460
[03/23 17:52:43    501s]     CTS services accumulated run-time stats initial state:
[03/23 17:52:43    501s]       delay calculator: calls=23992, total_wall_time=1.057s, mean_wall_time=0.044ms
[03/23 17:52:43    501s]       legalizer: calls=2138, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:52:43    501s]       steiner router: calls=17535, total_wall_time=1.780s, mean_wall_time=0.102ms
[03/23 17:52:43    501s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/23 17:52:43    501s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:52:43    501s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     M1       N            H          0.317         0.288         0.091
[03/23 17:52:43    501s]     M2       Y            V          0.186         0.327         0.061
[03/23 17:52:43    501s]     M3       Y            H          0.186         0.328         0.061
[03/23 17:52:43    501s]     M4       Y            V          0.186         0.327         0.061
[03/23 17:52:43    501s]     M5       N            H          0.186         0.328         0.061
[03/23 17:52:43    501s]     M6       N            V          0.181         0.323         0.058
[03/23 17:52:43    501s]     MQ       N            H          0.075         0.283         0.021
[03/23 17:52:43    501s]     LM       N            V          0.068         0.289         0.020
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:52:43    501s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Layer information for route type default_route_type_leaf:
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:52:43    501s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     M1       N            H          0.317         0.213         0.068
[03/23 17:52:43    501s]     M2       N            V          0.186         0.267         0.050
[03/23 17:52:43    501s]     M3       Y            H          0.186         0.265         0.049
[03/23 17:52:43    501s]     M4       Y            V          0.186         0.265         0.049
[03/23 17:52:43    501s]     M5       N            H          0.186         0.263         0.049
[03/23 17:52:43    501s]     M6       N            V          0.181         0.254         0.046
[03/23 17:52:43    501s]     MQ       N            H          0.075         0.240         0.018
[03/23 17:52:43    501s]     LM       N            V          0.068         0.231         0.016
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/23 17:52:43    501s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Layer information for route type default_route_type_nonleaf:
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/23 17:52:43    501s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     M1       N            H          0.317         0.213         0.068
[03/23 17:52:43    501s]     M2       N            V          0.186         0.267         0.050
[03/23 17:52:43    501s]     M3       Y            H          0.186         0.265         0.049
[03/23 17:52:43    501s]     M4       Y            V          0.186         0.265         0.049
[03/23 17:52:43    501s]     M5       N            H          0.186         0.263         0.049
[03/23 17:52:43    501s]     M6       N            V          0.181         0.254         0.046
[03/23 17:52:43    501s]     MQ       N            H          0.075         0.240         0.018
[03/23 17:52:43    501s]     LM       N            V          0.068         0.231         0.016
[03/23 17:52:43    501s]     --------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Via selection for estimated routes (rule default):
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     ------------------------------------------------------------
[03/23 17:52:43    501s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/23 17:52:43    501s]     Range                (Ohm)    (fF)     (fs)     Only
[03/23 17:52:43    501s]     ------------------------------------------------------------
[03/23 17:52:43    501s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/23 17:52:43    501s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/23 17:52:43    501s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/23 17:52:43    501s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/23 17:52:43    501s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/23 17:52:43    501s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/23 17:52:43    501s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/23 17:52:43    501s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/23 17:52:43    501s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/23 17:52:43    501s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/23 17:52:43    501s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/23 17:52:43    501s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/23 17:52:43    501s]     ------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/23 17:52:43    501s]     No ideal or dont_touch nets found in the clock tree
[03/23 17:52:43    501s]     No dont_touch hnets found in the clock tree
[03/23 17:52:43    501s]     No dont_touch hpins found in the clock network.
[03/23 17:52:43    501s]     Checking for illegal sizes of clock logic instances...
[03/23 17:52:43    501s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Filtering reasons for cell type: buffer
[03/23 17:52:43    501s]     =======================================
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     Clock trees    Power domain    Reason                         Library cells
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Filtering reasons for cell type: inverter
[03/23 17:52:43    501s]     =========================================
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     Clock trees    Power domain    Reason                         Library cells
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/23 17:52:43    501s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/23 17:52:43    501s]                                                                     INVXLTR }
[03/23 17:52:43    501s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/23 17:52:43    501s]     CCOpt configuration status: all checks passed.
[03/23 17:52:43    501s]   Reconstructing clock tree datastructures, skew aware done.
[03/23 17:52:43    501s] Initializing clock structures done.
[03/23 17:52:43    501s] PRO...
[03/23 17:52:43    501s]   PRO active optimizations:
[03/23 17:52:43    501s]    - DRV fixing with sizing
[03/23 17:52:43    501s]   
[03/23 17:52:43    501s]   Detected clock skew data from CTS
[03/23 17:52:43    501s]   Clock DAG stats PRO initial state:
[03/23 17:52:43    501s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:52:43    501s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:52:43    501s]     misc counts      : r=1, pp=0
[03/23 17:52:43    501s]     cell areas       : b=0.000um^2, i=397.440um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[03/23 17:52:43    501s]     cell capacitance : b=0.000pF, i=0.548pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.548pF
[03/23 17:52:43    501s]     sink capacitance : total=1.042pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:52:43    501s]     wire capacitance : top=0.000pF, trunk=0.287pF, leaf=1.659pF, total=1.946pF
[03/23 17:52:43    501s]     wire lengths     : top=0.000um, trunk=1118.740um, leaf=6589.200um, total=7707.940um
[03/23 17:52:43    501s]     hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1914.000um, total=2538.800um
[03/23 17:52:43    501s]   Clock DAG net violations PRO initial state:
[03/23 17:52:43    501s]     Remaining Transition : {count=15, worst=[0.050ns, 0.039ns, 0.031ns, 0.022ns, 0.022ns, 0.022ns, 0.021ns, 0.020ns, 0.016ns, 0.014ns, ...]} avg=0.019ns sd=0.013ns sum=0.291ns
[03/23 17:52:43    501s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/23 17:52:43    501s]     Trunk : target=0.100ns count=7 avg=0.106ns sd=0.030ns min=0.052ns max=0.150ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 3 <= 0.120ns, 1 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    501s]     Leaf  : target=0.100ns count=15 avg=0.105ns sd=0.023ns min=0.065ns max=0.139ns {0 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 6 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    501s]   Clock DAG library cell distribution PRO initial state {count}:
[03/23 17:52:43    501s]      Invs: CLKINVX20TR: 18 CLKINVX12TR: 1 CLKINVX8TR: 2 
[03/23 17:52:43    501s]   Clock DAG hash PRO initial state: 5718456165769424606 17819250105984846460
[03/23 17:52:43    501s]   CTS services accumulated run-time stats PRO initial state:
[03/23 17:52:43    501s]     delay calculator: calls=23992, total_wall_time=1.057s, mean_wall_time=0.044ms
[03/23 17:52:43    501s]     legalizer: calls=2138, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:52:43    501s]     steiner router: calls=17535, total_wall_time=1.780s, mean_wall_time=0.102ms
[03/23 17:52:43    501s]   Primary reporting skew groups PRO initial state:
[03/23 17:52:43    501s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 17:52:43    501s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG602_S3/CK
[03/23 17:52:43    501s]         max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG124_S2/CK
[03/23 17:52:43    501s]   Skew group summary PRO initial state:
[03/23 17:52:43    501s]     skew_group clk/typConstraintMode: insertion delay [min=0.264, max=0.344, avg=0.310, sd=0.018], skew [0.080 vs 0.100], 100% {0.264, 0.344} (wid=0.056 ws=0.035) (gid=0.288 gs=0.051)
[03/23 17:52:43    501s]   Recomputing CTS skew targets...
[03/23 17:52:43    501s]   Resolving skew group constraints...
[03/23 17:52:43    501s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/23 17:52:43    501s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.344ns.
[03/23 17:52:43    501s] Type 'man IMPCCOPT-1059' for more detail.
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     Slackened skew group targets:
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     ---------------------------------------------------------------------
[03/23 17:52:43    501s]     Skew group               Desired    Slackened    Desired    Slackened
[03/23 17:52:43    501s]                              Target     Target       Target     Target
[03/23 17:52:43    501s]                              Max ID     Max ID       Skew       Skew
[03/23 17:52:43    501s]     ---------------------------------------------------------------------
[03/23 17:52:43    501s]     clk/typConstraintMode     0.150       0.344         -           -
[03/23 17:52:43    501s]     ---------------------------------------------------------------------
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]     
[03/23 17:52:43    501s]   Resolving skew group constraints done.
[03/23 17:52:43    501s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:52:43    501s]   PRO Fixing DRVs...
[03/23 17:52:43    501s]     Clock DAG hash before 'PRO Fixing DRVs': 5718456165769424606 17819250105984846460
[03/23 17:52:43    501s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/23 17:52:43    501s]       delay calculator: calls=24032, total_wall_time=1.058s, mean_wall_time=0.044ms
[03/23 17:52:43    501s]       legalizer: calls=2138, total_wall_time=0.059s, mean_wall_time=0.028ms
[03/23 17:52:43    501s]       steiner router: calls=17575, total_wall_time=1.781s, mean_wall_time=0.101ms
[03/23 17:52:43    501s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/23 17:52:43    502s]     CCOpt-PRO: considered: 22, tested: 22, violation detected: 15, violation ignored (due to small violation): 0, cannot run: 0, attempted: 15, unsuccessful: 0, sized: 2
[03/23 17:52:43    502s]     
[03/23 17:52:43    502s]     PRO Statistics: Fix DRVs (cell sizing):
[03/23 17:52:43    502s]     =======================================
[03/23 17:52:43    502s]     
[03/23 17:52:43    502s]     Cell changes by Net Type:
[03/23 17:52:43    502s]     
[03/23 17:52:43    502s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]     Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
[03/23 17:52:43    502s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]     top                0                    0                   0            0                    0                   0
[03/23 17:52:43    502s]     trunk              5 [33.3%]            2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
[03/23 17:52:43    502s]     leaf              10 [66.7%]            0                   0            0                    0 (0.0%)           10 (100.0%)
[03/23 17:52:43    502s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]     Total             15 [100.0%]           2 (13.3%)           0            0                    2 (13.3%)          13 (86.7%)
[03/23 17:52:43    502s]     ----------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]     
[03/23 17:52:43    502s]     Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 13, Area change: 7.200um^2 (1.812%)
[03/23 17:52:43    502s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/23 17:52:43    502s]     
[03/23 17:52:43    502s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:52:43    502s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:52:43    502s]       misc counts      : r=1, pp=0
[03/23 17:52:43    502s]       cell areas       : b=0.000um^2, i=404.640um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=404.640um^2
[03/23 17:52:43    502s]       cell capacitance : b=0.000pF, i=0.560pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.560pF
[03/23 17:52:43    502s]       sink capacitance : total=1.042pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:52:43    502s]       wire capacitance : top=0.000pF, trunk=0.287pF, leaf=1.659pF, total=1.946pF
[03/23 17:52:43    502s]       wire lengths     : top=0.000um, trunk=1118.740um, leaf=6589.200um, total=7707.940um
[03/23 17:52:43    502s]       hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1914.000um, total=2538.800um
[03/23 17:52:43    502s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       Remaining Transition : {count=14, worst=[0.039ns, 0.031ns, 0.022ns, 0.022ns, 0.022ns, 0.021ns, 0.017ns, 0.016ns, 0.014ns, 0.012ns, ...]} avg=0.017ns sd=0.010ns sum=0.239ns
[03/23 17:52:43    502s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       Trunk : target=0.100ns count=7 avg=0.097ns sd=0.023ns min=0.052ns max=0.116ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    502s]       Leaf  : target=0.100ns count=15 avg=0.105ns sd=0.023ns min=0.065ns max=0.139ns {0 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 6 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    502s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/23 17:52:43    502s]        Invs: CLKINVX20TR: 18 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 1 
[03/23 17:52:43    502s]     Clock DAG hash after 'PRO Fixing DRVs': 12296332387270396446 14471531263552989940
[03/23 17:52:43    502s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       delay calculator: calls=24498, total_wall_time=1.087s, mean_wall_time=0.044ms
[03/23 17:52:43    502s]       legalizer: calls=2172, total_wall_time=0.060s, mean_wall_time=0.028ms
[03/23 17:52:43    502s]       steiner router: calls=17815, total_wall_time=1.782s, mean_wall_time=0.100ms
[03/23 17:52:43    502s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       skew_group default.clk/typConstraintMode: unconstrained
[03/23 17:52:43    502s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG602_S3/CK
[03/23 17:52:43    502s]           max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG521_S1/CK
[03/23 17:52:43    502s]     Skew group summary after 'PRO Fixing DRVs':
[03/23 17:52:43    502s]       skew_group clk/typConstraintMode: insertion delay [min=0.269, max=0.331], skew [0.062 vs 0.100]
[03/23 17:52:43    502s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/23 17:52:43    502s]   PRO Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Slew Diagnostics: After DRV fixing
[03/23 17:52:43    502s]   ==================================
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Global Causes:
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   -------------------------------------
[03/23 17:52:43    502s]   Cause
[03/23 17:52:43    502s]   -------------------------------------
[03/23 17:52:43    502s]   DRV fixing with buffering is disabled
[03/23 17:52:43    502s]   -------------------------------------
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Top 5 overslews:
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]   Overslew    Causes                                        Driving Pin
[03/23 17:52:43    502s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]   0.039ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00003/Y
[03/23 17:52:43    502s]   0.031ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00012/Y
[03/23 17:52:43    502s]   0.022ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00010/Y
[03/23 17:52:43    502s]   0.022ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/CTS_ccl_a_inv_00011/Y
[03/23 17:52:43    502s]   0.022ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00009/Y
[03/23 17:52:43    502s]   ------------------------------------------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Slew diagnostics counts from the 14 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   Cause                           Occurences
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   Inst already optimally sized        13
[03/23 17:52:43    502s]   Gate sizing inadequate               1
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Violation diagnostics counts from the 14 nodes that have violations:
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   Cause                           Occurences
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   Inst already optimally sized        13
[03/23 17:52:43    502s]   Gate sizing inadequate               1
[03/23 17:52:43    502s]   ------------------------------------------
[03/23 17:52:43    502s]   
[03/23 17:52:43    502s]   Reconnecting optimized routes...
[03/23 17:52:43    502s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:43    502s]   Set dirty flag on 2 instances, 4 nets
[03/23 17:52:43    502s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/23 17:52:43    502s] End AAE Lib Interpolated Model. (MEM=3920.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:43    502s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/23 17:52:43    502s]   Clock DAG stats PRO final:
[03/23 17:52:43    502s]     cell counts      : b=0, i=21, icg=0, dcg=0, l=0, total=21
[03/23 17:52:43    502s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/23 17:52:43    502s]     misc counts      : r=1, pp=0
[03/23 17:52:43    502s]     cell areas       : b=0.000um^2, i=404.640um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=404.640um^2
[03/23 17:52:43    502s]     cell capacitance : b=0.000pF, i=0.560pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.560pF
[03/23 17:52:43    502s]     sink capacitance : total=1.042pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/23 17:52:43    502s]     wire capacitance : top=0.000pF, trunk=0.287pF, leaf=1.659pF, total=1.946pF
[03/23 17:52:43    502s]     wire lengths     : top=0.000um, trunk=1118.740um, leaf=6589.200um, total=7707.940um
[03/23 17:52:43    502s]     hp wire lengths  : top=0.000um, trunk=624.800um, leaf=1914.000um, total=2538.800um
[03/23 17:52:43    502s]   Clock DAG net violations PRO final:
[03/23 17:52:43    502s]     Remaining Transition : {count=14, worst=[0.039ns, 0.031ns, 0.022ns, 0.022ns, 0.022ns, 0.021ns, 0.017ns, 0.016ns, 0.014ns, 0.012ns, ...]} avg=0.017ns sd=0.010ns sum=0.239ns
[03/23 17:52:43    502s]   Clock DAG primary half-corner transition distribution PRO final:
[03/23 17:52:43    502s]     Trunk : target=0.100ns count=7 avg=0.097ns sd=0.023ns min=0.052ns max=0.116ns {1 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 3 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    502s]     Leaf  : target=0.100ns count=15 avg=0.105ns sd=0.023ns min=0.065ns max=0.139ns {0 <= 0.060ns, 4 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 6 <= 0.150ns, 0 > 0.150ns}
[03/23 17:52:43    502s]   Clock DAG library cell distribution PRO final {count}:
[03/23 17:52:43    502s]      Invs: CLKINVX20TR: 18 CLKINVX16TR: 1 CLKINVX12TR: 1 CLKINVX8TR: 1 
[03/23 17:52:43    502s]   Clock DAG hash PRO final: 12296332387270396446 14471531263552989940
[03/23 17:52:43    502s]   CTS services accumulated run-time stats PRO final:
[03/23 17:52:43    502s]     delay calculator: calls=24520, total_wall_time=1.089s, mean_wall_time=0.044ms
[03/23 17:52:43    502s]     legalizer: calls=2172, total_wall_time=0.060s, mean_wall_time=0.028ms
[03/23 17:52:43    502s]     steiner router: calls=17815, total_wall_time=1.782s, mean_wall_time=0.100ms
[03/23 17:52:43    502s]   Primary reporting skew groups PRO final:
[03/23 17:52:43    502s]     skew_group default.clk/typConstraintMode: unconstrained
[03/23 17:52:43    502s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG602_S3/CK
[03/23 17:52:43    502s]         max path sink: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG521_S1/CK
[03/23 17:52:43    502s]   Skew group summary PRO final:
[03/23 17:52:43    502s]     skew_group clk/typConstraintMode: insertion delay [min=0.269, max=0.331, avg=0.309, sd=0.015], skew [0.062 vs 0.100], 100% {0.269, 0.331} (wid=0.058 ws=0.035) (gid=0.285 gs=0.044)
[03/23 17:52:43    502s] PRO done.
[03/23 17:52:43    502s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/23 17:52:43    502s] numClockCells = 23, numClockCellsFixed = 0, numClockCellsRestored = 19, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/23 17:52:43    502s] Net route status summary:
[03/23 17:52:43    502s]   Clock:        22 (unrouted=0, trialRouted=0, noStatus=0, routed=22, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:52:43    502s]   Non-clock:  2658 (unrouted=2, trialRouted=0, noStatus=0, routed=2656, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/23 17:52:43    502s] Updating delays...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U25, Cell type : OR2X2TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.6770 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U89, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.6770 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U15, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.4807 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U15, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.9471 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U204, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.0843 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76, Cell type : AND2X2TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.1216 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U111, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U107, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.6792 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U203, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.7445 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U107, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U106, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U124, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.7717 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U89, Cell type : NAND2X1TR, Arc : B^->Yv because it's outside the characterized table range. The actual slew is 1.6770 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U25, Cell type : OR2X2TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.6770 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U15, Cell type : AO22X1TR, Arc : A0v->Yv because it's outside the characterized table range. The actual slew is 1.4807 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance accumulation0/U15, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.9471 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76, Cell type : AND2X2TR, Arc : B^->Y^ because it's outside the characterized table range. The actual slew is 1.1216 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U204, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.0843 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U111, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U107, Cell type : AO22X1TR, Arc : A0^->Y^ because it's outside the characterized table range. The actual slew is 1.6792 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U107, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U203, Cell type : AOI22X1TR, Arc : A0^->Yv because it's outside the characterized table range. The actual slew is 1.7445 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U106, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.3673 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Dumping Information for Job ...
[03/23 17:52:43    502s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U124, Cell type : AO22X1TR, Arc : A1^->Y^ because it's outside the characterized table range. The actual slew is 1.7717 ns and the upper bound in the table is 1.0200 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/23 17:52:43    502s] Updating delays done.
[03/23 17:52:43    502s] PRO done. (took cpu=0:00:02.1 real=0:00:01.5)
[03/23 17:52:43    502s] Leaving CCOpt scope - Cleaning up placement interface...
[03/23 17:52:43    502s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4474.1M, EPOCH TIME: 1679608363.784812
[03/23 17:52:43    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/23 17:52:43    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:43    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:43    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:43    502s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.021, MEM:3968.8M, EPOCH TIME: 1679608363.805752
[03/23 17:52:43    502s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:52:43    502s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:02.2/0:00:01.5 (1.4), totSession cpu/real = 0:08:22.9/0:08:43.1 (1.0), mem = 3968.8M
[03/23 17:52:43    502s] 
[03/23 17:52:43    502s] =============================================================================================
[03/23 17:52:43    502s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[03/23 17:52:43    502s] =============================================================================================
[03/23 17:52:43    502s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:52:43    502s] ---------------------------------------------------------------------------------------------
[03/23 17:52:43    502s] [ OptimizationStep       ]      1   0:00:01.4  (  90.8 % )     0:00:01.5 /  0:00:02.2    1.4
[03/23 17:52:43    502s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.6    4.1
[03/23 17:52:43    502s] [ IncrDelayCalc          ]     15   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.6    5.0
[03/23 17:52:43    502s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:43    502s] ---------------------------------------------------------------------------------------------
[03/23 17:52:43    502s]  ClockDrv #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.2    1.4
[03/23 17:52:43    502s] ---------------------------------------------------------------------------------------------
[03/23 17:52:43    502s] 
[03/23 17:52:43    502s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:52:43    502s] **INFO: Start fixing DRV (Mem = 3661.55M) ...
[03/23 17:52:43    502s] Begin: GigaOpt DRV Optimization
[03/23 17:52:43    502s] Glitch fixing enabled
[03/23 17:52:43    502s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/23 17:52:43    502s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:23.0/0:08:43.1 (1.0), mem = 3661.6M
[03/23 17:52:43    502s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:52:43    502s] End AAE Lib Interpolated Model. (MEM=3661.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:43    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.24
[03/23 17:52:43    502s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:52:43    502s] ### Creating PhyDesignMc. totSessionCpu=0:08:23 mem=3661.6M
[03/23 17:52:43    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:3661.6M, EPOCH TIME: 1679608363.895683
[03/23 17:52:43    502s] Processing tracks to init pin-track alignment.
[03/23 17:52:43    502s] z: 2, totalTracks: 1
[03/23 17:52:43    502s] z: 4, totalTracks: 1
[03/23 17:52:43    502s] z: 6, totalTracks: 1
[03/23 17:52:43    502s] z: 8, totalTracks: 1
[03/23 17:52:43    502s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:52:43    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3661.6M, EPOCH TIME: 1679608363.900766
[03/23 17:52:43    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:43    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:43    503s] 
[03/23 17:52:43    503s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:43    503s] 
[03/23 17:52:43    503s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:52:43    503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:3630.6M, EPOCH TIME: 1679608363.922815
[03/23 17:52:43    503s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3630.6M, EPOCH TIME: 1679608363.922926
[03/23 17:52:43    503s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3630.6M, EPOCH TIME: 1679608363.925464
[03/23 17:52:43    503s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3630.6MB).
[03/23 17:52:43    503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:3630.6M, EPOCH TIME: 1679608363.926357
[03/23 17:52:43    503s] TotalInstCnt at PhyDesignMc Initialization: 2611
[03/23 17:52:43    503s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:23 mem=3630.6M
[03/23 17:52:43    503s] #optDebug: Start CG creation (mem=3630.6M)
[03/23 17:52:43    503s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/23 17:52:44    503s] (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgPrt (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgEgp (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgPbk (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgNrb(cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgObs (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgCon (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s]  ...processing cgPdm (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3707.1M)
[03/23 17:52:44    503s] ### Creating RouteCongInterface, started
[03/23 17:52:44    503s] {MMLU 0 22 2678}
[03/23 17:52:44    503s] ### Creating LA Mngr. totSessionCpu=0:08:23 mem=3707.1M
[03/23 17:52:44    503s] ### Creating LA Mngr, finished. totSessionCpu=0:08:23 mem=3707.1M
[03/23 17:52:44    503s] ### Creating RouteCongInterface, finished
[03/23 17:52:44    503s] 
[03/23 17:52:44    503s] Creating Lib Analyzer ...
[03/23 17:52:44    503s] 
[03/23 17:52:44    503s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:52:44    503s] Summary for sequential cells identification: 
[03/23 17:52:44    503s]   Identified SBFF number: 112
[03/23 17:52:44    503s]   Identified MBFF number: 0
[03/23 17:52:44    503s]   Identified SB Latch number: 0
[03/23 17:52:44    503s]   Identified MB Latch number: 0
[03/23 17:52:44    503s]   Not identified SBFF number: 8
[03/23 17:52:44    503s]   Not identified MBFF number: 0
[03/23 17:52:44    503s]   Not identified SB Latch number: 0
[03/23 17:52:44    503s]   Not identified MB Latch number: 0
[03/23 17:52:44    503s]   Number of sequential cells which are not FFs: 34
[03/23 17:52:44    503s]  Visiting view : setupAnalysis
[03/23 17:52:44    503s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:52:44    503s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:52:44    503s]  Visiting view : holdAnalysis
[03/23 17:52:44    503s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:52:44    503s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:52:44    503s] TLC MultiMap info (StdDelay):
[03/23 17:52:44    503s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:52:44    503s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:52:44    503s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:52:44    503s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:52:44    503s]  Setting StdDelay to: 22.7ps
[03/23 17:52:44    503s] 
[03/23 17:52:44    503s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:52:44    503s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:52:44    503s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:52:44    503s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:52:44    503s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:52:44    503s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:52:44    503s] 
[03/23 17:52:44    503s] {RT rc-typ 0 4 4 0}
[03/23 17:52:44    503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:24 mem=3707.1M
[03/23 17:52:44    503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:24 mem=3707.1M
[03/23 17:52:44    503s] Creating Lib Analyzer, finished. 
[03/23 17:52:44    504s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/23 17:52:44    504s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 17:52:44    504s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:52:44    504s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:52:44    504s] [GPS-DRV] maxLocalDensity: 0.96
[03/23 17:52:44    504s] [GPS-DRV] MaintainWNS: 1
[03/23 17:52:44    504s] [GPS-DRV] All active and enabled setup views
[03/23 17:52:44    504s] [GPS-DRV]     setupAnalysis
[03/23 17:52:44    504s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:52:44    504s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:52:44    504s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:52:44    504s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 17:52:44    504s] [GPS-DRV] timing-driven DRV settings
[03/23 17:52:44    504s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:52:44    504s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3949.4M, EPOCH TIME: 1679608364.981802
[03/23 17:52:44    504s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3949.4M, EPOCH TIME: 1679608364.981945
[03/23 17:52:45    504s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:52:45    504s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:45    504s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:52:45    504s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 17:52:45    504s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:52:45    504s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:52:45    504s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:52:45    504s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:52:45    504s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:52:45    504s] Info: violation cost 463.199646 (cap = 41.910660, tran = 421.289001, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:52:45    504s] |    81|   536|    -2.74|    72|    72|    -0.20|     0|     0|     0|     0|     0|     0|    -4.18|  -560.72|       0|       0|       0| 64.72%|          |         |
[03/23 17:52:45    507s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:45    508s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:46    510s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:46    510s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:52:46    510s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:52:46    510s] Info: violation cost 6.232579 (cap = 1.538048, tran = 4.694531, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:52:46    510s] |     4|    18|    -0.41|     4|     4|    -0.05|     0|     0|     0|     0|     0|     0|    -1.25|  -246.55|      29|       4|      62| 66.13%| 0:00:01.0|  4212.0M|
[03/23 17:52:46    510s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:52:46    510s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:52:46    510s] Info: violation cost 0.455972 (cap = 0.182851, tran = 0.273121, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:52:46    510s] |     1|     5|    -0.05|     1|     1|    -0.01|     0|     0|     0|     0|     0|     0|    -1.25|  -245.52|       0|       0|       3| 66.15%| 0:00:00.0|  4212.0M|
[03/23 17:52:46    510s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:52:46    510s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:52:46    510s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:52:46    510s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.25|  -245.14|       0|       0|       1| 66.15%| 0:00:00.0|  4212.0M|
[03/23 17:52:46    510s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:52:46    510s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:52:46    510s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:52:46    510s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.25|  -245.14|       0|       0|       0| 66.15%| 0:00:00.0|  4212.0M|
[03/23 17:52:46    510s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:52:46    510s] 
[03/23 17:52:46    510s] *** Finish DRV Fixing (cpu=0:00:06.7 real=0:00:02.0 mem=4212.0M) ***
[03/23 17:52:46    510s] 
[03/23 17:52:46    510s] Begin: glitch net info
[03/23 17:52:46    510s] glitch slack range: number of glitch nets
[03/23 17:52:46    510s] glitch slack < -0.32 : 0
[03/23 17:52:46    510s] -0.32 < glitch slack < -0.28 : 0
[03/23 17:52:46    510s] -0.28 < glitch slack < -0.24 : 0
[03/23 17:52:46    510s] -0.24 < glitch slack < -0.2 : 0
[03/23 17:52:46    510s] -0.2 < glitch slack < -0.16 : 0
[03/23 17:52:46    510s] -0.16 < glitch slack < -0.12 : 0
[03/23 17:52:46    510s] -0.12 < glitch slack < -0.08 : 0
[03/23 17:52:46    510s] -0.08 < glitch slack < -0.04 : 0
[03/23 17:52:46    510s] -0.04 < glitch slack : 0
[03/23 17:52:46    510s] End: glitch net info
[03/23 17:52:46    510s] Total-nets :: 2711, Stn-nets :: 66, ratio :: 2.43453 %, Total-len 130720, Stn-len 15543.6
[03/23 17:52:46    510s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4050.7M, EPOCH TIME: 1679608366.666579
[03/23 17:52:46    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2644).
[03/23 17:52:46    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    510s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.029, MEM:3755.4M, EPOCH TIME: 1679608366.695686
[03/23 17:52:46    510s] TotalInstCnt at PhyDesignMc Destruction: 2644
[03/23 17:52:46    510s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.24
[03/23 17:52:46    510s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:07.9/0:00:02.8 (2.8), totSession cpu/real = 0:08:30.9/0:08:46.0 (1.0), mem = 3755.4M
[03/23 17:52:46    510s] 
[03/23 17:52:46    510s] =============================================================================================
[03/23 17:52:46    510s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 17:52:46    510s] =============================================================================================
[03/23 17:52:46    510s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:52:46    510s] ---------------------------------------------------------------------------------------------
[03/23 17:52:46    510s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.0
[03/23 17:52:46    510s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:52:46    510s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  24.4 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:52:46    510s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:46    510s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:52:46    510s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:46    510s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 17:52:46    510s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:52:46    510s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:06.6    4.1
[03/23 17:52:46    510s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:06.1    4.6
[03/23 17:52:46    510s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:46    510s] [ OptEval                ]      6   0:00:01.1  (  37.6 % )     0:00:01.1 /  0:00:05.2    4.9
[03/23 17:52:46    510s] [ OptCommit              ]      6   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.5
[03/23 17:52:46    510s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   1.2 % )     0:00:00.2 /  0:00:00.9    4.3
[03/23 17:52:46    510s] [ IncrDelayCalc          ]     52   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.9    5.0
[03/23 17:52:46    510s] [ AAESlewUpdate          ]      3   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.5
[03/23 17:52:46    510s] [ DrvFindVioNets         ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    3.7
[03/23 17:52:46    510s] [ DrvComputeSummary      ]      5   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:52:46    510s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:52:46    510s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    3.2
[03/23 17:52:46    510s] [ MISC                   ]          0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:00.3    1.1
[03/23 17:52:46    510s] ---------------------------------------------------------------------------------------------
[03/23 17:52:46    510s]  DrvOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:07.9    2.8
[03/23 17:52:46    510s] ---------------------------------------------------------------------------------------------
[03/23 17:52:46    510s] 
[03/23 17:52:46    510s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 17:52:46    510s] End: GigaOpt DRV Optimization
[03/23 17:52:46    510s] **optDesign ... cpu = 0:00:19, real = 0:00:10, mem = 2687.1M, totSessionCpu=0:08:31 **
[03/23 17:52:46    510s] *info:
[03/23 17:52:46    510s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 3755.43M).
[03/23 17:52:46    510s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3755.4M, EPOCH TIME: 1679608366.704729
[03/23 17:52:46    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    510s] 
[03/23 17:52:46    510s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:46    510s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:3756.2M, EPOCH TIME: 1679608366.728769
[03/23 17:52:46    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:52:46    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.05min mem=3755.4M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.247  | -1.247  | -1.099  |
|           TNS (ns):|-245.149 | -27.324 |-223.850 |
|    Violating Paths:|   464   |   94    |   385   |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3944.6M, EPOCH TIME: 1679608366.836489
[03/23 17:52:46    511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] 
[03/23 17:52:46    511s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:46    511s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:3946.1M, EPOCH TIME: 1679608366.858569
[03/23 17:52:46    511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:52:46    511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] Density: 66.149%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:10, mem = 2683.5M, totSessionCpu=0:08:31 **
[03/23 17:52:46    511s]   DRV Snapshot: (REF)
[03/23 17:52:46    511s]          Tran DRV: 0 (0)
[03/23 17:52:46    511s]           Cap DRV: 0 (0)
[03/23 17:52:46    511s]        Fanout DRV: 0 (15)
[03/23 17:52:46    511s]            Glitch: 0 (0)
[03/23 17:52:46    511s] *** Timing NOT met, worst failing slack is -1.247
[03/23 17:52:46    511s] *** Check timing (0:00:00.0)
[03/23 17:52:46    511s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:52:46    511s] Deleting Lib Analyzer.
[03/23 17:52:46    511s] Begin: GigaOpt Optimization in WNS mode
[03/23 17:52:46    511s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/23 17:52:46    511s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:52:46    511s] End AAE Lib Interpolated Model. (MEM=3889.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:52:46    511s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:08:31.2/0:08:46.2 (1.0), mem = 3889.1M
[03/23 17:52:46    511s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.25
[03/23 17:52:46    511s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:52:46    511s] ### Creating PhyDesignMc. totSessionCpu=0:08:31 mem=3889.1M
[03/23 17:52:46    511s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:52:46    511s] OPERPROF: Starting DPlace-Init at level 1, MEM:3889.1M, EPOCH TIME: 1679608366.917559
[03/23 17:52:46    511s] Processing tracks to init pin-track alignment.
[03/23 17:52:46    511s] z: 2, totalTracks: 1
[03/23 17:52:46    511s] z: 4, totalTracks: 1
[03/23 17:52:46    511s] z: 6, totalTracks: 1
[03/23 17:52:46    511s] z: 8, totalTracks: 1
[03/23 17:52:46    511s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:52:46    511s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3889.1M, EPOCH TIME: 1679608366.921057
[03/23 17:52:46    511s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:52:46    511s] 
[03/23 17:52:46    511s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:52:46    511s] 
[03/23 17:52:46    511s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:52:46    511s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:3890.6M, EPOCH TIME: 1679608366.940399
[03/23 17:52:46    511s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3890.6M, EPOCH TIME: 1679608366.940552
[03/23 17:52:46    511s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3890.6M, EPOCH TIME: 1679608366.943564
[03/23 17:52:46    511s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3890.6MB).
[03/23 17:52:46    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.027, MEM:3890.6M, EPOCH TIME: 1679608366.944356
[03/23 17:52:46    511s] TotalInstCnt at PhyDesignMc Initialization: 2644
[03/23 17:52:46    511s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:31 mem=3890.6M
[03/23 17:52:46    511s] ### Creating RouteCongInterface, started
[03/23 17:52:46    511s] ### Creating RouteCongInterface, finished
[03/23 17:52:46    511s] 
[03/23 17:52:46    511s] Creating Lib Analyzer ...
[03/23 17:52:47    511s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:52:47    511s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:52:47    511s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:52:47    511s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:52:47    511s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:52:47    511s] 
[03/23 17:52:47    511s] {RT rc-typ 0 4 4 0}
[03/23 17:52:47    511s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:32 mem=3890.6M
[03/23 17:52:47    511s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:32 mem=3890.6M
[03/23 17:52:47    511s] Creating Lib Analyzer, finished. 
[03/23 17:52:48    512s] *info: 22 clock nets excluded
[03/23 17:52:48    512s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111707.3
[03/23 17:52:48    512s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 17:52:48    512s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:52:48    512s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:48    512s] ** GigaOpt Optimizer WNS Slack -1.248 TNS Slack -245.139 Density 66.15
[03/23 17:52:48    512s] Optimizer WNS Pass 0
[03/23 17:52:48    512s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.099|-223.839|
|reg2reg   |-1.248| -27.324|
|HEPG      |-1.248| -27.324|
|All Paths |-1.248|-245.139|
+----------+------+--------+

[03/23 17:52:48    512s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4050.4M, EPOCH TIME: 1679608368.171964
[03/23 17:52:48    512s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4050.4M, EPOCH TIME: 1679608368.172120
[03/23 17:52:48    512s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:52:48    512s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:52:48    512s] Active Path Group: reg2reg  
[03/23 17:52:48    512s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:52:48    512s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:52:48    512s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:52:48    512s] |  -1.248|   -1.248| -27.324| -245.139|   66.15%|   0:00:00.0| 4050.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 17:52:48    513s] |  -0.954|   -1.099| -27.408| -245.223|   66.18%|   0:00:00.0| 4213.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:48    513s] |  -0.849|   -1.099| -25.517| -243.549|   66.19%|   0:00:00.0| 4213.7M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:48    513s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:48    514s] |  -0.831|   -1.099| -24.110| -242.142|   66.20%|   0:00:00.0| 4219.8M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:48    514s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:52:49    514s] |  -0.812|   -1.099| -23.709| -241.741|   66.23%|   0:00:01.0| 4219.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 17:52:49    514s] |  -0.731|   -1.099| -22.858| -240.970|   66.23%|   0:00:00.0| 4238.8M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG54_S2/D                     |
[03/23 17:52:49    514s] |  -0.696|   -1.099| -21.812| -240.167|   66.24%|   0:00:00.0| 4242.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:49    515s] |  -0.671|   -1.099| -20.768| -239.123|   66.27%|   0:00:00.0| 4243.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:49    515s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:49    515s] |  -0.641|   -1.099| -18.182| -238.184|   66.29%|   0:00:00.0| 4245.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:49    515s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:50    516s] |  -0.541|   -1.099| -17.022| -237.025|   66.29%|   0:00:01.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:50    516s] |  -0.512|   -1.099| -16.838| -236.916|   66.30%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:50    516s] |  -0.469|   -1.099| -16.650| -236.786|   66.30%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    516s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:50    516s] |  -0.453|   -1.099| -15.665| -235.429|   66.36%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:50    516s] |  -0.439|   -1.099| -15.602| -235.426|   66.40%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    516s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:50    516s] |  -0.419|   -1.099| -15.550| -235.374|   66.42%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    516s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 17:52:50    517s] |  -0.413|   -1.099| -15.183| -235.247|   66.45%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    517s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:52:50    517s] |  -0.392|   -1.099| -15.071| -235.135|   66.45%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:50    517s] |  -0.379|   -1.099| -14.764| -234.870|   66.47%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    517s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG618_S2/D                                |
[03/23 17:52:50    517s] |  -0.367|   -1.099| -14.705| -234.811|   66.48%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    517s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG618_S2/D                                |
[03/23 17:52:50    517s] |  -0.344|   -1.099| -14.385| -234.501|   66.52%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    517s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:52:50    517s] |  -0.320|   -1.099| -13.612| -234.088|   66.53%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:50    517s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG647_S2/D                                |
[03/23 17:52:51    518s] |  -0.294|   -1.099| -11.149| -231.626|   66.58%|   0:00:01.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:51    518s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG632_S2/D                                |
[03/23 17:52:51    518s] |  -0.280|   -1.099| -10.568| -231.044|   66.60%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:51    518s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG611_S3/D                                |
[03/23 17:52:51    518s] |  -0.262|   -1.099| -10.174| -230.650|   66.61%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:51    518s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG603_S3/D                                |
[03/23 17:52:51    519s] |  -0.250|   -1.099|  -9.477| -229.953|   66.66%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG60_S2/D                     |
[03/23 17:52:51    519s] |  -0.220|   -1.099|  -8.851| -229.486|   66.71%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:52:51    519s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:51    519s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:51    519s] |  -0.200|   -1.099|  -8.147| -228.800|   66.78%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:51    519s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG603_S3/D                                |
[03/23 17:52:51    519s] |  -0.188|   -1.099|  -7.593| -228.255|   66.82%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:52:51    520s] |  -0.175|   -1.099|  -7.078| -227.744|   66.87%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:51    520s] |        |         |        |         |         |            |        |             |         | _r_REG669_S2/D                                     |
[03/23 17:52:51    520s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:51    520s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    520s] |  -0.169|   -1.048|  -6.493| -227.077|   66.97%|   0:00:01.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/23 17:52:52    520s] |  -0.157|   -1.048|  -5.044| -224.748|   67.07%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:52    520s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:52:52    521s] |  -0.144|   -1.048|  -4.365| -224.241|   67.18%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:52    521s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:52    521s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    521s] |  -0.128|   -1.048|  -3.803| -223.761|   67.25%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:52    521s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 17:52:52    521s] |  -0.115|   -1.048|  -3.638| -223.596|   67.28%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:52    521s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG611_S3/D                                |
[03/23 17:52:52    521s] |  -0.103|   -1.048|  -2.796| -222.770|   67.32%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:52    521s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG604_S2/D                                |
[03/23 17:52:52    521s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:52    521s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    522s] |  -0.091|   -1.048|  -2.318| -222.353|   67.41%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:52:52    522s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:52    522s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    522s] |  -0.079|   -1.048|  -2.096| -222.161|   67.49%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:52    522s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:52    522s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    522s] |  -0.067|   -1.048|  -1.559| -221.733|   67.59%|   0:00:00.0| 4246.9M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:52:52    522s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:52    522s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:52    523s] |  -0.068|   -1.048|  -1.004| -221.200|   67.71%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:52    523s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 17:52:53    523s] |  -0.051|   -1.048|  -0.984| -221.181|   67.71%|   0:00:01.0| 4249.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single |
[03/23 17:52:53    523s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG467_S2/D                                |
[03/23 17:52:53    523s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:53    523s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:53    524s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:53    524s] |  -0.048|   -1.048|  -0.728| -220.839|   67.82%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:53    524s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:53    524s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:53    524s] |  -0.034|   -1.048|  -0.586| -220.764|   67.91%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 17:52:53    524s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:53    524s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:53    525s] |  -0.027|   -1.048|  -0.229| -220.422|   68.07%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:53    525s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 17:52:53    525s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:53    525s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:53    525s] |  -0.018|   -1.082|  -0.155| -220.309|   68.19%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:53    525s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:53    525s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:53    526s] |  -0.013|   -1.082|  -0.056| -219.918|   68.29%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:53    526s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG626_S2/D                                |
[03/23 17:52:53    526s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:53    526s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    526s] |  -0.006|   -1.082|  -0.011| -219.884|   68.40%|   0:00:01.0| 4249.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:52:54    526s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG613_S2/D                                |
[03/23 17:52:54    526s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:54    526s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    527s] |   0.001|   -1.082|   0.000| -219.879|   68.48%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
[03/23 17:52:54    527s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:54    527s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    528s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:54    528s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    528s] |   0.013|   -1.082|   0.000| -219.865|   68.60%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 17:52:54    528s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:52:54    528s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    528s] |   0.022|   -1.082|   0.000| -219.543|   68.78%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/23 17:52:54    528s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:54    528s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:54    529s] |   0.028|   -1.082|   0.000| -219.242|   68.96%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:54    529s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:52:54    529s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    529s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:55    529s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    530s] |   0.030|   -1.082|   0.000| -219.247|   69.07%|   0:00:01.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:55    530s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:55    530s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    530s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:55    530s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    530s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:55    530s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    530s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:55    530s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:55    530s] |   0.030|   -1.082|   0.000| -219.247|   69.18%|   0:00:00.0| 4249.9M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:52:55    530s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:52:55    530s] 
[03/23 17:52:55    530s] *** Finish Core Optimize Step (cpu=0:00:17.9 real=0:00:07.0 mem=4249.9M) ***
[03/23 17:52:55    530s] Active Path Group: default 
[03/23 17:52:55    530s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:52:55    530s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:52:55    530s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:52:55    530s] |  -1.082|   -1.082|-219.247| -219.247|   69.18%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    530s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:52:55    530s] |  -0.984|   -0.984|-151.208| -151.208|   69.19%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    530s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:52:55    531s] |  -0.850|   -0.850|-146.116| -146.116|   69.19%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:55    531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:55    531s] |  -0.723|   -0.723| -68.695|  -68.695|   69.20%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:52:55    531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:55    531s] |  -0.702|   -0.702| -54.971|  -54.971|   69.21%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:52:55    531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:55    531s] |  -0.655|   -0.655| -51.798|  -51.798|   69.21%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 17:52:55    531s] |  -0.608|   -0.608| -51.433|  -51.433|   69.21%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 17:52:55    531s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:55    531s] |  -0.582|   -0.582| -50.557|  -50.557|   69.22%|   0:00:00.0| 4249.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:55    531s] |        |         |        |         |         |            |        |             |         | _r_REG675_S1/D                                     |
[03/23 17:52:56    532s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:56    532s] |  -0.571|   -0.571| -38.647|  -38.647|   69.23%|   0:00:01.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    532s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 17:52:56    532s] |  -0.547|   -0.547| -38.190|  -38.190|   69.26%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    532s] |        |         |        |         |         |            |        |             |         | _r_REG665_S2/D                                     |
[03/23 17:52:56    532s] |  -0.507|   -0.507| -37.629|  -37.629|   69.27%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    532s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:56    533s] |  -0.500|   -0.500| -32.075|  -32.075|   69.28%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    533s] |        |         |        |         |         |            |        |             |         | _r_REG744_S1/D                                     |
[03/23 17:52:56    533s] |  -0.486|   -0.486| -29.700|  -29.700|   69.30%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    533s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:56    533s] |  -0.427|   -0.427| -28.890|  -28.890|   69.31%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:52:56    533s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:52:56    533s] |  -0.399|   -0.399| -26.942|  -26.942|   69.32%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    533s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:56    533s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:56    533s] |  -0.349|   -0.349| -24.934|  -24.934|   69.36%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    533s] |        |         |        |         |         |            |        |             |         | _r_REG746_S1/D                                     |
[03/23 17:52:56    534s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:56    534s] |  -0.338|   -0.338| -25.032|  -25.032|   69.41%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    534s] |        |         |        |         |         |            |        |             |         | _r_REG675_S1/D                                     |
[03/23 17:52:56    534s] |  -0.338|   -0.338| -20.525|  -20.525|   69.44%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:56    534s] |        |         |        |         |         |            |        |             |         | _r_REG675_S1/D                                     |
[03/23 17:52:57    534s] |  -0.308|   -0.308| -20.196|  -20.196|   69.44%|   0:00:01.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    534s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:57    535s] |  -0.287|   -0.287| -18.541|  -18.541|   69.50%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:52:57    535s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:52:57    535s] |  -0.246|   -0.246| -18.374|  -18.374|   69.50%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    535s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:57    535s] |  -0.219|   -0.219| -17.891|  -17.891|   69.51%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:52:57    535s] |        |         |        |         |         |            |        |             |         | _r_REG335_S1/D                                     |
[03/23 17:52:57    535s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:57    535s] |  -0.219|   -0.219| -14.760|  -14.760|   69.52%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    535s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:52:57    536s] |  -0.215|   -0.215| -14.203|  -14.203|   69.54%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    536s] |        |         |        |         |         |            |        |             |         | _r_REG746_S1/D                                     |
[03/23 17:52:57    536s] |  -0.188|   -0.188| -13.503|  -13.503|   69.56%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    536s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:57    536s] |  -0.185|   -0.185| -12.674|  -12.674|   69.59%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    536s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:57    536s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:57    536s] |  -0.170|   -0.170| -12.902|  -12.902|   69.61%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    536s] |        |         |        |         |         |            |        |             |         | _r_REG668_S2/D                                     |
[03/23 17:52:57    537s] |  -0.167|   -0.167| -12.500|  -12.500|   69.64%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    537s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:57    537s] |  -0.158|   -0.158| -12.273|  -12.273|   69.68%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:57    537s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:58    537s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:58    537s] |  -0.145|   -0.145|  -6.755|   -6.755|   69.71%|   0:00:01.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    537s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:58    538s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:58    538s] |  -0.126|   -0.126|  -5.758|   -5.758|   69.73%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    538s] |        |         |        |         |         |            |        |             |         | _r_REG721_S1/D                                     |
[03/23 17:52:58    538s] |  -0.098|   -0.098|  -4.938|   -4.938|   69.77%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    538s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:58    538s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:58    538s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:58    539s] |  -0.086|   -0.086|  -2.406|   -2.406|   69.88%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    539s] |        |         |        |         |         |            |        |             |         | _r_REG701_S1/D                                     |
[03/23 17:52:58    539s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:58    539s] |  -0.074|   -0.074|  -2.121|   -2.121|   69.94%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    539s] |        |         |        |         |         |            |        |             |         | _r_REG704_S1/D                                     |
[03/23 17:52:58    539s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:58    539s] |  -0.062|   -0.062|  -1.233|   -1.233|   70.06%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:52:58    539s] |        |         |        |         |         |            |        |             |         | _r_REG500_S1/D                                     |
[03/23 17:52:58    540s] |  -0.047|   -0.047|  -0.901|   -0.901|   70.17%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:58    540s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:58    540s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:58    540s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:58    540s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:58    540s] |  -0.032|   -0.032|  -0.226|   -0.226|   70.26%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:52:58    540s] |        |         |        |         |         |            |        |             |         | _r_REG335_S1/D                                     |
[03/23 17:52:59    541s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:59    541s] |  -0.031|   -0.031|  -0.138|   -0.138|   70.36%|   0:00:01.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:59    541s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:59    541s] |  -0.019|   -0.019|  -0.128|   -0.128|   70.37%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:59    541s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:59    541s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:59    541s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:59    542s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:59    542s] |  -0.016|   -0.016|  -0.017|   -0.017|   70.47%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:59    542s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:59    542s] |  -0.001|   -0.001|  -0.001|   -0.001|   70.49%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:52:59    542s] |        |         |        |         |         |            |        |             |         | _r_REG503_S1/D                                     |
[03/23 17:52:59    542s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:59    542s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:59    542s] |   0.013|    0.013|   0.000|    0.000|   70.59%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/clk_r_REG79_S1/D                    |
[03/23 17:52:59    542s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:59    542s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:52:59    543s] |   0.021|    0.021|   0.000|    0.000|   70.71%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:52:59    543s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:52:59    544s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:52:59    544s] |   0.032|    0.031|   0.000|    0.000|   70.76%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/23 17:52:59    544s] |        |         |        |         |         |            |        |             |         | _r_REG330_S1/D                                     |
[03/23 17:52:59    544s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:52:59    544s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:00    544s] |   0.045|    0.031|   0.000|    0.000|   70.79%|   0:00:00.0| 4269.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:53:00    544s] |        |         |        |         |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/23 17:53:00    544s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:53:00    544s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:00    544s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:53:00    544s] |   0.050|    0.031|   0.000|    0.000|   70.85%|   0:00:00.0| 4269.0M|           NA|       NA| NA                                                 |
[03/23 17:53:00    544s] |   0.050|    0.031|   0.000|    0.000|   70.85%|   0:00:00.0| 4269.0M|setupAnalysis|       NA| NA                                                 |
[03/23 17:53:00    544s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:00    544s] 
[03/23 17:53:00    544s] *** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:05.0 mem=4269.0M) ***
[03/23 17:53:00    544s] 
[03/23 17:53:00    544s] *** Finished Optimize Step Cumulative (cpu=0:00:32.2 real=0:00:12.0 mem=4269.0M) ***
[03/23 17:53:00    544s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.031|0.000|
|HEPG      |0.031|0.000|
|All Paths |0.031|0.000|
+----------+-----+-----+

[03/23 17:53:00    544s] ** GigaOpt Optimizer WNS Slack 0.031 TNS Slack 0.000 Density 70.85
[03/23 17:53:00    544s] Update Timing Windows (Threshold 0.023) ...
[03/23 17:53:00    544s] Re Calculate Delays on 193 Nets
[03/23 17:53:00    545s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:53:00    545s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4269.0M, EPOCH TIME: 1679608380.224084
[03/23 17:53:00    545s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4269.0M, EPOCH TIME: 1679608380.224268
[03/23 17:53:00    545s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:53:00    545s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:53:00    545s] Active Path Group: reg2reg  
[03/23 17:53:00    545s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:00    545s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:53:00    545s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:00    545s] |   0.025|    0.025|   0.000|    0.000|   70.85%|   0:00:00.0| 4269.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:53:00    545s] |   0.037|    0.037|   0.000|    0.000|   70.90%|   0:00:00.0| 4269.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:53:00    545s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG635_S2/D                                |
[03/23 17:53:00    545s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:53:00    545s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:00    547s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:53:00    547s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:01    550s] |   0.038|    0.038|   0.000|    0.000|   71.08%|   0:00:01.0| 4269.0M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:53:01    550s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:53:01    550s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:53:01    550s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:02    551s] |   0.043|    0.043|   0.000|    0.000|   71.18%|   0:00:01.0| 4269.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:53:02    551s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:53:02    551s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:02    552s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:53:02    552s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:02    552s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:53:02    552s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:02    552s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 3 threads.
[03/23 17:53:02    552s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:53:02    552s] |   0.043|    0.043|   0.000|    0.000|   71.30%|   0:00:00.0| 4269.0M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:53:02    552s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] *** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:02.0 mem=4269.0M) ***
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] *** Finished Optimize Step Cumulative (cpu=0:00:06.9 real=0:00:02.0 mem=4269.0M) ***
[03/23 17:53:02    552s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] *** Finish Post Route Setup Fixing (cpu=0:00:39.8 real=0:00:14.0 mem=4269.0M) ***
[03/23 17:53:02    552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111707.3
[03/23 17:53:02    552s] Total-nets :: 2771, Stn-nets :: 172, ratio :: 6.20715 %, Total-len 130720, Stn-len 34234.1
[03/23 17:53:02    552s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4107.7M, EPOCH TIME: 1679608382.542746
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2704).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.031, MEM:3777.4M, EPOCH TIME: 1679608382.573744
[03/23 17:53:02    552s] TotalInstCnt at PhyDesignMc Destruction: 2704
[03/23 17:53:02    552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.25
[03/23 17:53:02    552s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:41.1/0:00:15.7 (2.6), totSession cpu/real = 0:09:12.3/0:09:01.8 (1.0), mem = 3777.4M
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] =============================================================================================
[03/23 17:53:02    552s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 17:53:02    552s] =============================================================================================
[03/23 17:53:02    552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:53:02    552s] ---------------------------------------------------------------------------------------------
[03/23 17:53:02    552s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:53:02    552s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/23 17:53:02    552s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:02    552s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 17:53:02    552s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 17:53:02    552s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:53:02    552s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:02    552s] [ TransformInit          ]      1   0:00:00.4  (   2.7 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 17:53:02    552s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:53:02    552s] [ OptimizationStep       ]      3   0:00:00.1  (   0.9 % )     0:00:14.0 /  0:00:39.1    2.8
[03/23 17:53:02    552s] [ OptSingleIteration     ]    119   0:00:00.6  (   3.8 % )     0:00:13.9 /  0:00:39.0    2.8
[03/23 17:53:02    552s] [ OptGetWeight           ]    119   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 17:53:02    552s] [ OptEval                ]    119   0:00:09.8  (  62.3 % )     0:00:09.8 /  0:00:30.9    3.2
[03/23 17:53:02    552s] [ OptCommit              ]    119   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 17:53:02    552s] [ PostCommitDelayUpdate  ]    120   0:00:00.2  (   1.4 % )     0:00:01.5 /  0:00:04.7    3.1
[03/23 17:53:02    552s] [ IncrDelayCalc          ]    594   0:00:01.3  (   8.3 % )     0:00:01.3 /  0:00:04.4    3.4
[03/23 17:53:02    552s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.3
[03/23 17:53:02    552s] [ SetupOptGetWorkingSet  ]    354   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.1
[03/23 17:53:02    552s] [ SetupOptGetActiveNode  ]    354   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[03/23 17:53:02    552s] [ SetupOptSlackGraph     ]    119   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    3.1
[03/23 17:53:02    552s] [ IncrTimingUpdate       ]    121   0:00:01.1  (   6.8 % )     0:00:01.1 /  0:00:01.7    1.6
[03/23 17:53:02    552s] [ MISC                   ]          0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.6    2.0
[03/23 17:53:02    552s] ---------------------------------------------------------------------------------------------
[03/23 17:53:02    552s]  WnsOpt #1 TOTAL                    0:00:15.7  ( 100.0 % )     0:00:15.7 /  0:00:41.1    2.6
[03/23 17:53:02    552s] ---------------------------------------------------------------------------------------------
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:53:02    552s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3777.4M, EPOCH TIME: 1679608382.576970
[03/23 17:53:02    552s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3777.4M, EPOCH TIME: 1679608382.577081
[03/23 17:53:02    552s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3777.4M, EPOCH TIME: 1679608382.577232
[03/23 17:53:02    552s] Processing tracks to init pin-track alignment.
[03/23 17:53:02    552s] z: 2, totalTracks: 1
[03/23 17:53:02    552s] z: 4, totalTracks: 1
[03/23 17:53:02    552s] z: 6, totalTracks: 1
[03/23 17:53:02    552s] z: 8, totalTracks: 1
[03/23 17:53:02    552s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:53:02    552s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3777.4M, EPOCH TIME: 1679608382.582230
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:53:02    552s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.022, MEM:3778.2M, EPOCH TIME: 1679608382.604651
[03/23 17:53:02    552s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3778.2M, EPOCH TIME: 1679608382.604832
[03/23 17:53:02    552s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3778.2M, EPOCH TIME: 1679608382.607348
[03/23 17:53:02    552s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3778.2MB).
[03/23 17:53:02    552s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.031, MEM:3778.2M, EPOCH TIME: 1679608382.608133
[03/23 17:53:02    552s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.031, MEM:3778.2M, EPOCH TIME: 1679608382.608214
[03/23 17:53:02    552s] TDRefine: refinePlace mode is spiral
[03/23 17:53:02    552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.16
[03/23 17:53:02    552s] OPERPROF:   Starting RefinePlace at level 2, MEM:3778.2M, EPOCH TIME: 1679608382.608359
[03/23 17:53:02    552s] *** Starting refinePlace (0:09:12 mem=3778.2M) ***
[03/23 17:53:02    552s] Total net bbox length = 6.210e+04 (2.693e+04 3.517e+04) (ext = 1.785e+03)
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:53:02    552s] (I)      Default pattern map key = PE_top_default.
[03/23 17:53:02    552s] (I)      Default pattern map key = PE_top_default.
[03/23 17:53:02    552s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3778.2M, EPOCH TIME: 1679608382.614375
[03/23 17:53:02    552s] Starting refinePlace ...
[03/23 17:53:02    552s] (I)      Default pattern map key = PE_top_default.
[03/23 17:53:02    552s] One DDP V2 for no tweak run.
[03/23 17:53:02    552s] (I)      Default pattern map key = PE_top_default.
[03/23 17:53:02    552s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3842.2M, EPOCH TIME: 1679608382.623013
[03/23 17:53:02    552s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:53:02    552s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3842.2M, EPOCH TIME: 1679608382.623215
[03/23 17:53:02    552s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.003, MEM:3842.2M, EPOCH TIME: 1679608382.626098
[03/23 17:53:02    552s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3842.2M, EPOCH TIME: 1679608382.626203
[03/23 17:53:02    552s] DDP markSite nrRow 79 nrJob 79
[03/23 17:53:02    552s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:3842.2M, EPOCH TIME: 1679608382.627103
[03/23 17:53:02    552s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.004, MEM:3842.2M, EPOCH TIME: 1679608382.627203
[03/23 17:53:02    552s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:3842.2M, EPOCH TIME: 1679608382.628707
[03/23 17:53:02    552s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:3842.2M, EPOCH TIME: 1679608382.628832
[03/23 17:53:02    552s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.001, REAL:0.000, MEM:3842.2M, EPOCH TIME: 1679608382.629156
[03/23 17:53:02    552s] ** Cut row section cpu time 0:00:00.0.
[03/23 17:53:02    552s]  ** Cut row section real time 0:00:00.0.
[03/23 17:53:02    552s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.001, MEM:3842.2M, EPOCH TIME: 1679608382.629390
[03/23 17:53:02    552s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 17:53:02    552s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3778.2MB) @(0:09:12 - 0:09:12).
[03/23 17:53:02    552s] Move report: preRPlace moves 135 insts, mean move: 1.27 um, max move: 7.20 um 
[03/23 17:53:02    552s] 	Max move on inst (accumulation0/U11): (80.20, 10.60) --> (83.80, 14.20)
[03/23 17:53:02    552s] 	Length: 11 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X8TR
[03/23 17:53:02    552s] wireLenOptFixPriorityInst 718 inst fixed
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:53:02    552s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:53:02    552s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:53:02    552s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:53:02    552s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3778.2MB) @(0:09:12 - 0:09:13).
[03/23 17:53:02    552s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:53:02    552s] Move report: Detail placement moves 135 insts, mean move: 1.27 um, max move: 7.20 um 
[03/23 17:53:02    552s] 	Max move on inst (accumulation0/U11): (80.20, 10.60) --> (83.80, 14.20)
[03/23 17:53:02    552s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3778.2MB
[03/23 17:53:02    552s] Statistics of distance of Instance movement in refine placement:
[03/23 17:53:02    552s]   maximum (X+Y) =         7.20 um
[03/23 17:53:02    552s]   inst (accumulation0/U11) with max move: (80.2, 10.6) -> (83.8, 14.2)
[03/23 17:53:02    552s]   mean    (X+Y) =         1.27 um
[03/23 17:53:02    552s] Summary Report:
[03/23 17:53:02    552s] Instances move: 135 (out of 2685 movable)
[03/23 17:53:02    552s] Instances flipped: 0
[03/23 17:53:02    552s] Mean displacement: 1.27 um
[03/23 17:53:02    552s] Max displacement: 7.20 um (Instance: accumulation0/U11) (80.2, 10.6) -> (83.8, 14.2)
[03/23 17:53:02    552s] 	Length: 11 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X8TR
[03/23 17:53:02    552s] Total instances moved : 135
[03/23 17:53:02    552s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.235, REAL:0.153, MEM:3778.2M, EPOCH TIME: 1679608382.767040
[03/23 17:53:02    552s] Total net bbox length = 6.212e+04 (2.695e+04 3.516e+04) (ext = 1.784e+03)
[03/23 17:53:02    552s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3778.2MB
[03/23 17:53:02    552s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3778.2MB) @(0:09:12 - 0:09:13).
[03/23 17:53:02    552s] *** Finished refinePlace (0:09:13 mem=3778.2M) ***
[03/23 17:53:02    552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.16
[03/23 17:53:02    552s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.243, REAL:0.160, MEM:3778.2M, EPOCH TIME: 1679608382.768276
[03/23 17:53:02    552s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3778.2M, EPOCH TIME: 1679608382.768366
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2704).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.018, REAL:0.011, MEM:3778.2M, EPOCH TIME: 1679608382.779787
[03/23 17:53:02    552s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.295, REAL:0.203, MEM:3778.2M, EPOCH TIME: 1679608382.779930
[03/23 17:53:02    552s] End: GigaOpt Optimization in WNS mode
[03/23 17:53:02    552s] Skipping post route harden opt
[03/23 17:53:02    552s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:53:02    552s] Deleting Lib Analyzer.
[03/23 17:53:02    552s] Begin: GigaOpt Optimization in TNS mode
[03/23 17:53:02    552s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 6 -nativePathGroupFlow
[03/23 17:53:02    552s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:53:02    552s] End AAE Lib Interpolated Model. (MEM=3778.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:53:02    552s] *** TnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:09:12.6/0:09:02.1 (1.0), mem = 3778.2M
[03/23 17:53:02    552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.26
[03/23 17:53:02    552s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:53:02    552s] ### Creating PhyDesignMc. totSessionCpu=0:09:13 mem=3778.2M
[03/23 17:53:02    552s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:53:02    552s] OPERPROF: Starting DPlace-Init at level 1, MEM:3778.2M, EPOCH TIME: 1679608382.810954
[03/23 17:53:02    552s] Processing tracks to init pin-track alignment.
[03/23 17:53:02    552s] z: 2, totalTracks: 1
[03/23 17:53:02    552s] z: 4, totalTracks: 1
[03/23 17:53:02    552s] z: 6, totalTracks: 1
[03/23 17:53:02    552s] z: 8, totalTracks: 1
[03/23 17:53:02    552s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:53:02    552s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3778.2M, EPOCH TIME: 1679608382.815842
[03/23 17:53:02    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:53:02    552s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3778.2M, EPOCH TIME: 1679608382.838466
[03/23 17:53:02    552s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3778.2M, EPOCH TIME: 1679608382.838612
[03/23 17:53:02    552s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3778.2M, EPOCH TIME: 1679608382.841433
[03/23 17:53:02    552s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3778.2MB).
[03/23 17:53:02    552s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.031, MEM:3778.2M, EPOCH TIME: 1679608382.842253
[03/23 17:53:02    552s] TotalInstCnt at PhyDesignMc Initialization: 2704
[03/23 17:53:02    552s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:13 mem=3778.2M
[03/23 17:53:02    552s] ### Creating RouteCongInterface, started
[03/23 17:53:02    552s] ### Creating RouteCongInterface, finished
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] Creating Lib Analyzer ...
[03/23 17:53:02    552s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:53:02    552s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:53:02    552s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:53:02    552s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/23 17:53:02    552s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:53:02    552s] 
[03/23 17:53:02    552s] {RT rc-typ 0 4 4 0}
[03/23 17:53:03    553s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:13 mem=3780.2M
[03/23 17:53:03    553s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:13 mem=3780.2M
[03/23 17:53:03    553s] Creating Lib Analyzer, finished. 
[03/23 17:53:03    553s] *info: 22 clock nets excluded
[03/23 17:53:03    553s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111707.4
[03/23 17:53:03    553s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/23 17:53:03    553s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:53:03    553s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:53:03    553s] ** GigaOpt Optimizer WNS Slack 0.043 TNS Slack 0.000 Density 71.30
[03/23 17:53:03    553s] Optimizer TNS Opt
[03/23 17:53:03    553s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[03/23 17:53:03    553s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4073.5M, EPOCH TIME: 1679608383.778342
[03/23 17:53:03    553s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4073.5M, EPOCH TIME: 1679608383.778471
[03/23 17:53:03    553s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:53:03    553s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:53:03    553s] Active Path Group: reg2reg  
[03/23 17:53:03    553s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:03    553s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:53:03    553s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:03    553s] |   0.043|    0.043|   0.000|    0.000|   71.30%|   0:00:00.0| 4073.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:53:03    553s] |   0.043|    0.043|   0.000|    0.000|   71.30%|   0:00:00.0| 4074.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:53:03    553s] |   0.043|    0.043|   0.000|    0.000|   71.30%|   0:00:00.0| 4074.7M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
[03/23 17:53:03    553s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=4074.7M) ***
[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4074.7M) ***
[03/23 17:53:03    553s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[03/23 17:53:03    553s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4074.7M) ***
[03/23 17:53:03    553s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111707.4
[03/23 17:53:03    553s] Total-nets :: 2771, Stn-nets :: 172, ratio :: 6.20715 %, Total-len 130720, Stn-len 34234.1
[03/23 17:53:03    553s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3913.4M, EPOCH TIME: 1679608383.922545
[03/23 17:53:03    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2704).
[03/23 17:53:03    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:03    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:03    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:03    553s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.017, MEM:3778.1M, EPOCH TIME: 1679608383.939596
[03/23 17:53:03    553s] TotalInstCnt at PhyDesignMc Destruction: 2704
[03/23 17:53:03    553s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.26
[03/23 17:53:03    553s] *** TnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:09:13.9/0:09:03.2 (1.0), mem = 3778.1M
[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] =============================================================================================
[03/23 17:53:03    553s]  Step TAT Report : TnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/23 17:53:03    553s] =============================================================================================
[03/23 17:53:03    553s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:53:03    553s] ---------------------------------------------------------------------------------------------
[03/23 17:53:03    553s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.9
[03/23 17:53:03    553s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  52.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 17:53:03    553s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:53:03    553s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:53:03    553s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ TransformInit          ]      1   0:00:00.3  (  25.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/23 17:53:03    553s] [ OptimizationStep       ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[03/23 17:53:03    553s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[03/23 17:53:03    553s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ OptEval                ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:53:03    553s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:53:03    553s] [ MISC                   ]          0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.3    2.2
[03/23 17:53:03    553s] ---------------------------------------------------------------------------------------------
[03/23 17:53:03    553s]  TnsOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.1
[03/23 17:53:03    553s] ---------------------------------------------------------------------------------------------
[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 17:53:03    553s] End: GigaOpt Optimization in TNS mode
[03/23 17:53:03    553s]   Timing Snapshot: (REF)
[03/23 17:53:03    553s]      Weighted WNS: -0.007
[03/23 17:53:03    553s]       All  PG WNS: -0.007
[03/23 17:53:03    553s]       High PG WNS: -0.007
[03/23 17:53:03    553s]       All  PG TNS: 0.000
[03/23 17:53:03    553s]       High PG TNS: 0.000
[03/23 17:53:03    553s]       Low  PG TNS: 0.000
[03/23 17:53:03    553s]    Category Slack: { [L, -0.007] [H, -0.007] }
[03/23 17:53:03    553s] 
[03/23 17:53:03    553s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/23 17:53:03    553s] Running postRoute recovery in preEcoRoute mode
[03/23 17:53:03    553s] **optDesign ... cpu = 0:01:02, real = 0:00:27, mem = 2711.6M, totSessionCpu=0:09:14 **
[03/23 17:53:03    554s]   DRV Snapshot: (TGT)
[03/23 17:53:03    554s]          Tran DRV: 0 (0)
[03/23 17:53:03    554s]           Cap DRV: 0 (0)
[03/23 17:53:03    554s]        Fanout DRV: 0 (15)
[03/23 17:53:03    554s]            Glitch: 0 (0)
[03/23 17:53:03    554s] Checking DRV degradation...
[03/23 17:53:03    554s] 
[03/23 17:53:03    554s] Recovery Manager:
[03/23 17:53:03    554s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:53:03    554s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:53:03    554s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:53:03    554s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:53:03    554s] 
[03/23 17:53:03    554s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 17:53:03    554s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3777.93M, totSessionCpu=0:09:14).
[03/23 17:53:03    554s] **optDesign ... cpu = 0:01:02, real = 0:00:27, mem = 2711.1M, totSessionCpu=0:09:14 **
[03/23 17:53:03    554s] 
[03/23 17:53:04    554s]   DRV Snapshot: (REF)
[03/23 17:53:04    554s]          Tran DRV: 0 (0)
[03/23 17:53:04    554s]           Cap DRV: 0 (0)
[03/23 17:53:04    554s]        Fanout DRV: 0 (15)
[03/23 17:53:04    554s]            Glitch: 0 (0)
[03/23 17:53:04    554s] Skipping post route harden opt
[03/23 17:53:04    554s] **INFO: Skipping refine place as no legal commits were detected
[03/23 17:53:04    554s] {MMLU 0 22 2771}
[03/23 17:53:04    554s] ### Creating LA Mngr. totSessionCpu=0:09:14 mem=3911.5M
[03/23 17:53:04    554s] ### Creating LA Mngr, finished. totSessionCpu=0:09:14 mem=3911.5M
[03/23 17:53:04    554s] Default Rule : ""
[03/23 17:53:04    554s] Non Default Rules :
[03/23 17:53:04    554s] Worst Slack : -0.007 ns
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Start Layer Assignment ...
[03/23 17:53:04    554s] WNS(-0.007ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Select 86 cadidates out of 2773.
[03/23 17:53:04    554s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 17:53:04    554s] GigaOpt: setting up router preferences
[03/23 17:53:04    554s] GigaOpt: 37 nets assigned router directives
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Start Assign Priority Nets ...
[03/23 17:53:04    554s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 17:53:04    554s] Existing Priority Nets 0 (0.0%)
[03/23 17:53:04    554s] Total Assign Priority Nets 82 (3.0%)
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Set Prefer Layer Routing Effort ...
[03/23 17:53:04    554s] Total Net(2771) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] {MMLU 0 22 2771}
[03/23 17:53:04    554s] ### Creating LA Mngr. totSessionCpu=0:09:14 mem=3911.5M
[03/23 17:53:04    554s] ### Creating LA Mngr, finished. totSessionCpu=0:09:14 mem=3911.5M
[03/23 17:53:04    554s] #optDebug: Start CG creation (mem=3911.5M)
[03/23 17:53:04    554s]  ...initializing CG  maxDriveDist 1601.127000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.112000 
[03/23 17:53:04    554s] (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgPrt (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgEgp (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgPbk (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgNrb(cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgObs (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgCon (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s]  ...processing cgPdm (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3942.7M)
[03/23 17:53:04    554s] Default Rule : ""
[03/23 17:53:04    554s] Non Default Rules :
[03/23 17:53:04    554s] Worst Slack : -0.007 ns
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Start Layer Assignment ...
[03/23 17:53:04    554s] WNS(-0.007ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Select 166 cadidates out of 2773.
[03/23 17:53:04    554s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/23 17:53:04    554s] GigaOpt: setting up router preferences
[03/23 17:53:04    554s] GigaOpt: 38 nets assigned router directives
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] Start Assign Priority Nets ...
[03/23 17:53:04    554s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 17:53:04    554s] Existing Priority Nets 0 (0.0%)
[03/23 17:53:04    554s] Total Assign Priority Nets 82 (3.0%)
[03/23 17:53:04    554s] {MMLU 0 22 2771}
[03/23 17:53:04    554s] ### Creating LA Mngr. totSessionCpu=0:09:14 mem=3942.7M
[03/23 17:53:04    554s] ### Creating LA Mngr, finished. totSessionCpu=0:09:14 mem=3942.7M
[03/23 17:53:04    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3942.7M, EPOCH TIME: 1679608384.314898
[03/23 17:53:04    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:53:04    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3944.2M, EPOCH TIME: 1679608384.339225
[03/23 17:53:04    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:53:04    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:53:04    554s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3942.7M, EPOCH TIME: 1679608384.430019
[03/23 17:53:04    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:53:04    554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3944.2M, EPOCH TIME: 1679608384.448189
[03/23 17:53:04    554s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:53:04    554s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:53:04    554s] Density: 71.300%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:02, real = 0:00:28, mem = 2674.1M, totSessionCpu=0:09:15 **
[03/23 17:53:04    554s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/23 17:53:04    554s] -routeWithEco false                       # bool, default=false
[03/23 17:53:04    554s] -routeSelectedNetOnly false               # bool, default=false
[03/23 17:53:04    554s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 17:53:04    554s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 17:53:04    554s] Existing Dirty Nets : 172
[03/23 17:53:04    554s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 17:53:04    554s] Reset Dirty Nets : 172
[03/23 17:53:04    554s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:09:14.6/0:09:03.7 (1.0), mem = 3737.7M
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] globalDetailRoute
[03/23 17:53:04    554s] 
[03/23 17:53:04    554s] #Start globalDetailRoute on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    554s] #
[03/23 17:53:04    554s] ### Time Record (globalDetailRoute) is installed.
[03/23 17:53:04    554s] ### Time Record (Pre Callback) is installed.
[03/23 17:53:04    554s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_1oMSdD.rcdb.d/PE_top.rcdb.d': 7746 access done (mem: 3737.668M)
[03/23 17:53:04    554s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:53:04    554s] ### Time Record (DB Import) is installed.
[03/23 17:53:04    554s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:53:04    554s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:53:04    554s] ### Net info: total nets: 2773
[03/23 17:53:04    554s] ### Net info: dirty nets: 0
[03/23 17:53:04    554s] ### Net info: marked as disconnected nets: 0
[03/23 17:53:04    554s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:53:04    554s] #num needed restored net=0
[03/23 17:53:04    554s] #need_extraction net=0 (total=2773)
[03/23 17:53:04    554s] ### Net info: fully routed nets: 2752
[03/23 17:53:04    554s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:53:04    554s] ### Net info: unrouted nets: 19
[03/23 17:53:04    554s] ### Net info: re-extraction nets: 0
[03/23 17:53:04    554s] ### Net info: ignored nets: 0
[03/23 17:53:04    554s] ### Net info: skip routing nets: 0
[03/23 17:53:04    554s] ### import design signature (207): route=220006733 fixed_route=1067160630 flt_obj=0 vio=1335421914 swire=282492057 shield_wire=1 net_attr=2079196981 dirty_area=0 del_dirty_area=0 cell=1825554418 placement=1711414937 pin_access=1435801385 inst_pattern=1
[03/23 17:53:04    554s] ### Time Record (DB Import) is uninstalled.
[03/23 17:53:04    554s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 17:53:04    554s] #RTESIG:78da95944b6bc3300c8077deaf106e0f19ac99a5a47e1c3be8351ba5db35a48d53027940
[03/23 17:53:04    554s] #       e2c0b65f3f778341476bb7395a9f25f9b39cd9fc7dbd01461863ba1891eb1c21db107141
[03/23 17:53:04    554s] #       6a8182f41361ee426fcfec7e367f79dd628a5015cd6820daf57df308d36806188db57577
[03/23 17:53:04    554s] #       78f865488b53a6fcec8ab6de4369aa626aec3f5c2412ec30f9320a9502ebface3088463b
[03/23 17:53:04    554s] #       b8c0594c7204f65339c02549a8a2744db1d694f5d4fa7329a9c179e3a9944a405477d61c
[03/23 17:53:04    554s] #       cc7016d572096cd8e76d5f9a26ded59d3fb3d63aa81a914ee5f955e3f1fa6ec26fcabe94
[03/23 17:53:04    554s] #       0910c5921f3f88aaa62fecf9b6858b07cf26505c01c92b2c4945c056d9769d65abedc6af
[03/23 17:53:04    554s] #       1da54620ff4d3a465c371ea83038dda8dce4b0d1165d590ca5cb67baa9bd44cabf87e0a1
[03/23 17:53:04    554s] #       340fd6d4428518e28861462d830c1277b68a0fbf2a429142ea174f28af28e7740619a788
[03/23 17:53:04    554s] #       1da1404f44ee9712dbba756b795537264744c9a55baae2c3d7c5dd77dfe963a680
[03/23 17:53:04    554s] #
[03/23 17:53:04    554s] #Skip comparing routing design signature in db-snapshot flow
[03/23 17:53:04    554s] ### Time Record (Data Preparation) is installed.
[03/23 17:53:04    554s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac99a5a4fe3876d06b374ab76b481ba704f201
[03/23 17:53:04    554s] #       8903db7efddc0d061dad9dfa683d7e25bf923d9bbfafb7c008634c1703729d216cb6445c
[03/23 17:53:04    554s] #       905aa020fd4498b9d0db33bb9fcd5f5e77982294793d1888f65d573fc238981e06636dd5
[03/23 17:53:04    554s] #       1e1f7e19d2e29c293edbbca90e5098321f6bfb0f178904db8f3e45a152606dd71a06d160
[03/23 17:53:04    554s] #       7b17b888498ec07e3207b824096594ae28d698a21a1bbf96921a9c6f3c95520988aad69a
[03/23 17:53:04    554s] #       a3e92fa25a2e81f587ace90a53c7fbaaf52b6bad835623d2b9797eabf1d4be9bf09bd497
[03/23 17:53:04    554s] #       3201a258f2d382a8acbbdc5e2e5bb878f06e02c504484e70492a02b6daecd69bcd6ab7f5
[03/23 17:53:04    554s] #       db8e522390bf938e11d3c6031506a71b959b1c36d8bc2df2be707aa61d9b6ba4fc7b081e
[03/23 17:53:04    554s] #       4af3604e4d6ad25b412d54488c38629851cb2083c49dadf987bf24429142eaef10a19c90
[03/23 17:53:04    554s] #       cef91e649c97ec04056a22727f4f6cabc6ed6565559b0c1125976eab8c8f5f574fdf7d03
[03/23 17:53:04    554s] #       9b36b338
[03/23 17:53:04    554s] #
[03/23 17:53:04    554s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:53:04    554s] ### Time Record (Global Routing) is installed.
[03/23 17:53:04    554s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:53:04    554s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:53:04    554s] #Total number of routable nets = 2771.
[03/23 17:53:04    554s] #Total number of nets in the design = 2773.
[03/23 17:53:04    554s] #793 routable nets do not have any wires.
[03/23 17:53:04    554s] #1978 routable nets have routed wires.
[03/23 17:53:04    554s] #793 nets will be global routed.
[03/23 17:53:04    554s] #96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:53:04    554s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:53:04    554s] #Using multithreading with 6 threads.
[03/23 17:53:04    554s] ### Time Record (Data Preparation) is installed.
[03/23 17:53:04    554s] #Start routing data preparation on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    554s] #
[03/23 17:53:04    554s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:53:04    554s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:53:04    554s] #Voltage range [0.000 - 1.200] has 2771 nets.
[03/23 17:53:04    554s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:53:04    554s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:53:04    554s] #Build and mark too close pins for the same net.
[03/23 17:53:04    554s] ### Time Record (Cell Pin Access) is installed.
[03/23 17:53:04    554s] #Initial pin access analysis.
[03/23 17:53:04    555s] #Detail pin access analysis.
[03/23 17:53:04    555s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 17:53:04    555s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:53:04    555s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:53:04    555s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:53:04    555s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:53:04    555s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:53:04    555s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:53:04    555s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:53:04    555s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:53:04    555s] #Processed 783/0 dirty instances, 390/388 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(514 insts marked dirty, reset pre-exisiting dirty flag on 517 insts, 0 nets marked need extraction)
[03/23 17:53:04    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.79 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] #Regenerating Ggrids automatically.
[03/23 17:53:04    555s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:53:04    555s] #Using automatically generated G-grids.
[03/23 17:53:04    555s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:53:04    555s] #Done routing data preparation.
[03/23 17:53:04    555s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2677.59 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] #Found 0 nets for post-route si or timing fixing.
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Finished routing data preparation on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Cpu time = 00:00:01
[03/23 17:53:04    555s] #Elapsed time = 00:00:00
[03/23 17:53:04    555s] #Increased memory = 6.45 (MB)
[03/23 17:53:04    555s] #Total memory = 2677.59 (MB)
[03/23 17:53:04    555s] #Peak memory = 2981.89 (MB)
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:53:04    555s] ### Time Record (Global Routing) is installed.
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Start global routing on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Start global routing initialization on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Number of eco nets is 774
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Start global routing data preparation on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 17:53:04 2023 with memory = 2677.59 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.01 [6]--
[03/23 17:53:04    555s] #Start routing resource analysis on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### init_is_bin_blocked starts on Thu Mar 23 17:53:04 2023 with memory = 2677.59 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 17:53:04 2023 with memory = 2677.59 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.76 [6]--
[03/23 17:53:04    555s] ### adjust_flow_cap starts on Thu Mar 23 17:53:04 2023 with memory = 2677.16 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.06 [6]--
[03/23 17:53:04    555s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### set_via_blocked starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.06 [6]--
[03/23 17:53:04    555s] ### copy_flow starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.16 [6]--
[03/23 17:53:04    555s] #Routing resource analysis is done on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### report_flow_cap starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] #  Resource Analysis:
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 17:53:04    555s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 17:53:04    555s] #  --------------------------------------------------------------
[03/23 17:53:04    555s] #  M2             V         177         322         925     4.97%
[03/23 17:53:04    555s] #  M3             H         128         621         925    60.54%
[03/23 17:53:04    555s] #  M4             V         125         374         925    54.70%
[03/23 17:53:04    555s] #  --------------------------------------------------------------
[03/23 17:53:04    555s] #  Total                    430      74.13%        2775    40.07%
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #  100 nets (3.61%) with 1 preferred extra spacing.
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.03 [6]--
[03/23 17:53:04    555s] ### analyze_m2_tracks starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### report_initial_resource starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/23 17:53:04    555s] ### mark_pg_pins_accessibility starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### set_net_region starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.03 [6]--
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Global routing data preparation is done on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] ### prepare_level starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### init level 1 starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### Level 1 hgrid = 25 X 37
[03/23 17:53:04    555s] ### prepare_level_flow starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #Global routing initialization is done on Thu Mar 23 17:53:04 2023
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] #
[03/23 17:53:04    555s] #start global routing iteration 1...
[03/23 17:53:04    555s] ### init_flow_edge starts on Thu Mar 23 17:53:04 2023 with memory = 2677.78 (MB), peak = 2981.89 (MB)
[03/23 17:53:04    555s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.08 [6]--
[03/23 17:53:04    555s] ### routing at level 1 (topmost level) iter 0
[03/23 17:53:05    555s] ### measure_qor starts on Thu Mar 23 17:53:05 2023 with memory = 2678.09 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion starts on Thu Mar 23 17:53:05 2023 with memory = 2678.09 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    555s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.08 [6]--
[03/23 17:53:05    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #start global routing iteration 2...
[03/23 17:53:05    555s] ### routing at level 1 (topmost level) iter 1
[03/23 17:53:05    555s] ### measure_qor starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/23 17:53:05    555s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --4.25 [6]--
[03/23 17:53:05    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #start global routing iteration 3...
[03/23 17:53:05    555s] ### routing at level 1 (topmost level) iter 2
[03/23 17:53:05    555s] ### measure_qor starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    555s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --4.17 [6]--
[03/23 17:53:05    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #start global routing iteration 4...
[03/23 17:53:05    555s] ### routing at level 1 (topmost level) iter 3
[03/23 17:53:05    555s] ### measure_qor starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    555s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.07 [6]--
[03/23 17:53:05    555s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] ### route_end starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:53:05    555s] #Total number of routable nets = 2771.
[03/23 17:53:05    555s] #Total number of nets in the design = 2773.
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #2771 routable nets have routed wires.
[03/23 17:53:05    555s] #96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:53:05    555s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #Routed nets constraints summary:
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    555s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    555s] #      Default                 85                 1             11             697  
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    555s] #        Total                 85                 1             11             697  
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    555s] #
[03/23 17:53:05    555s] #Routing constraints summary of the whole design:
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    555s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 17:53:05    555s] #---------------------------------------------------------------------------------
[03/23 17:53:05    556s] #      Default                100                 1             13            2658  
[03/23 17:53:05    556s] #---------------------------------------------------------------------------------
[03/23 17:53:05    556s] #        Total                100                 1             13            2658  
[03/23 17:53:05    556s] #---------------------------------------------------------------------------------
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.01 [6]--
[03/23 17:53:05    556s] ### cal_base_flow starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### init_flow_edge starts on Thu Mar 23 17:53:05 2023 with memory = 2677.63 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.08 [6]--
[03/23 17:53:05    556s] ### cal_flow starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    556s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.02 [6]--
[03/23 17:53:05    556s] ### report_overcon starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 17:53:05    556s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 17:53:05    556s] #     Layer         (1-5)        (6-10)       (11-15)       (16-20)   OverCon  Flow/Cap
[03/23 17:53:05    556s] #  ----------------------------------------------------------------------------------------
[03/23 17:53:05    556s] #  M2          210(23.3%)     33(3.66%)     14(1.55%)     26(2.88%)   (31.4%)     0.85  
[03/23 17:53:05    556s] #  M3          138(19.3%)      2(0.28%)      3(0.42%)      1(0.14%)   (20.1%)     0.82  
[03/23 17:53:05    556s] #  M4           46(6.02%)      6(0.79%)      0(0.00%)      0(0.00%)   (6.81%)     0.71  
[03/23 17:53:05    556s] #  ----------------------------------------------------------------------------------------
[03/23 17:53:05    556s] #     Total    394(16.5%)     41(1.72%)     17(0.71%)     27(1.13%)   (20.1%)
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 20
[03/23 17:53:05    556s] #  Overflow after GR: 6.05% H + 14.07% V
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    556s] ### cal_base_flow starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### init_flow_edge starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.41 [6]--
[03/23 17:53:05    556s] ### cal_flow starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    556s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.73 [6]--
[03/23 17:53:05    556s] ### generate_cong_map_content starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.10 [6]--
[03/23 17:53:05    556s] ### update starts on Thu Mar 23 17:53:05 2023 with memory = 2677.82 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] #Complete Global Routing.
[03/23 17:53:05    556s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:05    556s] #Total wire length = 155765 um.
[03/23 17:53:05    556s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M2 = 84669 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M3 = 39334 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M4 = 31762 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:05    556s] #Total number of vias = 36269
[03/23 17:53:05    556s] #Total number of multi-cut vias = 1862 (  5.1%)
[03/23 17:53:05    556s] #Total number of single cut vias = 34407 ( 94.9%)
[03/23 17:53:05    556s] #Up-Via Summary (total 36269):
[03/23 17:53:05    556s] #                   single-cut          multi-cut      Total
[03/23 17:53:05    556s] #-----------------------------------------------------------
[03/23 17:53:05    556s] # M1              9269 ( 98.6%)       129 (  1.4%)       9398
[03/23 17:53:05    556s] # M2             14819 ( 94.4%)       871 (  5.6%)      15690
[03/23 17:53:05    556s] # M3             10319 ( 92.3%)       862 (  7.7%)      11181
[03/23 17:53:05    556s] #-----------------------------------------------------------
[03/23 17:53:05    556s] #                34407 ( 94.9%)      1862 (  5.1%)      36269 
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #Total number of involved priority nets 14
[03/23 17:53:05    556s] #Maximum src to sink distance for priority net 626.7
[03/23 17:53:05    556s] #Average of max src_to_sink distance for priority net 188.7
[03/23 17:53:05    556s] #Average of ave src_to_sink distance for priority net 84.1
[03/23 17:53:05    556s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.26 [6]--
[03/23 17:53:05    556s] ### report_overcon starts on Thu Mar 23 17:53:05 2023 with memory = 2680.65 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.98 [6]--
[03/23 17:53:05    556s] ### report_overcon starts on Thu Mar 23 17:53:05 2023 with memory = 2680.65 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] #Max overcon = 22 tracks.
[03/23 17:53:05    556s] #Total overcon = 20.87%.
[03/23 17:53:05    556s] #Worst layer Gcell overcon rate = 20.28%.
[03/23 17:53:05    556s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:53:05    556s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.05 [6]--
[03/23 17:53:05    556s] ### global_route design signature (210): route=239122302 net_attr=1377959872
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #Global routing statistics:
[03/23 17:53:05    556s] #Cpu time = 00:00:01
[03/23 17:53:05    556s] #Elapsed time = 00:00:00
[03/23 17:53:05    556s] #Increased memory = 0.23 (MB)
[03/23 17:53:05    556s] #Total memory = 2677.82 (MB)
[03/23 17:53:05    556s] #Peak memory = 2981.89 (MB)
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #Finished global routing on Thu Mar 23 17:53:05 2023
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] #
[03/23 17:53:05    556s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:53:05    556s] ### Time Record (Data Preparation) is installed.
[03/23 17:53:05    556s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:53:05    556s] ### track-assign external-init starts on Thu Mar 23 17:53:05 2023 with memory = 2677.79 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### Time Record (Track Assignment) is installed.
[03/23 17:53:05    556s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:53:05    556s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.93 [6]--
[03/23 17:53:05    556s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.79 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### track-assign engine-init starts on Thu Mar 23 17:53:05 2023 with memory = 2677.79 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] ### Time Record (Track Assignment) is installed.
[03/23 17:53:05    556s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.10 [6]--
[03/23 17:53:05    556s] ### track-assign core-engine starts on Thu Mar 23 17:53:05 2023 with memory = 2677.79 (MB), peak = 2981.89 (MB)
[03/23 17:53:05    556s] #Start Track Assignment.
[03/23 17:53:05    556s] #Done with 223 horizontal wires in 2 hboxes and 521 vertical wires in 1 hboxes.
[03/23 17:53:05    556s] #Done with 89 horizontal wires in 2 hboxes and 59 vertical wires in 1 hboxes.
[03/23 17:53:05    556s] #Complete Track Assignment.
[03/23 17:53:05    556s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:05    556s] #Total wire length = 155775 um.
[03/23 17:53:05    556s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M2 = 84854 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M3 = 39124 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M4 = 31798 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:05    556s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:05    556s] #Total number of vias = 36269
[03/23 17:53:05    556s] #Total number of multi-cut vias = 1862 (  5.1%)
[03/23 17:53:05    556s] #Total number of single cut vias = 34407 ( 94.9%)
[03/23 17:53:05    556s] #Up-Via Summary (total 36269):
[03/23 17:53:05    556s] #                   single-cut          multi-cut      Total
[03/23 17:53:05    556s] #-----------------------------------------------------------
[03/23 17:53:05    556s] # M1              9269 ( 98.6%)       129 (  1.4%)       9398
[03/23 17:53:05    556s] # M2             14819 ( 94.4%)       871 (  5.6%)      15690
[03/23 17:53:05    556s] # M3             10319 ( 92.3%)       862 (  7.7%)      11181
[03/23 17:53:05    556s] #-----------------------------------------------------------
[03/23 17:53:05    556s] #                34407 ( 94.9%)      1862 (  5.1%)      36269 
[03/23 17:53:05    556s] #
[03/23 17:53:06    556s] ### track_assign design signature (213): route=1057733627
[03/23 17:53:06    556s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.9 GB --1.04 [6]--
[03/23 17:53:06    556s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:53:06    556s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2677.19 (MB), peak = 2981.89 (MB)
[03/23 17:53:06    556s] #
[03/23 17:53:06    556s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 17:53:06    556s] #Cpu time = 00:00:02
[03/23 17:53:06    556s] #Elapsed time = 00:00:01
[03/23 17:53:06    556s] #Increased memory = 6.05 (MB)
[03/23 17:53:06    556s] #Total memory = 2677.19 (MB)
[03/23 17:53:06    556s] #Peak memory = 2981.89 (MB)
[03/23 17:53:06    556s] #Using multithreading with 6 threads.
[03/23 17:53:06    556s] ### Time Record (Detail Routing) is installed.
[03/23 17:53:06    556s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:53:06    556s] #
[03/23 17:53:06    556s] #Start Detail Routing..
[03/23 17:53:06    556s] #start initial detail routing ...
[03/23 17:53:06    557s] ### Design has 0 dirty nets, 7461 dirty-areas)
[03/23 17:53:13    584s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[03/23 17:53:13    584s] #   number of violations = 3963
[03/23 17:53:13    584s] #
[03/23 17:53:13    584s] #    By Layer and Type :
[03/23 17:53:13    584s] #	         MetSpc    Short     Loop   CutSpc      Mar   Totals
[03/23 17:53:13    584s] #	M1            0        2        0       11        0       13
[03/23 17:53:13    584s] #	M2            2      807        1       69       21      900
[03/23 17:53:13    584s] #	M3            3     1863        0      222        2     2090
[03/23 17:53:13    584s] #	M4            0      959        1        0        0      960
[03/23 17:53:13    584s] #	Totals        5     3631        2      302       23     3963
[03/23 17:53:13    584s] #514 out of 2704 instances (19.0%) need to be verified(marked ipoed), dirty area = 16.8%.
[03/23 17:53:13    584s] #0.0% of the total area is being checked for drcs
[03/23 17:53:13    584s] #0.0% of the total area was checked
[03/23 17:53:13    584s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:13    584s] #   number of violations = 287
[03/23 17:53:13    584s] #
[03/23 17:53:13    584s] #    By Layer and Type :
[03/23 17:53:13    584s] #	          Short     Loop   CutSpc      Mar   Totals
[03/23 17:53:13    584s] #	M1            0        0        0        0        0
[03/23 17:53:13    584s] #	M2           32        1        6        3       42
[03/23 17:53:13    584s] #	M3          149        0       16        0      165
[03/23 17:53:13    584s] #	M4           79        1        0        0       80
[03/23 17:53:13    584s] #	Totals      260        2       22        3      287
[03/23 17:53:13    584s] #cpu time = 00:00:27, elapsed time = 00:00:07, memory = 2747.18 (MB), peak = 2981.89 (MB)
[03/23 17:53:13    584s] #start 1st optimization iteration ...
[03/23 17:53:22    617s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:22    617s] #   number of violations = 54
[03/23 17:53:22    617s] #
[03/23 17:53:22    617s] #    By Layer and Type :
[03/23 17:53:22    617s] #	          Short   CutSpc   Totals
[03/23 17:53:22    617s] #	M1            0        0        0
[03/23 17:53:22    617s] #	M2            5        0        5
[03/23 17:53:22    617s] #	M3           31        3       34
[03/23 17:53:22    617s] #	M4           15        0       15
[03/23 17:53:22    617s] #	Totals       51        3       54
[03/23 17:53:22    617s] #    number of process antenna violations = 70
[03/23 17:53:22    617s] #cpu time = 00:00:33, elapsed time = 00:00:09, memory = 2757.55 (MB), peak = 2981.89 (MB)
[03/23 17:53:22    618s] #start 2nd optimization iteration ...
[03/23 17:53:30    640s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:30    640s] #   number of violations = 21
[03/23 17:53:30    640s] #
[03/23 17:53:30    640s] #    By Layer and Type :
[03/23 17:53:30    640s] #	          Short   Totals
[03/23 17:53:30    640s] #	M1            0        0
[03/23 17:53:30    640s] #	M2            2        2
[03/23 17:53:30    640s] #	M3           14       14
[03/23 17:53:30    640s] #	M4            5        5
[03/23 17:53:30    640s] #	Totals       21       21
[03/23 17:53:30    640s] #    number of process antenna violations = 64
[03/23 17:53:30    640s] #cpu time = 00:00:22, elapsed time = 00:00:08, memory = 2752.73 (MB), peak = 2981.89 (MB)
[03/23 17:53:30    640s] #start 3rd optimization iteration ...
[03/23 17:53:33    650s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:33    650s] #   number of violations = 22
[03/23 17:53:33    650s] #
[03/23 17:53:33    650s] #    By Layer and Type :
[03/23 17:53:33    650s] #	          Short   Totals
[03/23 17:53:33    650s] #	M1            0        0
[03/23 17:53:33    650s] #	M2            1        1
[03/23 17:53:33    650s] #	M3            9        9
[03/23 17:53:33    650s] #	M4           12       12
[03/23 17:53:33    650s] #	Totals       22       22
[03/23 17:53:33    650s] #    number of process antenna violations = 62
[03/23 17:53:33    650s] #cpu time = 00:00:10, elapsed time = 00:00:03, memory = 2744.86 (MB), peak = 2981.89 (MB)
[03/23 17:53:33    650s] #start 4th optimization iteration ...
[03/23 17:53:36    657s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:36    657s] #   number of violations = 14
[03/23 17:53:36    657s] #
[03/23 17:53:36    657s] #    By Layer and Type :
[03/23 17:53:36    657s] #	          Short   Totals
[03/23 17:53:36    657s] #	M1            0        0
[03/23 17:53:36    657s] #	M2            1        1
[03/23 17:53:36    657s] #	M3            6        6
[03/23 17:53:36    657s] #	M4            7        7
[03/23 17:53:36    657s] #	Totals       14       14
[03/23 17:53:36    657s] #    number of process antenna violations = 62
[03/23 17:53:36    657s] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2742.30 (MB), peak = 2981.89 (MB)
[03/23 17:53:36    657s] #start 5th optimization iteration ...
[03/23 17:53:38    661s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:38    661s] #   number of violations = 15
[03/23 17:53:38    661s] #
[03/23 17:53:38    661s] #    By Layer and Type :
[03/23 17:53:38    661s] #	          Short   Totals
[03/23 17:53:38    661s] #	M1            0        0
[03/23 17:53:38    661s] #	M2            0        0
[03/23 17:53:38    661s] #	M3            7        7
[03/23 17:53:38    661s] #	M4            8        8
[03/23 17:53:38    661s] #	Totals       15       15
[03/23 17:53:38    661s] #    number of process antenna violations = 62
[03/23 17:53:38    661s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2739.16 (MB), peak = 2981.89 (MB)
[03/23 17:53:38    661s] #start 6th optimization iteration ...
[03/23 17:53:41    667s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:41    667s] #   number of violations = 10
[03/23 17:53:41    667s] #
[03/23 17:53:41    667s] #    By Layer and Type :
[03/23 17:53:41    667s] #	          Short   Totals
[03/23 17:53:41    667s] #	M1            0        0
[03/23 17:53:41    667s] #	M2            0        0
[03/23 17:53:41    667s] #	M3            4        4
[03/23 17:53:41    667s] #	M4            6        6
[03/23 17:53:41    667s] #	Totals       10       10
[03/23 17:53:41    667s] #    number of process antenna violations = 62
[03/23 17:53:41    667s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 2737.02 (MB), peak = 2981.89 (MB)
[03/23 17:53:41    667s] #start 7th optimization iteration ...
[03/23 17:53:46    676s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:46    676s] #   number of violations = 6
[03/23 17:53:46    676s] #
[03/23 17:53:46    676s] #    By Layer and Type :
[03/23 17:53:46    676s] #	          Short   Totals
[03/23 17:53:46    676s] #	M1            0        0
[03/23 17:53:46    676s] #	M2            0        0
[03/23 17:53:46    676s] #	M3            2        2
[03/23 17:53:46    676s] #	M4            4        4
[03/23 17:53:46    676s] #	Totals        6        6
[03/23 17:53:46    676s] #    number of process antenna violations = 62
[03/23 17:53:46    676s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 2733.77 (MB), peak = 2981.89 (MB)
[03/23 17:53:46    676s] #start 8th optimization iteration ...
[03/23 17:53:51    682s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:51    682s] #   number of violations = 2
[03/23 17:53:51    682s] #
[03/23 17:53:51    682s] #    By Layer and Type :
[03/23 17:53:51    682s] #	          Short   Totals
[03/23 17:53:51    682s] #	M1            0        0
[03/23 17:53:51    682s] #	M2            0        0
[03/23 17:53:51    682s] #	M3            1        1
[03/23 17:53:51    682s] #	M4            1        1
[03/23 17:53:51    682s] #	Totals        2        2
[03/23 17:53:51    682s] #    number of process antenna violations = 62
[03/23 17:53:51    682s] #cpu time = 00:00:06, elapsed time = 00:00:04, memory = 2732.56 (MB), peak = 2981.89 (MB)
[03/23 17:53:51    682s] #start 9th optimization iteration ...
[03/23 17:53:52    684s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:52    684s] #   number of violations = 2
[03/23 17:53:52    684s] #
[03/23 17:53:52    684s] #    By Layer and Type :
[03/23 17:53:52    684s] #	          Short   Totals
[03/23 17:53:52    684s] #	M1            0        0
[03/23 17:53:52    684s] #	M2            0        0
[03/23 17:53:52    684s] #	M3            1        1
[03/23 17:53:52    684s] #	M4            1        1
[03/23 17:53:52    684s] #	Totals        2        2
[03/23 17:53:52    684s] #    number of process antenna violations = 62
[03/23 17:53:52    684s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2731.36 (MB), peak = 2981.89 (MB)
[03/23 17:53:52    684s] #start 10th optimization iteration ...
[03/23 17:53:52    684s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:52    684s] #   number of violations = 3
[03/23 17:53:52    684s] #
[03/23 17:53:52    684s] #    By Layer and Type :
[03/23 17:53:52    684s] #	          Short   Totals
[03/23 17:53:52    684s] #	M1            0        0
[03/23 17:53:52    684s] #	M2            0        0
[03/23 17:53:52    684s] #	M3            1        1
[03/23 17:53:52    684s] #	M4            2        2
[03/23 17:53:52    684s] #	Totals        3        3
[03/23 17:53:52    684s] #    number of process antenna violations = 62
[03/23 17:53:52    684s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2730.84 (MB), peak = 2981.89 (MB)
[03/23 17:53:52    684s] #start 11th optimization iteration ...
[03/23 17:53:53    685s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:53    685s] #   number of violations = 2
[03/23 17:53:53    685s] #
[03/23 17:53:53    685s] #    By Layer and Type :
[03/23 17:53:53    685s] #	          Short   Totals
[03/23 17:53:53    685s] #	M1            0        0
[03/23 17:53:53    685s] #	M2            0        0
[03/23 17:53:53    685s] #	M3            1        1
[03/23 17:53:53    685s] #	M4            1        1
[03/23 17:53:53    685s] #	Totals        2        2
[03/23 17:53:53    685s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2730.48 (MB), peak = 2981.89 (MB)
[03/23 17:53:53    685s] #start 12th optimization iteration ...
[03/23 17:53:53    685s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:53    685s] #   number of violations = 2
[03/23 17:53:53    685s] #
[03/23 17:53:53    685s] #    By Layer and Type :
[03/23 17:53:53    685s] #	          Short   Totals
[03/23 17:53:53    685s] #	M1            0        0
[03/23 17:53:53    685s] #	M2            0        0
[03/23 17:53:53    685s] #	M3            1        1
[03/23 17:53:53    685s] #	M4            1        1
[03/23 17:53:53    685s] #	Totals        2        2
[03/23 17:53:53    685s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2729.24 (MB), peak = 2981.89 (MB)
[03/23 17:53:53    685s] #start 13th optimization iteration ...
[03/23 17:53:54    686s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:54    686s] #   number of violations = 2
[03/23 17:53:54    686s] #
[03/23 17:53:54    686s] #    By Layer and Type :
[03/23 17:53:54    686s] #	          Short   Totals
[03/23 17:53:54    686s] #	M1            0        0
[03/23 17:53:54    686s] #	M2            0        0
[03/23 17:53:54    686s] #	M3            0        0
[03/23 17:53:54    686s] #	M4            2        2
[03/23 17:53:54    686s] #	Totals        2        2
[03/23 17:53:54    686s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2728.45 (MB), peak = 2981.89 (MB)
[03/23 17:53:54    686s] #start 14th optimization iteration ...
[03/23 17:53:54    687s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:54    687s] #   number of violations = 1
[03/23 17:53:54    687s] #
[03/23 17:53:54    687s] #    By Layer and Type :
[03/23 17:53:54    687s] #	          Short   Totals
[03/23 17:53:54    687s] #	M1            0        0
[03/23 17:53:54    687s] #	M2            0        0
[03/23 17:53:54    687s] #	M3            0        0
[03/23 17:53:54    687s] #	M4            1        1
[03/23 17:53:54    687s] #	Totals        1        1
[03/23 17:53:54    687s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2727.93 (MB), peak = 2981.89 (MB)
[03/23 17:53:54    687s] #start 15th optimization iteration ...
[03/23 17:53:55    687s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:55    687s] #   number of violations = 1
[03/23 17:53:55    687s] #
[03/23 17:53:55    687s] #    By Layer and Type :
[03/23 17:53:55    687s] #	          Short   Totals
[03/23 17:53:55    687s] #	M1            0        0
[03/23 17:53:55    687s] #	M2            0        0
[03/23 17:53:55    687s] #	M3            0        0
[03/23 17:53:55    687s] #	M4            1        1
[03/23 17:53:55    687s] #	Totals        1        1
[03/23 17:53:55    687s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2726.30 (MB), peak = 2981.89 (MB)
[03/23 17:53:55    687s] #start 16th optimization iteration ...
[03/23 17:53:56    688s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:56    688s] #   number of violations = 1
[03/23 17:53:56    688s] #
[03/23 17:53:56    688s] #    By Layer and Type :
[03/23 17:53:56    688s] #	          Short   Totals
[03/23 17:53:56    688s] #	M1            0        0
[03/23 17:53:56    688s] #	M2            0        0
[03/23 17:53:56    688s] #	M3            0        0
[03/23 17:53:56    688s] #	M4            1        1
[03/23 17:53:56    688s] #	Totals        1        1
[03/23 17:53:56    688s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2725.04 (MB), peak = 2981.89 (MB)
[03/23 17:53:56    688s] #start 17th optimization iteration ...
[03/23 17:53:57    689s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:57    689s] #   number of violations = 1
[03/23 17:53:57    689s] #
[03/23 17:53:57    689s] #    By Layer and Type :
[03/23 17:53:57    689s] #	          Short   Totals
[03/23 17:53:57    689s] #	M1            0        0
[03/23 17:53:57    689s] #	M2            0        0
[03/23 17:53:57    689s] #	M3            0        0
[03/23 17:53:57    689s] #	M4            1        1
[03/23 17:53:57    689s] #	Totals        1        1
[03/23 17:53:57    689s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2724.83 (MB), peak = 2981.89 (MB)
[03/23 17:53:57    689s] #start 18th optimization iteration ...
[03/23 17:53:57    689s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:57    689s] #   number of violations = 1
[03/23 17:53:57    689s] #
[03/23 17:53:57    689s] #    By Layer and Type :
[03/23 17:53:57    689s] #	          Short   Totals
[03/23 17:53:57    689s] #	M1            0        0
[03/23 17:53:57    689s] #	M2            0        0
[03/23 17:53:57    689s] #	M3            0        0
[03/23 17:53:57    689s] #	M4            1        1
[03/23 17:53:57    689s] #	Totals        1        1
[03/23 17:53:57    689s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.53 (MB), peak = 2981.89 (MB)
[03/23 17:53:57    689s] #start 19th optimization iteration ...
[03/23 17:53:57    690s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:57    690s] #   number of violations = 1
[03/23 17:53:57    690s] #
[03/23 17:53:57    690s] #    By Layer and Type :
[03/23 17:53:57    690s] #	          Short   Totals
[03/23 17:53:57    690s] #	M1            0        0
[03/23 17:53:57    690s] #	M2            0        0
[03/23 17:53:57    690s] #	M3            0        0
[03/23 17:53:57    690s] #	M4            1        1
[03/23 17:53:57    690s] #	Totals        1        1
[03/23 17:53:57    690s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.76 (MB), peak = 2981.89 (MB)
[03/23 17:53:57    690s] #start 20th optimization iteration ...
[03/23 17:53:57    690s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:57    690s] #   number of violations = 1
[03/23 17:53:57    690s] #
[03/23 17:53:57    690s] #    By Layer and Type :
[03/23 17:53:57    690s] #	          Short   Totals
[03/23 17:53:57    690s] #	M1            0        0
[03/23 17:53:57    690s] #	M2            0        0
[03/23 17:53:57    690s] #	M3            0        0
[03/23 17:53:57    690s] #	M4            1        1
[03/23 17:53:57    690s] #	Totals        1        1
[03/23 17:53:58    690s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.52 (MB), peak = 2981.89 (MB)
[03/23 17:53:58    690s] #start 21th optimization iteration ...
[03/23 17:53:58    690s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:58    690s] #   number of violations = 1
[03/23 17:53:58    690s] #
[03/23 17:53:58    690s] #    By Layer and Type :
[03/23 17:53:58    690s] #	          Short   Totals
[03/23 17:53:58    690s] #	M1            0        0
[03/23 17:53:58    690s] #	M2            0        0
[03/23 17:53:58    690s] #	M3            0        0
[03/23 17:53:58    690s] #	M4            1        1
[03/23 17:53:58    690s] #	Totals        1        1
[03/23 17:53:58    690s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2719.91 (MB), peak = 2981.89 (MB)
[03/23 17:53:58    690s] #start 22th optimization iteration ...
[03/23 17:53:58    691s] ### Routing stats: routing = 100.00% dirty-area = 91.89%
[03/23 17:53:58    691s] #   number of violations = 1
[03/23 17:53:58    691s] #
[03/23 17:53:58    691s] #    By Layer and Type :
[03/23 17:53:58    691s] #	          Short   Totals
[03/23 17:53:58    691s] #	M1            0        0
[03/23 17:53:58    691s] #	M2            0        0
[03/23 17:53:58    691s] #	M3            0        0
[03/23 17:53:58    691s] #	M4            1        1
[03/23 17:53:58    691s] #	Totals        1        1
[03/23 17:53:58    691s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2719.96 (MB), peak = 2981.89 (MB)
[03/23 17:53:58    691s] #Complete Detail Routing.
[03/23 17:53:58    691s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:58    691s] #Total wire length = 148609 um.
[03/23 17:53:58    691s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M2 = 66483 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M3 = 43794 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M4 = 38332 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:58    691s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:58    691s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:58    691s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:58    691s] #Total number of vias = 41313
[03/23 17:53:58    691s] #Total number of multi-cut vias = 1332 (  3.2%)
[03/23 17:53:58    691s] #Total number of single cut vias = 39981 ( 96.8%)
[03/23 17:53:58    691s] #Up-Via Summary (total 41313):
[03/23 17:53:58    691s] #                   single-cut          multi-cut      Total
[03/23 17:53:58    691s] #-----------------------------------------------------------
[03/23 17:53:58    691s] # M1              9542 ( 98.7%)       122 (  1.3%)       9664
[03/23 17:53:58    691s] # M2             17276 ( 96.4%)       643 (  3.6%)      17919
[03/23 17:53:58    691s] # M3             13163 ( 95.9%)       567 (  4.1%)      13730
[03/23 17:53:58    691s] #-----------------------------------------------------------
[03/23 17:53:59    691s] #                39981 ( 96.8%)      1332 (  3.2%)      41313 
[03/23 17:53:59    691s] #
[03/23 17:53:59    691s] #Total number of DRC violations = 1
[03/23 17:53:59    691s] #Total number of violations on LAYER M1 = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER M2 = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER M3 = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER M4 = 1
[03/23 17:53:59    691s] #Total number of violations on LAYER M5 = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER M6 = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER MQ = 0
[03/23 17:53:59    691s] #Total number of violations on LAYER LM = 0
[03/23 17:53:59    691s] ### Time Record (Detail Routing) is uninstalled.
[03/23 17:53:59    691s] #Cpu time = 00:02:15
[03/23 17:53:59    691s] #Elapsed time = 00:00:53
[03/23 17:53:59    691s] #Increased memory = 41.77 (MB)
[03/23 17:53:59    691s] #Total memory = 2718.96 (MB)
[03/23 17:53:59    691s] #Peak memory = 2981.89 (MB)
[03/23 17:53:59    691s] ### Time Record (Antenna Fixing) is installed.
[03/23 17:53:59    691s] #
[03/23 17:53:59    691s] #start routing for process antenna violation fix ...
[03/23 17:53:59    691s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:53:59    691s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #    By Layer and Type :
[03/23 17:53:59    692s] #	          Short   Totals
[03/23 17:53:59    692s] #	M1            0        0
[03/23 17:53:59    692s] #	M2            0        0
[03/23 17:53:59    692s] #	M3            0        0
[03/23 17:53:59    692s] #	M4            1        1
[03/23 17:53:59    692s] #	Totals        1        1
[03/23 17:53:59    692s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2717.96 (MB), peak = 2981.89 (MB)
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:59    692s] #Total wire length = 148609 um.
[03/23 17:53:59    692s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M2 = 66483 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M3 = 43794 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M4 = 38332 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:59    692s] #Total number of vias = 41313
[03/23 17:53:59    692s] #Total number of multi-cut vias = 1332 (  3.2%)
[03/23 17:53:59    692s] #Total number of single cut vias = 39981 ( 96.8%)
[03/23 17:53:59    692s] #Up-Via Summary (total 41313):
[03/23 17:53:59    692s] #                   single-cut          multi-cut      Total
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] # M1              9542 ( 98.7%)       122 (  1.3%)       9664
[03/23 17:53:59    692s] # M2             17276 ( 96.4%)       643 (  3.6%)      17919
[03/23 17:53:59    692s] # M3             13163 ( 95.9%)       567 (  4.1%)      13730
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] #                39981 ( 96.8%)      1332 (  3.2%)      41313 
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of DRC violations = 1
[03/23 17:53:59    692s] #Total number of process antenna violations = 21
[03/23 17:53:59    692s] #Total number of net violated process antenna rule = 17
[03/23 17:53:59    692s] #Total number of violations on LAYER M1 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M2 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M3 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M4 = 1
[03/23 17:53:59    692s] #Total number of violations on LAYER M5 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M6 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER MQ = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER LM = 0
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] # start diode insertion for process antenna violation fix ...
[03/23 17:53:59    692s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:53:59    692s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2718.43 (MB), peak = 2981.89 (MB)
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:59    692s] #Total wire length = 148609 um.
[03/23 17:53:59    692s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M2 = 66483 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M3 = 43794 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M4 = 38332 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:59    692s] #Total number of vias = 41313
[03/23 17:53:59    692s] #Total number of multi-cut vias = 1332 (  3.2%)
[03/23 17:53:59    692s] #Total number of single cut vias = 39981 ( 96.8%)
[03/23 17:53:59    692s] #Up-Via Summary (total 41313):
[03/23 17:53:59    692s] #                   single-cut          multi-cut      Total
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] # M1              9542 ( 98.7%)       122 (  1.3%)       9664
[03/23 17:53:59    692s] # M2             17276 ( 96.4%)       643 (  3.6%)      17919
[03/23 17:53:59    692s] # M3             13163 ( 95.9%)       567 (  4.1%)      13730
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] #                39981 ( 96.8%)      1332 (  3.2%)      41313 
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of DRC violations = 1
[03/23 17:53:59    692s] #Total number of process antenna violations = 21
[03/23 17:53:59    692s] #Total number of net violated process antenna rule = 17
[03/23 17:53:59    692s] #Total number of violations on LAYER M1 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M2 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M3 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M4 = 1
[03/23 17:53:59    692s] #Total number of violations on LAYER M5 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M6 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER MQ = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER LM = 0
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:59    692s] #Total wire length = 148609 um.
[03/23 17:53:59    692s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M2 = 66483 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M3 = 43794 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M4 = 38332 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:59    692s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:59    692s] #Total number of vias = 41313
[03/23 17:53:59    692s] #Total number of multi-cut vias = 1332 (  3.2%)
[03/23 17:53:59    692s] #Total number of single cut vias = 39981 ( 96.8%)
[03/23 17:53:59    692s] #Up-Via Summary (total 41313):
[03/23 17:53:59    692s] #                   single-cut          multi-cut      Total
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] # M1              9542 ( 98.7%)       122 (  1.3%)       9664
[03/23 17:53:59    692s] # M2             17276 ( 96.4%)       643 (  3.6%)      17919
[03/23 17:53:59    692s] # M3             13163 ( 95.9%)       567 (  4.1%)      13730
[03/23 17:53:59    692s] #-----------------------------------------------------------
[03/23 17:53:59    692s] #                39981 ( 96.8%)      1332 (  3.2%)      41313 
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Total number of DRC violations = 1
[03/23 17:53:59    692s] #Total number of process antenna violations = 21
[03/23 17:53:59    692s] #Total number of net violated process antenna rule = 17
[03/23 17:53:59    692s] #Total number of violations on LAYER M1 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M2 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M3 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M4 = 1
[03/23 17:53:59    692s] #Total number of violations on LAYER M5 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER M6 = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER MQ = 0
[03/23 17:53:59    692s] #Total number of violations on LAYER LM = 0
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 17:53:59    692s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 17:53:59    692s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:53:59    692s] #
[03/23 17:53:59    692s] #Start Post Route via swapping..
[03/23 17:53:59    692s] #99.89% of area are rerouted by ECO routing.
[03/23 17:53:59    694s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:53:59    694s] #   number of violations = 1
[03/23 17:53:59    694s] #
[03/23 17:53:59    694s] #    By Layer and Type :
[03/23 17:53:59    694s] #	          Short   Totals
[03/23 17:53:59    694s] #	M1            0        0
[03/23 17:53:59    694s] #	M2            0        0
[03/23 17:53:59    694s] #	M3            0        0
[03/23 17:53:59    694s] #	M4            1        1
[03/23 17:53:59    694s] #	Totals        1        1
[03/23 17:53:59    694s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2719.54 (MB), peak = 2981.89 (MB)
[03/23 17:53:59    694s] #CELL_VIEW PE_top,init has 1 DRC violations
[03/23 17:53:59    694s] #Total number of DRC violations = 1
[03/23 17:53:59    694s] #Total number of process antenna violations = 21
[03/23 17:53:59    694s] #Total number of net violated process antenna rule = 17
[03/23 17:53:59    694s] #Total number of violations on LAYER M1 = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER M2 = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER M3 = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER M4 = 1
[03/23 17:53:59    694s] #Total number of violations on LAYER M5 = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER M6 = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER MQ = 0
[03/23 17:53:59    694s] #Total number of violations on LAYER LM = 0
[03/23 17:53:59    694s] #Post Route via swapping is done.
[03/23 17:53:59    694s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 17:53:59    694s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:53:59    694s] #Total wire length = 148609 um.
[03/23 17:53:59    694s] #Total half perimeter of net bounding box = 68192 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M2 = 66483 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M3 = 43794 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M4 = 38332 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:53:59    694s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:53:59    694s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:53:59    694s] #Total wire length on LAYER LM = 0 um.
[03/23 17:53:59    694s] #Total number of vias = 41313
[03/23 17:53:59    694s] #Total number of multi-cut vias = 2006 (  4.9%)
[03/23 17:53:59    694s] #Total number of single cut vias = 39307 ( 95.1%)
[03/23 17:53:59    694s] #Up-Via Summary (total 41313):
[03/23 17:53:59    694s] #                   single-cut          multi-cut      Total
[03/23 17:53:59    694s] #-----------------------------------------------------------
[03/23 17:53:59    694s] # M1              9537 ( 98.7%)       127 (  1.3%)       9664
[03/23 17:53:59    694s] # M2             17025 ( 95.0%)       894 (  5.0%)      17919
[03/23 17:53:59    694s] # M3             12745 ( 92.8%)       985 (  7.2%)      13730
[03/23 17:53:59    694s] #-----------------------------------------------------------
[03/23 17:53:59    694s] #                39307 ( 95.1%)      2006 (  4.9%)      41313 
[03/23 17:53:59    694s] #
[03/23 17:53:59    695s] #detailRoute Statistics:
[03/23 17:53:59    695s] #Cpu time = 00:02:18
[03/23 17:53:59    695s] #Elapsed time = 00:00:54
[03/23 17:53:59    695s] #Increased memory = 42.35 (MB)
[03/23 17:53:59    695s] #Total memory = 2719.54 (MB)
[03/23 17:53:59    695s] #Peak memory = 2981.89 (MB)
[03/23 17:53:59    695s] #Skip updating routing design signature in db-snapshot flow
[03/23 17:53:59    695s] ### global_detail_route design signature (272): route=1142108295 flt_obj=0 vio=2089288527 shield_wire=1
[03/23 17:53:59    695s] ### Time Record (DB Export) is installed.
[03/23 17:53:59    695s] ### export design design signature (273): route=1142108295 fixed_route=1067160630 flt_obj=0 vio=2089288527 swire=282492057 shield_wire=1 net_attr=1456545308 dirty_area=0 del_dirty_area=0 cell=1825554418 placement=1711414937 pin_access=658433489 inst_pattern=1
[03/23 17:53:59    695s] #	no debugging net set
[03/23 17:54:00    695s] ### Time Record (DB Export) is uninstalled.
[03/23 17:54:00    695s] ### Time Record (Post Callback) is installed.
[03/23 17:54:00    695s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:54:00    695s] #
[03/23 17:54:00    695s] #globalDetailRoute statistics:
[03/23 17:54:00    695s] #Cpu time = 00:02:21
[03/23 17:54:00    695s] #Elapsed time = 00:00:56
[03/23 17:54:00    695s] #Increased memory = -190.07 (MB)
[03/23 17:54:00    695s] #Total memory = 2484.05 (MB)
[03/23 17:54:00    695s] #Peak memory = 2981.89 (MB)
[03/23 17:54:00    695s] #Number of warnings = 5
[03/23 17:54:00    695s] #Total number of warnings = 32
[03/23 17:54:00    695s] #Number of fails = 0
[03/23 17:54:00    695s] #Total number of fails = 0
[03/23 17:54:00    695s] #Complete globalDetailRoute on Thu Mar 23 17:54:00 2023
[03/23 17:54:00    695s] #
[03/23 17:54:00    695s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 17:54:00    695s] ### 
[03/23 17:54:00    695s] ###   Scalability Statistics
[03/23 17:54:00    695s] ### 
[03/23 17:54:00    695s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:54:00    695s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 17:54:00    695s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:54:00    695s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 17:54:00    695s] ###   Detail Routing                |        00:02:15|        00:00:53|             2.5|
[03/23 17:54:00    695s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/23 17:54:00    695s] ###   Post Route Via Swapping       |        00:00:02|        00:00:01|             1.0|
[03/23 17:54:00    695s] ###   Entire Command                |        00:02:21|        00:00:56|             2.5|
[03/23 17:54:00    695s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:54:00    695s] ### 
[03/23 17:54:00    695s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:02:20.7/0:00:55.7 (2.5), totSession cpu/real = 0:11:35.3/0:09:59.4 (1.2), mem = 3609.1M
[03/23 17:54:00    695s] 
[03/23 17:54:00    695s] =============================================================================================
[03/23 17:54:00    695s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[03/23 17:54:00    695s] =============================================================================================
[03/23 17:54:00    695s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:54:00    695s] ---------------------------------------------------------------------------------------------
[03/23 17:54:00    695s] [ GlobalRoute            ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.5    1.3
[03/23 17:54:00    695s] [ DetailRoute            ]      1   0:00:53.0  (  95.2 % )     0:00:53.0 /  0:02:14.6    2.5
[03/23 17:54:00    695s] [ MISC                   ]          0:00:02.3  (   4.1 % )     0:00:02.3 /  0:00:05.6    2.5
[03/23 17:54:00    695s] ---------------------------------------------------------------------------------------------
[03/23 17:54:00    695s]  EcoRoute #1 TOTAL                  0:00:55.7  ( 100.0 % )     0:00:55.7 /  0:02:20.7    2.5
[03/23 17:54:00    695s] ---------------------------------------------------------------------------------------------
[03/23 17:54:00    695s] 
[03/23 17:54:00    695s] **optDesign ... cpu = 0:03:23, real = 0:01:24, mem = 2475.4M, totSessionCpu=0:11:35 **
[03/23 17:54:00    695s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 17:54:00    695s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/23 17:54:00    695s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 17:54:00    695s] 
[03/23 17:54:00    695s] Trim Metal Layers:
[03/23 17:54:00    695s] LayerId::1 widthSet size::1
[03/23 17:54:00    695s] LayerId::2 widthSet size::1
[03/23 17:54:00    695s] LayerId::3 widthSet size::1
[03/23 17:54:00    695s] LayerId::4 widthSet size::1
[03/23 17:54:00    695s] LayerId::5 widthSet size::1
[03/23 17:54:00    695s] LayerId::6 widthSet size::1
[03/23 17:54:00    695s] LayerId::7 widthSet size::1
[03/23 17:54:00    695s] LayerId::8 widthSet size::1
[03/23 17:54:00    695s] eee: pegSigSF::1.070000
[03/23 17:54:00    695s] Initializing multi-corner resistance tables ...
[03/23 17:54:00    695s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:54:00    695s] eee: l::2 avDens::0.397500 usedTrk::1931.851443 availTrk::4860.000000 sigTrk::1931.851443
[03/23 17:54:00    695s] eee: l::3 avDens::0.266537 usedTrk::1295.371944 availTrk::4860.000000 sigTrk::1295.371944
[03/23 17:54:00    695s] eee: l::4 avDens::0.229433 usedTrk::1115.042216 availTrk::4860.000000 sigTrk::1115.042216
[03/23 17:54:00    695s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:54:00    695s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:54:00    695s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:54:00    695s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:54:00    695s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.360128 uaWl=1.000000 uaWlH=0.248059 aWlH=0.000000 lMod=0 pMax=0.867300 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 17:54:00    695s] ### Net info: total nets: 2773
[03/23 17:54:00    695s] ### Net info: dirty nets: 0
[03/23 17:54:00    695s] ### Net info: marked as disconnected nets: 0
[03/23 17:54:00    695s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:54:00    695s] #num needed restored net=0
[03/23 17:54:00    695s] #need_extraction net=0 (total=2773)
[03/23 17:54:00    695s] ### Net info: fully routed nets: 2771
[03/23 17:54:00    695s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:54:00    695s] ### Net info: unrouted nets: 0
[03/23 17:54:00    695s] ### Net info: re-extraction nets: 0
[03/23 17:54:00    695s] ### Net info: ignored nets: 0
[03/23 17:54:00    695s] ### Net info: skip routing nets: 0
[03/23 17:54:00    695s] ### import design signature (274): route=2074163960 fixed_route=2074163960 flt_obj=0 vio=2081160285 swire=282492057 shield_wire=1 net_attr=1673354736 dirty_area=0 del_dirty_area=0 cell=1825554418 placement=1711414937 pin_access=658433489 inst_pattern=1
[03/23 17:54:00    695s] #Extract in post route mode
[03/23 17:54:00    695s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 17:54:00    695s] #Fast data preparation for tQuantus.
[03/23 17:54:00    695s] #Start routing data preparation on Thu Mar 23 17:54:00 2023
[03/23 17:54:00    695s] #
[03/23 17:54:00    695s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:54:00    695s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:00    695s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:00    695s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:00    695s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:00    695s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:00    695s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:54:00    695s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:54:00    695s] #Regenerating Ggrids automatically.
[03/23 17:54:00    695s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:54:00    695s] #Using automatically generated G-grids.
[03/23 17:54:00    695s] #Done routing data preparation.
[03/23 17:54:00    695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2483.50 (MB), peak = 2981.89 (MB)
[03/23 17:54:00    695s] #Start routing data preparation on Thu Mar 23 17:54:00 2023
[03/23 17:54:00    695s] #
[03/23 17:54:00    695s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:54:00    695s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:54:00    695s] #Voltage range [0.000 - 1.200] has 2771 nets.
[03/23 17:54:00    695s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:54:00    695s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:54:00    695s] #Build and mark too close pins for the same net.
[03/23 17:54:00    695s] #Regenerating Ggrids automatically.
[03/23 17:54:00    695s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:54:00    695s] #Using automatically generated G-grids.
[03/23 17:54:00    695s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:54:00    695s] #Done routing data preparation.
[03/23 17:54:00    695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2489.07 (MB), peak = 2981.89 (MB)
[03/23 17:54:00    695s] #
[03/23 17:54:00    695s] #Start tQuantus RC extraction...
[03/23 17:54:00    695s] #Start building rc corner(s)...
[03/23 17:54:00    695s] #Number of RC Corner = 1
[03/23 17:54:00    695s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:54:00    695s] #M1 -> M1 (1)
[03/23 17:54:00    695s] #M2 -> M2 (2)
[03/23 17:54:00    695s] #M3 -> M3 (3)
[03/23 17:54:00    695s] #M4 -> M4 (4)
[03/23 17:54:00    695s] #M5 -> M5 (5)
[03/23 17:54:00    695s] #M6 -> M6 (6)
[03/23 17:54:00    695s] #MQ -> MQ (7)
[03/23 17:54:00    695s] #LM -> LM (8)
[03/23 17:54:00    695s] #SADV-On
[03/23 17:54:00    695s] # Corner(s) : 
[03/23 17:54:00    695s] #rc-typ [25.00]
[03/23 17:54:01    696s] # Corner id: 0
[03/23 17:54:01    696s] # Layout Scale: 1.000000
[03/23 17:54:01    696s] # Has Metal Fill model: yes
[03/23 17:54:01    696s] # Temperature was set
[03/23 17:54:01    696s] # Temperature : 25.000000
[03/23 17:54:01    696s] # Ref. Temp   : 25.000000
[03/23 17:54:01    696s] #SADV-Off
[03/23 17:54:01    696s] #total pattern=120 [8, 324]
[03/23 17:54:01    696s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:54:01    696s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:54:01    696s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:54:01    696s] #number model r/c [1,1] [8,324] read
[03/23 17:54:01    696s] #0 rcmodel(s) requires rebuild
[03/23 17:54:01    696s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2489.33 (MB), peak = 2981.89 (MB)
[03/23 17:54:01    696s] #Start building rc corner(s)...
[03/23 17:54:01    696s] #Number of RC Corner = 1
[03/23 17:54:01    696s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:54:01    696s] #M1 -> M1 (1)
[03/23 17:54:01    696s] #M2 -> M2 (2)
[03/23 17:54:01    696s] #M3 -> M3 (3)
[03/23 17:54:01    696s] #M4 -> M4 (4)
[03/23 17:54:01    696s] #M5 -> M5 (5)
[03/23 17:54:01    696s] #M6 -> M6 (6)
[03/23 17:54:01    696s] #MQ -> MQ (7)
[03/23 17:54:01    696s] #LM -> LM (8)
[03/23 17:54:01    696s] #SADV-On
[03/23 17:54:01    696s] # Corner(s) : 
[03/23 17:54:01    696s] #rc-typ [25.00]
[03/23 17:54:01    696s] # Corner id: 0
[03/23 17:54:01    696s] # Layout Scale: 1.000000
[03/23 17:54:01    696s] # Has Metal Fill model: yes
[03/23 17:54:01    696s] # Temperature was set
[03/23 17:54:01    696s] # Temperature : 25.000000
[03/23 17:54:01    696s] # Ref. Temp   : 25.000000
[03/23 17:54:01    696s] #SADV-Off
[03/23 17:54:01    696s] #total pattern=120 [8, 324]
[03/23 17:54:01    696s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:54:01    696s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:54:01    696s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:54:01    696s] #number model r/c [1,1] [8,324] read
[03/23 17:54:01    696s] #0 rcmodel(s) requires rebuild
[03/23 17:54:01    696s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2488.57 (MB), peak = 2981.89 (MB)
[03/23 17:54:01    696s] #Finish check_net_pin_list step Enter extract
[03/23 17:54:01    696s] #Start init net ripin tree building
[03/23 17:54:01    696s] #Finish init net ripin tree building
[03/23 17:54:01    696s] #Cpu time = 00:00:00
[03/23 17:54:01    696s] #Elapsed time = 00:00:00
[03/23 17:54:01    696s] #Increased memory = 0.00 (MB)
[03/23 17:54:01    696s] #Total memory = 2488.57 (MB)
[03/23 17:54:01    696s] #Peak memory = 2981.89 (MB)
[03/23 17:54:01    696s] #Using multithreading with 6 threads.
[03/23 17:54:01    696s] #begin processing metal fill model file
[03/23 17:54:01    696s] #end processing metal fill model file
[03/23 17:54:01    696s] #Length limit = 200 pitches
[03/23 17:54:01    696s] #opt mode = 2
[03/23 17:54:01    696s] #Finish check_net_pin_list step Fix net pin list
[03/23 17:54:01    696s] #Start generate extraction boxes.
[03/23 17:54:01    696s] #
[03/23 17:54:01    696s] #Extract using 30 x 30 Hboxes
[03/23 17:54:01    696s] #3x3 initial hboxes
[03/23 17:54:01    696s] #Use area based hbox pruning.
[03/23 17:54:01    696s] #0/0 hboxes pruned.
[03/23 17:54:01    696s] #Complete generating extraction boxes.
[03/23 17:54:01    696s] #Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 17:54:01    696s] #Process 0 special clock nets for rc extraction
[03/23 17:54:01    696s] #Total 2771 nets were built. 951 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 17:54:02    698s] #Run Statistics for Extraction:
[03/23 17:54:02    698s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 17:54:02    698s] #   Increased memory =    13.28 (MB), total memory =  2502.47 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:02    698s] #Register nets and terms for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d
[03/23 17:54:03    698s] #Finish registering nets and terms for rcdb.
[03/23 17:54:03    698s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2496.17 (MB), peak = 2981.89 (MB)
[03/23 17:54:03    698s] #RC Statistics: 15418 Res, 8507 Ground Cap, 19337 XCap (Edge to Edge)
[03/23 17:54:03    698s] #RC V/H edge ratio: 0.06, Avg V/H Edge Length: 1144.38 (5960), Avg L-Edge Length: 14992.67 (6838)
[03/23 17:54:03    698s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d.
[03/23 17:54:03    698s] #Start writing RC data.
[03/23 17:54:03    698s] #Finish writing RC data
[03/23 17:54:03    698s] #Finish writing rcdb with 18189 nodes, 15418 edges, and 54356 xcaps
[03/23 17:54:03    698s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2491.19 (MB), peak = 2981.89 (MB)
[03/23 17:54:03    698s] Restoring parasitic data from file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d' ...
[03/23 17:54:03    698s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d' for reading (mem: 3658.898M)
[03/23 17:54:03    698s] Reading RCDB with compressed RC data.
[03/23 17:54:03    698s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d' for content verification (mem: 3658.898M)
[03/23 17:54:03    698s] Reading RCDB with compressed RC data.
[03/23 17:54:03    698s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d': 0 access done (mem: 3658.898M)
[03/23 17:54:03    698s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d': 0 access done (mem: 3658.898M)
[03/23 17:54:03    698s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3658.898M)
[03/23 17:54:03    698s] Following multi-corner parasitics specified:
[03/23 17:54:03    698s] 	/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d (rcdb)
[03/23 17:54:03    698s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d' for reading (mem: 3658.898M)
[03/23 17:54:03    698s] Reading RCDB with compressed RC data.
[03/23 17:54:03    698s] 		Cell PE_top has rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d specified
[03/23 17:54:03    698s] Cell PE_top, hinst 
[03/23 17:54:03    698s] processing rcdb (/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 17:54:03    698s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_c4Vz7j.rcdb.d': 0 access done (mem: 3674.898M)
[03/23 17:54:03    698s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3658.898M)
[03/23 17:54:03    698s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_669I7T.rcdb.d/PE_top.rcdb.d' for reading (mem: 3658.898M)
[03/23 17:54:03    698s] Reading RCDB with compressed RC data.
[03/23 17:54:03    699s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_669I7T.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3658.898M)
[03/23 17:54:03    699s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=3658.898M)
[03/23 17:54:03    699s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 3658.898M)
[03/23 17:54:03    699s] #
[03/23 17:54:03    699s] #Restore RCDB.
[03/23 17:54:03    699s] #
[03/23 17:54:03    699s] #Complete tQuantus RC extraction.
[03/23 17:54:03    699s] #Cpu time = 00:00:04
[03/23 17:54:03    699s] #Elapsed time = 00:00:03
[03/23 17:54:03    699s] #Increased memory = 2.23 (MB)
[03/23 17:54:03    699s] #Total memory = 2491.30 (MB)
[03/23 17:54:03    699s] #Peak memory = 2981.89 (MB)
[03/23 17:54:03    699s] #
[03/23 17:54:03    699s] #951 inserted nodes are removed
[03/23 17:54:03    699s] ### export design design signature (276): route=1614698636 fixed_route=1614698636 flt_obj=0 vio=2081160285 swire=282492057 shield_wire=1 net_attr=778601029 dirty_area=0 del_dirty_area=0 cell=1825554418 placement=1711414937 pin_access=658433489 inst_pattern=1
[03/23 17:54:03    699s] #	no debugging net set
[03/23 17:54:04    699s] #Start Inst Signature in MT(0)
[03/23 17:54:04    699s] #Start Net Signature in MT(34501110)
[03/23 17:54:04    699s] #Calculate SNet Signature in MT (99005464)
[03/23 17:54:04    699s] #Run time and memory report for RC extraction:
[03/23 17:54:04    699s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 17:54:04    699s] #Run Statistics for snet signature:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/6, scale score = 0.21.
[03/23 17:54:04    699s] #    Increased memory =     0.00 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] #Run Statistics for Net Final Signature:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:54:04    699s] #   Increased memory =     0.00 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] #Run Statistics for Net launch:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.57/6, scale score = 0.76.
[03/23 17:54:04    699s] #    Increased memory =     0.00 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] #Run Statistics for Net init_dbsNet_slist:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:54:04    699s] #   Increased memory =     0.00 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] #Run Statistics for net signature:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.43/6, scale score = 0.57.
[03/23 17:54:04    699s] #    Increased memory =     0.00 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] #Run Statistics for inst signature:
[03/23 17:54:04    699s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.91/6, scale score = 0.32.
[03/23 17:54:04    699s] #    Increased memory =    -0.22 (MB), total memory =  2479.53 (MB), peak memory =  2981.89 (MB)
[03/23 17:54:04    699s] **optDesign ... cpu = 0:03:28, real = 0:01:28, mem = 2479.5M, totSessionCpu=0:11:40 **
[03/23 17:54:04    699s] Starting delay calculation for Setup views
[03/23 17:54:04    699s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:54:04    699s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:54:04    699s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:54:04    699s] #################################################################################
[03/23 17:54:04    699s] # Design Stage: PostRoute
[03/23 17:54:04    699s] # Design Name: PE_top
[03/23 17:54:04    699s] # Design Mode: 130nm
[03/23 17:54:04    699s] # Analysis Mode: MMMC OCV 
[03/23 17:54:04    699s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:54:04    699s] # Signoff Settings: SI On 
[03/23 17:54:04    699s] #################################################################################
[03/23 17:54:04    700s] Topological Sorting (REAL = 0:00:00.0, MEM = 3582.0M, InitMEM = 3582.0M)
[03/23 17:54:04    700s] Setting infinite Tws ...
[03/23 17:54:04    700s] First Iteration Infinite Tw... 
[03/23 17:54:04    700s] Calculate early delays in OCV mode...
[03/23 17:54:04    700s] Calculate late delays in OCV mode...
[03/23 17:54:04    700s] Start delay calculation (fullDC) (6 T). (MEM=3582.01)
[03/23 17:54:04    700s] End AAE Lib Interpolated Model. (MEM=3593.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:04    700s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_669I7T.rcdb.d/PE_top.rcdb.d' for reading (mem: 3593.617M)
[03/23 17:54:04    700s] Reading RCDB with compressed RC data.
[03/23 17:54:04    700s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3593.6M)
[03/23 17:54:04    700s] AAE_INFO: 6 threads acquired from CTE.
[03/23 17:54:04    701s] Total number of fetched objects 2771
[03/23 17:54:04    701s] AAE_INFO-618: Total number of nets in the design is 2773,  100.0 percent of the nets selected for SI analysis
[03/23 17:54:04    701s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:04    701s] End delay calculation. (MEM=3863.79 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 17:54:04    701s] End delay calculation (fullDC). (MEM=3863.79 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:54:04    701s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 3863.8M) ***
[03/23 17:54:04    701s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3855.8M)
[03/23 17:54:04    701s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:54:04    701s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3855.8M)
[03/23 17:54:04    701s] Starting SI iteration 2
[03/23 17:54:04    701s] Calculate early delays in OCV mode...
[03/23 17:54:04    701s] Calculate late delays in OCV mode...
[03/23 17:54:04    701s] Start delay calculation (fullDC) (6 T). (MEM=3676.95)
[03/23 17:54:04    701s] End AAE Lib Interpolated Model. (MEM=3676.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:04    702s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 1. 
[03/23 17:54:04    702s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2771. 
[03/23 17:54:04    702s] Total number of fetched objects 2771
[03/23 17:54:04    702s] AAE_INFO-618: Total number of nets in the design is 2773,  18.8 percent of the nets selected for SI analysis
[03/23 17:54:04    702s] End delay calculation. (MEM=3934.11 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:54:04    702s] End delay calculation (fullDC). (MEM=3934.11 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:54:04    702s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3934.1M) ***
[03/23 17:54:05    702s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:11:42 mem=3940.1M)
[03/23 17:54:05    702s] End AAE Lib Interpolated Model. (MEM=3940.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:05    702s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3940.1M, EPOCH TIME: 1679608445.142721
[03/23 17:54:05    702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:05    702s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3972.1M, EPOCH TIME: 1679608445.166280
[03/23 17:54:05    702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:54:05    702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.274  | -4.274  | -1.679  |
|           TNS (ns):| -61.165 | -52.391 | -12.520 |
|    Violating Paths:|   86    |   66    |   28    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     18 (18)      |   -0.122   |     18 (18)      |
|   max_tran     |     19 (58)      |   -4.103   |     19 (58)      |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3970.6M, EPOCH TIME: 1679608445.254928
[03/23 17:54:05    702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:05    702s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:3972.1M, EPOCH TIME: 1679608445.272924
[03/23 17:54:05    702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:54:05    702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] Density: 71.300%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:30, real = 0:01:29, mem = 2692.4M, totSessionCpu=0:11:43 **
[03/23 17:54:05    702s] Executing marking Critical Nets1
[03/23 17:54:05    702s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/23 17:54:05    702s] *** Timing NOT met, worst failing slack is -4.274
[03/23 17:54:05    702s] *** Check timing (0:00:00.0)
[03/23 17:54:05    702s] VT info 8.01024641873 5
[03/23 17:54:05    702s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 17:54:05    702s] Running postRoute recovery in postEcoRoute mode
[03/23 17:54:05    702s] **optDesign ... cpu = 0:03:31, real = 0:01:29, mem = 2692.4M, totSessionCpu=0:11:43 **
[03/23 17:54:05    702s]   Timing/DRV Snapshot: (TGT)
[03/23 17:54:05    702s]      Weighted WNS: -4.324
[03/23 17:54:05    702s]       All  PG WNS: -4.324
[03/23 17:54:05    702s]       High PG WNS: -4.324
[03/23 17:54:05    702s]       All  PG TNS: -61.166
[03/23 17:54:05    702s]       High PG TNS: -52.392
[03/23 17:54:05    702s]       Low  PG TNS: -12.520
[03/23 17:54:05    702s]          Tran DRV: 19 (19)
[03/23 17:54:05    702s]           Cap DRV: 18 (18)
[03/23 17:54:05    702s]        Fanout DRV: 0 (15)
[03/23 17:54:05    702s]            Glitch: 0 (0)
[03/23 17:54:05    702s]    Category Slack: { [L, -4.324] [H, -4.324] }
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s] Checking setup slack degradation ...
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s] Recovery Manager:
[03/23 17:54:05    702s]   Low  Effort WNS Jump: 4.317 (REF: -0.007, TGT: -4.324, Threshold: 0.150) - Trigger
[03/23 17:54:05    702s]   High Effort WNS Jump: 4.317 (REF: -0.007, TGT: -4.324, Threshold: 0.075) - Trigger
[03/23 17:54:05    702s]   Low  Effort TNS Jump: 61.166 (REF: 0.000, TGT: -61.166, Threshold: 10.000) - Trigger
[03/23 17:54:05    702s]   High Effort TNS Jump: 52.392 (REF: 0.000, TGT: -52.392, Threshold: 5.000) - Trigger
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s] Checking DRV degradation...
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s] Recovery Manager:
[03/23 17:54:05    702s]     Tran DRV degradation : 19 (0 -> 19, Margin 10) - Trigger
[03/23 17:54:05    702s]      Cap DRV degradation : 18 (0 -> 18, Margin 10) - Trigger
[03/23 17:54:05    702s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:54:05    702s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s] **INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
[03/23 17:54:05    702s] Begin: GigaOpt DRV Optimization
[03/23 17:54:05    702s] Glitch fixing enabled
[03/23 17:54:05    702s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -postEcoLefSafe -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 17:54:05    702s] *** DrvOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:11:42.7/0:10:04.6 (1.2), mem = 3878.8M
[03/23 17:54:05    702s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:54:05    702s] End AAE Lib Interpolated Model. (MEM=3878.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:05    702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.27
[03/23 17:54:05    702s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:54:05    702s] ### Creating PhyDesignMc. totSessionCpu=0:11:43 mem=3878.8M
[03/23 17:54:05    702s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:54:05    702s] OPERPROF: Starting DPlace-Init at level 1, MEM:3878.8M, EPOCH TIME: 1679608445.359765
[03/23 17:54:05    702s] Processing tracks to init pin-track alignment.
[03/23 17:54:05    702s] z: 2, totalTracks: 1
[03/23 17:54:05    702s] z: 4, totalTracks: 1
[03/23 17:54:05    702s] z: 6, totalTracks: 1
[03/23 17:54:05    702s] z: 8, totalTracks: 1
[03/23 17:54:05    702s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:05    702s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3878.8M, EPOCH TIME: 1679608445.363311
[03/23 17:54:05    702s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:05    702s] 
[03/23 17:54:05    702s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:05    702s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.024, MEM:3880.3M, EPOCH TIME: 1679608445.386992
[03/23 17:54:05    702s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3880.3M, EPOCH TIME: 1679608445.387142
[03/23 17:54:05    702s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3880.3M, EPOCH TIME: 1679608445.390934
[03/23 17:54:05    702s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3880.3MB).
[03/23 17:54:05    702s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.032, MEM:3880.3M, EPOCH TIME: 1679608445.391861
[03/23 17:54:05    702s] TotalInstCnt at PhyDesignMc Initialization: 2704
[03/23 17:54:05    702s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:43 mem=3880.3M
[03/23 17:54:05    702s] #optDebug: Start CG creation (mem=3880.3M)
[03/23 17:54:05    702s]  ...initializing CG  maxDriveDist 1601.127000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.112000 
[03/23 17:54:05    702s] (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgPrt (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgEgp (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgPbk (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgNrb(cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgObs (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgCon (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s]  ...processing cgPdm (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3880.3M)
[03/23 17:54:05    702s] ### Creating RouteCongInterface, started
[03/23 17:54:05    702s] ### Creating RouteCongInterface, finished
[03/23 17:54:05    703s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 17:54:05    703s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 17:54:05    703s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:54:05    703s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:54:05    703s] [GPS-DRV] maxLocalDensity: 1
[03/23 17:54:05    703s] [GPS-DRV] isLegalOnly: 1
[03/23 17:54:05    703s] [GPS-DRV] isLegalOnly: 1
[03/23 17:54:05    703s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 17:54:05    703s] [GPS-DRV] MaintainWNS: 1
[03/23 17:54:05    703s] [GPS-DRV] All active and enabled setup views
[03/23 17:54:05    703s] [GPS-DRV]     setupAnalysis
[03/23 17:54:05    703s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:54:05    703s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:54:05    703s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:54:05    703s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 17:54:05    703s] [GPS-DRV] timing-driven DRV settings
[03/23 17:54:05    703s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:54:05    703s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4076.8M, EPOCH TIME: 1679608445.702523
[03/23 17:54:05    703s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4076.8M, EPOCH TIME: 1679608445.702710
[03/23 17:54:05    703s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:05    703s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:05    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:05    703s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 17:54:05    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:05    703s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:54:05    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:05    703s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:54:05    703s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:54:05    703s] Info: violation cost 82.601173 (cap = 17.844866, tran = 64.756325, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:54:05    703s] |    22|    72|    -4.20|    22|    22|    -0.13|     0|     0|     0|     0|     0|     0|    -4.27|   -61.17|       0|       0|       0| 71.30%|          |         |
[03/23 17:54:05    703s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:54:05    703s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:54:05    703s] Info: violation cost 82.601173 (cap = 17.844866, tran = 64.756325, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:54:05    703s] |    22|    72|    -4.20|    22|    22|    -0.13|     0|     0|     0|     0|     0|     0|    -4.27|   -61.17|       0|       0|       0| 71.30%| 0:00:00.0|  4076.8M|
[03/23 17:54:05    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] ###############################################################################
[03/23 17:54:05    703s] #
[03/23 17:54:05    703s] #  Large fanout net report:  
[03/23 17:54:05    703s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[03/23 17:54:05    703s] #     - current density: 71.30
[03/23 17:54:05    703s] #
[03/23 17:54:05    703s] #  List of high fanout nets:
[03/23 17:54:05    703s] #
[03/23 17:54:05    703s] ###############################################################################
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] =======================================================================
[03/23 17:54:05    703s]                 Reasons for remaining drv violations
[03/23 17:54:05    703s] =======================================================================
[03/23 17:54:05    703s] *info: Total 25 net(s) have violations which can't be fixed by DRV optimization.
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4076.8M) ***
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] Begin: glitch net info
[03/23 17:54:05    703s] glitch slack range: number of glitch nets
[03/23 17:54:05    703s] glitch slack < -0.32 : 0
[03/23 17:54:05    703s] -0.32 < glitch slack < -0.28 : 0
[03/23 17:54:05    703s] -0.28 < glitch slack < -0.24 : 0
[03/23 17:54:05    703s] -0.24 < glitch slack < -0.2 : 0
[03/23 17:54:05    703s] -0.2 < glitch slack < -0.16 : 0
[03/23 17:54:05    703s] -0.16 < glitch slack < -0.12 : 0
[03/23 17:54:05    703s] -0.12 < glitch slack < -0.08 : 0
[03/23 17:54:05    703s] -0.08 < glitch slack < -0.04 : 0
[03/23 17:54:05    703s] -0.04 < glitch slack : 0
[03/23 17:54:05    703s] End: glitch net info
[03/23 17:54:05    703s] Total-nets :: 2771, Stn-nets :: 0, ratio :: 0 %, Total-len 148611, Stn-len 0
[03/23 17:54:05    703s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3917.0M, EPOCH TIME: 1679608445.868336
[03/23 17:54:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2704).
[03/23 17:54:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    703s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.015, MEM:3784.7M, EPOCH TIME: 1679608445.883574
[03/23 17:54:05    703s] TotalInstCnt at PhyDesignMc Destruction: 2704
[03/23 17:54:05    703s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.27
[03/23 17:54:05    703s] *** DrvOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.2), totSession cpu/real = 0:11:43.3/0:10:05.1 (1.2), mem = 3784.7M
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] =============================================================================================
[03/23 17:54:05    703s]  Step TAT Report : DrvOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 17:54:05    703s] =============================================================================================
[03/23 17:54:05    703s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:54:05    703s] ---------------------------------------------------------------------------------------------
[03/23 17:54:05    703s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:54:05    703s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:54:05    703s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/23 17:54:05    703s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:54:05    703s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.5
[03/23 17:54:05    703s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ OptEval                ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    4.0
[03/23 17:54:05    703s] [ DrvComputeSummary      ]      2   0:00:00.1  (  17.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/23 17:54:05    703s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:05    703s] [ MISC                   ]          0:00:00.2  (  46.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/23 17:54:05    703s] ---------------------------------------------------------------------------------------------
[03/23 17:54:05    703s]  DrvOpt #2 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.2
[03/23 17:54:05    703s] ---------------------------------------------------------------------------------------------
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] drv optimizer changes nothing and skips refinePlace
[03/23 17:54:05    703s] End: GigaOpt DRV Optimization
[03/23 17:54:05    703s] **optDesign ... cpu = 0:03:31, real = 0:01:29, mem = 2730.9M, totSessionCpu=0:11:43 **
[03/23 17:54:05    703s]   Timing/DRV Snapshot: (TGT)
[03/23 17:54:05    703s]      Weighted WNS: -4.324
[03/23 17:54:05    703s]       All  PG WNS: -4.324
[03/23 17:54:05    703s]       High PG WNS: -4.324
[03/23 17:54:05    703s]       All  PG TNS: -61.166
[03/23 17:54:05    703s]       High PG TNS: -52.392
[03/23 17:54:05    703s]       Low  PG TNS: -12.520
[03/23 17:54:05    703s]          Tran DRV: 19 (19)
[03/23 17:54:05    703s]           Cap DRV: 18 (18)
[03/23 17:54:05    703s]        Fanout DRV: 0 (15)
[03/23 17:54:05    703s]            Glitch: 0 (0)
[03/23 17:54:05    703s]    Category Slack: { [L, -4.324] [H, -4.324] }
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] Checking setup slack degradation ...
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] Recovery Manager:
[03/23 17:54:05    703s]   Low  Effort WNS Jump: 4.317 (REF: -0.007, TGT: -4.324, Threshold: 0.150) - Trigger
[03/23 17:54:05    703s]   High Effort WNS Jump: 4.317 (REF: -0.007, TGT: -4.324, Threshold: 0.075) - Trigger
[03/23 17:54:05    703s]   Low  Effort TNS Jump: 61.166 (REF: 0.000, TGT: -61.166, Threshold: 10.000) - Trigger
[03/23 17:54:05    703s]   High Effort TNS Jump: 52.392 (REF: 0.000, TGT: -52.392, Threshold: 5.000) - Trigger
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] Checking DRV degradation...
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] Recovery Manager:
[03/23 17:54:05    703s]     Tran DRV degradation : 19 (0 -> 19, Margin 10) - Trigger
[03/23 17:54:05    703s]      Cap DRV degradation : 18 (0 -> 18, Margin 10) - Trigger
[03/23 17:54:05    703s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:54:05    703s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s] **INFO: Triggering DRV recovery as drv degraded beyond margin
[03/23 17:54:05    703s] Begin: GigaOpt DRV Optimization
[03/23 17:54:05    703s] Glitch fixing enabled
[03/23 17:54:05    703s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -isRecovery -maxLocalDensity 1.0 -numThreads 6  -glitch -max_len -useAllActiveSetupViews -noTimingDegradeAllowed
[03/23 17:54:05    703s] *** DrvOpt #3 [begin] (optDesign #3) : totSession cpu/real = 0:11:43.4/0:10:05.2 (1.2), mem = 3917.5M
[03/23 17:54:05    703s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:54:05    703s] End AAE Lib Interpolated Model. (MEM=3917.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:05    703s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.28
[03/23 17:54:05    703s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:54:05    703s] ### Creating PhyDesignMc. totSessionCpu=0:11:43 mem=3917.5M
[03/23 17:54:05    703s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:54:05    703s] OPERPROF: Starting DPlace-Init at level 1, MEM:3917.5M, EPOCH TIME: 1679608445.942041
[03/23 17:54:05    703s] Processing tracks to init pin-track alignment.
[03/23 17:54:05    703s] z: 2, totalTracks: 1
[03/23 17:54:05    703s] z: 4, totalTracks: 1
[03/23 17:54:05    703s] z: 6, totalTracks: 1
[03/23 17:54:05    703s] z: 8, totalTracks: 1
[03/23 17:54:05    703s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:05    703s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3917.5M, EPOCH TIME: 1679608445.946898
[03/23 17:54:05    703s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    703s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:05    703s] 
[03/23 17:54:05    703s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:05    703s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3919.0M, EPOCH TIME: 1679608445.972552
[03/23 17:54:05    703s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3919.0M, EPOCH TIME: 1679608445.972678
[03/23 17:54:05    703s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3919.0M, EPOCH TIME: 1679608445.976512
[03/23 17:54:05    703s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3919.0MB).
[03/23 17:54:05    703s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3919.0M, EPOCH TIME: 1679608445.977362
[03/23 17:54:05    703s] TotalInstCnt at PhyDesignMc Initialization: 2704
[03/23 17:54:05    703s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:43 mem=3919.0M
[03/23 17:54:05    703s] ### Creating RouteCongInterface, started
[03/23 17:54:06    703s] ### Creating RouteCongInterface, finished
[03/23 17:54:06    703s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 10.00%
[03/23 17:54:06    703s] **INFO: Disabling fanout fix in postRoute stage.
[03/23 17:54:06    703s] [GPS-DRV] Optimizer parameters ============================= 
[03/23 17:54:06    703s] [GPS-DRV] maxDensity (design): 0.95
[03/23 17:54:06    703s] [GPS-DRV] maxLocalDensity: 1
[03/23 17:54:06    703s] [GPS-DRV] isLegalOnly: 1
[03/23 17:54:06    703s] [GPS-DRV] useAllActiveSetupViews: 1
[03/23 17:54:06    703s] [GPS-DRV] MaintainWNS: 1
[03/23 17:54:06    703s] [GPS-DRV] All active and enabled setup views
[03/23 17:54:06    703s] [GPS-DRV]     setupAnalysis
[03/23 17:54:06    703s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:54:06    703s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/23 17:54:06    703s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/23 17:54:06    703s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/23 17:54:06    703s] [GPS-DRV] timing-driven DRV settings
[03/23 17:54:06    703s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/23 17:54:06    703s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4077.3M, EPOCH TIME: 1679608446.328506
[03/23 17:54:06    703s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4077.3M, EPOCH TIME: 1679608446.328709
[03/23 17:54:06    703s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:06    703s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:06    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:06    703s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/23 17:54:06    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:06    703s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/23 17:54:06    703s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:06    703s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:54:06    703s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:54:06    703s] Info: violation cost 82.601173 (cap = 17.844866, tran = 64.756325, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:54:06    703s] |    22|    72|    -4.20|    22|    22|    -0.13|     0|     0|     0|     0|     0|     0|    -4.27|   -61.17|       0|       0|       0| 71.30%|          |         |
[03/23 17:54:06    705s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:06    705s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:06    705s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:54:06    705s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:54:06    705s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:54:06    705s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.78|   -16.10|      11|       0|      19| 71.68%| 0:00:00.0|  4288.5M|
[03/23 17:54:06    705s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/23 17:54:06    705s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/23 17:54:06    705s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/23 17:54:06    705s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.78|   -16.10|       0|       0|       0| 71.68%| 0:00:00.0|  4288.5M|
[03/23 17:54:06    705s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/23 17:54:06    705s] 
[03/23 17:54:06    705s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:00.0 mem=4288.5M) ***
[03/23 17:54:06    705s] 
[03/23 17:54:06    705s] Begin: glitch net info
[03/23 17:54:06    705s] glitch slack range: number of glitch nets
[03/23 17:54:06    705s] glitch slack < -0.32 : 0
[03/23 17:54:06    705s] -0.32 < glitch slack < -0.28 : 0
[03/23 17:54:06    705s] -0.28 < glitch slack < -0.24 : 0
[03/23 17:54:06    705s] -0.24 < glitch slack < -0.2 : 0
[03/23 17:54:06    705s] -0.2 < glitch slack < -0.16 : 0
[03/23 17:54:06    705s] -0.16 < glitch slack < -0.12 : 0
[03/23 17:54:06    705s] -0.12 < glitch slack < -0.08 : 0
[03/23 17:54:06    705s] -0.08 < glitch slack < -0.04 : 0
[03/23 17:54:06    705s] -0.04 < glitch slack : 0
[03/23 17:54:06    705s] End: glitch net info
[03/23 17:54:06    705s] Total-nets :: 2782, Stn-nets :: 21, ratio :: 0.754853 %, Total-len 148611, Stn-len 5227.6
[03/23 17:54:06    705s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4128.7M, EPOCH TIME: 1679608446.921703
[03/23 17:54:06    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2715).
[03/23 17:54:06    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:06    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:06    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:06    705s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.027, MEM:3834.5M, EPOCH TIME: 1679608446.948575
[03/23 17:54:06    705s] TotalInstCnt at PhyDesignMc Destruction: 2715
[03/23 17:54:06    705s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.28
[03/23 17:54:06    705s] *** DrvOpt #3 [finish] (optDesign #3) : cpu/real = 0:00:02.3/0:00:01.0 (2.3), totSession cpu/real = 0:11:45.7/0:10:06.2 (1.2), mem = 3834.5M
[03/23 17:54:06    705s] 
[03/23 17:54:06    705s] =============================================================================================
[03/23 17:54:06    705s]  Step TAT Report : DrvOpt #3 / optDesign #3                                     21.14-s109_1
[03/23 17:54:06    705s] =============================================================================================
[03/23 17:54:06    705s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:54:06    705s] ---------------------------------------------------------------------------------------------
[03/23 17:54:06    705s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:54:06    705s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:06    705s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:54:06    705s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:06    705s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:54:06    705s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:06    705s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:01.8    3.3
[03/23 17:54:06    705s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:01.6    4.1
[03/23 17:54:06    705s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:06    705s] [ OptEval                ]      2   0:00:00.3  (  30.3 % )     0:00:00.3 /  0:00:01.3    4.3
[03/23 17:54:06    705s] [ OptCommit              ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:54:06    705s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.2    3.7
[03/23 17:54:06    705s] [ IncrDelayCalc          ]     18   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.2    4.6
[03/23 17:54:06    705s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.4
[03/23 17:54:06    705s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 17:54:06    705s] [ DrvComputeSummary      ]      3   0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/23 17:54:06    705s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:06    705s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    3.0
[03/23 17:54:06    705s] [ MISC                   ]          0:00:00.4  (  35.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/23 17:54:06    705s] ---------------------------------------------------------------------------------------------
[03/23 17:54:06    705s]  DrvOpt #3 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:02.3    2.3
[03/23 17:54:06    705s] ---------------------------------------------------------------------------------------------
[03/23 17:54:06    705s] 
[03/23 17:54:06    705s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 17:54:06    705s] End: GigaOpt DRV Optimization
[03/23 17:54:06    705s] **optDesign ... cpu = 0:03:34, real = 0:01:30, mem = 2748.7M, totSessionCpu=0:11:46 **
[03/23 17:54:07    705s]   Timing/DRV Snapshot: (TGT)
[03/23 17:54:07    705s]      Weighted WNS: -0.835
[03/23 17:54:07    705s]       All  PG WNS: -0.835
[03/23 17:54:07    705s]       High PG WNS: -0.835
[03/23 17:54:07    705s]       All  PG TNS: -16.102
[03/23 17:54:07    705s]       High PG TNS: -13.627
[03/23 17:54:07    705s]       Low  PG TNS: -2.889
[03/23 17:54:07    705s]          Tran DRV: 0 (0)
[03/23 17:54:07    705s]           Cap DRV: 0 (0)
[03/23 17:54:07    705s]        Fanout DRV: 0 (15)
[03/23 17:54:07    705s]            Glitch: 0 (0)
[03/23 17:54:07    705s]    Category Slack: { [L, -0.835] [H, -0.835] }
[03/23 17:54:07    705s] 
[03/23 17:54:07    705s] Checking setup slack degradation ...
[03/23 17:54:07    705s] 
[03/23 17:54:07    705s] Recovery Manager:
[03/23 17:54:07    705s]   Low  Effort WNS Jump: 0.828 (REF: -0.007, TGT: -0.835, Threshold: 0.150) - Trigger
[03/23 17:54:07    705s]   High Effort WNS Jump: 0.828 (REF: -0.007, TGT: -0.835, Threshold: 0.075) - Trigger
[03/23 17:54:07    705s]   Low  Effort TNS Jump: 16.102 (REF: 0.000, TGT: -16.102, Threshold: 10.000) - Trigger
[03/23 17:54:07    705s]   High Effort TNS Jump: 13.627 (REF: 0.000, TGT: -13.627, Threshold: 5.000) - Skip
[03/23 17:54:07    705s] 
[03/23 17:54:07    705s] Begin: GigaOpt WNS recovery
[03/23 17:54:07    705s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[03/23 17:54:07    705s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 -67 1 -67 }
[03/23 17:54:07    705s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:54:07    705s] End AAE Lib Interpolated Model. (MEM=3967.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:07    705s] *** WnsOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:11:45.8/0:10:06.3 (1.2), mem = 3967.3M
[03/23 17:54:07    705s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.29
[03/23 17:54:07    705s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:54:07    705s] ### Creating PhyDesignMc. totSessionCpu=0:11:46 mem=3967.3M
[03/23 17:54:07    705s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:54:07    705s] OPERPROF: Starting DPlace-Init at level 1, MEM:3967.3M, EPOCH TIME: 1679608447.018479
[03/23 17:54:07    705s] Processing tracks to init pin-track alignment.
[03/23 17:54:07    705s] z: 2, totalTracks: 1
[03/23 17:54:07    705s] z: 4, totalTracks: 1
[03/23 17:54:07    705s] z: 6, totalTracks: 1
[03/23 17:54:07    705s] z: 8, totalTracks: 1
[03/23 17:54:07    705s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:07    705s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3967.3M, EPOCH TIME: 1679608447.022693
[03/23 17:54:07    705s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:07    705s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:07    705s] 
[03/23 17:54:07    705s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:07    705s] 
[03/23 17:54:07    705s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:07    705s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3968.7M, EPOCH TIME: 1679608447.041157
[03/23 17:54:07    705s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3968.7M, EPOCH TIME: 1679608447.041317
[03/23 17:54:07    705s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3968.7M, EPOCH TIME: 1679608447.044521
[03/23 17:54:07    705s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3968.7MB).
[03/23 17:54:07    705s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.027, MEM:3968.7M, EPOCH TIME: 1679608447.045444
[03/23 17:54:07    705s] TotalInstCnt at PhyDesignMc Initialization: 2715
[03/23 17:54:07    705s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:46 mem=3968.7M
[03/23 17:54:07    705s] ### Creating RouteCongInterface, started
[03/23 17:54:07    705s] ### Creating RouteCongInterface, finished
[03/23 17:54:07    706s] *info: 22 clock nets excluded
[03/23 17:54:07    706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.111707.5
[03/23 17:54:07    706s] PathGroup :  reg2reg  TargetSlack : 0.0433 
[03/23 17:54:07    706s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:07    706s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:07    706s] ** GigaOpt Optimizer WNS Slack -0.785 TNS Slack -16.102 Density 71.68
[03/23 17:54:07    706s] Optimizer WNS Pass 0
[03/23 17:54:07    706s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.228| -2.889|
|reg2reg   |-0.785|-13.627|
|HEPG      |-0.785|-13.627|
|All Paths |-0.785|-16.102|
+----------+------+-------+

[03/23 17:54:07    706s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4146.2M, EPOCH TIME: 1679608447.626353
[03/23 17:54:07    706s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4146.2M, EPOCH TIME: 1679608447.626495
[03/23 17:54:07    706s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/23 17:54:07    706s] Info: End MT loop @oiCellDelayCachingJob.
[03/23 17:54:07    706s] Active Path Group: reg2reg  
[03/23 17:54:07    706s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:07    706s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:54:07    706s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:07    706s] |  -0.785|   -0.785| -13.627|  -16.102|   71.68%|   0:00:00.0| 4146.2M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 17:54:07    706s] |  -0.689|   -0.689| -12.977|  -15.452|   71.68%|   0:00:00.0| 4281.8M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:07    706s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:07    706s] |  -0.622|   -0.622| -12.778|  -15.253|   71.69%|   0:00:00.0| 4287.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 17:54:07    706s] |  -0.539|   -0.539| -12.444|  -14.919|   71.70%|   0:00:00.0| 4287.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 17:54:08    707s] |  -0.511|   -0.511| -12.139|  -14.614|   71.78%|   0:00:01.0| 4299.7M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG264_S4/D       |
[03/23 17:54:08    707s] |  -0.487|   -0.487| -12.010|  -14.485|   71.84%|   0:00:00.0| 4318.8M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:08    707s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:08    707s] |  -0.474|   -0.474| -11.469|  -13.944|   71.86%|   0:00:00.0| 4320.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:54:08    707s] |  -0.460|   -0.460| -11.489|  -13.964|   71.86%|   0:00:00.0| 4320.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:08    707s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:08    708s] |  -0.449|   -0.449| -11.263|  -13.738|   71.91%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/23 17:54:08    709s] |  -0.426|   -0.426|  -9.999|  -12.474|   72.01%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:54:08    709s] |  -0.405|   -0.405|  -9.873|  -12.348|   72.00%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:08    709s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 17:54:09    710s] |  -0.377|   -0.377|  -8.603|  -11.078|   72.13%|   0:00:01.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:09    710s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:09    710s] |  -0.363|   -0.363|  -8.458|  -10.933|   72.20%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:09    710s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:09    711s] |  -0.331|   -0.331|  -8.568|  -11.043|   72.36%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:09    711s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:09    712s] |  -0.318|   -0.318|  -8.701|  -11.176|   72.40%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:09    712s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:09    713s] |  -0.306|   -0.306|  -8.557|  -11.032|   72.53%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:54:09    713s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:09    713s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:10    714s] |  -0.295|   -0.295|  -8.325|  -10.801|   72.62%|   0:00:01.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:10    714s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:10    714s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:10    714s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:10    715s] |  -0.283|   -0.283|  -7.576|  -10.051|   72.73%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:10    715s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 17:54:10    715s] |  -0.267|   -0.267|  -7.401|   -9.876|   72.76%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:10    715s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:10    715s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:10    715s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:10    716s] |  -0.255|   -0.255|  -6.785|   -9.260|   72.88%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:10    716s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 17:54:11    717s] |  -0.244|   -0.244|  -6.333|   -8.808|   73.05%|   0:00:01.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:11    717s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:11    718s] |  -0.236|   -0.236|  -6.378|   -8.853|   73.11%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:11    718s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG649_S2/D                                |
[03/23 17:54:11    718s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:11    718s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:11    719s] |  -0.227|   -0.228|  -5.987|   -8.462|   73.04%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:54:11    719s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:11    719s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:12    721s] |  -0.213|   -0.228|  -5.732|   -8.208|   73.02%|   0:00:01.0| 4321.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
[03/23 17:54:12    722s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:12    722s] |  -0.200|   -0.228|  -4.682|   -7.157|   73.03%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:12    722s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG629_S2/D                                |
[03/23 17:54:12    722s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:12    722s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:13    724s] |  -0.188|   -0.228|  -4.106|   -6.581|   73.03%|   0:00:01.0| 4321.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/23 17:54:13    727s] |  -0.177|   -0.228|  -4.003|   -6.478|   73.07%|   0:00:00.0| 4321.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:13    727s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG627_S2/D                                |
[03/23 17:54:14    731s] |  -0.171|   -0.228|  -3.965|   -6.440|   73.03%|   0:00:01.0| 4322.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:14    731s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG643_S2/D                                |
[03/23 17:54:14    731s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:14    731s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:14    734s] |  -0.165|   -0.228|  -3.766|   -6.241|   73.16%|   0:00:00.0| 4322.9M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:14    734s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:15    735s] |  -0.165|   -0.228|  -3.734|   -6.209|   73.20%|   0:00:01.0| 4324.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:15    735s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:15    737s] |  -0.165|   -0.228|  -3.734|   -6.209|   73.20%|   0:00:00.0| 4324.4M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:15    737s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:15    737s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:15    737s] 
[03/23 17:54:15    737s] *** Finish Core Optimize Step (cpu=0:00:31.0 real=0:00:08.0 mem=4324.4M) ***
[03/23 17:54:15    737s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:15    737s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:15    737s]   Timing Snapshot: (TGT)
[03/23 17:54:15    737s]      Weighted WNS: -0.221
[03/23 17:54:15    737s]       All  PG WNS: -0.278
[03/23 17:54:15    737s]       High PG WNS: -0.215
[03/23 17:54:15    737s]       All  PG TNS: -6.209
[03/23 17:54:15    737s]       High PG TNS: -3.734
[03/23 17:54:15    737s]       Low  PG TNS: -2.739
[03/23 17:54:15    737s]    Category Slack: { [L, -0.278] [H, -0.215] }
[03/23 17:54:15    737s] 
[03/23 17:54:15    737s] Checking setup slack degradation ...
[03/23 17:54:15    737s] 
[03/23 17:54:15    737s] Recovery Manager:
[03/23 17:54:15    737s]   Low  Effort WNS Jump: 0.271 (REF: -0.007, TGT: -0.278, Threshold: 0.150) - Trigger
[03/23 17:54:15    737s]   High Effort WNS Jump: 0.208 (REF: -0.007, TGT: -0.215, Threshold: 0.075) - Trigger
[03/23 17:54:15    737s]   Low  Effort TNS Jump: 6.209 (REF: 0.000, TGT: -6.209, Threshold: 10.000) - Skip
[03/23 17:54:15    737s]   High Effort TNS Jump: 3.734 (REF: 0.000, TGT: -3.734, Threshold: 5.000) - Skip
[03/23 17:54:15    737s] 
[03/23 17:54:16    737s] Active Path Group: default 
[03/23 17:54:16    737s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:16    737s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:54:16    737s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:16    737s] |  -0.228|   -0.228|  -2.739|   -6.209|   73.20%|   0:00:00.0| 4324.4M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:54:16    737s] |        |         |        |         |         |            |        |             |         | _r_REG671_S2/D                                     |
[03/23 17:54:16    739s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:16    739s] |  -0.112|   -0.165|  -1.611|   -5.089|   73.30%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:54:16    739s] |        |         |        |         |         |            |        |             |         | _r_REG705_S1/D                                     |
[03/23 17:54:16    739s] |  -0.095|   -0.165|  -0.900|   -4.378|   73.32%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:54:16    739s] |        |         |        |         |         |            |        |             |         | _r_REG664_S2/D                                     |
[03/23 17:54:16    739s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/23 17:54:16    739s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:16    740s] |  -0.076|   -0.165|  -0.470|   -3.947|   73.44%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:54:16    740s] |        |         |        |         |         |            |        |             |         | _r_REG670_S2/D                                     |
[03/23 17:54:17    741s] |  -0.063|   -0.165|  -0.394|   -3.871|   73.47%|   0:00:01.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:54:17    741s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:54:17    742s] |  -0.045|   -0.165|  -0.225|   -3.702|   73.49%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:54:17    742s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:54:17    742s] |  -0.018|   -0.165|  -0.033|   -3.510|   73.54%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/23 17:54:17    742s] |        |         |        |         |         |            |        |             |         | _r_REG669_S2/D                                     |
[03/23 17:54:17    743s] |   0.005|   -0.165|   0.000|   -3.478|   73.58%|   0:00:00.0| 4343.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:54:17    743s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:54:18    744s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:18    744s] |   0.024|   -0.165|   0.000|   -3.478|   73.61%|   0:00:01.0| 4362.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/23 17:54:18    744s] |        |         |        |         |         |            |        |             |         | _r_REG159_S1/D                                     |
[03/23 17:54:18    745s] |   0.039|   -0.165|   0.000|   -3.478|   73.64%|   0:00:00.0| 4362.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/23 17:54:18    745s] |        |         |        |         |         |            |        |             |         | _r_REG501_S1/D                                     |
[03/23 17:54:19    748s] |   0.050|   -0.165|   0.000|   -3.478|   73.71%|   0:00:01.0| 4362.6M|           NA|       NA| NA                                                 |
[03/23 17:54:19    748s] |   0.050|   -0.165|   0.000|   -3.478|   73.71%|   0:00:00.0| 4362.6M|setupAnalysis|       NA| NA                                                 |
[03/23 17:54:19    748s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] *** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:03.0 mem=4362.6M) ***
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] *** Finished Optimize Step Cumulative (cpu=0:00:41.9 real=0:00:12.0 mem=4362.6M) ***
[03/23 17:54:19    748s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.051| 0.000|
|reg2reg   |-0.165|-3.478|
|HEPG      |-0.165|-3.478|
|All Paths |-0.165|-3.478|
+----------+------+------+

[03/23 17:54:19    748s] ** GigaOpt Optimizer WNS Slack -0.165 TNS Slack -3.478 Density 73.71
[03/23 17:54:19    748s] Update Timing Windows (Threshold 0.023) ...
[03/23 17:54:19    748s] Re Calculate Delays on 119 Nets
[03/23 17:54:19    748s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.048| 0.000|
|reg2reg   |-0.164|-3.502|
|HEPG      |-0.164|-3.502|
|All Paths |-0.164|-3.502|
+----------+------+------+

[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] *** Finish Post Route Setup Fixing (cpu=0:00:42.3 real=0:00:12.0 mem=4362.6M) ***
[03/23 17:54:19    748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.111707.5
[03/23 17:54:19    748s] Total-nets :: 2831, Stn-nets :: 114, ratio :: 4.02685 %, Total-len 148633, Stn-len 24150
[03/23 17:54:19    748s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4202.7M, EPOCH TIME: 1679608459.258524
[03/23 17:54:19    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2764).
[03/23 17:54:19    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    748s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.034, MEM:3854.5M, EPOCH TIME: 1679608459.292563
[03/23 17:54:19    748s] TotalInstCnt at PhyDesignMc Destruction: 2764
[03/23 17:54:19    748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.29
[03/23 17:54:19    748s] *** WnsOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:42.9/0:00:12.3 (3.5), totSession cpu/real = 0:12:28.7/0:10:18.5 (1.2), mem = 3854.5M
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] =============================================================================================
[03/23 17:54:19    748s]  Step TAT Report : WnsOpt #2 / optDesign #3                                     21.14-s109_1
[03/23 17:54:19    748s] =============================================================================================
[03/23 17:54:19    748s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:54:19    748s] ---------------------------------------------------------------------------------------------
[03/23 17:54:19    748s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 17:54:19    748s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:19    748s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/23 17:54:19    748s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:19    748s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/23 17:54:19    748s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:19    748s] [ TransformInit          ]      1   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/23 17:54:19    748s] [ OptimizationStep       ]      2   0:00:00.1  (   0.7 % )     0:00:11.5 /  0:00:41.9    3.7
[03/23 17:54:19    748s] [ OptSingleIteration     ]     48   0:00:00.2  (   2.0 % )     0:00:11.4 /  0:00:41.8    3.7
[03/23 17:54:19    748s] [ OptGetWeight           ]     48   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[03/23 17:54:19    748s] [ OptEval                ]     48   0:00:10.2  (  83.2 % )     0:00:10.2 /  0:00:39.8    3.9
[03/23 17:54:19    748s] [ OptCommit              ]     48   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.9
[03/23 17:54:19    748s] [ PostCommitDelayUpdate  ]     49   0:00:00.1  (   0.4 % )     0:00:00.3 /  0:00:00.8    2.4
[03/23 17:54:19    748s] [ IncrDelayCalc          ]    257   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.8    2.7
[03/23 17:54:19    748s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    2.7
[03/23 17:54:19    748s] [ SetupOptGetWorkingSet  ]    116   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.4
[03/23 17:54:19    748s] [ SetupOptGetActiveNode  ]    116   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:19    748s] [ SetupOptSlackGraph     ]     48   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    5.0
[03/23 17:54:19    748s] [ IncrTimingUpdate       ]     53   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.7    2.2
[03/23 17:54:19    748s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.8
[03/23 17:54:19    748s] ---------------------------------------------------------------------------------------------
[03/23 17:54:19    748s]  WnsOpt #2 TOTAL                    0:00:12.3  ( 100.0 % )     0:00:12.3 /  0:00:42.9    3.5
[03/23 17:54:19    748s] ---------------------------------------------------------------------------------------------
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:54:19    748s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3854.5M, EPOCH TIME: 1679608459.295217
[03/23 17:54:19    748s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3854.5M, EPOCH TIME: 1679608459.295303
[03/23 17:54:19    748s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3854.5M, EPOCH TIME: 1679608459.295424
[03/23 17:54:19    748s] Processing tracks to init pin-track alignment.
[03/23 17:54:19    748s] z: 2, totalTracks: 1
[03/23 17:54:19    748s] z: 4, totalTracks: 1
[03/23 17:54:19    748s] z: 6, totalTracks: 1
[03/23 17:54:19    748s] z: 8, totalTracks: 1
[03/23 17:54:19    748s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:19    748s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3854.5M, EPOCH TIME: 1679608459.299824
[03/23 17:54:19    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:19    748s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.027, MEM:3855.2M, EPOCH TIME: 1679608459.326402
[03/23 17:54:19    748s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3855.2M, EPOCH TIME: 1679608459.326559
[03/23 17:54:19    748s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3855.2M, EPOCH TIME: 1679608459.329471
[03/23 17:54:19    748s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3855.2MB).
[03/23 17:54:19    748s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.035, MEM:3855.2M, EPOCH TIME: 1679608459.330280
[03/23 17:54:19    748s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.035, MEM:3855.2M, EPOCH TIME: 1679608459.330376
[03/23 17:54:19    748s] TDRefine: refinePlace mode is spiral
[03/23 17:54:19    748s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.17
[03/23 17:54:19    748s] OPERPROF:   Starting RefinePlace at level 2, MEM:3855.2M, EPOCH TIME: 1679608459.330536
[03/23 17:54:19    748s] *** Starting refinePlace (0:12:29 mem=3855.2M) ***
[03/23 17:54:19    748s] Total net bbox length = 6.808e+04 (2.757e+04 4.051e+04) (ext = 1.785e+03)
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:19    748s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:19    748s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:19    748s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3855.2M, EPOCH TIME: 1679608459.339522
[03/23 17:54:19    748s] Starting refinePlace ...
[03/23 17:54:19    748s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:19    748s] One DDP V2 for no tweak run.
[03/23 17:54:19    748s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:19    748s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3919.2M, EPOCH TIME: 1679608459.353451
[03/23 17:54:19    748s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:54:19    748s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3919.2M, EPOCH TIME: 1679608459.353620
[03/23 17:54:19    748s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3919.2M, EPOCH TIME: 1679608459.353753
[03/23 17:54:19    748s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3919.2M, EPOCH TIME: 1679608459.353871
[03/23 17:54:19    748s] DDP markSite nrRow 79 nrJob 79
[03/23 17:54:19    748s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3919.2M, EPOCH TIME: 1679608459.354070
[03/23 17:54:19    748s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3919.2M, EPOCH TIME: 1679608459.354168
[03/23 17:54:19    748s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 17:54:19    748s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3855.2MB) @(0:12:29 - 0:12:29).
[03/23 17:54:19    748s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:54:19    748s] wireLenOptFixPriorityInst 718 inst fixed
[03/23 17:54:19    748s] 
[03/23 17:54:19    748s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:54:19    748s] Move report: legalization moves 41 insts, mean move: 5.11 um, max move: 15.60 um spiral
[03/23 17:54:19    748s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76): (55.00, 14.20) --> (39.40, 14.20)
[03/23 17:54:19    748s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/23 17:54:19    748s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:54:19    748s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3876.6MB) @(0:12:29 - 0:12:29).
[03/23 17:54:19    748s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:54:19    748s] Move report: Detail placement moves 41 insts, mean move: 5.11 um, max move: 15.60 um 
[03/23 17:54:19    748s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76): (55.00, 14.20) --> (39.40, 14.20)
[03/23 17:54:19    748s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3876.6MB
[03/23 17:54:19    748s] Statistics of distance of Instance movement in refine placement:
[03/23 17:54:19    748s]   maximum (X+Y) =        15.60 um
[03/23 17:54:19    748s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76) with max move: (55, 14.2) -> (39.4, 14.2)
[03/23 17:54:19    748s]   mean    (X+Y) =         5.11 um
[03/23 17:54:19    748s] Summary Report:
[03/23 17:54:19    748s] Instances move: 41 (out of 2745 movable)
[03/23 17:54:19    748s] Instances flipped: 0
[03/23 17:54:19    748s] Mean displacement: 5.11 um
[03/23 17:54:19    748s] Max displacement: 15.60 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U76) (55, 14.2) -> (39.4, 14.2)
[03/23 17:54:19    748s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X4TR
[03/23 17:54:19    748s] Total instances moved : 41
[03/23 17:54:19    748s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.226, REAL:0.165, MEM:3876.6M, EPOCH TIME: 1679608459.504561
[03/23 17:54:19    748s] Total net bbox length = 6.836e+04 (2.774e+04 4.061e+04) (ext = 1.785e+03)
[03/23 17:54:19    748s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3876.6MB
[03/23 17:54:19    748s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3876.6MB) @(0:12:29 - 0:12:29).
[03/23 17:54:19    748s] *** Finished refinePlace (0:12:29 mem=3876.6M) ***
[03/23 17:54:19    748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.17
[03/23 17:54:19    748s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.236, REAL:0.175, MEM:3876.6M, EPOCH TIME: 1679608459.505834
[03/23 17:54:19    748s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3876.6M, EPOCH TIME: 1679608459.505926
[03/23 17:54:19    748s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2764).
[03/23 17:54:19    748s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    749s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.024, REAL:0.018, MEM:3855.6M, EPOCH TIME: 1679608459.523774
[03/23 17:54:19    749s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.296, REAL:0.229, MEM:3855.6M, EPOCH TIME: 1679608459.523980
[03/23 17:54:19    749s] End: GigaOpt Optimization in WNS mode
[03/23 17:54:19    749s] End: GigaOpt WNS recovery
[03/23 17:54:19    749s] Running post route harden opt
[03/23 17:54:19    749s] Begin: GigaOpt harden opt (Recovery)
[03/23 17:54:19    749s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 6 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[03/23 17:54:19    749s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:54:19    749s] End AAE Lib Interpolated Model. (MEM=3855.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:54:19    749s] *** HardenOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:12:29.0/0:10:18.8 (1.2), mem = 3855.7M
[03/23 17:54:19    749s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.30
[03/23 17:54:19    749s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/23 17:54:19    749s] ### Creating PhyDesignMc. totSessionCpu=0:12:29 mem=3855.7M
[03/23 17:54:19    749s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:54:19    749s] OPERPROF: Starting DPlace-Init at level 1, MEM:3855.7M, EPOCH TIME: 1679608459.544067
[03/23 17:54:19    749s] Processing tracks to init pin-track alignment.
[03/23 17:54:19    749s] z: 2, totalTracks: 1
[03/23 17:54:19    749s] z: 4, totalTracks: 1
[03/23 17:54:19    749s] z: 6, totalTracks: 1
[03/23 17:54:19    749s] z: 8, totalTracks: 1
[03/23 17:54:19    749s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:19    749s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3855.7M, EPOCH TIME: 1679608459.547794
[03/23 17:54:19    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:19    749s] 
[03/23 17:54:19    749s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:19    749s] 
[03/23 17:54:19    749s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:19    749s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.015, MEM:3855.7M, EPOCH TIME: 1679608459.562970
[03/23 17:54:19    749s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3855.7M, EPOCH TIME: 1679608459.563092
[03/23 17:54:19    749s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3855.7M, EPOCH TIME: 1679608459.565694
[03/23 17:54:19    749s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3855.7MB).
[03/23 17:54:19    749s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.022, MEM:3855.7M, EPOCH TIME: 1679608459.566452
[03/23 17:54:19    749s] TotalInstCnt at PhyDesignMc Initialization: 2764
[03/23 17:54:19    749s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:29 mem=3855.7M
[03/23 17:54:19    749s] ### Creating RouteCongInterface, started
[03/23 17:54:19    749s] ### Creating RouteCongInterface, finished
[03/23 17:54:19    749s] *info: 22 clock nets excluded
[03/23 17:54:19    749s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4149.6M, EPOCH TIME: 1679608459.932606
[03/23 17:54:19    749s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4149.6M, EPOCH TIME: 1679608459.932768
[03/23 17:54:19    749s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:19    749s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:19    749s] Active Path Group: reg2reg  
[03/23 17:54:19    749s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:54:19    749s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:54:19    749s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:19    749s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/23 17:54:19    749s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:19    749s] |  -0.164|   -0.164|  -3.502|   -3.502|   73.71%|   0:00:00.0| 4149.6M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:19    749s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:20    749s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:54:20    749s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:20    749s] |  -0.164|   -0.164|  -2.859|   -2.859|   73.75%|   0:00:01.0| 4342.3M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:20    749s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:20    749s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:54:20    749s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:20    749s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 4 threads.
[03/23 17:54:20    749s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/23 17:54:20    749s] |  -0.164|   -0.164|  -2.761|   -2.761|   73.78%|   0:00:00.0| 4343.8M|setupAnalysis|  reg2reg| buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single |
[03/23 17:54:20    749s] |        |         |        |         |         |            |        |             |         | 0/clk_r_REG630_S2/D                                |
[03/23 17:54:20    749s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/23 17:54:20    749s] 
[03/23 17:54:20    749s] *** Finish post-Route Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4343.8M) ***
[03/23 17:54:20    749s] 
[03/23 17:54:20    749s] *** Finish post-Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=4343.8M) ***
[03/23 17:54:20    749s] Total-nets :: 2832, Stn-nets :: 116, ratio :: 4.09605 %, Total-len 148633, Stn-len 25086.2
[03/23 17:54:20    749s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4184.0M, EPOCH TIME: 1679608460.193494
[03/23 17:54:20    749s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2765).
[03/23 17:54:20    749s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.027, MEM:3871.8M, EPOCH TIME: 1679608460.220102
[03/23 17:54:20    750s] TotalInstCnt at PhyDesignMc Destruction: 2765
[03/23 17:54:20    750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.30
[03/23 17:54:20    750s] *** HardenOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.0/0:00:00.7 (1.5), totSession cpu/real = 0:12:30.0/0:10:19.5 (1.2), mem = 3871.8M
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] =============================================================================================
[03/23 17:54:20    750s]  Step TAT Report : HardenOpt #1 / optDesign #3                                  21.14-s109_1
[03/23 17:54:20    750s] =============================================================================================
[03/23 17:54:20    750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:54:20    750s] ---------------------------------------------------------------------------------------------
[03/23 17:54:20    750s] [ SlackTraversorInit     ]      2   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.4
[03/23 17:54:20    750s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    1.3
[03/23 17:54:20    750s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:54:20    750s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ TransformInit          ]      1   0:00:00.3  (  47.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/23 17:54:20    750s] [ OptimizationStep       ]      1   0:00:00.0  (   5.8 % )     0:00:00.2 /  0:00:00.5    2.3
[03/23 17:54:20    750s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.5 % )     0:00:00.2 /  0:00:00.5    2.7
[03/23 17:54:20    750s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ OptEval                ]      5   0:00:00.1  (  10.6 % )     0:00:00.1 /  0:00:00.3    4.0
[03/23 17:54:20    750s] [ OptCommit              ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/23 17:54:20    750s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.8
[03/23 17:54:20    750s] [ IncrDelayCalc          ]     13   0:00:00.0  (   4.1 % )     0:00:00.0 /  0:00:00.1    3.3
[03/23 17:54:20    750s] [ SetupOptGetWorkingSet  ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ SetupOptGetActiveNode  ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:54:20    750s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    2.0
[03/23 17:54:20    750s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:54:20    750s] ---------------------------------------------------------------------------------------------
[03/23 17:54:20    750s]  HardenOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:01.0    1.5
[03/23 17:54:20    750s] ---------------------------------------------------------------------------------------------
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] **INFO: Skipping refine place as no non-legal commits were detected
[03/23 17:54:20    750s] End: GigaOpt harden opt
[03/23 17:54:20    750s] GigaOpt: Skipping TNS recovery
[03/23 17:54:20    750s] Running refinePlace -preserveRouting true -hardFence false
[03/23 17:54:20    750s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3871.8M, EPOCH TIME: 1679608460.224075
[03/23 17:54:20    750s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3871.8M, EPOCH TIME: 1679608460.224179
[03/23 17:54:20    750s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3871.8M, EPOCH TIME: 1679608460.224326
[03/23 17:54:20    750s] Processing tracks to init pin-track alignment.
[03/23 17:54:20    750s] z: 2, totalTracks: 1
[03/23 17:54:20    750s] z: 4, totalTracks: 1
[03/23 17:54:20    750s] z: 6, totalTracks: 1
[03/23 17:54:20    750s] z: 8, totalTracks: 1
[03/23 17:54:20    750s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:54:20    750s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3871.8M, EPOCH TIME: 1679608460.228140
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s]  Skipping Bad Lib Cell Checking (CMU) !
[03/23 17:54:20    750s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:3872.5M, EPOCH TIME: 1679608460.246444
[03/23 17:54:20    750s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3872.5M, EPOCH TIME: 1679608460.246599
[03/23 17:54:20    750s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:3872.5M, EPOCH TIME: 1679608460.249279
[03/23 17:54:20    750s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3872.5MB).
[03/23 17:54:20    750s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.029, REAL:0.026, MEM:3872.5M, EPOCH TIME: 1679608460.249944
[03/23 17:54:20    750s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.026, MEM:3872.5M, EPOCH TIME: 1679608460.250022
[03/23 17:54:20    750s] TDRefine: refinePlace mode is spiral
[03/23 17:54:20    750s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.111707.18
[03/23 17:54:20    750s] OPERPROF:   Starting RefinePlace at level 2, MEM:3872.5M, EPOCH TIME: 1679608460.250149
[03/23 17:54:20    750s] *** Starting refinePlace (0:12:30 mem=3872.5M) ***
[03/23 17:54:20    750s] Total net bbox length = 6.858e+04 (2.776e+04 4.082e+04) (ext = 1.785e+03)
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:20    750s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:20    750s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:20    750s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3872.5M, EPOCH TIME: 1679608460.256020
[03/23 17:54:20    750s] Starting refinePlace ...
[03/23 17:54:20    750s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:20    750s] One DDP V2 for no tweak run.
[03/23 17:54:20    750s] (I)      Default pattern map key = PE_top_default.
[03/23 17:54:20    750s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3936.5M, EPOCH TIME: 1679608460.269106
[03/23 17:54:20    750s] DDP initSite1 nrRow 79 nrJob 79
[03/23 17:54:20    750s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3936.5M, EPOCH TIME: 1679608460.269271
[03/23 17:54:20    750s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3936.5M, EPOCH TIME: 1679608460.269398
[03/23 17:54:20    750s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3936.5M, EPOCH TIME: 1679608460.269501
[03/23 17:54:20    750s] DDP markSite nrRow 79 nrJob 79
[03/23 17:54:20    750s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3936.5M, EPOCH TIME: 1679608460.269742
[03/23 17:54:20    750s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3936.5M, EPOCH TIME: 1679608460.269835
[03/23 17:54:20    750s]   Spread Effort: high, post-route mode, useDDP on.
[03/23 17:54:20    750s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3872.5MB) @(0:12:30 - 0:12:30).
[03/23 17:54:20    750s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:54:20    750s] wireLenOptFixPriorityInst 718 inst fixed
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] Running Spiral MT with 6 threads  fetchWidth=8 
[03/23 17:54:20    750s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/23 17:54:20    750s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:54:20    750s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/23 17:54:20    750s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3872.5MB) @(0:12:30 - 0:12:30).
[03/23 17:54:20    750s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/23 17:54:20    750s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/23 17:54:20    750s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3872.5MB
[03/23 17:54:20    750s] Statistics of distance of Instance movement in refine placement:
[03/23 17:54:20    750s]   maximum (X+Y) =         0.00 um
[03/23 17:54:20    750s]   mean    (X+Y) =         0.00 um
[03/23 17:54:20    750s] Summary Report:
[03/23 17:54:20    750s] Instances move: 0 (out of 2746 movable)
[03/23 17:54:20    750s] Instances flipped: 0
[03/23 17:54:20    750s] Mean displacement: 0.00 um
[03/23 17:54:20    750s] Max displacement: 0.00 um 
[03/23 17:54:20    750s] Total instances moved : 0
[03/23 17:54:20    750s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.201, REAL:0.136, MEM:3872.5M, EPOCH TIME: 1679608460.391780
[03/23 17:54:20    750s] Total net bbox length = 6.858e+04 (2.776e+04 4.082e+04) (ext = 1.785e+03)
[03/23 17:54:20    750s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3872.5MB
[03/23 17:54:20    750s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3872.5MB) @(0:12:30 - 0:12:30).
[03/23 17:54:20    750s] *** Finished refinePlace (0:12:30 mem=3872.5M) ***
[03/23 17:54:20    750s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.111707.18
[03/23 17:54:20    750s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.208, REAL:0.143, MEM:3872.5M, EPOCH TIME: 1679608460.393222
[03/23 17:54:20    750s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3872.5M, EPOCH TIME: 1679608460.393302
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2765).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.021, REAL:0.014, MEM:3872.5M, EPOCH TIME: 1679608460.407424
[03/23 17:54:20    750s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.259, REAL:0.183, MEM:3872.5M, EPOCH TIME: 1679608460.407566
[03/23 17:54:20    750s] {MMLU 0 22 2832}
[03/23 17:54:20    750s] ### Creating LA Mngr. totSessionCpu=0:12:30 mem=3872.5M
[03/23 17:54:20    750s] ### Creating LA Mngr, finished. totSessionCpu=0:12:30 mem=3872.5M
[03/23 17:54:20    750s] Default Rule : ""
[03/23 17:54:20    750s] Non Default Rules :
[03/23 17:54:20    750s] Worst Slack : -0.214 ns
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] Start Assign Priority Nets ...
[03/23 17:54:20    750s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 17:54:20    750s] Existing Priority Nets 0 (0.0%)
[03/23 17:54:20    750s] Total Assign Priority Nets 84 (3.0%)
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] Set Prefer Layer Routing Effort ...
[03/23 17:54:20    750s] Total Net(2832) IPOed(2) PreferLayer(0) -> MediumEffort(0)
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] {MMLU 0 22 2832}
[03/23 17:54:20    750s] ### Creating LA Mngr. totSessionCpu=0:12:30 mem=3891.6M
[03/23 17:54:20    750s] ### Creating LA Mngr, finished. totSessionCpu=0:12:30 mem=3891.6M
[03/23 17:54:20    750s] #optDebug: Start CG creation (mem=3891.6M)
[03/23 17:54:20    750s]  ...initializing CG  maxDriveDist 1601.127000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.112000 
[03/23 17:54:20    750s] (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgPrt (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgEgp (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgPbk (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgNrb(cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgObs (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgCon (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s]  ...processing cgPdm (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3922.8M)
[03/23 17:54:20    750s] Default Rule : ""
[03/23 17:54:20    750s] Non Default Rules :
[03/23 17:54:20    750s] Worst Slack : -0.214 ns
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] Start Assign Priority Nets ...
[03/23 17:54:20    750s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/23 17:54:20    750s] Existing Priority Nets 0 (0.0%)
[03/23 17:54:20    750s] Total Assign Priority Nets 84 (3.0%)
[03/23 17:54:20    750s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3922.8M, EPOCH TIME: 1679608460.566679
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:20    750s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:3922.8M, EPOCH TIME: 1679608460.588415
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.164  | -0.164  |  0.048  |
|           TNS (ns):| -2.760  | -2.760  |  0.000  |
|    Violating Paths:|   38    |   38    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:54:20    750s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3997.7M, EPOCH TIME: 1679608460.709509
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:54:20    750s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3999.1M, EPOCH TIME: 1679608460.724839
[03/23 17:54:20    750s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:54:20    750s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:54:20    750s] Density: 73.782%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:19, real = 0:01:44, mem = 2715.6M, totSessionCpu=0:12:31 **
[03/23 17:54:20    750s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[03/23 17:54:20    750s] {MMLU 0 22 2832}
[03/23 17:54:20    750s] ### Creating LA Mngr. totSessionCpu=0:12:31 mem=3824.6M
[03/23 17:54:20    750s] ### Creating LA Mngr, finished. totSessionCpu=0:12:31 mem=3824.6M
[03/23 17:54:20    750s] -routeWithEco false                       # bool, default=false
[03/23 17:54:20    750s] -routeSelectedNetOnly false               # bool, default=false
[03/23 17:54:20    750s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/23 17:54:20    750s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/23 17:54:20    750s] Existing Dirty Nets : 116
[03/23 17:54:20    750s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/23 17:54:20    750s] Reset Dirty Nets : 116
[03/23 17:54:20    750s] *** EcoRoute #2 [begin] (optDesign #3) : totSession cpu/real = 0:12:30.7/0:10:20.0 (1.2), mem = 3824.6M
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] globalDetailRoute
[03/23 17:54:20    750s] 
[03/23 17:54:20    750s] #Start globalDetailRoute on Thu Mar 23 17:54:20 2023
[03/23 17:54:20    750s] #
[03/23 17:54:20    750s] ### Time Record (globalDetailRoute) is installed.
[03/23 17:54:20    750s] ### Time Record (Pre Callback) is installed.
[03/23 17:54:20    750s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_669I7T.rcdb.d/PE_top.rcdb.d': 4460 access done (mem: 3824.590M)
[03/23 17:54:20    750s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:54:20    750s] ### Time Record (DB Import) is installed.
[03/23 17:54:20    750s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:54:20    750s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:54:20    750s] ### Net info: total nets: 2834
[03/23 17:54:20    750s] ### Net info: dirty nets: 0
[03/23 17:54:20    750s] ### Net info: marked as disconnected nets: 0
[03/23 17:54:20    750s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:54:20    750s] #num needed restored net=0
[03/23 17:54:20    750s] #need_extraction net=0 (total=2834)
[03/23 17:54:20    750s] ### Net info: fully routed nets: 2811
[03/23 17:54:20    750s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:54:20    750s] ### Net info: unrouted nets: 21
[03/23 17:54:20    750s] ### Net info: re-extraction nets: 0
[03/23 17:54:20    750s] ### Net info: ignored nets: 0
[03/23 17:54:20    750s] ### Net info: skip routing nets: 0
[03/23 17:54:20    750s] ### import design signature (277): route=140029158 fixed_route=1741672387 flt_obj=0 vio=1183901629 swire=282492057 shield_wire=1 net_attr=2084278890 dirty_area=0 del_dirty_area=0 cell=1467919467 placement=81485706 pin_access=658433489 inst_pattern=1
[03/23 17:54:20    750s] ### Time Record (DB Import) is uninstalled.
[03/23 17:54:20    750s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 17:54:20    750s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/23 17:54:20    750s] #       85b6bfbe9b500a29e9aef1b8f3f8ceeeb3a38be5fb660b8c30c4643562a472846c4b1471
[03/23 17:54:20    750s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/23 17:54:20    750s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/23 17:54:20    750s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/23 17:54:20    750s] #       291460922a2b355510d49dd1473d5c459548810d87bced4bdd84fbba73272ba5bcaa11e9
[03/23 17:54:20    750s] #       529e5b359eaeef26fca6f454c440140aff14715bf79e8d239f01891996842460eb6cb7c9
[03/23 17:54:20    750s] #       b2f56eebd68e422190fb262dc3e78d074af44e374a69d3465374653194364f7753fb1f29
[03/23 17:54:20    750s] #       7e3f0407a5226f4fc5a58fa108d1cfc8d4cb2045d656f1e15645c81348dce209c58c7656
[03/23 17:54:20    750s] #       a797b18ad809f2ec89c8fe524253b7762dafea46e78828226197aaf0f8f5efdb77df0fff
[03/23 17:54:20    750s] #       b1ac
[03/23 17:54:20    750s] #
[03/23 17:54:20    750s] #Skip comparing routing design signature in db-snapshot flow
[03/23 17:54:20    750s] ### Time Record (Data Preparation) is installed.
[03/23 17:54:20    750s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/23 17:54:20    750s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/23 17:54:20    750s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/23 17:54:20    750s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/23 17:54:20    750s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/23 17:54:20    750s] #       a4508049aaaca9a982a0ee8c3eeae12aaa440a6c38e46d5fea26dcd79d5b5929e5b51a91
[03/23 17:54:20    750s] #       2ecd735b8da7f6dd84dfa49e8a188842e19f226ee3debb71e4332031c3252109d83adb6d
[03/23 17:54:20    750s] #       b26cbddbba6d47a110c8dd49cbf079e38112bdd38d525ab5d1145d590ca5d5d3ddd4fe47
[03/23 17:54:20    750s] #       8adf87e0a054e4cda948ce7a2ba8b8f4895184e86764ea6590226b6bf1e12e89902790b8
[03/23 17:54:20    750s] #       3b442866a4b3be7b19eb253b419e9a88ecdf139abab57b7955373a47441109bb5585c7af
[03/23 17:54:20    750s] #       7f4fdf7d038bedbe64
[03/23 17:54:20    750s] #
[03/23 17:54:20    750s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:54:20    750s] ### Time Record (Global Routing) is installed.
[03/23 17:54:20    750s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:54:20    750s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:54:20    750s] #Total number of routable nets = 2832.
[03/23 17:54:20    750s] #Total number of nets in the design = 2834.
[03/23 17:54:20    750s] #347 routable nets do not have any wires.
[03/23 17:54:20    750s] #2485 routable nets have routed wires.
[03/23 17:54:20    750s] #347 nets will be global routed.
[03/23 17:54:20    750s] #47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:54:20    750s] #66 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:54:20    750s] #Using multithreading with 6 threads.
[03/23 17:54:20    750s] ### Time Record (Data Preparation) is installed.
[03/23 17:54:20    750s] #Start routing data preparation on Thu Mar 23 17:54:20 2023
[03/23 17:54:20    750s] #
[03/23 17:54:20    750s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:54:20    750s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:54:20    750s] #Voltage range [0.000 - 1.200] has 2832 nets.
[03/23 17:54:20    750s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:54:20    750s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:54:20    750s] #Build and mark too close pins for the same net.
[03/23 17:54:20    750s] ### Time Record (Cell Pin Access) is installed.
[03/23 17:54:20    750s] #Initial pin access analysis.
[03/23 17:54:20    751s] #Detail pin access analysis.
[03/23 17:54:20    751s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 17:54:20    751s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:54:20    751s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:20    751s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:20    751s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:20    751s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:20    751s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:54:20    751s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:54:20    751s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:54:20    751s] #Processed 271/0 dirty instances, 220/39 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(192 insts marked dirty, reset pre-exisiting dirty flag on 197 insts, 0 nets marked need extraction)
[03/23 17:54:20    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2729.74 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #Regenerating Ggrids automatically.
[03/23 17:54:21    751s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:54:21    751s] #Using automatically generated G-grids.
[03/23 17:54:21    751s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:54:21    751s] #Done routing data preparation.
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.62 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #Found 0 nets for post-route si or timing fixing.
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Finished routing data preparation on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Cpu time = 00:00:00
[03/23 17:54:21    751s] #Elapsed time = 00:00:00
[03/23 17:54:21    751s] #Increased memory = 8.47 (MB)
[03/23 17:54:21    751s] #Total memory = 2731.62 (MB)
[03/23 17:54:21    751s] #Peak memory = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:54:21    751s] ### Time Record (Global Routing) is installed.
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Start global routing on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Start global routing initialization on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Number of eco nets is 326
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Start global routing data preparation on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### build_merged_routing_blockage_rect_list starts on Thu Mar 23 17:54:21 2023 with memory = 2731.62 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.02 [6]--
[03/23 17:54:21    751s] #Start routing resource analysis on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### init_is_bin_blocked starts on Thu Mar 23 17:54:21 2023 with memory = 2731.62 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Mar 23 17:54:21 2023 with memory = 2731.62 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --3.99 [6]--
[03/23 17:54:21    751s] ### adjust_flow_cap starts on Thu Mar 23 17:54:21 2023 with memory = 2731.17 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.13 [6]--
[03/23 17:54:21    751s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:54:21 2023 with memory = 2731.80 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### set_via_blocked starts on Thu Mar 23 17:54:21 2023 with memory = 2731.80 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.09 [6]--
[03/23 17:54:21    751s] ### copy_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.18 [6]--
[03/23 17:54:21    751s] #Routing resource analysis is done on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### report_flow_cap starts on Thu Mar 23 17:54:21 2023 with memory = 2731.80 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #  Resource Analysis:
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/23 17:54:21    751s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/23 17:54:21    751s] #  --------------------------------------------------------------
[03/23 17:54:21    751s] #  M2             V          90         409         925     4.97%
[03/23 17:54:21    751s] #  M3             H          61         688         925    60.54%
[03/23 17:54:21    751s] #  M4             V          83         416         925    54.70%
[03/23 17:54:21    751s] #  --------------------------------------------------------------
[03/23 17:54:21    751s] #  Total                    235      85.67%        2775    40.07%
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #  100 nets (3.53%) with 1 preferred extra spacing.
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.07 [6]--
[03/23 17:54:21    751s] ### analyze_m2_tracks starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.97 [6]--
[03/23 17:54:21    751s] ### report_initial_resource starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.98 [6]--
[03/23 17:54:21    751s] ### mark_pg_pins_accessibility starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.98 [6]--
[03/23 17:54:21    751s] ### set_net_region starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.02 [6]--
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Global routing data preparation is done on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### prepare_level starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init level 1 starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### Level 1 hgrid = 25 X 37
[03/23 17:54:21    751s] ### prepare_level_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Global routing initialization is done on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #start global routing iteration 1...
[03/23 17:54:21    751s] ### init_flow_edge starts on Thu Mar 23 17:54:21 2023 with memory = 2731.79 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.06 [6]--
[03/23 17:54:21    751s] ### routing at level 1 (topmost level) iter 0
[03/23 17:54:21    751s] ### measure_qor starts on Thu Mar 23 17:54:21 2023 with memory = 2732.38 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion starts on Thu Mar 23 17:54:21 2023 with memory = 2732.38 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --4.12 [6]--
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #start global routing iteration 2...
[03/23 17:54:21    751s] ### routing at level 1 (topmost level) iter 1
[03/23 17:54:21    751s] ### measure_qor starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --4.20 [6]--
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #start global routing iteration 3...
[03/23 17:54:21    751s] ### routing at level 1 (topmost level) iter 2
[03/23 17:54:21    751s] ### measure_qor starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --4.48 [6]--
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #start global routing iteration 4...
[03/23 17:54:21    751s] ### routing at level 1 (topmost level) iter 3
[03/23 17:54:21    751s] ### measure_qor starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --4.46 [6]--
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### route_end starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/23 17:54:21    751s] #Total number of routable nets = 2832.
[03/23 17:54:21    751s] #Total number of nets in the design = 2834.
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #2832 routable nets have routed wires.
[03/23 17:54:21    751s] #47 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:54:21    751s] #66 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Routed nets constraints summary:
[03/23 17:54:21    751s] #---------------------------------------------------------------
[03/23 17:54:21    751s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/23 17:54:21    751s] #---------------------------------------------------------------
[03/23 17:54:21    751s] #      Default                 46              1             300  
[03/23 17:54:21    751s] #---------------------------------------------------------------
[03/23 17:54:21    751s] #        Total                 46              1             300  
[03/23 17:54:21    751s] #---------------------------------------------------------------
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Routing constraints summary of the whole design:
[03/23 17:54:21    751s] #---------------------------------------------------------------------------------
[03/23 17:54:21    751s] #        Rules   Pref Extra Space   Expansion Ratio   Avoid Detour   Unconstrained  
[03/23 17:54:21    751s] #---------------------------------------------------------------------------------
[03/23 17:54:21    751s] #      Default                100                 1             13            2719  
[03/23 17:54:21    751s] #---------------------------------------------------------------------------------
[03/23 17:54:21    751s] #        Total                100                 1             13            2719  
[03/23 17:54:21    751s] #---------------------------------------------------------------------------------
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### adjust_flow_per_partial_route_obs starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.02 [6]--
[03/23 17:54:21    751s] ### cal_base_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_flow_edge starts on Thu Mar 23 17:54:21 2023 with memory = 2731.95 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.07 [6]--
[03/23 17:54:21    751s] ### cal_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.99 [6]--
[03/23 17:54:21    751s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.01 [6]--
[03/23 17:54:21    751s] ### report_overcon starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #                 OverCon       OverCon       OverCon       OverCon          
[03/23 17:54:21    751s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/23 17:54:21    751s] #     Layer         (1-3)         (4-7)        (8-10)       (11-14)   OverCon  Flow/Cap
[03/23 17:54:21    751s] #  ----------------------------------------------------------------------------------------
[03/23 17:54:21    751s] #  M2          206(22.8%)     70(7.76%)     10(1.11%)     12(1.33%)   (33.0%)     0.92  
[03/23 17:54:21    751s] #  M3           91(12.7%)      4(0.56%)      0(0.00%)      1(0.14%)   (13.4%)     0.91  
[03/23 17:54:21    751s] #  M4           25(3.27%)      2(0.26%)      0(0.00%)      0(0.00%)   (3.53%)     0.80  
[03/23 17:54:21    751s] #  ----------------------------------------------------------------------------------------
[03/23 17:54:21    751s] #     Total    322(13.5%)     76(3.19%)     10(0.42%)     13(0.55%)   (17.7%)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 14
[03/23 17:54:21    751s] #  Overflow after GR: 4.03% H + 13.65% V
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.96 [6]--
[03/23 17:54:21    751s] ### cal_base_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_flow_edge starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.03 [6]--
[03/23 17:54:21    751s] ### cal_flow starts on Thu Mar 23 17:54:21 2023 with memory = 2732.14 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.99 [6]--
[03/23 17:54:21    751s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### generate_cong_map_content starts on Thu Mar 23 17:54:21 2023 with memory = 2732.14 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.90 [6]--
[03/23 17:54:21    751s] ### update starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #Complete Global Routing.
[03/23 17:54:21    751s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:54:21    751s] #Total wire length = 159899 um.
[03/23 17:54:21    751s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M2 = 78428 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M3 = 43831 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M4 = 37640 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:54:21    751s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:54:21    751s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:54:21    751s] #Total wire length on LAYER LM = 0 um.
[03/23 17:54:21    751s] #Total number of vias = 40604
[03/23 17:54:21    751s] #Total number of multi-cut vias = 2002 (  4.9%)
[03/23 17:54:21    751s] #Total number of single cut vias = 38602 ( 95.1%)
[03/23 17:54:21    751s] #Up-Via Summary (total 40604):
[03/23 17:54:21    751s] #                   single-cut          multi-cut      Total
[03/23 17:54:21    751s] #-----------------------------------------------------------
[03/23 17:54:21    751s] # M1              9606 ( 98.7%)       124 (  1.3%)       9730
[03/23 17:54:21    751s] # M2             16625 ( 94.9%)       893 (  5.1%)      17518
[03/23 17:54:21    751s] # M3             12371 ( 92.6%)       985 (  7.4%)      13356
[03/23 17:54:21    751s] #-----------------------------------------------------------
[03/23 17:54:21    751s] #                38602 ( 95.1%)      2002 (  4.9%)      40604 
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Total number of involved priority nets 4
[03/23 17:54:21    751s] #Maximum src to sink distance for priority net 278.4
[03/23 17:54:21    751s] #Average of max src_to_sink distance for priority net 185.7
[03/23 17:54:21    751s] #Average of ave src_to_sink distance for priority net 90.0
[03/23 17:54:21    751s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.62 [6]--
[03/23 17:54:21    751s] ### report_overcon starts on Thu Mar 23 17:54:21 2023 with memory = 2734.96 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### report_overcon starts on Thu Mar 23 17:54:21 2023 with memory = 2734.96 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] #Max overcon = 16 tracks.
[03/23 17:54:21    751s] #Total overcon = 18.65%.
[03/23 17:54:21    751s] #Worst layer Gcell overcon rate = 13.57%.
[03/23 17:54:21    751s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/23 17:54:21    751s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.12 [6]--
[03/23 17:54:21    751s] ### global_route design signature (280): route=1375766563 net_attr=1977469910
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Global routing statistics:
[03/23 17:54:21    751s] #Cpu time = 00:00:01
[03/23 17:54:21    751s] #Elapsed time = 00:00:00
[03/23 17:54:21    751s] #Increased memory = 0.50 (MB)
[03/23 17:54:21    751s] #Total memory = 2732.12 (MB)
[03/23 17:54:21    751s] #Peak memory = 3014.34 (MB)
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #Finished global routing on Thu Mar 23 17:54:21 2023
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] #
[03/23 17:54:21    751s] ### Time Record (Global Routing) is uninstalled.
[03/23 17:54:21    751s] ### Time Record (Data Preparation) is installed.
[03/23 17:54:21    751s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:54:21    751s] ### track-assign external-init starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### Time Record (Track Assignment) is installed.
[03/23 17:54:21    751s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:54:21    751s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.60 [6]--
[03/23 17:54:21    751s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### track-assign engine-init starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    751s] ### Time Record (Track Assignment) is installed.
[03/23 17:54:21    752s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.11 [6]--
[03/23 17:54:21    752s] ### track-assign core-engine starts on Thu Mar 23 17:54:21 2023 with memory = 2732.12 (MB), peak = 3014.34 (MB)
[03/23 17:54:21    752s] #Start Track Assignment.
[03/23 17:54:21    752s] #Done with 111 horizontal wires in 2 hboxes and 229 vertical wires in 1 hboxes.
[03/23 17:54:22    752s] #Done with 48 horizontal wires in 2 hboxes and 36 vertical wires in 1 hboxes.
[03/23 17:54:22    752s] #Complete Track Assignment.
[03/23 17:54:22    752s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:54:22    752s] #Total wire length = 159976 um.
[03/23 17:54:22    752s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M2 = 78543 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M3 = 43800 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M4 = 37632 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:54:22    752s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:54:22    752s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:54:22    752s] #Total wire length on LAYER LM = 0 um.
[03/23 17:54:22    752s] #Total number of vias = 40604
[03/23 17:54:22    752s] #Total number of multi-cut vias = 2002 (  4.9%)
[03/23 17:54:22    752s] #Total number of single cut vias = 38602 ( 95.1%)
[03/23 17:54:22    752s] #Up-Via Summary (total 40604):
[03/23 17:54:22    752s] #                   single-cut          multi-cut      Total
[03/23 17:54:22    752s] #-----------------------------------------------------------
[03/23 17:54:22    752s] # M1              9606 ( 98.7%)       124 (  1.3%)       9730
[03/23 17:54:22    752s] # M2             16625 ( 94.9%)       893 (  5.1%)      17518
[03/23 17:54:22    752s] # M3             12371 ( 92.6%)       985 (  7.4%)      13356
[03/23 17:54:22    752s] #-----------------------------------------------------------
[03/23 17:54:22    752s] #                38602 ( 95.1%)      2002 (  4.9%)      40604 
[03/23 17:54:22    752s] #
[03/23 17:54:22    752s] ### track_assign design signature (283): route=378011628
[03/23 17:54:22    752s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.7 GB, peak:2.9 GB --1.07 [6]--
[03/23 17:54:22    752s] ### Time Record (Track Assignment) is uninstalled.
[03/23 17:54:22    752s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2731.54 (MB), peak = 3014.34 (MB)
[03/23 17:54:22    752s] #
[03/23 17:54:22    752s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/23 17:54:22    752s] #Cpu time = 00:00:02
[03/23 17:54:22    752s] #Elapsed time = 00:00:01
[03/23 17:54:22    752s] #Increased memory = 8.39 (MB)
[03/23 17:54:22    752s] #Total memory = 2731.54 (MB)
[03/23 17:54:22    752s] #Peak memory = 3014.34 (MB)
[03/23 17:54:22    752s] #Using multithreading with 6 threads.
[03/23 17:54:22    752s] ### Time Record (Detail Routing) is installed.
[03/23 17:54:22    752s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:54:22    752s] #
[03/23 17:54:22    752s] #Start Detail Routing..
[03/23 17:54:22    752s] #start initial detail routing ...
[03/23 17:54:22    752s] ### Design has 0 dirty nets, 5151 dirty-areas)
[03/23 17:54:27    770s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[03/23 17:54:27    770s] #   number of violations = 3025
[03/23 17:54:27    770s] #
[03/23 17:54:27    770s] #    By Layer and Type :
[03/23 17:54:27    770s] #	         MetSpc    Short   CutSpc      Mar   Totals
[03/23 17:54:27    770s] #	M1            0        2        6        0        8
[03/23 17:54:27    770s] #	M2            0      566       36       24      626
[03/23 17:54:27    770s] #	M3            2     1348      160        2     1512
[03/23 17:54:27    770s] #	M4            0      879        0        0      879
[03/23 17:54:27    770s] #	Totals        2     2795      202       26     3025
[03/23 17:54:27    770s] #192 out of 2765 instances (6.9%) need to be verified(marked ipoed), dirty area = 5.7%.
[03/23 17:54:27    770s] #0.0% of the total area is being checked for drcs
[03/23 17:54:27    770s] #0.0% of the total area was checked
[03/23 17:54:27    770s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:27    770s] #   number of violations = 182
[03/23 17:54:27    770s] #
[03/23 17:54:27    770s] #    By Layer and Type :
[03/23 17:54:27    770s] #	          Short   CutSpc   Totals
[03/23 17:54:27    770s] #	M1            0        0        0
[03/23 17:54:27    770s] #	M2           20        0       20
[03/23 17:54:27    770s] #	M3           74       16       90
[03/23 17:54:27    770s] #	M4           72        0       72
[03/23 17:54:27    770s] #	Totals      166       16      182
[03/23 17:54:27    770s] #cpu time = 00:00:18, elapsed time = 00:00:06, memory = 2760.75 (MB), peak = 3014.34 (MB)
[03/23 17:54:28    770s] #start 1st optimization iteration ...
[03/23 17:54:42    817s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:42    817s] #   number of violations = 50
[03/23 17:54:42    817s] #
[03/23 17:54:42    817s] #    By Layer and Type :
[03/23 17:54:42    817s] #	          Short     Loop   Totals
[03/23 17:54:42    817s] #	M1            0        0        0
[03/23 17:54:42    817s] #	M2            0        0        0
[03/23 17:54:42    817s] #	M3           22        1       23
[03/23 17:54:42    817s] #	M4           27        0       27
[03/23 17:54:42    817s] #	Totals       49        1       50
[03/23 17:54:42    817s] #    number of process antenna violations = 104
[03/23 17:54:42    817s] #cpu time = 00:00:47, elapsed time = 00:00:15, memory = 2810.60 (MB), peak = 3014.34 (MB)
[03/23 17:54:43    818s] #start 2nd optimization iteration ...
[03/23 17:54:49    834s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:49    834s] #   number of violations = 27
[03/23 17:54:49    834s] #
[03/23 17:54:49    834s] #    By Layer and Type :
[03/23 17:54:49    834s] #	          Short   CutSpc   Totals
[03/23 17:54:49    834s] #	M1            0        0        0
[03/23 17:54:49    834s] #	M2            0        0        0
[03/23 17:54:49    834s] #	M3            8        2       10
[03/23 17:54:49    834s] #	M4           17        0       17
[03/23 17:54:49    834s] #	Totals       25        2       27
[03/23 17:54:49    834s] #    number of process antenna violations = 80
[03/23 17:54:49    834s] #cpu time = 00:00:17, elapsed time = 00:00:06, memory = 2807.40 (MB), peak = 3014.34 (MB)
[03/23 17:54:49    835s] #start 3rd optimization iteration ...
[03/23 17:54:53    845s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:53    845s] #   number of violations = 22
[03/23 17:54:53    845s] #
[03/23 17:54:53    845s] #    By Layer and Type :
[03/23 17:54:53    845s] #	          Short   Totals
[03/23 17:54:53    845s] #	M1            0        0
[03/23 17:54:53    845s] #	M2            0        0
[03/23 17:54:53    845s] #	M3            8        8
[03/23 17:54:53    845s] #	M4           14       14
[03/23 17:54:53    845s] #	Totals       22       22
[03/23 17:54:53    845s] #    number of process antenna violations = 86
[03/23 17:54:53    845s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2798.63 (MB), peak = 3014.34 (MB)
[03/23 17:54:53    845s] #start 4th optimization iteration ...
[03/23 17:54:57    855s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:57    855s] #   number of violations = 22
[03/23 17:54:57    855s] #
[03/23 17:54:57    855s] #    By Layer and Type :
[03/23 17:54:57    855s] #	          Short   Totals
[03/23 17:54:57    855s] #	M1            0        0
[03/23 17:54:57    855s] #	M2            0        0
[03/23 17:54:57    855s] #	M3            9        9
[03/23 17:54:57    855s] #	M4           13       13
[03/23 17:54:57    855s] #	Totals       22       22
[03/23 17:54:57    855s] #    number of process antenna violations = 86
[03/23 17:54:57    855s] #cpu time = 00:00:10, elapsed time = 00:00:04, memory = 2794.02 (MB), peak = 3014.34 (MB)
[03/23 17:54:57    855s] #start 5th optimization iteration ...
[03/23 17:54:59    861s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:54:59    861s] #   number of violations = 20
[03/23 17:54:59    861s] #
[03/23 17:54:59    861s] #    By Layer and Type :
[03/23 17:54:59    861s] #	          Short   CutSpc   Totals
[03/23 17:54:59    861s] #	M1            0        0        0
[03/23 17:54:59    861s] #	M2            0        1        1
[03/23 17:54:59    861s] #	M3            5        0        5
[03/23 17:54:59    861s] #	M4           14        0       14
[03/23 17:54:59    861s] #	Totals       19        1       20
[03/23 17:54:59    861s] #    number of process antenna violations = 84
[03/23 17:54:59    861s] #cpu time = 00:00:06, elapsed time = 00:00:02, memory = 2789.68 (MB), peak = 3014.34 (MB)
[03/23 17:54:59    861s] #start 6th optimization iteration ...
[03/23 17:55:07    873s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:07    873s] #   number of violations = 17
[03/23 17:55:07    873s] #
[03/23 17:55:07    873s] #    By Layer and Type :
[03/23 17:55:07    873s] #	          Short   Totals
[03/23 17:55:07    873s] #	M1            0        0
[03/23 17:55:07    873s] #	M2            3        3
[03/23 17:55:07    873s] #	M3            5        5
[03/23 17:55:07    873s] #	M4            9        9
[03/23 17:55:07    873s] #	Totals       17       17
[03/23 17:55:07    873s] #    number of process antenna violations = 82
[03/23 17:55:07    873s] #cpu time = 00:00:12, elapsed time = 00:00:08, memory = 2788.56 (MB), peak = 3014.34 (MB)
[03/23 17:55:07    873s] #start 7th optimization iteration ...
[03/23 17:55:13    881s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:13    881s] #   number of violations = 16
[03/23 17:55:13    881s] #
[03/23 17:55:13    881s] #    By Layer and Type :
[03/23 17:55:13    881s] #	          Short   Totals
[03/23 17:55:13    881s] #	M1            0        0
[03/23 17:55:13    881s] #	M2            1        1
[03/23 17:55:13    881s] #	M3            7        7
[03/23 17:55:13    881s] #	M4            8        8
[03/23 17:55:13    881s] #	Totals       16       16
[03/23 17:55:13    881s] #    number of process antenna violations = 80
[03/23 17:55:13    881s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 2784.68 (MB), peak = 3014.34 (MB)
[03/23 17:55:13    881s] #start 8th optimization iteration ...
[03/23 17:55:19    890s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:19    890s] #   number of violations = 18
[03/23 17:55:19    890s] #
[03/23 17:55:19    890s] #    By Layer and Type :
[03/23 17:55:19    890s] #	          Short   CutSpc   Totals
[03/23 17:55:19    890s] #	M1            0        0        0
[03/23 17:55:19    890s] #	M2            1        0        1
[03/23 17:55:19    890s] #	M3            6        1        7
[03/23 17:55:19    890s] #	M4           10        0       10
[03/23 17:55:19    890s] #	Totals       17        1       18
[03/23 17:55:19    890s] #    number of process antenna violations = 83
[03/23 17:55:19    890s] #cpu time = 00:00:09, elapsed time = 00:00:06, memory = 2784.43 (MB), peak = 3014.34 (MB)
[03/23 17:55:19    890s] #start 9th optimization iteration ...
[03/23 17:55:21    895s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:21    895s] #   number of violations = 17
[03/23 17:55:21    895s] #
[03/23 17:55:21    895s] #    By Layer and Type :
[03/23 17:55:21    895s] #	          Short   Totals
[03/23 17:55:21    895s] #	M1            0        0
[03/23 17:55:21    895s] #	M2            1        1
[03/23 17:55:21    895s] #	M3            6        6
[03/23 17:55:21    895s] #	M4           10       10
[03/23 17:55:21    895s] #	Totals       17       17
[03/23 17:55:21    895s] #    number of process antenna violations = 85
[03/23 17:55:21    895s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 2784.06 (MB), peak = 3014.34 (MB)
[03/23 17:55:21    896s] #start 10th optimization iteration ...
[03/23 17:55:24    900s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:24    900s] #   number of violations = 14
[03/23 17:55:24    900s] #
[03/23 17:55:24    900s] #    By Layer and Type :
[03/23 17:55:24    900s] #	          Short   Totals
[03/23 17:55:24    900s] #	M1            0        0
[03/23 17:55:24    900s] #	M2            1        1
[03/23 17:55:24    900s] #	M3            3        3
[03/23 17:55:24    900s] #	M4           10       10
[03/23 17:55:24    900s] #	Totals       14       14
[03/23 17:55:24    900s] #    number of process antenna violations = 85
[03/23 17:55:24    900s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2782.38 (MB), peak = 3014.34 (MB)
[03/23 17:55:24    900s] #start 11th optimization iteration ...
[03/23 17:55:32    911s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:32    911s] #   number of violations = 11
[03/23 17:55:32    911s] #
[03/23 17:55:32    911s] #    By Layer and Type :
[03/23 17:55:32    911s] #	          Short   Totals
[03/23 17:55:32    911s] #	M1            0        0
[03/23 17:55:32    911s] #	M2            1        1
[03/23 17:55:32    911s] #	M3            3        3
[03/23 17:55:32    911s] #	M4            7        7
[03/23 17:55:32    911s] #	Totals       11       11
[03/23 17:55:32    911s] #    number of process antenna violations = 86
[03/23 17:55:32    911s] #cpu time = 00:00:11, elapsed time = 00:00:08, memory = 2782.18 (MB), peak = 3014.34 (MB)
[03/23 17:55:32    911s] #start 12th optimization iteration ...
[03/23 17:55:39    925s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:39    925s] #   number of violations = 13
[03/23 17:55:39    925s] #
[03/23 17:55:39    925s] #    By Layer and Type :
[03/23 17:55:39    925s] #	          Short   Totals
[03/23 17:55:39    925s] #	M1            0        0
[03/23 17:55:39    925s] #	M2            1        1
[03/23 17:55:39    925s] #	M3            2        2
[03/23 17:55:39    925s] #	M4           10       10
[03/23 17:55:39    925s] #	Totals       13       13
[03/23 17:55:39    925s] #    number of process antenna violations = 86
[03/23 17:55:39    925s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2783.11 (MB), peak = 3014.34 (MB)
[03/23 17:55:39    925s] #start 13th optimization iteration ...
[03/23 17:55:47    939s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:47    939s] #   number of violations = 18
[03/23 17:55:47    939s] #
[03/23 17:55:47    939s] #    By Layer and Type :
[03/23 17:55:47    939s] #	          Short   Totals
[03/23 17:55:47    939s] #	M1            0        0
[03/23 17:55:47    939s] #	M2            0        0
[03/23 17:55:47    939s] #	M3            9        9
[03/23 17:55:47    939s] #	M4            9        9
[03/23 17:55:47    939s] #	Totals       18       18
[03/23 17:55:47    939s] #    number of process antenna violations = 85
[03/23 17:55:47    939s] #cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2805.23 (MB), peak = 3014.34 (MB)
[03/23 17:55:47    939s] #start 14th optimization iteration ...
[03/23 17:55:52    948s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:52    948s] #   number of violations = 13
[03/23 17:55:52    948s] #
[03/23 17:55:52    948s] #    By Layer and Type :
[03/23 17:55:52    948s] #	          Short   Totals
[03/23 17:55:52    948s] #	M1            0        0
[03/23 17:55:52    948s] #	M2            0        0
[03/23 17:55:52    948s] #	M3            4        4
[03/23 17:55:52    948s] #	M4            9        9
[03/23 17:55:52    948s] #	Totals       13       13
[03/23 17:55:52    948s] #    number of process antenna violations = 85
[03/23 17:55:52    948s] #cpu time = 00:00:08, elapsed time = 00:00:05, memory = 2805.34 (MB), peak = 3014.34 (MB)
[03/23 17:55:52    948s] #start 15th optimization iteration ...
[03/23 17:55:54    952s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:55:54    952s] #   number of violations = 11
[03/23 17:55:54    952s] #
[03/23 17:55:54    952s] #    By Layer and Type :
[03/23 17:55:54    952s] #	          Short   Totals
[03/23 17:55:54    952s] #	M1            0        0
[03/23 17:55:54    952s] #	M2            0        0
[03/23 17:55:54    952s] #	M3            3        3
[03/23 17:55:54    952s] #	M4            8        8
[03/23 17:55:54    952s] #	Totals       11       11
[03/23 17:55:54    952s] #    number of process antenna violations = 90
[03/23 17:55:54    952s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2798.45 (MB), peak = 3014.34 (MB)
[03/23 17:55:54    952s] #start 16th optimization iteration ...
[03/23 17:56:03    962s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:03    962s] #   number of violations = 13
[03/23 17:56:03    962s] #
[03/23 17:56:03    962s] #    By Layer and Type :
[03/23 17:56:03    962s] #	          Short   Totals
[03/23 17:56:03    962s] #	M1            0        0
[03/23 17:56:03    962s] #	M2            2        2
[03/23 17:56:03    962s] #	M3            2        2
[03/23 17:56:03    962s] #	M4            9        9
[03/23 17:56:03    962s] #	Totals       13       13
[03/23 17:56:03    962s] #cpu time = 00:00:10, elapsed time = 00:00:09, memory = 2791.99 (MB), peak = 3014.34 (MB)
[03/23 17:56:03    962s] #start 17th optimization iteration ...
[03/23 17:56:10    972s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:10    972s] #   number of violations = 8
[03/23 17:56:10    972s] #
[03/23 17:56:10    972s] #    By Layer and Type :
[03/23 17:56:10    972s] #	          Short   Totals
[03/23 17:56:10    972s] #	M1            0        0
[03/23 17:56:10    972s] #	M2            0        0
[03/23 17:56:10    972s] #	M3            2        2
[03/23 17:56:10    972s] #	M4            6        6
[03/23 17:56:10    972s] #	Totals        8        8
[03/23 17:56:10    972s] #cpu time = 00:00:10, elapsed time = 00:00:08, memory = 2785.20 (MB), peak = 3014.34 (MB)
[03/23 17:56:10    972s] #start 18th optimization iteration ...
[03/23 17:56:16    979s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:16    979s] #   number of violations = 4
[03/23 17:56:16    979s] #
[03/23 17:56:16    979s] #    By Layer and Type :
[03/23 17:56:16    979s] #	          Short   Totals
[03/23 17:56:16    979s] #	M1            0        0
[03/23 17:56:16    979s] #	M2            0        0
[03/23 17:56:16    979s] #	M3            2        2
[03/23 17:56:16    979s] #	M4            2        2
[03/23 17:56:16    979s] #	Totals        4        4
[03/23 17:56:16    979s] #cpu time = 00:00:07, elapsed time = 00:00:05, memory = 2782.04 (MB), peak = 3014.34 (MB)
[03/23 17:56:16    979s] #start 19th optimization iteration ...
[03/23 17:56:17    981s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:17    981s] #   number of violations = 2
[03/23 17:56:17    981s] #
[03/23 17:56:17    981s] #    By Layer and Type :
[03/23 17:56:17    981s] #	          Short   Totals
[03/23 17:56:17    981s] #	M1            0        0
[03/23 17:56:17    981s] #	M2            0        0
[03/23 17:56:17    981s] #	M3            1        1
[03/23 17:56:17    981s] #	M4            1        1
[03/23 17:56:17    981s] #	Totals        2        2
[03/23 17:56:17    981s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2781.27 (MB), peak = 3014.34 (MB)
[03/23 17:56:17    981s] #start 20th optimization iteration ...
[03/23 17:56:17    982s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:17    982s] #   number of violations = 2
[03/23 17:56:17    982s] #
[03/23 17:56:17    982s] #    By Layer and Type :
[03/23 17:56:17    982s] #	          Short   Totals
[03/23 17:56:17    982s] #	M1            0        0
[03/23 17:56:17    982s] #	M2            0        0
[03/23 17:56:17    982s] #	M3            1        1
[03/23 17:56:17    982s] #	M4            1        1
[03/23 17:56:17    982s] #	Totals        2        2
[03/23 17:56:17    982s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2779.74 (MB), peak = 3014.34 (MB)
[03/23 17:56:17    982s] #start 21th optimization iteration ...
[03/23 17:56:20    984s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:20    984s] #   number of violations = 1
[03/23 17:56:20    984s] #
[03/23 17:56:20    984s] #    By Layer and Type :
[03/23 17:56:20    984s] #	          Short   Totals
[03/23 17:56:20    984s] #	M1            0        0
[03/23 17:56:20    984s] #	M2            0        0
[03/23 17:56:20    984s] #	M3            0        0
[03/23 17:56:20    984s] #	M4            1        1
[03/23 17:56:20    984s] #	Totals        1        1
[03/23 17:56:20    984s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2778.12 (MB), peak = 3014.34 (MB)
[03/23 17:56:20    984s] #start 22th optimization iteration ...
[03/23 17:56:20    985s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:20    985s] #   number of violations = 1
[03/23 17:56:20    985s] #
[03/23 17:56:20    985s] #    By Layer and Type :
[03/23 17:56:20    985s] #	          Short   Totals
[03/23 17:56:20    985s] #	M1            0        0
[03/23 17:56:20    985s] #	M2            0        0
[03/23 17:56:20    985s] #	M3            0        0
[03/23 17:56:20    985s] #	M4            1        1
[03/23 17:56:20    985s] #	Totals        1        1
[03/23 17:56:20    985s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2778.05 (MB), peak = 3014.34 (MB)
[03/23 17:56:20    985s] #start 23th optimization iteration ...
[03/23 17:56:21    985s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:21    985s] #   number of violations = 1
[03/23 17:56:21    985s] #
[03/23 17:56:21    985s] #    By Layer and Type :
[03/23 17:56:21    985s] #	          Short   Totals
[03/23 17:56:21    985s] #	M1            0        0
[03/23 17:56:21    985s] #	M2            0        0
[03/23 17:56:21    985s] #	M3            0        0
[03/23 17:56:21    985s] #	M4            1        1
[03/23 17:56:21    985s] #	Totals        1        1
[03/23 17:56:21    985s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2778.00 (MB), peak = 3014.34 (MB)
[03/23 17:56:21    985s] #start 24th optimization iteration ...
[03/23 17:56:21    985s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:21    985s] #   number of violations = 2
[03/23 17:56:21    985s] #
[03/23 17:56:21    985s] #    By Layer and Type :
[03/23 17:56:21    985s] #	          Short   Totals
[03/23 17:56:21    985s] #	M1            0        0
[03/23 17:56:21    985s] #	M2            0        0
[03/23 17:56:21    985s] #	M3            0        0
[03/23 17:56:21    985s] #	M4            2        2
[03/23 17:56:21    985s] #	Totals        2        2
[03/23 17:56:21    985s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2778.17 (MB), peak = 3014.34 (MB)
[03/23 17:56:21    985s] #start 25th optimization iteration ...
[03/23 17:56:21    986s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:21    986s] #   number of violations = 1
[03/23 17:56:21    986s] #
[03/23 17:56:21    986s] #    By Layer and Type :
[03/23 17:56:21    986s] #	          Short   Totals
[03/23 17:56:21    986s] #	M1            0        0
[03/23 17:56:21    986s] #	M2            0        0
[03/23 17:56:21    986s] #	M3            0        0
[03/23 17:56:21    986s] #	M4            1        1
[03/23 17:56:21    986s] #	Totals        1        1
[03/23 17:56:21    986s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2777.78 (MB), peak = 3014.34 (MB)
[03/23 17:56:21    986s] #start 26th optimization iteration ...
[03/23 17:56:22    986s] ### Routing stats: routing = 100.00% dirty-area = 77.95%
[03/23 17:56:22    986s] #   number of violations = 0
[03/23 17:56:22    986s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2777.55 (MB), peak = 3014.34 (MB)
[03/23 17:56:22    986s] #Complete Detail Routing.
[03/23 17:56:22    986s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:56:22    986s] #Total wire length = 156609 um.
[03/23 17:56:22    986s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:56:22    986s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:56:22    986s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:56:22    986s] #Total wire length on LAYER LM = 0 um.
[03/23 17:56:22    986s] #Total number of vias = 43448
[03/23 17:56:22    986s] #Total number of multi-cut vias = 1492 (  3.4%)
[03/23 17:56:22    986s] #Total number of single cut vias = 41956 ( 96.6%)
[03/23 17:56:22    986s] #Up-Via Summary (total 43448):
[03/23 17:56:22    986s] #                   single-cut          multi-cut      Total
[03/23 17:56:22    986s] #-----------------------------------------------------------
[03/23 17:56:22    986s] # M1              9675 ( 98.8%)       119 (  1.2%)       9794
[03/23 17:56:22    986s] # M2             18198 ( 96.3%)       694 (  3.7%)      18892
[03/23 17:56:22    986s] # M3             14083 ( 95.4%)       679 (  4.6%)      14762
[03/23 17:56:22    986s] #-----------------------------------------------------------
[03/23 17:56:22    986s] #                41956 ( 96.6%)      1492 (  3.4%)      43448 
[03/23 17:56:22    986s] #
[03/23 17:56:22    986s] #Total number of DRC violations = 0
[03/23 17:56:22    986s] ### Time Record (Detail Routing) is uninstalled.
[03/23 17:56:22    986s] #Cpu time = 00:03:54
[03/23 17:56:22    986s] #Elapsed time = 00:02:00
[03/23 17:56:22    986s] #Increased memory = 46.01 (MB)
[03/23 17:56:22    986s] #Total memory = 2777.55 (MB)
[03/23 17:56:22    986s] #Peak memory = 3014.34 (MB)
[03/23 17:56:22    986s] ### Time Record (Antenna Fixing) is installed.
[03/23 17:56:22    986s] #
[03/23 17:56:22    986s] #start routing for process antenna violation fix ...
[03/23 17:56:22    986s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:56:22    986s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:56:22    987s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2777.75 (MB), peak = 3014.34 (MB)
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:56:22    987s] #Total wire length = 156609 um.
[03/23 17:56:22    987s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER LM = 0 um.
[03/23 17:56:22    987s] #Total number of vias = 43448
[03/23 17:56:22    987s] #Total number of multi-cut vias = 1492 (  3.4%)
[03/23 17:56:22    987s] #Total number of single cut vias = 41956 ( 96.6%)
[03/23 17:56:22    987s] #Up-Via Summary (total 43448):
[03/23 17:56:22    987s] #                   single-cut          multi-cut      Total
[03/23 17:56:22    987s] #-----------------------------------------------------------
[03/23 17:56:22    987s] # M1              9675 ( 98.8%)       119 (  1.2%)       9794
[03/23 17:56:22    987s] # M2             18198 ( 96.3%)       694 (  3.7%)      18892
[03/23 17:56:22    987s] # M3             14083 ( 95.4%)       679 (  4.6%)      14762
[03/23 17:56:22    987s] #-----------------------------------------------------------
[03/23 17:56:22    987s] #                41956 ( 96.6%)      1492 (  3.4%)      43448 
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #Total number of DRC violations = 0
[03/23 17:56:22    987s] #Total number of process antenna violations = 25
[03/23 17:56:22    987s] #Total number of net violated process antenna rule = 20
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] # start diode insertion for process antenna violation fix ...
[03/23 17:56:22    987s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:56:22    987s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2777.32 (MB), peak = 3014.34 (MB)
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:56:22    987s] #Total wire length = 156609 um.
[03/23 17:56:22    987s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:56:22    987s] #Total wire length on LAYER LM = 0 um.
[03/23 17:56:22    987s] #Total number of vias = 43448
[03/23 17:56:22    987s] #Total number of multi-cut vias = 1492 (  3.4%)
[03/23 17:56:22    987s] #Total number of single cut vias = 41956 ( 96.6%)
[03/23 17:56:22    987s] #Up-Via Summary (total 43448):
[03/23 17:56:22    987s] #                   single-cut          multi-cut      Total
[03/23 17:56:22    987s] #-----------------------------------------------------------
[03/23 17:56:22    987s] # M1              9675 ( 98.8%)       119 (  1.2%)       9794
[03/23 17:56:22    987s] # M2             18198 ( 96.3%)       694 (  3.7%)      18892
[03/23 17:56:22    987s] # M3             14083 ( 95.4%)       679 (  4.6%)      14762
[03/23 17:56:22    987s] #-----------------------------------------------------------
[03/23 17:56:22    987s] #                41956 ( 96.6%)      1492 (  3.4%)      43448 
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #Total number of DRC violations = 0
[03/23 17:56:22    987s] #Total number of process antenna violations = 25
[03/23 17:56:22    987s] #Total number of net violated process antenna rule = 20
[03/23 17:56:22    987s] #
[03/23 17:56:22    987s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:56:22    988s] #
[03/23 17:56:22    988s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:56:22    988s] #Total wire length = 156609 um.
[03/23 17:56:22    988s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:56:22    988s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:56:22    988s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:56:22    988s] #Total wire length on LAYER LM = 0 um.
[03/23 17:56:22    988s] #Total number of vias = 43448
[03/23 17:56:22    988s] #Total number of multi-cut vias = 1492 (  3.4%)
[03/23 17:56:22    988s] #Total number of single cut vias = 41956 ( 96.6%)
[03/23 17:56:22    988s] #Up-Via Summary (total 43448):
[03/23 17:56:22    988s] #                   single-cut          multi-cut      Total
[03/23 17:56:22    988s] #-----------------------------------------------------------
[03/23 17:56:22    988s] # M1              9675 ( 98.8%)       119 (  1.2%)       9794
[03/23 17:56:22    988s] # M2             18198 ( 96.3%)       694 (  3.7%)      18892
[03/23 17:56:22    988s] # M3             14083 ( 95.4%)       679 (  4.6%)      14762
[03/23 17:56:22    988s] #-----------------------------------------------------------
[03/23 17:56:22    988s] #                41956 ( 96.6%)      1492 (  3.4%)      43448 
[03/23 17:56:22    988s] #
[03/23 17:56:22    988s] #Total number of DRC violations = 0
[03/23 17:56:22    988s] #Total number of process antenna violations = 25
[03/23 17:56:22    988s] #Total number of net violated process antenna rule = 20
[03/23 17:56:22    988s] #
[03/23 17:56:22    988s] ### Time Record (Antenna Fixing) is uninstalled.
[03/23 17:56:22    988s] ### Time Record (Post Route Via Swapping) is installed.
[03/23 17:56:22    988s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:56:22    988s] #
[03/23 17:56:22    988s] #Start Post Route via swapping..
[03/23 17:56:22    988s] #99.89% of area are rerouted by ECO routing.
[03/23 17:56:23    990s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/23 17:56:23    990s] #   number of violations = 0
[03/23 17:56:23    990s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2776.38 (MB), peak = 3014.34 (MB)
[03/23 17:56:23    990s] #CELL_VIEW PE_top,init has 0 DRC violations
[03/23 17:56:23    990s] #Total number of DRC violations = 0
[03/23 17:56:23    990s] #Total number of process antenna violations = 25
[03/23 17:56:23    990s] #Total number of net violated process antenna rule = 20
[03/23 17:56:23    990s] #Post Route via swapping is done.
[03/23 17:56:23    990s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/23 17:56:23    990s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:56:23    990s] #Total wire length = 156609 um.
[03/23 17:56:23    990s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:56:23    990s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:56:23    990s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:56:23    990s] #Total wire length on LAYER LM = 0 um.
[03/23 17:56:23    990s] #Total number of vias = 43448
[03/23 17:56:23    990s] #Total number of multi-cut vias = 1932 (  4.4%)
[03/23 17:56:23    990s] #Total number of single cut vias = 41516 ( 95.6%)
[03/23 17:56:23    990s] #Up-Via Summary (total 43448):
[03/23 17:56:23    990s] #                   single-cut          multi-cut      Total
[03/23 17:56:23    990s] #-----------------------------------------------------------
[03/23 17:56:23    990s] # M1              9669 ( 98.7%)       125 (  1.3%)       9794
[03/23 17:56:23    990s] # M2             18052 ( 95.6%)       840 (  4.4%)      18892
[03/23 17:56:23    990s] # M3             13795 ( 93.4%)       967 (  6.6%)      14762
[03/23 17:56:23    990s] #-----------------------------------------------------------
[03/23 17:56:23    990s] #                41516 ( 95.6%)      1932 (  4.4%)      43448 
[03/23 17:56:23    990s] #
[03/23 17:56:23    990s] #detailRoute Statistics:
[03/23 17:56:23    990s] #Cpu time = 00:03:58
[03/23 17:56:23    990s] #Elapsed time = 00:02:01
[03/23 17:56:23    990s] #Increased memory = 44.84 (MB)
[03/23 17:56:23    990s] #Total memory = 2776.38 (MB)
[03/23 17:56:23    990s] #Peak memory = 3014.34 (MB)
[03/23 17:56:23    990s] #Skip updating routing design signature in db-snapshot flow
[03/23 17:56:23    990s] ### global_detail_route design signature (348): route=1836039005 flt_obj=0 vio=723549500 shield_wire=1
[03/23 17:56:23    990s] ### Time Record (DB Export) is installed.
[03/23 17:56:23    990s] ### export design design signature (349): route=1836039005 fixed_route=1741672387 flt_obj=0 vio=723549500 swire=282492057 shield_wire=1 net_attr=1872890173 dirty_area=0 del_dirty_area=0 cell=1467919467 placement=81485706 pin_access=1969460396 inst_pattern=1
[03/23 17:56:23    990s] #	no debugging net set
[03/23 17:56:23    990s] ### Time Record (DB Export) is uninstalled.
[03/23 17:56:23    990s] ### Time Record (Post Callback) is installed.
[03/23 17:56:23    990s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:56:23    990s] #
[03/23 17:56:23    990s] #globalDetailRoute statistics:
[03/23 17:56:23    990s] #Cpu time = 00:04:00
[03/23 17:56:23    990s] #Elapsed time = 00:02:03
[03/23 17:56:23    990s] #Increased memory = -167.99 (MB)
[03/23 17:56:23    990s] #Total memory = 2547.57 (MB)
[03/23 17:56:23    990s] #Peak memory = 3014.34 (MB)
[03/23 17:56:23    990s] #Number of warnings = 5
[03/23 17:56:23    990s] #Total number of warnings = 37
[03/23 17:56:23    990s] #Number of fails = 0
[03/23 17:56:23    990s] #Total number of fails = 0
[03/23 17:56:23    990s] #Complete globalDetailRoute on Thu Mar 23 17:56:23 2023
[03/23 17:56:23    990s] #
[03/23 17:56:23    990s] ### Time Record (globalDetailRoute) is uninstalled.
[03/23 17:56:23    990s] ### 
[03/23 17:56:23    990s] ###   Scalability Statistics
[03/23 17:56:23    990s] ### 
[03/23 17:56:23    990s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:56:23    990s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/23 17:56:23    990s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:56:23    990s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Global Routing                |        00:00:01|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/23 17:56:23    990s] ###   Detail Routing                |        00:03:54|        00:02:00|             1.9|
[03/23 17:56:23    990s] ###   Antenna Fixing                |        00:00:02|        00:00:00|             1.0|
[03/23 17:56:23    990s] ###   Post Route Via Swapping       |        00:00:02|        00:00:01|             1.0|
[03/23 17:56:23    990s] ###   Entire Command                |        00:04:00|        00:02:03|             2.0|
[03/23 17:56:23    990s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:56:23    990s] ### 
[03/23 17:56:23    990s] *** EcoRoute #2 [finish] (optDesign #3) : cpu/real = 0:04:00.1/0:02:02.7 (2.0), totSession cpu/real = 0:16:30.8/0:12:22.7 (1.3), mem = 3691.0M
[03/23 17:56:23    990s] 
[03/23 17:56:23    990s] =============================================================================================
[03/23 17:56:23    990s]  Step TAT Report : EcoRoute #2 / optDesign #3                                   21.14-s109_1
[03/23 17:56:23    990s] =============================================================================================
[03/23 17:56:23    990s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:23    990s] ---------------------------------------------------------------------------------------------
[03/23 17:56:23    990s] [ GlobalRoute            ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.5    1.5
[03/23 17:56:23    990s] [ DetailRoute            ]      1   0:02:00.2  (  97.9 % )     0:02:00.2 /  0:03:54.0    1.9
[03/23 17:56:23    990s] [ MISC                   ]          0:00:02.2  (   1.8 % )     0:00:02.2 /  0:00:05.5    2.5
[03/23 17:56:23    990s] ---------------------------------------------------------------------------------------------
[03/23 17:56:23    990s]  EcoRoute #2 TOTAL                  0:02:02.7  ( 100.0 % )     0:02:02.7 /  0:04:00.1    2.0
[03/23 17:56:23    990s] ---------------------------------------------------------------------------------------------
[03/23 17:56:23    990s] 
[03/23 17:56:23    990s] **optDesign ... cpu = 0:08:19, real = 0:03:47, mem = 2528.4M, totSessionCpu=0:16:31 **
[03/23 17:56:23    990s] New Signature Flow (restoreNanoRouteOptions) ....
[03/23 17:56:23    990s] **INFO: flowCheckPoint #8 PostEcoSummary
[03/23 17:56:23    990s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 17:56:23    990s] 
[03/23 17:56:23    990s] Trim Metal Layers:
[03/23 17:56:23    990s] LayerId::1 widthSet size::1
[03/23 17:56:23    990s] LayerId::2 widthSet size::1
[03/23 17:56:23    990s] LayerId::3 widthSet size::1
[03/23 17:56:23    990s] LayerId::4 widthSet size::1
[03/23 17:56:23    990s] LayerId::5 widthSet size::1
[03/23 17:56:23    990s] LayerId::6 widthSet size::1
[03/23 17:56:23    990s] LayerId::7 widthSet size::1
[03/23 17:56:23    990s] LayerId::8 widthSet size::1
[03/23 17:56:23    990s] eee: pegSigSF::1.070000
[03/23 17:56:23    990s] Initializing multi-corner resistance tables ...
[03/23 17:56:23    990s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:56:23    990s] eee: l::2 avDens::0.413766 usedTrk::2010.902836 availTrk::4860.000000 sigTrk::2010.902836
[03/23 17:56:23    990s] eee: l::3 avDens::0.281403 usedTrk::1367.618060 availTrk::4860.000000 sigTrk::1367.618060
[03/23 17:56:23    990s] eee: l::4 avDens::0.247428 usedTrk::1202.497779 availTrk::4860.000000 sigTrk::1202.497779
[03/23 17:56:23    990s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:56:23    990s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:56:23    990s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:56:23    990s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:56:23    990s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.369916 uaWl=1.000000 uaWlH=0.254771 aWlH=0.000000 lMod=0 pMax=0.869000 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 17:56:23    990s] ### Net info: total nets: 2834
[03/23 17:56:23    990s] ### Net info: dirty nets: 0
[03/23 17:56:23    990s] ### Net info: marked as disconnected nets: 0
[03/23 17:56:23    990s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:56:23    991s] #num needed restored net=0
[03/23 17:56:23    991s] #need_extraction net=0 (total=2834)
[03/23 17:56:23    991s] ### Net info: fully routed nets: 2832
[03/23 17:56:23    991s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:56:23    991s] ### Net info: unrouted nets: 0
[03/23 17:56:23    991s] ### Net info: re-extraction nets: 0
[03/23 17:56:23    991s] ### Net info: ignored nets: 0
[03/23 17:56:23    991s] ### Net info: skip routing nets: 0
[03/23 17:56:23    991s] ### import design signature (350): route=988461211 fixed_route=988461211 flt_obj=0 vio=711991368 swire=282492057 shield_wire=1 net_attr=1119734604 dirty_area=0 del_dirty_area=0 cell=1467919467 placement=81485706 pin_access=1969460396 inst_pattern=1
[03/23 17:56:23    991s] #Extract in post route mode
[03/23 17:56:23    991s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 17:56:23    991s] #Fast data preparation for tQuantus.
[03/23 17:56:23    991s] #Start routing data preparation on Thu Mar 23 17:56:23 2023
[03/23 17:56:23    991s] #
[03/23 17:56:23    991s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:56:23    991s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:56:23    991s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:56:23    991s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:56:23    991s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:56:23    991s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:56:23    991s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:56:23    991s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:56:23    991s] #Regenerating Ggrids automatically.
[03/23 17:56:23    991s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:56:23    991s] #Using automatically generated G-grids.
[03/23 17:56:23    991s] #Done routing data preparation.
[03/23 17:56:23    991s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2536.86 (MB), peak = 3014.34 (MB)
[03/23 17:56:23    991s] #Start routing data preparation on Thu Mar 23 17:56:23 2023
[03/23 17:56:23    991s] #
[03/23 17:56:23    991s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:56:23    991s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:56:23    991s] #Voltage range [0.000 - 1.200] has 2832 nets.
[03/23 17:56:23    991s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:56:23    991s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:56:23    991s] #Build and mark too close pins for the same net.
[03/23 17:56:23    991s] #Regenerating Ggrids automatically.
[03/23 17:56:23    991s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:56:23    991s] #Using automatically generated G-grids.
[03/23 17:56:23    991s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:56:23    991s] #Done routing data preparation.
[03/23 17:56:23    991s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2542.51 (MB), peak = 3014.34 (MB)
[03/23 17:56:23    991s] #
[03/23 17:56:23    991s] #Start tQuantus RC extraction...
[03/23 17:56:23    991s] #Start building rc corner(s)...
[03/23 17:56:23    991s] #Number of RC Corner = 1
[03/23 17:56:23    991s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:56:23    991s] #M1 -> M1 (1)
[03/23 17:56:23    991s] #M2 -> M2 (2)
[03/23 17:56:23    991s] #M3 -> M3 (3)
[03/23 17:56:23    991s] #M4 -> M4 (4)
[03/23 17:56:23    991s] #M5 -> M5 (5)
[03/23 17:56:23    991s] #M6 -> M6 (6)
[03/23 17:56:23    991s] #MQ -> MQ (7)
[03/23 17:56:23    991s] #LM -> LM (8)
[03/23 17:56:23    991s] #SADV-On
[03/23 17:56:23    991s] # Corner(s) : 
[03/23 17:56:23    991s] #rc-typ [25.00]
[03/23 17:56:24    991s] # Corner id: 0
[03/23 17:56:24    991s] # Layout Scale: 1.000000
[03/23 17:56:24    991s] # Has Metal Fill model: yes
[03/23 17:56:24    991s] # Temperature was set
[03/23 17:56:24    991s] # Temperature : 25.000000
[03/23 17:56:24    991s] # Ref. Temp   : 25.000000
[03/23 17:56:24    991s] #SADV-Off
[03/23 17:56:24    991s] #total pattern=120 [8, 324]
[03/23 17:56:24    991s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:56:24    991s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:56:24    991s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:56:24    991s] #number model r/c [1,1] [8,324] read
[03/23 17:56:24    991s] #0 rcmodel(s) requires rebuild
[03/23 17:56:24    991s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2543.32 (MB), peak = 3014.34 (MB)
[03/23 17:56:24    991s] #Start building rc corner(s)...
[03/23 17:56:24    991s] #Number of RC Corner = 1
[03/23 17:56:24    991s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:56:24    991s] #M1 -> M1 (1)
[03/23 17:56:24    991s] #M2 -> M2 (2)
[03/23 17:56:24    991s] #M3 -> M3 (3)
[03/23 17:56:24    991s] #M4 -> M4 (4)
[03/23 17:56:24    991s] #M5 -> M5 (5)
[03/23 17:56:24    991s] #M6 -> M6 (6)
[03/23 17:56:24    991s] #MQ -> MQ (7)
[03/23 17:56:24    991s] #LM -> LM (8)
[03/23 17:56:24    991s] #SADV-On
[03/23 17:56:24    991s] # Corner(s) : 
[03/23 17:56:24    991s] #rc-typ [25.00]
[03/23 17:56:25    992s] # Corner id: 0
[03/23 17:56:25    992s] # Layout Scale: 1.000000
[03/23 17:56:25    992s] # Has Metal Fill model: yes
[03/23 17:56:25    992s] # Temperature was set
[03/23 17:56:25    992s] # Temperature : 25.000000
[03/23 17:56:25    992s] # Ref. Temp   : 25.000000
[03/23 17:56:25    992s] #SADV-Off
[03/23 17:56:25    992s] #total pattern=120 [8, 324]
[03/23 17:56:25    992s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:56:25    992s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:56:25    992s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:56:25    992s] #number model r/c [1,1] [8,324] read
[03/23 17:56:25    992s] #0 rcmodel(s) requires rebuild
[03/23 17:56:25    992s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2542.99 (MB), peak = 3014.34 (MB)
[03/23 17:56:25    992s] #Finish check_net_pin_list step Enter extract
[03/23 17:56:25    992s] #Start init net ripin tree building
[03/23 17:56:25    992s] #Finish init net ripin tree building
[03/23 17:56:25    992s] #Cpu time = 00:00:00
[03/23 17:56:25    992s] #Elapsed time = 00:00:00
[03/23 17:56:25    992s] #Increased memory = 0.00 (MB)
[03/23 17:56:25    992s] #Total memory = 2542.99 (MB)
[03/23 17:56:25    992s] #Peak memory = 3014.34 (MB)
[03/23 17:56:25    992s] #Using multithreading with 6 threads.
[03/23 17:56:25    992s] #begin processing metal fill model file
[03/23 17:56:25    992s] #end processing metal fill model file
[03/23 17:56:25    992s] #Length limit = 200 pitches
[03/23 17:56:25    992s] #opt mode = 2
[03/23 17:56:25    992s] #Finish check_net_pin_list step Fix net pin list
[03/23 17:56:25    992s] #Start generate extraction boxes.
[03/23 17:56:25    992s] #
[03/23 17:56:25    992s] #Extract using 30 x 30 Hboxes
[03/23 17:56:25    992s] #3x3 initial hboxes
[03/23 17:56:25    992s] #Use area based hbox pruning.
[03/23 17:56:25    992s] #0/0 hboxes pruned.
[03/23 17:56:25    992s] #Complete generating extraction boxes.
[03/23 17:56:25    992s] #Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 17:56:25    992s] #Process 0 special clock nets for rc extraction
[03/23 17:56:25    992s] #Total 2832 nets were built. 1069 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 17:56:26    994s] #Run Statistics for Extraction:
[03/23 17:56:26    994s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 17:56:26    994s] #   Increased memory =    13.34 (MB), total memory =  2556.97 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:26    994s] #Register nets and terms for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d
[03/23 17:56:26    994s] #Finish registering nets and terms for rcdb.
[03/23 17:56:26    994s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2549.12 (MB), peak = 3014.34 (MB)
[03/23 17:56:26    994s] #RC Statistics: 15635 Res, 8663 Ground Cap, 21225 XCap (Edge to Edge)
[03/23 17:56:26    994s] #RC V/H edge ratio: 0.06, Avg V/H Edge Length: 1130.37 (5910), Avg L-Edge Length: 15598.94 (7016)
[03/23 17:56:26    994s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d.
[03/23 17:56:26    994s] #Start writing RC data.
[03/23 17:56:26    994s] #Finish writing RC data
[03/23 17:56:26    994s] #Finish writing rcdb with 18467 nodes, 15635 edges, and 59952 xcaps
[03/23 17:56:26    994s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2545.71 (MB), peak = 3014.34 (MB)
[03/23 17:56:26    994s] Restoring parasitic data from file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d' ...
[03/23 17:56:26    994s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d' for reading (mem: 3740.773M)
[03/23 17:56:26    994s] Reading RCDB with compressed RC data.
[03/23 17:56:26    994s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d' for content verification (mem: 3740.773M)
[03/23 17:56:26    994s] Reading RCDB with compressed RC data.
[03/23 17:56:26    994s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d': 0 access done (mem: 3740.773M)
[03/23 17:56:26    994s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d': 0 access done (mem: 3740.773M)
[03/23 17:56:26    994s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3740.773M)
[03/23 17:56:26    994s] Following multi-corner parasitics specified:
[03/23 17:56:26    994s] 	/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d (rcdb)
[03/23 17:56:26    994s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d' for reading (mem: 3740.773M)
[03/23 17:56:26    994s] Reading RCDB with compressed RC data.
[03/23 17:56:26    994s] 		Cell PE_top has rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d specified
[03/23 17:56:26    994s] Cell PE_top, hinst 
[03/23 17:56:26    994s] processing rcdb (/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 17:56:26    994s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_dj02WH.rcdb.d': 0 access done (mem: 3756.773M)
[03/23 17:56:26    994s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3740.773M)
[03/23 17:56:26    994s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3740.773M)
[03/23 17:56:26    994s] Reading RCDB with compressed RC data.
[03/23 17:56:27    995s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3740.773M)
[03/23 17:56:27    995s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3740.773M)
[03/23 17:56:27    995s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3740.773M)
[03/23 17:56:27    995s] #
[03/23 17:56:27    995s] #Restore RCDB.
[03/23 17:56:27    995s] #
[03/23 17:56:27    995s] #Complete tQuantus RC extraction.
[03/23 17:56:27    995s] #Cpu time = 00:00:04
[03/23 17:56:27    995s] #Elapsed time = 00:00:03
[03/23 17:56:27    995s] #Increased memory = 3.21 (MB)
[03/23 17:56:27    995s] #Total memory = 2545.72 (MB)
[03/23 17:56:27    995s] #Peak memory = 3014.34 (MB)
[03/23 17:56:27    995s] #
[03/23 17:56:27    995s] #1069 inserted nodes are removed
[03/23 17:56:27    995s] ### export design design signature (352): route=1750725818 fixed_route=1750725818 flt_obj=0 vio=711991368 swire=282492057 shield_wire=1 net_attr=534648381 dirty_area=0 del_dirty_area=0 cell=1467919467 placement=81485706 pin_access=1969460396 inst_pattern=1
[03/23 17:56:27    995s] #	no debugging net set
[03/23 17:56:27    995s] #Start Inst Signature in MT(0)
[03/23 17:56:27    995s] #Start Net Signature in MT(24646513)
[03/23 17:56:27    995s] #Calculate SNet Signature in MT (28470166)
[03/23 17:56:27    995s] #Run time and memory report for RC extraction:
[03/23 17:56:27    995s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 17:56:27    995s] #Run Statistics for snet signature:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.91/6, scale score = 0.15.
[03/23 17:56:27    995s] #    Increased memory =    -0.02 (MB), total memory =  2532.47 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] #Run Statistics for Net Final Signature:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:56:27    995s] #   Increased memory =     0.00 (MB), total memory =  2532.49 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] #Run Statistics for Net launch:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.38/6, scale score = 0.90.
[03/23 17:56:27    995s] #    Increased memory =     0.02 (MB), total memory =  2532.49 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] #Run Statistics for Net init_dbsNet_slist:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:56:27    995s] #   Increased memory =     0.00 (MB), total memory =  2532.47 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] #Run Statistics for net signature:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.76/6, scale score = 0.63.
[03/23 17:56:27    995s] #    Increased memory =     0.02 (MB), total memory =  2532.49 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] #Run Statistics for inst signature:
[03/23 17:56:27    995s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.67/6, scale score = 0.28.
[03/23 17:56:27    995s] #    Increased memory =    -0.38 (MB), total memory =  2532.47 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:27    995s] Starting delay calculation for Setup views
[03/23 17:56:27    995s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:56:27    995s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:56:27    995s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:56:27    995s] #################################################################################
[03/23 17:56:27    995s] # Design Stage: PostRoute
[03/23 17:56:27    995s] # Design Name: PE_top
[03/23 17:56:27    995s] # Design Mode: 130nm
[03/23 17:56:27    995s] # Analysis Mode: MMMC OCV 
[03/23 17:56:27    995s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:56:27    995s] # Signoff Settings: SI On 
[03/23 17:56:27    995s] #################################################################################
[03/23 17:56:27    995s] Topological Sorting (REAL = 0:00:00.0, MEM = 3693.4M, InitMEM = 3693.4M)
[03/23 17:56:27    995s] Setting infinite Tws ...
[03/23 17:56:27    995s] First Iteration Infinite Tw... 
[03/23 17:56:27    995s] Calculate early delays in OCV mode...
[03/23 17:56:27    995s] Calculate late delays in OCV mode...
[03/23 17:56:27    995s] Start delay calculation (fullDC) (6 T). (MEM=3693.38)
[03/23 17:56:27    995s] End AAE Lib Interpolated Model. (MEM=3704.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:27    995s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3704.984M)
[03/23 17:56:27    995s] Reading RCDB with compressed RC data.
[03/23 17:56:27    995s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3705.0M)
[03/23 17:56:27    995s] AAE_INFO: 6 threads acquired from CTE.
[03/23 17:56:28    996s] Total number of fetched objects 2832
[03/23 17:56:28    996s] AAE_INFO-618: Total number of nets in the design is 2834,  100.0 percent of the nets selected for SI analysis
[03/23 17:56:28    996s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:28    996s] End delay calculation. (MEM=3956.08 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 17:56:28    996s] End delay calculation (fullDC). (MEM=3956.08 CPU=0:00:01.1 REAL=0:00:01.0)
[03/23 17:56:28    996s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 3956.1M) ***
[03/23 17:56:28    997s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3948.1M)
[03/23 17:56:28    997s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:56:28    997s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3948.1M)
[03/23 17:56:28    997s] Starting SI iteration 2
[03/23 17:56:28    997s] Calculate early delays in OCV mode...
[03/23 17:56:28    997s] Calculate late delays in OCV mode...
[03/23 17:56:28    997s] Start delay calculation (fullDC) (6 T). (MEM=3792.23)
[03/23 17:56:28    997s] End AAE Lib Interpolated Model. (MEM=3792.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:28    997s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:56:28    997s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:56:28    997s] Total number of fetched objects 2832
[03/23 17:56:28    997s] AAE_INFO-618: Total number of nets in the design is 2834,  18.3 percent of the nets selected for SI analysis
[03/23 17:56:28    997s] End delay calculation. (MEM=4048.39 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:56:28    997s] End delay calculation (fullDC). (MEM=4048.39 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:56:28    997s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4048.4M) ***
[03/23 17:56:28    998s] *** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:16:38 mem=4054.4M)
[03/23 17:56:28    998s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4063.9M, EPOCH TIME: 1679608588.604627
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] 
[03/23 17:56:28    998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:28    998s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4095.9M, EPOCH TIME: 1679608588.621530
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] 
------------------------------------------------------------------
     Post-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.736  | -3.736  | -0.329  |
|           TNS (ns):| -52.570 | -51.993 | -0.585  |
|    Violating Paths:|   63    |   62    |    2    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.224   |      8 (8)       |
|   max_tran     |     10 (23)      |   -2.277   |     10 (23)      |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4094.5M, EPOCH TIME: 1679608588.721644
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] 
[03/23 17:56:28    998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:28    998s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4095.9M, EPOCH TIME: 1679608588.741888
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] Density: 73.782%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:08:26, real = 0:03:52, mem = 2746.4M, totSessionCpu=0:16:38 **
[03/23 17:56:28    998s] **INFO: flowCheckPoint #9 OptimizationRecovery
[03/23 17:56:28    998s] Running LEF-safe VT swap in recovery
[03/23 17:56:28    998s] VT info 8.01024641873 5
[03/23 17:56:28    998s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/23 17:56:28    998s] Finish postRoute recovery in postEcoRoute mode (cpu=0:04:56, real=0:02:23, mem=3831.39M, totSessionCpu=0:16:38).
[03/23 17:56:28    998s] **optDesign ... cpu = 0:08:26, real = 0:03:52, mem = 2744.3M, totSessionCpu=0:16:38 **
[03/23 17:56:28    998s] 
[03/23 17:56:28    998s] Latch borrow mode reset to max_borrow
[03/23 17:56:28    998s] **INFO: flowCheckPoint #10 FinalSummary
[03/23 17:56:28    998s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/23 17:56:28    998s] **optDesign ... cpu = 0:08:27, real = 0:03:52, mem = 2742.2M, totSessionCpu=0:16:39 **
[03/23 17:56:28    998s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3791.4M, EPOCH TIME: 1679608588.922871
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:28    998s] 
[03/23 17:56:28    998s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:28    998s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:3823.4M, EPOCH TIME: 1679608588.944166
[03/23 17:56:28    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:28    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.736  | -3.736  | -0.329  |
|           TNS (ns):| -52.570 | -51.993 | -0.585  |
|    Violating Paths:|   63    |   62    |    2    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.224   |      8 (8)       |
|   max_tran     |     10 (23)      |   -2.277   |     10 (23)      |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3830.1M, EPOCH TIME: 1679608591.620637
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:31    999s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3831.5M, EPOCH TIME: 1679608591.640980
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] Density: 73.782%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3831.5M, EPOCH TIME: 1679608591.649893
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:31    999s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:3831.5M, EPOCH TIME: 1679608591.669753
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] **optDesign ... cpu = 0:08:27, real = 0:03:55, mem = 2744.6M, totSessionCpu=0:16:39 **
[03/23 17:56:31    999s]  ReSet Options after AAE Based Opt flow 
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:31    999s] Deleting Lib Analyzer.
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:31    999s] *** Finished optDesign ***
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:27 real=  0:03:55)
[03/23 17:56:31    999s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:31    999s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:08.6 real=0:00:07.4)
[03/23 17:56:31    999s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:03.7 real=0:00:01.7)
[03/23 17:56:31    999s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:31    999s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:02.3 real=0:00:01.6)
[03/23 17:56:31    999s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:08.2 real=0:00:03.0)
[03/23 17:56:31    999s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:42.9 real=0:00:17.1)
[03/23 17:56:31    999s] 	OPT_RUNTIME:   RouterDirectives (count =  2): (cpu=0:00:00.9 real=0:00:00.8)
[03/23 17:56:31    999s] 	OPT_RUNTIME:           ecoRoute (count =  2): (cpu=  0:06:29 real=  0:03:04)
[03/23 17:56:31    999s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.9 real=0:00:01.3)
[03/23 17:56:31    999s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:31    999s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:47.7 real=0:00:15.1)
[03/23 17:56:31    999s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:31    999s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/23 17:56:31    999s] Info: Destroy the CCOpt slew target map.
[03/23 17:56:31    999s] clean pInstBBox. size 0
[03/23 17:56:31    999s] All LLGs are deleted
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3823.5M, EPOCH TIME: 1679608591.758916
[03/23 17:56:31    999s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3823.5M, EPOCH TIME: 1679608591.759053
[03/23 17:56:31    999s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:56:31    999s] *** optDesign #3 [finish] : cpu/real = 0:08:27.4/0:03:55.1 (2.2), totSession cpu/real = 0:16:39.5/0:12:31.0 (1.3), mem = 3823.5M
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] =============================================================================================
[03/23 17:56:31    999s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[03/23 17:56:31    999s] =============================================================================================
[03/23 17:56:31    999s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:31    999s] ---------------------------------------------------------------------------------------------
[03/23 17:56:31    999s] [ InitOpt                ]      1   0:00:00.4  (   0.2 % )     0:00:00.5 /  0:00:00.6    1.4
[03/23 17:56:31    999s] [ WnsOpt                 ]      2   0:00:27.9  (  11.9 % )     0:00:27.9 /  0:01:24.1    3.0
[03/23 17:56:31    999s] [ TnsOpt                 ]      1   0:00:01.1  (   0.5 % )     0:00:01.1 /  0:00:01.3    1.1
[03/23 17:56:31    999s] [ HardenOpt              ]      1   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:01.0    1.5
[03/23 17:56:31    999s] [ DrvOpt                 ]      3   0:00:04.4  (   1.9 % )     0:00:04.4 /  0:00:10.9    2.5
[03/23 17:56:31    999s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:31    999s] [ LayerAssignment        ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    0.9
[03/23 17:56:31    999s] [ OptSummaryReport       ]      7   0:00:00.5  (   0.2 % )     0:00:03.6 /  0:00:02.0    0.5
[03/23 17:56:31    999s] [ DrvReport              ]     13   0:00:02.8  (   1.2 % )     0:00:02.8 /  0:00:00.9    0.3
[03/23 17:56:31    999s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[03/23 17:56:31    999s] [ CheckPlace             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.4
[03/23 17:56:31    999s] [ RefinePlace            ]      3   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.9    1.4
[03/23 17:56:31    999s] [ ClockDrv               ]      1   0:00:01.5  (   0.6 % )     0:00:01.5 /  0:00:02.2    1.4
[03/23 17:56:31    999s] [ EcoRoute               ]      2   0:02:58.4  (  75.9 % )     0:02:58.4 /  0:06:20.8    2.1
[03/23 17:56:31    999s] [ ExtractRC              ]      3   0:00:11.4  (   4.9 % )     0:00:11.4 /  0:00:13.2    1.2
[03/23 17:56:31    999s] [ TimingUpdate           ]     24   0:00:02.3  (   1.0 % )     0:00:03.9 /  0:00:09.3    2.4
[03/23 17:56:31    999s] [ FullDelayCalc          ]      6   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:05.6    3.5
[03/23 17:56:31    999s] [ TimingReport           ]      7   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.1
[03/23 17:56:31    999s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/23 17:56:31    999s] [ MISC                   ]          0:00:00.6  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.1
[03/23 17:56:31    999s] ---------------------------------------------------------------------------------------------
[03/23 17:56:31    999s]  optDesign #3 TOTAL                 0:03:55.1  ( 100.0 % )     0:03:55.1 /  0:08:27.4    2.2
[03/23 17:56:31    999s] ---------------------------------------------------------------------------------------------
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 17:56:31    999s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2736.1M, totSessionCpu=0:16:39 **
[03/23 17:56:31    999s] *** optDesign #4 [begin] : totSession cpu/real = 0:16:39.5/0:12:31.0 (1.3), mem = 3819.5M
[03/23 17:56:31    999s] Info: 6 threads available for lower-level modules during optimization.
[03/23 17:56:31    999s] GigaOpt running with 6 threads.
[03/23 17:56:31    999s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:39.5/0:12:31.0 (1.3), mem = 3819.5M
[03/23 17:56:31    999s] **INFO: User settings:
[03/23 17:56:31    999s] setNanoRouteMode -drouteAntennaFactor                           1
[03/23 17:56:31    999s] setNanoRouteMode -drouteAutoStop                                false
[03/23 17:56:31    999s] setNanoRouteMode -drouteFixAntenna                              true
[03/23 17:56:31    999s] setNanoRouteMode -drouteOnGridOnly                              none
[03/23 17:56:31    999s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/23 17:56:31    999s] setNanoRouteMode -drouteStartIteration                          0
[03/23 17:56:31    999s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/23 17:56:31    999s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/23 17:56:31    999s] setNanoRouteMode -extractDesignSignature                        75380961
[03/23 17:56:31    999s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/23 17:56:31    999s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/23 17:56:31    999s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/23 17:56:31    999s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/23 17:56:31    999s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/23 17:56:31    999s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/23 17:56:31    999s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/23 17:56:31    999s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/23 17:56:31    999s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/23 17:56:31    999s] setNanoRouteMode -routeSiEffort                                 max
[03/23 17:56:31    999s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/23 17:56:31    999s] setNanoRouteMode -routeWithSiDriven                             true
[03/23 17:56:31    999s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/23 17:56:31    999s] setNanoRouteMode -routeWithTimingDriven                         true
[03/23 17:56:31    999s] setNanoRouteMode -routeWithViaInPin                             true
[03/23 17:56:31    999s] setNanoRouteMode -timingEngine                                  .timing_file_111707.tif.gz
[03/23 17:56:31    999s] setDesignMode -process                                          130
[03/23 17:56:31    999s] setExtractRCMode -coupled                                       true
[03/23 17:56:31    999s] setExtractRCMode -coupling_c_th                                 0.4
[03/23 17:56:31    999s] setExtractRCMode -effortLevel                                   medium
[03/23 17:56:31    999s] setExtractRCMode -engine                                        postRoute
[03/23 17:56:31    999s] setExtractRCMode -noCleanRCDB                                   true
[03/23 17:56:31    999s] setExtractRCMode -nrNetInMemory                                 100000
[03/23 17:56:31    999s] setExtractRCMode -relative_c_th                                 1
[03/23 17:56:31    999s] setExtractRCMode -total_c_th                                    0
[03/23 17:56:31    999s] setDelayCalMode -enable_high_fanout                             true
[03/23 17:56:31    999s] setDelayCalMode -engine                                         aae
[03/23 17:56:31    999s] setDelayCalMode -ignoreNetLoad                                  false
[03/23 17:56:31    999s] setDelayCalMode -reportOutBound                                 true
[03/23 17:56:31    999s] setDelayCalMode -SIAware                                        true
[03/23 17:56:31    999s] setDelayCalMode -socv_accuracy_mode                             low
[03/23 17:56:31    999s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/23 17:56:31    999s] setOptMode -addInst                                             true
[03/23 17:56:31    999s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/23 17:56:31    999s] setOptMode -allEndPoints                                        true
[03/23 17:56:31    999s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/23 17:56:31    999s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/23 17:56:31    999s] setOptMode -deleteInst                                          true
[03/23 17:56:31    999s] setOptMode -drcMargin                                           0.1
[03/23 17:56:31    999s] setOptMode -effort                                              high
[03/23 17:56:31    999s] setOptMode -fixDrc                                              true
[03/23 17:56:31    999s] setOptMode -fixFanoutLoad                                       true
[03/23 17:56:31    999s] setOptMode -holdTargetSlack                                     0.05
[03/23 17:56:31    999s] setOptMode -maxLength                                           1000
[03/23 17:56:31    999s] setOptMode -optimizeFF                                          true
[03/23 17:56:31    999s] setOptMode -preserveAllSequential                               false
[03/23 17:56:31    999s] setOptMode -restruct                                            false
[03/23 17:56:31    999s] setOptMode -setupTargetSlack                                    0.05
[03/23 17:56:31    999s] setOptMode -usefulSkew                                          false
[03/23 17:56:31    999s] setOptMode -usefulSkewCTS                                       true
[03/23 17:56:31    999s] setSIMode -separate_delta_delay_on_data                         true
[03/23 17:56:31    999s] setPlaceMode -place_global_max_density                          0.8
[03/23 17:56:31    999s] setPlaceMode -timingDriven                                      true
[03/23 17:56:31    999s] setAnalysisMode -analysisType                                   onChipVariation
[03/23 17:56:31    999s] setAnalysisMode -checkType                                      setup
[03/23 17:56:31    999s] setAnalysisMode -clkSrcPath                                     true
[03/23 17:56:31    999s] setAnalysisMode -clockPropagation                               sdcControl
[03/23 17:56:31    999s] setAnalysisMode -cppr                                           both
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:31    999s] Summary for sequential cells identification: 
[03/23 17:56:31    999s]   Identified SBFF number: 112
[03/23 17:56:31    999s]   Identified MBFF number: 0
[03/23 17:56:31    999s]   Identified SB Latch number: 0
[03/23 17:56:31    999s]   Identified MB Latch number: 0
[03/23 17:56:31    999s]   Not identified SBFF number: 8
[03/23 17:56:31    999s]   Not identified MBFF number: 0
[03/23 17:56:31    999s]   Not identified SB Latch number: 0
[03/23 17:56:31    999s]   Not identified MB Latch number: 0
[03/23 17:56:31    999s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:31    999s]  Visiting view : setupAnalysis
[03/23 17:56:31    999s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:31    999s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:31    999s]  Visiting view : holdAnalysis
[03/23 17:56:31    999s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:31    999s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:31    999s] TLC MultiMap info (StdDelay):
[03/23 17:56:31    999s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:31    999s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:31    999s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:31    999s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:31    999s]  Setting StdDelay to: 22.7ps
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:31    999s] Need call spDPlaceInit before registerPrioInstLoc.
[03/23 17:56:31    999s] OPERPROF: Starting DPlace-Init at level 1, MEM:3823.5M, EPOCH TIME: 1679608591.829645
[03/23 17:56:31    999s] Processing tracks to init pin-track alignment.
[03/23 17:56:31    999s] z: 2, totalTracks: 1
[03/23 17:56:31    999s] z: 4, totalTracks: 1
[03/23 17:56:31    999s] z: 6, totalTracks: 1
[03/23 17:56:31    999s] z: 8, totalTracks: 1
[03/23 17:56:31    999s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:56:31    999s] All LLGs are deleted
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3823.5M, EPOCH TIME: 1679608591.834011
[03/23 17:56:31    999s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3823.5M, EPOCH TIME: 1679608591.834231
[03/23 17:56:31    999s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3823.5M, EPOCH TIME: 1679608591.834942
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3887.5M, EPOCH TIME: 1679608591.837453
[03/23 17:56:31    999s] Max number of tech site patterns supported in site array is 256.
[03/23 17:56:31    999s] Core basic site is IBM13SITE
[03/23 17:56:31    999s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3887.5M, EPOCH TIME: 1679608591.848841
[03/23 17:56:31    999s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:56:31    999s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:56:31    999s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:3919.5M, EPOCH TIME: 1679608591.854471
[03/23 17:56:31    999s] Fast DP-INIT is on for default
[03/23 17:56:31    999s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:56:31    999s] Atter site array init, number of instance map data is 0.
[03/23 17:56:31    999s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:3919.5M, EPOCH TIME: 1679608591.856193
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:31    999s] OPERPROF:     Starting CMU at level 3, MEM:3919.5M, EPOCH TIME: 1679608591.856959
[03/23 17:56:31    999s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.005, MEM:3919.5M, EPOCH TIME: 1679608591.861860
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] Bad Lib Cell Checking (CMU) is done! (0)
[03/23 17:56:31    999s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.028, MEM:3823.5M, EPOCH TIME: 1679608591.862955
[03/23 17:56:31    999s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3823.5M, EPOCH TIME: 1679608591.863045
[03/23 17:56:31    999s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3823.5M, EPOCH TIME: 1679608591.865600
[03/23 17:56:31    999s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3823.5MB).
[03/23 17:56:31    999s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.044, REAL:0.038, MEM:3823.5M, EPOCH TIME: 1679608591.867399
[03/23 17:56:31    999s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3823.5M, EPOCH TIME: 1679608591.867535
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:31    999s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.021, REAL:0.015, MEM:3819.5M, EPOCH TIME: 1679608591.882662
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] Creating Lib Analyzer ...
[03/23 17:56:31    999s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:56:31    999s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:56:31    999s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:56:31    999s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:56:31    999s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:56:31    999s] 
[03/23 17:56:31    999s] {RT rc-typ 0 4 4 0}
[03/23 17:56:32   1000s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:40 mem=3825.6M
[03/23 17:56:32   1000s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:40 mem=3825.6M
[03/23 17:56:32   1000s] Creating Lib Analyzer, finished. 
[03/23 17:56:32   1000s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2745.6M, totSessionCpu=0:16:40 **
[03/23 17:56:32   1000s] Existing Dirty Nets : 0
[03/23 17:56:32   1000s] New Signature Flow (optDesignCheckOptions) ....
[03/23 17:56:32   1000s] #Taking db snapshot
[03/23 17:56:32   1000s] #Taking db snapshot ... done
[03/23 17:56:32   1000s] OPERPROF: Starting checkPlace at level 1, MEM:3825.6M, EPOCH TIME: 1679608592.489816
[03/23 17:56:32   1000s] Processing tracks to init pin-track alignment.
[03/23 17:56:32   1000s] z: 2, totalTracks: 1
[03/23 17:56:32   1000s] z: 4, totalTracks: 1
[03/23 17:56:32   1000s] z: 6, totalTracks: 1
[03/23 17:56:32   1000s] z: 8, totalTracks: 1
[03/23 17:56:32   1000s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:56:32   1000s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3825.6M, EPOCH TIME: 1679608592.492243
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:32   1000s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3825.6M, EPOCH TIME: 1679608592.512944
[03/23 17:56:32   1000s] Begin checking placement ... (start mem=3825.6M, init mem=3825.6M)
[03/23 17:56:32   1000s] Begin checking exclusive groups violation ...
[03/23 17:56:32   1000s] There are 0 groups to check, max #box is 0, total #box is 0
[03/23 17:56:32   1000s] Finished checking exclusive groups violations. Found 0 Vio.
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] Running CheckPlace using 6 threads!...
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] ...checkPlace MT is done!
[03/23 17:56:32   1000s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3825.6M, EPOCH TIME: 1679608592.532338
[03/23 17:56:32   1000s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3825.6M, EPOCH TIME: 1679608592.533527
[03/23 17:56:32   1000s] *info: Placed = 2765           (Fixed = 19)
[03/23 17:56:32   1000s] *info: Unplaced = 0           
[03/23 17:56:32   1000s] Placement Density:73.78%(39030/52898)
[03/23 17:56:32   1000s] Placement Density (including fixed std cells):73.78%(39030/52898)
[03/23 17:56:32   1000s] All LLGs are deleted
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2765).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3825.6M, EPOCH TIME: 1679608592.535811
[03/23 17:56:32   1000s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3825.6M, EPOCH TIME: 1679608592.536038
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3825.6M)
[03/23 17:56:32   1000s] OPERPROF: Finished checkPlace at level 1, CPU:0.078, REAL:0.047, MEM:3825.6M, EPOCH TIME: 1679608592.537077
[03/23 17:56:32   1000s]  Initial DC engine is -> aae
[03/23 17:56:32   1000s]  
[03/23 17:56:32   1000s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/23 17:56:32   1000s]  
[03/23 17:56:32   1000s]  
[03/23 17:56:32   1000s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/23 17:56:32   1000s]  
[03/23 17:56:32   1000s] Reset EOS DB
[03/23 17:56:32   1000s] Ignoring AAE DB Resetting ...
[03/23 17:56:32   1000s]  Set Options for AAE Based Opt flow 
[03/23 17:56:32   1000s] *** optDesign -postRoute ***
[03/23 17:56:32   1000s] DRC Margin: user margin 0.1; extra margin 0
[03/23 17:56:32   1000s] Setup Target Slack: user slack 0.05
[03/23 17:56:32   1000s] Hold Target Slack: user slack 0.05
[03/23 17:56:32   1000s] All LLGs are deleted
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3825.6M, EPOCH TIME: 1679608592.545715
[03/23 17:56:32   1000s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3825.6M, EPOCH TIME: 1679608592.545941
[03/23 17:56:32   1000s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3825.6M, EPOCH TIME: 1679608592.546868
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3889.6M, EPOCH TIME: 1679608592.549431
[03/23 17:56:32   1000s] Max number of tech site patterns supported in site array is 256.
[03/23 17:56:32   1000s] Core basic site is IBM13SITE
[03/23 17:56:32   1000s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3889.6M, EPOCH TIME: 1679608592.561892
[03/23 17:56:32   1000s] After signature check, allow fast init is true, keep pre-filter is true.
[03/23 17:56:32   1000s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/23 17:56:32   1000s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3921.6M, EPOCH TIME: 1679608592.568344
[03/23 17:56:32   1000s] Fast DP-INIT is on for default
[03/23 17:56:32   1000s] Atter site array init, number of instance map data is 0.
[03/23 17:56:32   1000s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3921.6M, EPOCH TIME: 1679608592.570574
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:32   1000s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3825.6M, EPOCH TIME: 1679608592.572881
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:32   1000s] Deleting Lib Analyzer.
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:32   1000s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:32   1000s] Summary for sequential cells identification: 
[03/23 17:56:32   1000s]   Identified SBFF number: 112
[03/23 17:56:32   1000s]   Identified MBFF number: 0
[03/23 17:56:32   1000s]   Identified SB Latch number: 0
[03/23 17:56:32   1000s]   Identified MB Latch number: 0
[03/23 17:56:32   1000s]   Not identified SBFF number: 8
[03/23 17:56:32   1000s]   Not identified MBFF number: 0
[03/23 17:56:32   1000s]   Not identified SB Latch number: 0
[03/23 17:56:32   1000s]   Not identified MB Latch number: 0
[03/23 17:56:32   1000s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:32   1000s]  Visiting view : setupAnalysis
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:32   1000s]  Visiting view : holdAnalysis
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:32   1000s] TLC MultiMap info (StdDelay):
[03/23 17:56:32   1000s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:32   1000s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:32   1000s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:32   1000s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:32   1000s]  Setting StdDelay to: 22.7ps
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:32   1000s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:16:40.4/0:12:31.9 (1.3), mem = 3825.6M
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] =============================================================================================
[03/23 17:56:32   1000s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 17:56:32   1000s] =============================================================================================
[03/23 17:56:32   1000s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:32   1000s] ---------------------------------------------------------------------------------------------
[03/23 17:56:32   1000s] [ CellServerInit         ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:56:32   1000s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 17:56:32   1000s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:32   1000s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:32   1000s] [ CheckPlace             ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 17:56:32   1000s] [ MISC                   ]          0:00:00.2  (  20.4 % )     0:00:00.2 /  0:00:00.2    1.3
[03/23 17:56:32   1000s] ---------------------------------------------------------------------------------------------
[03/23 17:56:32   1000s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 17:56:32   1000s] ---------------------------------------------------------------------------------------------
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] ** INFO : this run is activating 'postRoute' automaton
[03/23 17:56:32   1000s] **INFO: flowCheckPoint #11 InitialSummary
[03/23 17:56:32   1000s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d': 2832 access done (mem: 3825.562M)
[03/23 17:56:32   1000s] tQuantus: Use design signature to decide re-extraction is ON
[03/23 17:56:32   1000s] #Start Inst Signature in MT(0)
[03/23 17:56:32   1000s] #Start Net Signature in MT(24646513)
[03/23 17:56:32   1000s] #Calculate SNet Signature in MT (28470166)
[03/23 17:56:32   1000s] #Run time and memory report for RC extraction:
[03/23 17:56:32   1000s] #RC extraction running on  Xeon 4.10GHz 12288KB Cache 12CPU.
[03/23 17:56:32   1000s] #Run Statistics for snet signature:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.05/6, scale score = 0.18.
[03/23 17:56:32   1000s] #    Increased memory =     0.03 (MB), total memory =  2739.36 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] #Run Statistics for Net Final Signature:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:56:32   1000s] #   Increased memory =     0.00 (MB), total memory =  2739.32 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] #Run Statistics for Net launch:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.29/6, scale score = 0.88.
[03/23 17:56:32   1000s] #    Increased memory =    -0.03 (MB), total memory =  2739.32 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] #Run Statistics for Net init_dbsNet_slist:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:56:32   1000s] #   Increased memory =     0.00 (MB), total memory =  2739.36 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] #Run Statistics for net signature:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.72/6, scale score = 0.62.
[03/23 17:56:32   1000s] #    Increased memory =    -0.03 (MB), total memory =  2739.32 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] #Run Statistics for inst signature:
[03/23 17:56:32   1000s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.55/6, scale score = 0.26.
[03/23 17:56:32   1000s] #    Increased memory =    -6.08 (MB), total memory =  2739.36 (MB), peak memory =  3014.34 (MB)
[03/23 17:56:32   1000s] tQuantus: Original signature = 75380961, new signature = 75380961
[03/23 17:56:32   1000s] tQuantus: Design is clean by design signature
[03/23 17:56:32   1000s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3817.562M)
[03/23 17:56:32   1000s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3817.562M)
[03/23 17:56:32   1000s] The design is extracted. Skipping TQuantus.
[03/23 17:56:32   1000s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3817.6M, EPOCH TIME: 1679608592.651172
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:32   1000s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:3817.6M, EPOCH TIME: 1679608592.669301
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] **INFO: flowCheckPoint #12 OptimizationHold
[03/23 17:56:32   1000s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3846.2M, EPOCH TIME: 1679608592.679411
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:32   1000s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:3846.2M, EPOCH TIME: 1679608592.704630
[03/23 17:56:32   1000s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:32   1000s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:32   1000s] GigaOpt Hold Optimizer is used
[03/23 17:56:32   1000s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d' for reading (mem: 3846.180M)
[03/23 17:56:32   1000s] Reading RCDB with compressed RC data.
[03/23 17:56:32   1000s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3848.2M)
[03/23 17:56:32   1000s] End AAE Lib Interpolated Model. (MEM=3848.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] Creating Lib Analyzer ...
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:32   1000s] Summary for sequential cells identification: 
[03/23 17:56:32   1000s]   Identified SBFF number: 112
[03/23 17:56:32   1000s]   Identified MBFF number: 0
[03/23 17:56:32   1000s]   Identified SB Latch number: 0
[03/23 17:56:32   1000s]   Identified MB Latch number: 0
[03/23 17:56:32   1000s]   Not identified SBFF number: 8
[03/23 17:56:32   1000s]   Not identified MBFF number: 0
[03/23 17:56:32   1000s]   Not identified SB Latch number: 0
[03/23 17:56:32   1000s]   Not identified MB Latch number: 0
[03/23 17:56:32   1000s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:32   1000s]  Visiting view : setupAnalysis
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:32   1000s]  Visiting view : holdAnalysis
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:32   1000s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:32   1000s] TLC MultiMap info (StdDelay):
[03/23 17:56:32   1000s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:32   1000s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:32   1000s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:32   1000s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:32   1000s]  Setting StdDelay to: 22.7ps
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:32   1000s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:56:32   1000s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:56:32   1000s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:56:32   1000s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:56:32   1000s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:56:32   1000s] 
[03/23 17:56:32   1000s] {RT rc-typ 0 4 4 0}
[03/23 17:56:33   1001s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:41 mem=3856.2M
[03/23 17:56:33   1001s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:41 mem=3856.2M
[03/23 17:56:33   1001s] Creating Lib Analyzer, finished. 
[03/23 17:56:33   1001s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:41 mem=3856.2M ***
[03/23 17:56:33   1001s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:41.2/0:12:32.6 (1.3), mem = 3856.2M
[03/23 17:56:33   1001s] Effort level <high> specified for reg2reg path_group
[03/23 17:56:33   1001s] Saving timing graph ...
[03/23 17:56:33   1001s] Done save timing graph
[03/23 17:56:33   1001s] 
[03/23 17:56:33   1001s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:33   1001s] Deleting Lib Analyzer.
[03/23 17:56:33   1001s] 
[03/23 17:56:33   1001s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:33   1002s] Starting delay calculation for Hold views
[03/23 17:56:33   1002s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:56:33   1002s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 17:56:33   1002s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:56:34   1002s] #################################################################################
[03/23 17:56:34   1002s] # Design Stage: PostRoute
[03/23 17:56:34   1002s] # Design Name: PE_top
[03/23 17:56:34   1002s] # Design Mode: 130nm
[03/23 17:56:34   1002s] # Analysis Mode: MMMC OCV 
[03/23 17:56:34   1002s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:56:34   1002s] # Signoff Settings: SI On 
[03/23 17:56:34   1002s] #################################################################################
[03/23 17:56:34   1002s] Topological Sorting (REAL = 0:00:00.0, MEM = 3936.1M, InitMEM = 3936.1M)
[03/23 17:56:34   1002s] Setting infinite Tws ...
[03/23 17:56:34   1002s] First Iteration Infinite Tw... 
[03/23 17:56:34   1002s] Calculate late delays in OCV mode...
[03/23 17:56:34   1002s] Calculate early delays in OCV mode...
[03/23 17:56:34   1002s] Start delay calculation (fullDC) (6 T). (MEM=3936.09)
[03/23 17:56:34   1002s] End AAE Lib Interpolated Model. (MEM=3947.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:34   1003s] Total number of fetched objects 2832
[03/23 17:56:34   1003s] AAE_INFO-618: Total number of nets in the design is 2834,  100.0 percent of the nets selected for SI analysis
[03/23 17:56:34   1003s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:34   1003s] End delay calculation. (MEM=4032.02 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 17:56:34   1003s] End delay calculation (fullDC). (MEM=4032.02 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 17:56:34   1003s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4032.0M) ***
[03/23 17:56:34   1003s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4024.0M)
[03/23 17:56:34   1003s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:56:34   1003s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4024.0M)
[03/23 17:56:34   1003s] 
[03/23 17:56:34   1003s] Executing IPO callback for view pruning ..
[03/23 17:56:34   1003s] Starting SI iteration 2
[03/23 17:56:34   1003s] Calculate late delays in OCV mode...
[03/23 17:56:34   1003s] Calculate early delays in OCV mode...
[03/23 17:56:34   1003s] Start delay calculation (fullDC) (6 T). (MEM=3827.17)
[03/23 17:56:34   1003s] End AAE Lib Interpolated Model. (MEM=3827.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:34   1003s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:56:34   1003s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:56:34   1003s] Total number of fetched objects 2832
[03/23 17:56:34   1003s] AAE_INFO-618: Total number of nets in the design is 2834,  0.0 percent of the nets selected for SI analysis
[03/23 17:56:34   1003s] End delay calculation. (MEM=4065.67 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:56:34   1003s] End delay calculation (fullDC). (MEM=4065.67 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:56:34   1003s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4065.7M) ***
[03/23 17:56:34   1004s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:16:44 mem=4071.7M)
[03/23 17:56:34   1004s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/23 17:56:34   1004s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/23 17:56:34   1004s] 
[03/23 17:56:34   1004s] Active hold views:
[03/23 17:56:34   1004s]  holdAnalysis
[03/23 17:56:34   1004s]   Dominating endpoints: 0
[03/23 17:56:34   1004s]   Dominating TNS: -0.000
[03/23 17:56:34   1004s] 
[03/23 17:56:34   1004s] Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:16:44 mem=4102.2M ***
[03/23 17:56:34   1004s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:01.0 totSessionCpu=0:16:44 mem=4102.2M ***
[03/23 17:56:35   1004s] Restoring timing graph ...
[03/23 17:56:35   1004s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 17:56:35   1004s] Done restore timing graph
[03/23 17:56:35   1004s] Done building cte setup timing graph (fixHold) cpu=0:00:03.6 real=0:00:02.0 totSessionCpu=0:16:45 mem=4236.8M ***
[03/23 17:56:35   1004s] *info: category slack lower bound [L -3786.3] default
[03/23 17:56:35   1004s] *info: category slack lower bound [H -3786.3] reg2reg 
[03/23 17:56:35   1004s] --------------------------------------------------- 
[03/23 17:56:35   1004s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/23 17:56:35   1004s] --------------------------------------------------- 
[03/23 17:56:35   1004s]          WNS    reg2regWNS
[03/23 17:56:35   1004s]    -3.786 ns     -3.786 ns
[03/23 17:56:35   1004s] --------------------------------------------------- 
[03/23 17:56:35   1005s]   Timing/DRV Snapshot: (REF)
[03/23 17:56:35   1005s]      Weighted WNS: -3.786
[03/23 17:56:35   1005s]       All  PG WNS: -3.786
[03/23 17:56:35   1005s]       High PG WNS: -3.786
[03/23 17:56:35   1005s]       All  PG TNS: -52.570
[03/23 17:56:35   1005s]       High PG TNS: -51.993
[03/23 17:56:35   1005s]       Low  PG TNS: -0.585
[03/23 17:56:35   1005s]          Tran DRV: 10 (10)
[03/23 17:56:35   1005s]           Cap DRV: 8 (8)
[03/23 17:56:35   1005s]        Fanout DRV: 0 (15)
[03/23 17:56:35   1005s]            Glitch: 0 (0)
[03/23 17:56:35   1005s]    Category Slack: { [L, -3.786] [H, -3.786] }
[03/23 17:56:35   1005s] 
[03/23 17:56:35   1005s] 
[03/23 17:56:35   1005s] Creating Lib Analyzer ...
[03/23 17:56:35   1005s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:56:35   1005s] 
[03/23 17:56:35   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:35   1005s] Summary for sequential cells identification: 
[03/23 17:56:35   1005s]   Identified SBFF number: 112
[03/23 17:56:35   1005s]   Identified MBFF number: 0
[03/23 17:56:35   1005s]   Identified SB Latch number: 0
[03/23 17:56:35   1005s]   Identified MB Latch number: 0
[03/23 17:56:35   1005s]   Not identified SBFF number: 8
[03/23 17:56:35   1005s]   Not identified MBFF number: 0
[03/23 17:56:35   1005s]   Not identified SB Latch number: 0
[03/23 17:56:35   1005s]   Not identified MB Latch number: 0
[03/23 17:56:35   1005s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:35   1005s]  Visiting view : setupAnalysis
[03/23 17:56:35   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:35   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:35   1005s]  Visiting view : holdAnalysis
[03/23 17:56:35   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:35   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:35   1005s] TLC MultiMap info (StdDelay):
[03/23 17:56:35   1005s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:35   1005s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:35   1005s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:35   1005s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:35   1005s]  Setting StdDelay to: 22.7ps
[03/23 17:56:35   1005s] 
[03/23 17:56:35   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:35   1005s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:56:35   1005s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:56:35   1005s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:56:35   1005s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:56:35   1005s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:56:35   1005s] 
[03/23 17:56:35   1005s] {RT rc-typ 0 4 4 0}
[03/23 17:56:36   1005s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:46 mem=4246.3M
[03/23 17:56:36   1005s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:46 mem=4246.3M
[03/23 17:56:36   1005s] Creating Lib Analyzer, finished. 
[03/23 17:56:36   1005s] OPTC: m1 20.0 20.0
[03/23 17:56:36   1005s] Setting latch borrow mode to budget during optimization.
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:36   1005s] Deleting Lib Analyzer.
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:36   1005s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:36   1005s] Summary for sequential cells identification: 
[03/23 17:56:36   1005s]   Identified SBFF number: 112
[03/23 17:56:36   1005s]   Identified MBFF number: 0
[03/23 17:56:36   1005s]   Identified SB Latch number: 0
[03/23 17:56:36   1005s]   Identified MB Latch number: 0
[03/23 17:56:36   1005s]   Not identified SBFF number: 8
[03/23 17:56:36   1005s]   Not identified MBFF number: 0
[03/23 17:56:36   1005s]   Not identified SB Latch number: 0
[03/23 17:56:36   1005s]   Not identified MB Latch number: 0
[03/23 17:56:36   1005s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:36   1005s]  Visiting view : setupAnalysis
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:36   1005s]  Visiting view : holdAnalysis
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:36   1005s] TLC MultiMap info (StdDelay):
[03/23 17:56:36   1005s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:36   1005s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:36   1005s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:36   1005s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:36   1005s]  Setting StdDelay to: 22.7ps
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] Creating Lib Analyzer ...
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:56:36   1005s] Summary for sequential cells identification: 
[03/23 17:56:36   1005s]   Identified SBFF number: 112
[03/23 17:56:36   1005s]   Identified MBFF number: 0
[03/23 17:56:36   1005s]   Identified SB Latch number: 0
[03/23 17:56:36   1005s]   Identified MB Latch number: 0
[03/23 17:56:36   1005s]   Not identified SBFF number: 8
[03/23 17:56:36   1005s]   Not identified MBFF number: 0
[03/23 17:56:36   1005s]   Not identified SB Latch number: 0
[03/23 17:56:36   1005s]   Not identified MB Latch number: 0
[03/23 17:56:36   1005s]   Number of sequential cells which are not FFs: 34
[03/23 17:56:36   1005s]  Visiting view : setupAnalysis
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:36   1005s]  Visiting view : holdAnalysis
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:36   1005s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:36   1005s] TLC MultiMap info (StdDelay):
[03/23 17:56:36   1005s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:36   1005s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:36   1005s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:56:36   1005s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:56:36   1005s]  Setting StdDelay to: 22.7ps
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:56:36   1005s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/23 17:56:36   1005s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/23 17:56:36   1005s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/23 17:56:36   1005s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/23 17:56:36   1005s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/23 17:56:36   1005s] 
[03/23 17:56:36   1005s] {RT rc-typ 0 4 4 0}
[03/23 17:56:36   1006s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:46 mem=4246.3M
[03/23 17:56:36   1006s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:47 mem=4246.3M
[03/23 17:56:36   1006s] Creating Lib Analyzer, finished. 
[03/23 17:56:36   1006s] 
[03/23 17:56:36   1006s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/23 17:56:36   1006s] *Info: worst delay setup view: setupAnalysis
[03/23 17:56:36   1006s] Footprint list for hold buffering (delay unit: ps)
[03/23 17:56:36   1006s] =================================================================
[03/23 17:56:36   1006s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/23 17:56:36   1006s] ------------------------------------------------------------------
[03/23 17:56:36   1006s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/23 17:56:36   1006s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/23 17:56:36   1006s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/23 17:56:36   1006s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/23 17:56:36   1006s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/23 17:56:36   1006s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/23 17:56:36   1006s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/23 17:56:36   1006s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/23 17:56:36   1006s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/23 17:56:36   1006s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/23 17:56:36   1006s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/23 17:56:36   1006s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/23 17:56:36   1006s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/23 17:56:36   1006s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/23 17:56:36   1006s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/23 17:56:36   1006s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/23 17:56:36   1006s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/23 17:56:36   1006s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/23 17:56:36   1006s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/23 17:56:36   1006s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/23 17:56:36   1006s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/23 17:56:36   1006s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/23 17:56:36   1006s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/23 17:56:36   1006s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/23 17:56:36   1006s] =================================================================
[03/23 17:56:36   1006s] Hold Timer stdDelay = 22.7ps
[03/23 17:56:36   1006s]  Visiting view : holdAnalysis
[03/23 17:56:36   1006s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:56:36   1006s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:56:36   1006s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/23 17:56:36   1006s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4246.3M, EPOCH TIME: 1679608596.826643
[03/23 17:56:36   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] 
[03/23 17:56:36   1006s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:36   1006s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4246.3M, EPOCH TIME: 1679608596.846277
[03/23 17:56:36   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:36   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.736  | -3.736  | -0.329  |
|           TNS (ns):| -52.570 | -51.993 | -0.585  |
|    Violating Paths:|   63    |   62    |    2    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.224   |      8 (8)       |
|   max_tran     |     10 (23)      |   -2.277   |     10 (23)      |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4244.8M, EPOCH TIME: 1679608596.936639
[03/23 17:56:36   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] 
[03/23 17:56:36   1006s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:36   1006s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:4246.3M, EPOCH TIME: 1679608596.961635
[03/23 17:56:36   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:36   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:36   1006s] Density: 73.782%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 2811.3M, totSessionCpu=0:16:47 **
[03/23 17:56:36   1006s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:05.5/0:00:03.7 (1.5), totSession cpu/real = 0:16:46.7/0:12:36.2 (1.3), mem = 3917.3M
[03/23 17:56:36   1006s] 
[03/23 17:56:36   1006s] =============================================================================================
[03/23 17:56:36   1006s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[03/23 17:56:36   1006s] =============================================================================================
[03/23 17:56:36   1006s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:36   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:36   1006s] [ ViewPruning            ]      6   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 17:56:36   1006s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    1.2
[03/23 17:56:36   1006s] [ DrvReport              ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.4
[03/23 17:56:36   1006s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.7
[03/23 17:56:36   1006s] [ CellServerInit         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[03/23 17:56:36   1006s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  30.7 % )     0:00:01.1 /  0:00:01.1    1.0
[03/23 17:56:36   1006s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:36   1006s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:36   1006s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:36   1006s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/23 17:56:36   1006s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:36   1006s] [ TimingUpdate           ]      8   0:00:00.8  (  21.2 % )     0:00:01.1 /  0:00:02.5    2.3
[03/23 17:56:36   1006s] [ FullDelayCalc          ]      3   0:00:00.3  (   8.2 % )     0:00:00.3 /  0:00:01.1    3.6
[03/23 17:56:36   1006s] [ TimingReport           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    2.1
[03/23 17:56:36   1006s] [ SaveTimingGraph        ]      1   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.4
[03/23 17:56:36   1006s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.3    1.2
[03/23 17:56:36   1006s] [ MISC                   ]          0:00:00.6  (  15.6 % )     0:00:00.6 /  0:00:00.7    1.2
[03/23 17:56:36   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:36   1006s]  BuildHoldData #1 TOTAL             0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:05.5    1.5
[03/23 17:56:36   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:36   1006s] 
[03/23 17:56:36   1006s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:16:46.7/0:12:36.2 (1.3), mem = 3917.3M
[03/23 17:56:36   1006s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.111707.31
[03/23 17:56:36   1006s] #optDebug: Start CG creation (mem=3917.3M)
[03/23 17:56:36   1006s]  ...initializing CG  maxDriveDist 1617.277000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.727000 
[03/23 17:56:37   1006s] (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgPrt (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgEgp (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgPbk (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgNrb(cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgObs (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgCon (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s]  ...processing cgPdm (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3992.3M)
[03/23 17:56:37   1006s] HoldSingleBuffer minRootGain=0.000
[03/23 17:56:37   1006s] HoldSingleBuffer minRootGain=0.000
[03/23 17:56:37   1006s] HoldSingleBuffer minRootGain=0.000
[03/23 17:56:37   1006s] HoldSingleBuffer minRootGain=0.000
[03/23 17:56:37   1006s] *info: Run optDesign holdfix with 6 threads.
[03/23 17:56:37   1006s] Info: 22 clock nets excluded from IPO operation.
[03/23 17:56:37   1006s] --------------------------------------------------- 
[03/23 17:56:37   1006s]    Hold Timing Summary  - Initial 
[03/23 17:56:37   1006s] --------------------------------------------------- 
[03/23 17:56:37   1006s]  Target slack:       0.0500 ns
[03/23 17:56:37   1006s]  View: holdAnalysis 
[03/23 17:56:37   1006s]    WNS:       0.0533  >>>  WNS:       0.0033 with TargetSlack
[03/23 17:56:37   1006s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/23 17:56:37   1006s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/23 17:56:37   1006s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG729_S2/D
[03/23 17:56:37   1006s] --------------------------------------------------- 
[03/23 17:56:37   1006s] *** Hold timing is met. Hold fixing is not needed 
[03/23 17:56:37   1006s] **INFO: total 0 insts, 0 nets marked don't touch
[03/23 17:56:37   1006s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/23 17:56:37   1006s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s] Capturing REF for hold ...
[03/23 17:56:37   1006s]    Hold Timing Snapshot: (REF)
[03/23 17:56:37   1006s]              All PG WNS: 0.000
[03/23 17:56:37   1006s]              All PG TNS: 0.000
[03/23 17:56:37   1006s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.111707.31
[03/23 17:56:37   1006s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:16:46.8/0:12:36.4 (1.3), mem = 4105.3M
[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s] =============================================================================================
[03/23 17:56:37   1006s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[03/23 17:56:37   1006s] =============================================================================================
[03/23 17:56:37   1006s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:37   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:37   1006s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/23 17:56:37   1006s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  67.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:56:37   1006s] [ MISC                   ]          0:00:00.0  (  32.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/23 17:56:37   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:37   1006s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:56:37   1006s] ---------------------------------------------------------------------------------------------
[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s] Running postRoute recovery in preEcoRoute mode
[03/23 17:56:37   1006s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2849.1M, totSessionCpu=0:16:47 **
[03/23 17:56:37   1006s]   DRV Snapshot: (TGT)
[03/23 17:56:37   1006s]          Tran DRV: 10 (10)
[03/23 17:56:37   1006s]           Cap DRV: 8 (8)
[03/23 17:56:37   1006s]        Fanout DRV: 0 (15)
[03/23 17:56:37   1006s]            Glitch: 0 (0)
[03/23 17:56:37   1006s] Checking DRV degradation...
[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s] Recovery Manager:
[03/23 17:56:37   1006s]     Tran DRV degradation : 0 (10 -> 10, Margin 10) - Skip
[03/23 17:56:37   1006s]      Cap DRV degradation : 0 (8 -> 8, Margin 10) - Skip
[03/23 17:56:37   1006s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:56:37   1006s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/23 17:56:37   1006s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3951.83M, totSessionCpu=0:16:47).
[03/23 17:56:37   1006s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2849.1M, totSessionCpu=0:16:47 **
[03/23 17:56:37   1006s] 
[03/23 17:56:37   1006s]   DRV Snapshot: (REF)
[03/23 17:56:37   1006s]          Tran DRV: 10 (10)
[03/23 17:56:37   1006s]           Cap DRV: 8 (8)
[03/23 17:56:37   1006s]        Fanout DRV: 0 (15)
[03/23 17:56:37   1006s]            Glitch: 0 (0)
[03/23 17:56:37   1006s] **INFO: Skipping refine place as no legal commits were detected
[03/23 17:56:37   1007s] Latch borrow mode reset to max_borrow
[03/23 17:56:37   1007s] **INFO: flowCheckPoint #13 FinalSummary
[03/23 17:56:37   1007s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/23 17:56:37   1007s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2844.5M, totSessionCpu=0:16:47 **
[03/23 17:56:37   1007s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3913.9M, EPOCH TIME: 1679608597.396763
[03/23 17:56:37   1007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:37   1007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:37   1007s] 
[03/23 17:56:37   1007s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:37   1007s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:3945.9M, EPOCH TIME: 1679608597.419542
[03/23 17:56:37   1007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:37   1007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:37   1007s] Saving timing graph ...
[03/23 17:56:37   1007s] Done save timing graph
[03/23 17:56:37   1007s] 
[03/23 17:56:37   1007s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:56:37   1007s] 
[03/23 17:56:37   1007s] TimeStamp Deleting Cell Server End ...
[03/23 17:56:37   1008s] Starting delay calculation for Hold views
[03/23 17:56:38   1008s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:56:38   1008s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 17:56:38   1008s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:56:38   1008s] #################################################################################
[03/23 17:56:38   1008s] # Design Stage: PostRoute
[03/23 17:56:38   1008s] # Design Name: PE_top
[03/23 17:56:38   1008s] # Design Mode: 130nm
[03/23 17:56:38   1008s] # Analysis Mode: MMMC OCV 
[03/23 17:56:38   1008s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:56:38   1008s] # Signoff Settings: SI On 
[03/23 17:56:38   1008s] #################################################################################
[03/23 17:56:38   1008s] Topological Sorting (REAL = 0:00:00.0, MEM = 4038.8M, InitMEM = 4038.8M)
[03/23 17:56:38   1008s] Setting infinite Tws ...
[03/23 17:56:38   1008s] First Iteration Infinite Tw... 
[03/23 17:56:38   1008s] Calculate late delays in OCV mode...
[03/23 17:56:38   1008s] Calculate early delays in OCV mode...
[03/23 17:56:38   1008s] Start delay calculation (fullDC) (6 T). (MEM=4038.77)
[03/23 17:56:38   1008s] End AAE Lib Interpolated Model. (MEM=4050.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:38   1009s] Total number of fetched objects 2832
[03/23 17:56:38   1009s] AAE_INFO-618: Total number of nets in the design is 2834,  100.0 percent of the nets selected for SI analysis
[03/23 17:56:38   1009s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:38   1009s] End delay calculation. (MEM=4115.62 CPU=0:00:00.9 REAL=0:00:00.0)
[03/23 17:56:38   1009s] End delay calculation (fullDC). (MEM=4115.62 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:56:38   1009s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4115.6M) ***
[03/23 17:56:38   1009s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4107.6M)
[03/23 17:56:38   1009s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:56:38   1009s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4107.6M)
[03/23 17:56:38   1009s] Starting SI iteration 2
[03/23 17:56:38   1009s] Calculate late delays in OCV mode...
[03/23 17:56:38   1009s] Calculate early delays in OCV mode...
[03/23 17:56:38   1009s] Start delay calculation (fullDC) (6 T). (MEM=3896.77)
[03/23 17:56:38   1009s] End AAE Lib Interpolated Model. (MEM=3896.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:56:38   1009s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:56:38   1009s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:56:38   1009s] Total number of fetched objects 2832
[03/23 17:56:38   1009s] AAE_INFO-618: Total number of nets in the design is 2834,  0.0 percent of the nets selected for SI analysis
[03/23 17:56:38   1009s] End delay calculation. (MEM=4132.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:56:38   1009s] End delay calculation (fullDC). (MEM=4132.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:56:38   1009s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4132.2M) ***
[03/23 17:56:38   1010s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:16:50 mem=4138.2M)
[03/23 17:56:39   1010s] Restoring timing graph ...
[03/23 17:56:39   1010s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/23 17:56:39   1010s] Done restore timing graph
[03/23 17:56:42   1011s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.736  | -3.736  | -0.329  |
|           TNS (ns):| -52.570 | -51.993 | -0.585  |
|    Violating Paths:|   63    |   62    |    2    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.064  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.224   |      8 (8)       |
|   max_tran     |     10 (23)      |   -2.277   |     10 (23)      |
|   max_fanout   |      0 (0)       |     0      |     15 (15)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/23 17:56:42   1011s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3919.3M, EPOCH TIME: 1679608602.129018
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:42   1011s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.027, MEM:3920.8M, EPOCH TIME: 1679608602.155647
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] Density: 73.782%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3920.8M, EPOCH TIME: 1679608602.162703
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:42   1011s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.016, MEM:3920.8M, EPOCH TIME: 1679608602.178704
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3920.8M, EPOCH TIME: 1679608602.184845
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:56:42   1011s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:3920.8M, EPOCH TIME: 1679608602.203885
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] *** Final Summary (holdfix) CPU=0:00:04.2, REAL=0:00:05.0, MEM=3920.8M
[03/23 17:56:42   1011s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2790.0M, totSessionCpu=0:16:51 **
[03/23 17:56:42   1011s]  ReSet Options after AAE Based Opt flow 
[03/23 17:56:42   1011s] *** Finished optDesign ***
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.0 real=0:00:10.5)
[03/23 17:56:42   1011s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:42   1011s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/23 17:56:42   1011s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:42   1011s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.7 real=0:00:04.7)
[03/23 17:56:42   1011s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/23 17:56:42   1011s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3920.8M)
[03/23 17:56:42   1011s] Info: Destroy the CCOpt slew target map.
[03/23 17:56:42   1011s] clean pInstBBox. size 0
[03/23 17:56:42   1011s] All LLGs are deleted
[03/23 17:56:42   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:56:42   1011s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3912.8M, EPOCH TIME: 1679608602.299313
[03/23 17:56:42   1011s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3912.8M, EPOCH TIME: 1679608602.299435
[03/23 17:56:42   1011s] Info: pop threads available for lower-level modules during optimization.
[03/23 17:56:42   1011s] *** optDesign #4 [finish] : cpu/real = 0:00:12.1/0:00:10.5 (1.1), totSession cpu/real = 0:16:51.5/0:12:41.6 (1.3), mem = 3912.8M
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s] =============================================================================================
[03/23 17:56:42   1011s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[03/23 17:56:42   1011s] =============================================================================================
[03/23 17:56:42   1011s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/23 17:56:42   1011s] ---------------------------------------------------------------------------------------------
[03/23 17:56:42   1011s] [ InitOpt                ]      1   0:00:00.8  (   7.4 % )     0:00:00.8 /  0:00:00.9    1.1
[03/23 17:56:42   1011s] [ HoldOpt                ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/23 17:56:42   1011s] [ ViewPruning            ]     10   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.6
[03/23 17:56:42   1011s] [ BuildHoldData          ]      1   0:00:02.3  (  21.8 % )     0:00:03.7 /  0:00:05.5    1.5
[03/23 17:56:42   1011s] [ OptSummaryReport       ]      2   0:00:01.1  (  10.9 % )     0:00:05.0 /  0:00:04.4    0.9
[03/23 17:56:42   1011s] [ DrvReport              ]      5   0:00:02.5  (  23.8 % )     0:00:02.5 /  0:00:00.4    0.2
[03/23 17:56:42   1011s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/23 17:56:42   1011s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/23 17:56:42   1011s] [ CheckPlace             ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.5
[03/23 17:56:42   1011s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.6
[03/23 17:56:42   1011s] [ TimingUpdate           ]     12   0:00:01.6  (  15.0 % )     0:00:02.2 /  0:00:05.0    2.3
[03/23 17:56:42   1011s] [ FullDelayCalc          ]      6   0:00:00.6  (   5.7 % )     0:00:00.6 /  0:00:02.2    3.6
[03/23 17:56:42   1011s] [ TimingReport           ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.1
[03/23 17:56:42   1011s] [ GenerateReports        ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 17:56:42   1011s] [ MISC                   ]          0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    0.9
[03/23 17:56:42   1011s] ---------------------------------------------------------------------------------------------
[03/23 17:56:42   1011s]  optDesign #4 TOTAL                 0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:12.1    1.1
[03/23 17:56:42   1011s] ---------------------------------------------------------------------------------------------
[03/23 17:56:42   1011s] 
[03/23 17:56:42   1011s] <CMD> saveDesign db/PE_top_postroute_0.enc
[03/23 17:56:42   1011s] The in-memory database contained RC information but was not saved. To save 
[03/23 17:56:42   1011s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 17:56:42   1011s] so it should only be saved when it is really desired.
[03/23 17:56:42   1011s] #% Begin save design ... (date=03/23 17:56:42, mem=2750.9M)
[03/23 17:56:42   1011s] % Begin Save ccopt configuration ... (date=03/23 17:56:42, mem=2750.9M)
[03/23 17:56:42   1011s] % End Save ccopt configuration ... (date=03/23 17:56:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2750.9M, current mem=2750.9M)
[03/23 17:56:42   1011s] % Begin Save netlist data ... (date=03/23 17:56:42, mem=2750.9M)
[03/23 17:56:42   1011s] Writing Binary DB to db/PE_top_postroute_0.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:56:42   1011s] % End Save netlist data ... (date=03/23 17:56:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2752.4M, current mem=2752.4M)
[03/23 17:56:42   1011s] Saving symbol-table file in separate thread ...
[03/23 17:56:42   1011s] Saving congestion map file in separate thread ...
[03/23 17:56:42   1011s] Saving congestion map file db/PE_top_postroute_0.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:56:42   1011s] % Begin Save AAE data ... (date=03/23 17:56:42, mem=2752.6M)
[03/23 17:56:42   1011s] Saving AAE Data ...
[03/23 17:56:42   1011s] % End Save AAE data ... (date=03/23 17:56:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2752.6M, current mem=2752.6M)
[03/23 17:56:42   1011s] Saving preference file db/PE_top_postroute_0.enc.dat/gui.pref.tcl ...
[03/23 17:56:42   1011s] Saving mode setting ...
[03/23 17:56:43   1011s] Saving global file ...
[03/23 17:56:43   1011s] Saving Drc markers ...
[03/23 17:56:43   1011s] ... 25 markers are saved ...
[03/23 17:56:43   1011s] ... 0 geometry drc markers are saved ...
[03/23 17:56:43   1011s] ... 25 antenna drc markers are saved ...
[03/23 17:56:43   1011s] % Begin Save routing data ... (date=03/23 17:56:43, mem=2752.7M)
[03/23 17:56:43   1011s] Saving route file ...
[03/23 17:56:43   1012s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3885.3M) ***
[03/23 17:56:43   1012s] % End Save routing data ... (date=03/23 17:56:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=2752.8M, current mem=2752.8M)
[03/23 17:56:43   1012s] Saving special route data file in separate thread ...
[03/23 17:56:43   1012s] Saving PG file in separate thread ...
[03/23 17:56:43   1012s] Saving placement file in separate thread ...
[03/23 17:56:43   1012s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:56:43   1012s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:56:43   1012s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3899.3M) ***
[03/23 17:56:43   1012s] Saving PG file db/PE_top_postroute_0.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:56:43 2023)
[03/23 17:56:43   1012s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:44   1012s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3899.3M) ***
[03/23 17:56:44   1012s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:56:44   1012s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:44   1012s] Saving property file db/PE_top_postroute_0.enc.dat/PE_top.prop
[03/23 17:56:44   1012s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3899.3M) ***
[03/23 17:56:44   1012s] #Saving pin access data to file db/PE_top_postroute_0.enc.dat/PE_top.apa ...
[03/23 17:56:44   1012s] #
[03/23 17:56:44   1012s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat/PE_top.techData.gz' ...
[03/23 17:56:45   1012s] Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat/extraction/' ...
[03/23 17:56:45   1012s] Checksum of RCGrid density data::96
[03/23 17:56:45   1012s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:45   1012s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:45   1012s] % Begin Save power constraints data ... (date=03/23 17:56:45, mem=2753.0M)
[03/23 17:56:45   1012s] % End Save power constraints data ... (date=03/23 17:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.0M, current mem=2753.0M)
[03/23 17:56:45   1012s] Generated self-contained design PE_top_postroute_0.enc.dat
[03/23 17:56:45   1012s] #% End save design ... (date=03/23 17:56:45, total cpu=0:00:00.8, real=0:00:03.0, peak res=2753.6M, current mem=2753.6M)
[03/23 17:56:45   1012s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:56:45   1012s] 
[03/23 17:56:45   1012s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 17:56:45   1012s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 17:56:45   1012s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 17:56:45   1012s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 17:56:45   1012s] <CMD> saveDesign db/PE_top_place_cts_route.enc
[03/23 17:56:45   1012s] The in-memory database contained RC information but was not saved. To save 
[03/23 17:56:45   1012s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 17:56:45   1012s] so it should only be saved when it is really desired.
[03/23 17:56:45   1012s] #% Begin save design ... (date=03/23 17:56:45, mem=2753.6M)
[03/23 17:56:45   1012s] % Begin Save ccopt configuration ... (date=03/23 17:56:45, mem=2753.6M)
[03/23 17:56:45   1012s] % End Save ccopt configuration ... (date=03/23 17:56:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.6M, current mem=2753.6M)
[03/23 17:56:45   1012s] % Begin Save netlist data ... (date=03/23 17:56:45, mem=2753.6M)
[03/23 17:56:45   1012s] Writing Binary DB to db/PE_top_place_cts_route.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:56:45   1012s] % End Save netlist data ... (date=03/23 17:56:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2753.6M, current mem=2753.6M)
[03/23 17:56:45   1012s] Saving symbol-table file in separate thread ...
[03/23 17:56:45   1012s] Saving congestion map file in separate thread ...
[03/23 17:56:45   1012s] Saving congestion map file db/PE_top_place_cts_route.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:56:45   1012s] % Begin Save AAE data ... (date=03/23 17:56:45, mem=2753.6M)
[03/23 17:56:45   1012s] Saving AAE Data ...
[03/23 17:56:45   1012s] % End Save AAE data ... (date=03/23 17:56:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.6M, current mem=2753.6M)
[03/23 17:56:46   1012s] Saving preference file db/PE_top_place_cts_route.enc.dat/gui.pref.tcl ...
[03/23 17:56:46   1012s] Saving mode setting ...
[03/23 17:56:46   1012s] Saving global file ...
[03/23 17:56:46   1012s] Saving Drc markers ...
[03/23 17:56:46   1012s] ... 25 markers are saved ...
[03/23 17:56:46   1012s] ... 0 geometry drc markers are saved ...
[03/23 17:56:46   1012s] ... 25 antenna drc markers are saved ...
[03/23 17:56:46   1012s] % Begin Save routing data ... (date=03/23 17:56:46, mem=2753.6M)
[03/23 17:56:46   1012s] Saving route file ...
[03/23 17:56:47   1012s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3900.9M) ***
[03/23 17:56:47   1012s] % End Save routing data ... (date=03/23 17:56:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=2753.6M, current mem=2753.6M)
[03/23 17:56:47   1012s] Saving special route data file in separate thread ...
[03/23 17:56:47   1012s] Saving PG file in separate thread ...
[03/23 17:56:47   1012s] Saving placement file in separate thread ...
[03/23 17:56:47   1012s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:56:47   1012s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:56:47   1012s] Saving PG file db/PE_top_place_cts_route.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:56:47 2023)
[03/23 17:56:47   1012s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3914.9M) ***
[03/23 17:56:47   1012s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:47   1012s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3914.9M) ***
[03/23 17:56:47   1012s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:47   1012s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:56:47   1012s] Saving property file db/PE_top_place_cts_route.enc.dat/PE_top.prop
[03/23 17:56:47   1012s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3914.9M) ***
[03/23 17:56:48   1012s] #Saving pin access data to file db/PE_top_place_cts_route.enc.dat/PE_top.apa ...
[03/23 17:56:48   1012s] #
[03/23 17:56:48   1012s] Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat/PE_top.techData.gz' ...
[03/23 17:56:48   1013s] Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat/extraction/' ...
[03/23 17:56:48   1013s] Checksum of RCGrid density data::96
[03/23 17:56:48   1013s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:56:48   1013s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:56:48   1013s] % Begin Save power constraints data ... (date=03/23 17:56:48, mem=2753.8M)
[03/23 17:56:48   1013s] % End Save power constraints data ... (date=03/23 17:56:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.8M, current mem=2753.8M)
[03/23 17:56:48   1013s] Generated self-contained design PE_top_place_cts_route.enc.dat
[03/23 17:56:48   1013s] #% End save design ... (date=03/23 17:56:48, total cpu=0:00:00.9, real=0:00:03.0, peak res=2753.9M, current mem=2753.9M)
[03/23 17:56:48   1013s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:56:48   1013s] 
[03/23 17:56:48   1013s] <CMD> zoomBox 36.24700 14.96900 210.26500 170.75200
[03/23 17:56:58   1014s] <CMD> zoomBox -46.92700 -34.39800 236.43300 219.27000
[03/23 17:56:58   1014s] <CMD> zoomBox -84.90000 -56.78100 248.46500 241.65200
[03/23 17:56:59   1014s] <CMD> zoomBox -315.91600 -189.86300 322.70700 381.84100
[03/23 17:56:59   1014s] <CMD> zoomBox -98.72100 6.00600 234.64500 304.44000
[03/23 17:57:00   1015s] <CMD> zoomBox -2.45400 103.71700 171.56500 259.50100
[03/23 17:57:01   1015s] <CMD> zoomBox 36.80800 147.49800 143.67900 243.17000
[03/23 17:57:01   1015s] <CMD> zoomBox -22.44000 82.93200 182.29200 266.21100
[03/23 17:57:01   1015s] <CMD> zoomBox -177.84500 -86.41900 283.57000 326.64600
[03/23 17:57:03   1015s] <CMD> zoomBox -79.72300 -47.03300 203.64400 206.64100
[03/23 17:57:03   1015s] <CMD> zoomBox -177.84600 -86.42100 283.57100 326.64600
[03/23 17:57:04   1015s] <CMD> zoomBox -275.51400 -125.62600 363.12600 446.09300
[03/23 17:57:04   1016s] <CMD> zoomBox -211.81500 -89.93500 331.02900 396.02600
[03/23 17:57:35   1019s] <CMD> zoomBox -153.35200 17.83100 238.85300 368.93800
[03/23 17:57:35   1019s] <CMD> zoomBox -93.05000 125.51300 147.81300 341.13700
[03/23 17:57:36   1019s] <CMD> zoomBox -153.35200 17.83100 238.85300 368.93800
[03/23 17:57:36   1019s] <CMD> zoomBox -213.37500 -89.35200 329.47000 396.61000
[03/23 17:57:37   1020s] <CMD> zoomBox -251.54500 -157.51200 387.09600 414.20800
[03/23 17:58:16   1025s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/23 17:58:16   1025s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/23 17:58:16   1025s] Type 'man IMPSP-5217' for more detail.
[03/23 17:58:16   1025s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3902.0M, EPOCH TIME: 1679608696.774618
[03/23 17:58:16   1025s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3902.0M, EPOCH TIME: 1679608696.774788
[03/23 17:58:16   1025s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3902.0M, EPOCH TIME: 1679608696.774942
[03/23 17:58:16   1025s] Processing tracks to init pin-track alignment.
[03/23 17:58:16   1025s] z: 2, totalTracks: 1
[03/23 17:58:16   1025s] z: 4, totalTracks: 1
[03/23 17:58:16   1025s] z: 6, totalTracks: 1
[03/23 17:58:16   1025s] z: 8, totalTracks: 1
[03/23 17:58:16   1025s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/23 17:58:16   1025s] All LLGs are deleted
[03/23 17:58:16   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3902.0M, EPOCH TIME: 1679608696.777574
[03/23 17:58:16   1025s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3902.0M, EPOCH TIME: 1679608696.777782
[03/23 17:58:16   1025s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3902.0M, EPOCH TIME: 1679608696.778399
[03/23 17:58:16   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3998.0M, EPOCH TIME: 1679608696.781600
[03/23 17:58:16   1025s] Max number of tech site patterns supported in site array is 256.
[03/23 17:58:16   1025s] Core basic site is IBM13SITE
[03/23 17:58:16   1025s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3998.0M, EPOCH TIME: 1679608696.789463
[03/23 17:58:16   1025s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:58:16   1025s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/23 17:58:16   1025s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.054, REAL:0.018, MEM:3998.0M, EPOCH TIME: 1679608696.807810
[03/23 17:58:16   1025s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:58:16   1025s] SiteArray: use 204,800 bytes
[03/23 17:58:16   1025s] SiteArray: current memory after site array memory allocation 3998.0M
[03/23 17:58:16   1025s] SiteArray: FP blocked sites are writable
[03/23 17:58:16   1025s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/23 17:58:16   1025s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3966.0M, EPOCH TIME: 1679608696.812101
[03/23 17:58:16   1025s] Process 114521 wires and vias for routing blockage analysis
[03/23 17:58:16   1025s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.082, REAL:0.032, MEM:3998.0M, EPOCH TIME: 1679608696.843724
[03/23 17:58:16   1025s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:58:16   1025s] Atter site array init, number of instance map data is 0.
[03/23 17:58:16   1025s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.152, REAL:0.063, MEM:3998.0M, EPOCH TIME: 1679608696.844950
[03/23 17:58:16   1025s] 
[03/23 17:58:16   1025s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:58:16   1025s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.158, REAL:0.069, MEM:3902.0M, EPOCH TIME: 1679608696.847130
[03/23 17:58:16   1025s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3902.0M, EPOCH TIME: 1679608696.847358
[03/23 17:58:16   1025s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.004, MEM:3902.0M, EPOCH TIME: 1679608696.850920
[03/23 17:58:16   1025s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3902.0MB).
[03/23 17:58:16   1025s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.167, REAL:0.077, MEM:3902.0M, EPOCH TIME: 1679608696.851604
[03/23 17:58:16   1025s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.167, REAL:0.077, MEM:3902.0M, EPOCH TIME: 1679608696.851731
[03/23 17:58:16   1025s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3902.0M, EPOCH TIME: 1679608696.851851
[03/23 17:58:16   1025s]   Signal wire search tree: 114181 elements. (cpu=0:00:00.0, mem=0.0M)
[03/23 17:58:16   1025s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.029, REAL:0.029, MEM:3902.0M, EPOCH TIME: 1679608696.881323
[03/23 17:58:16   1025s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3902.0M, EPOCH TIME: 1679608696.884770
[03/23 17:58:16   1025s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3902.0M, EPOCH TIME: 1679608696.884843
[03/23 17:58:16   1025s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3902.0M, EPOCH TIME: 1679608696.884957
[03/23 17:58:16   1025s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3902.0M, EPOCH TIME: 1679608696.885065
[03/23 17:58:16   1025s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/23 17:58:16   1025s] AddFiller main function time CPU:0.091, REAL:0.097
[03/23 17:58:16   1025s] Filler instance commit time CPU:0.020, REAL:0.020
[03/23 17:58:16   1025s] *INFO: Adding fillers to top-module.
[03/23 17:58:16   1025s] *INFO:   Added 15 filler insts (cell FILL64TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 32 filler insts (cell FILL32TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 70 filler insts (cell FILL16TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 228 filler insts (cell FILL8TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 542 filler insts (cell FILL4TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 808 filler insts (cell FILL2TR / prefix FILLCELL).
[03/23 17:58:16   1025s] *INFO:   Added 919 filler insts (cell FILL1TR / prefix FILLCELL).
[03/23 17:58:16   1025s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.099, REAL:0.098, MEM:3902.0M, EPOCH TIME: 1679608696.982938
[03/23 17:58:16   1025s] *INFO: Total 2614 filler insts added - prefix FILLCELL (CPU: 0:00:00.3).
[03/23 17:58:16   1025s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.099, REAL:0.098, MEM:3902.0M, EPOCH TIME: 1679608696.983100
[03/23 17:58:16   1025s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3902.0M, EPOCH TIME: 1679608696.983204
[03/23 17:58:16   1025s] For 2614 new insts, 2614 new gnd-pin connections were made to global net 'VSS'.
[03/23 17:58:16   1025s] 2614 new pwr-pin connections were made to global net 'VDD'.
[03/23 17:58:16   1025s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/23 17:58:16   1025s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.002, REAL:0.002, MEM:3902.0M, EPOCH TIME: 1679608696.984741
[03/23 17:58:16   1025s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.101, REAL:0.100, MEM:3902.0M, EPOCH TIME: 1679608696.984808
[03/23 17:58:16   1025s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.101, REAL:0.100, MEM:3902.0M, EPOCH TIME: 1679608696.984870
[03/23 17:58:16   1025s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3902.0M, EPOCH TIME: 1679608696.985074
[03/23 17:58:16   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5379).
[03/23 17:58:16   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] All LLGs are deleted
[03/23 17:58:16   1025s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:58:16   1025s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3902.0M, EPOCH TIME: 1679608696.995875
[03/23 17:58:16   1025s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3901.8M, EPOCH TIME: 1679608696.996403
[03/23 17:58:16   1025s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.020, REAL:0.014, MEM:3897.8M, EPOCH TIME: 1679608696.998700
[03/23 17:58:16   1025s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.321, REAL:0.224, MEM:3897.8M, EPOCH TIME: 1679608696.998820
[03/23 17:58:17   1025s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/23 17:58:17   1025s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/23 17:58:17   1025s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/23 17:58:17   1025s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/23 17:58:17   1025s] <CMD> fixVia -minCut
[03/23 17:58:17   1025s] ### import design signature (353): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1969460396 inst_pattern=1
[03/23 17:58:17   1025s] 
Start fixing mincut vias at Thu Mar 23 17:58:17 2023
No minimum cut violation markers found on special net vias.
[03/23 17:58:17   1025s] End fixing mincut vias at Thu Mar 23 17:58:17 2023
<CMD> fixVia -minStep
[03/23 17:58:17   1025s] 
Start fixing minstep vias at Thu Mar 23 17:58:17 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/23 17:58:17   1025s] End fixing minstep vias at Thu Mar 23 17:58:17 2023
<CMD> fixVia -short
[03/23 17:58:17   1025s] 
Start fixing short vias at Thu Mar 23 17:58:17 2023
End fixing short vias at Thu Mar 23 17:58:17 2023
<CMD> clearDrc
[03/23 17:58:17   1025s]  *** Starting Verify Geometry (MEM: 3921.8) ***
[03/23 17:58:17   1025s] 
[03/23 17:58:17   1025s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 17:58:17   1025s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 17:58:17   1025s]   VERIFY GEOMETRY ...... Initializing
[03/23 17:58:17   1025s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 17:58:17   1025s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 17:58:17   1025s]                   ...... bin size: 2560
[03/23 17:58:17   1025s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 17:58:17   1025s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 17:58:18   1026s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 17:58:18   1026s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 17:58:18   1026s]   VERIFY GEOMETRY ...... Wiring         :  296 Viols.
[03/23 17:58:18   1026s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 17:58:18   1026s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 296 Viols. 0 Wrngs.
[03/23 17:58:18   1026s] VG: elapsed time: 1.00
[03/23 17:58:18   1026s] Begin Summary ...
[03/23 17:58:18   1026s]   Cells       : 0
[03/23 17:58:18   1026s]   SameNet     : 0
[03/23 17:58:18   1026s]   Wiring      : 9
[03/23 17:58:18   1026s]   Antenna     : 0
[03/23 17:58:18   1026s]   Short       : 287
[03/23 17:58:18   1026s]   Overlap     : 0
[03/23 17:58:18   1026s] End Summary
[03/23 17:58:18   1026s] 
[03/23 17:58:18   1026s]   Verification Complete : 296 Viols.  0 Wrngs.
[03/23 17:58:18   1026s] 
[03/23 17:58:18   1026s] **********End: VERIFY GEOMETRY**********
[03/23 17:58:18   1026s]  *** verify geometry (CPU: 0:00:01.3  MEM: 342.6M)
[03/23 17:58:18   1026s] 
[03/23 17:58:18   1026s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 17:58:18   1026s] VERIFY_CONNECTIVITY use new engine.
[03/23 17:58:18   1026s] 
[03/23 17:58:18   1026s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 17:58:18   1026s] Start Time: Thu Mar 23 17:58:18 2023
[03/23 17:58:18   1026s] 
[03/23 17:58:18   1026s] Design Name: PE_top
[03/23 17:58:18   1026s] Database Units: 1000
[03/23 17:58:18   1026s] Design Boundary: (0.0000, 0.0000) (200.0000, 300.0000)
[03/23 17:58:18   1026s] Error Limit = 1000000; Warning Limit = 500000
[03/23 17:58:18   1026s] Check specified nets
[03/23 17:58:18   1026s] Use 6 pthreads
[03/23 17:58:18   1026s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (-0.08,299.24) (0.08,300.00) outside the design boundary.
[03/23 17:58:18   1026s] Violations for such geometries will be reported.
[03/23 17:58:18   1026s] Net pe_in_pk_wrb_data__6_: Found a geometry with bounding box (199.90,299.24) (200.06,300.00) outside the design boundary.
[03/23 17:58:18   1026s] Violations for such geometries will be reported.
[03/23 17:58:18   1026s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,299.87) (0.60,300.07) outside the design boundary.
[03/23 17:58:18   1026s] Violations for such geometries will be reported.
[03/23 17:58:18   1026s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.56) outside the design boundary.
[03/23 17:58:18   1026s] Violations for such geometries will be reported.
[03/23 17:58:18   1026s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 17:58:18   1026s] Violations for such geometries will be reported.
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] Begin Summary 
[03/23 17:58:18   1027s]   Found no problems or warnings.
[03/23 17:58:18   1027s] End Summary
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] End Time: Thu Mar 23 17:58:18 2023
[03/23 17:58:18   1027s] Time Elapsed: 0:00:00.0
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] ******** End: VERIFY CONNECTIVITY ********
[03/23 17:58:18   1027s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 17:58:18   1027s]   (CPU Time: 0:00:00.2  MEM: 32.000M)
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] <CMD> verifyProcessAntenna -error 1000000
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] ******* START VERIFY ANTENNA ********
[03/23 17:58:18   1027s] Report File: PE_top.antenna.rpt
[03/23 17:58:18   1027s] LEF Macro File: PE_top.antenna.lef
[03/23 17:58:18   1027s] Verification Complete: 25 Violations
[03/23 17:58:18   1027s] ******* DONE VERIFY ANTENNA ********
[03/23 17:58:18   1027s] (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] <CMD> detailRoute -fix_drc
[03/23 17:58:18   1027s] #% Begin detailRoute (date=03/23 17:58:18, mem=2802.9M)
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] detailRoute -fix_drc
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] #Start detailRoute on Thu Mar 23 17:58:18 2023
[03/23 17:58:18   1027s] #
[03/23 17:58:18   1027s] ### Time Record (detailRoute) is installed.
[03/23 17:58:18   1027s] ### Time Record (Pre Callback) is installed.
[03/23 17:58:18   1027s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_BMDdbz.rcdb.d/PE_top.rcdb.d': 2832 access done (mem: 3978.461M)
[03/23 17:58:18   1027s] ### Time Record (Pre Callback) is uninstalled.
[03/23 17:58:18   1027s] ### Time Record (DB Import) is installed.
[03/23 17:58:18   1027s] ### Time Record (Timing Data Generation) is installed.
[03/23 17:58:18   1027s] ### Time Record (Timing Data Generation) is uninstalled.
[03/23 17:58:18   1027s] 
[03/23 17:58:18   1027s] Trim Metal Layers:
[03/23 17:58:18   1027s] LayerId::1 widthSet size::1
[03/23 17:58:18   1027s] LayerId::2 widthSet size::1
[03/23 17:58:18   1027s] LayerId::3 widthSet size::1
[03/23 17:58:18   1027s] LayerId::4 widthSet size::1
[03/23 17:58:18   1027s] LayerId::5 widthSet size::1
[03/23 17:58:18   1027s] LayerId::6 widthSet size::1
[03/23 17:58:18   1027s] LayerId::7 widthSet size::1
[03/23 17:58:18   1027s] LayerId::8 widthSet size::1
[03/23 17:58:18   1027s] eee: pegSigSF::1.070000
[03/23 17:58:18   1027s] Initializing multi-corner resistance tables ...
[03/23 17:58:18   1027s] eee: l::1 avDens::0.101422 usedTrk::492.911109 availTrk::4860.000000 sigTrk::492.911109
[03/23 17:58:18   1027s] eee: l::2 avDens::0.413766 usedTrk::2010.902836 availTrk::4860.000000 sigTrk::2010.902836
[03/23 17:58:18   1027s] eee: l::3 avDens::0.281403 usedTrk::1367.618060 availTrk::4860.000000 sigTrk::1367.618060
[03/23 17:58:18   1027s] eee: l::4 avDens::0.247428 usedTrk::1202.497779 availTrk::4860.000000 sigTrk::1202.497779
[03/23 17:58:18   1027s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:58:18   1027s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:58:18   1027s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:58:18   1027s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 17:58:18   1027s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.369916 uaWl=1.000000 uaWlH=0.254771 aWlH=0.000000 lMod=0 pMax=0.869000 pMod=80 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/23 17:58:18   1027s] ### Net info: total nets: 2834
[03/23 17:58:18   1027s] ### Net info: dirty nets: 0
[03/23 17:58:18   1027s] ### Net info: marked as disconnected nets: 0
[03/23 17:58:18   1027s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:58:18   1027s] #num needed restored net=0
[03/23 17:58:18   1027s] #need_extraction net=0 (total=2834)
[03/23 17:58:18   1027s] ### Net info: fully routed nets: 2832
[03/23 17:58:18   1027s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:58:18   1027s] ### Net info: unrouted nets: 0
[03/23 17:58:18   1027s] ### Net info: re-extraction nets: 0
[03/23 17:58:18   1027s] ### Net info: ignored nets: 0
[03/23 17:58:18   1027s] ### Net info: skip routing nets: 0
[03/23 17:58:18   1027s] #Start reading timing information from file .timing_file_111707.tif.gz ...
[03/23 17:58:18   1027s] #WARNING (NRDB-193) 
[03/23 17:58:18   1027s] #Cannot find instance buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/PLACEDFE_OFC29_n25 in db referenced by timing file .timing_file_111707.tif.gz. 
[03/23 17:58:18   1027s] #WARNING (NRDB-192) 
[03/23 17:58:18   1027s] #Cannot find port Y in db referenced by timing file .timing_file_111707.tif.gz
[03/23 17:58:19   1027s] #
[03/23 17:58:19   1027s] # 1 instances referenced by timing file .timing_file_111707.tif.gz are missing in db.
[03/23 17:58:19   1027s] #Read in timing information for 68 ports, 2610 instances from timing file .timing_file_111707.tif.gz.
[03/23 17:58:19   1027s] ### import design signature (354): route=1179563032 fixed_route=1741672387 flt_obj=0 vio=1397283803 swire=282492057 shield_wire=1 net_attr=2134798096 dirty_area=0 del_dirty_area=0 cell=350911064 placement=644638832 pin_access=1969460396 inst_pattern=1
[03/23 17:58:19   1027s] ### Time Record (DB Import) is uninstalled.
[03/23 17:58:19   1027s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/23 17:58:19   1027s] #RTESIG:78da95934d6bc3300c8677deaf106e0f1dac99a524fe3876d06b364ab76b481ba7041207
[03/23 17:58:19   1027s] #       1207b6fdfab9650c36dab8f5d17afc4a7a25cfe6efeb0d30c20893e5805ce708d986880b
[03/23 17:58:19   1027s] #       524b14a49f08731f7a7b66f7b3f9cbeb16e31430e2a7038baae90af708e3607a188c73b5
[03/23 17:58:19   1027s] #       3d3cfc70094255348381c5aeeb9ab30c69f197293f6dd1d67b284d558c8dfb878b5882eb
[03/23 17:58:19   1027s] #       c72945a11260b6b386c16270bd0f9cc5244760a7cc012e8e4319a52f8ab5a6acc7765a4b
[03/23 17:58:19   1027s] #       490d328d15d70261515b670ea63f4b6a9902ebf779db95a68976b59d16d65a079d46a4bf
[03/23 17:58:19   1027s] #       de4d3b8dc7e9dd84dfa49eca188822195e22e1e3c1de84bcc200a908d82adbaeb36cb5dd
[03/23 17:58:19   1027s] #       4c3b8a5223d0f4903c23ae1b3c2a0cee2d2ae5d50657d8b2e84baf67ecd85e22e5ef8a5f
[03/23 17:58:19   1027s] #       a488ab34949390b8efa0f8982e9f5024904c9b41e8ff5d309d6f31ccc830a37dd9472850
[03/23 17:58:19   1027s] #       3791ffe491ab5b7f975775637244945cfaab2a3a7c5d7c7df70dfe6c8f86
[03/23 17:58:19   1027s] #
[03/23 17:58:19   1027s] #Using multithreading with 6 threads.
[03/23 17:58:19   1027s] ### Time Record (Data Preparation) is installed.
[03/23 17:58:19   1027s] #Start routing data preparation on Thu Mar 23 17:58:19 2023
[03/23 17:58:19   1027s] #
[03/23 17:58:19   1027s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:58:19   1027s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:58:19   1027s] #Voltage range [0.000 - 1.200] has 2832 nets.
[03/23 17:58:19   1027s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:58:19   1027s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:58:19   1027s] #Build and mark too close pins for the same net.
[03/23 17:58:19   1027s] ### Time Record (Cell Pin Access) is installed.
[03/23 17:58:19   1027s] #Initial pin access analysis.
[03/23 17:58:19   1027s] #Detail pin access analysis.
[03/23 17:58:19   1027s] ### Time Record (Cell Pin Access) is uninstalled.
[03/23 17:58:19   1027s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:58:19   1027s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:19   1027s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:19   1027s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:19   1027s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:19   1027s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:19   1027s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:58:19   1027s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:58:19   1027s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2806.52 (MB), peak = 3116.79 (MB)
[03/23 17:58:19   1027s] #Regenerating Ggrids automatically.
[03/23 17:58:19   1027s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:58:19   1027s] #Using automatically generated G-grids.
[03/23 17:58:19   1027s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:58:19   1027s] #Done routing data preparation.
[03/23 17:58:19   1027s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.38 (MB), peak = 3116.79 (MB)
[03/23 17:58:19   1027s] ### Time Record (Data Preparation) is uninstalled.
[03/23 17:58:19   1027s] ### Time Record (Detail Routing) is installed.
[03/23 17:58:19   1028s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/23 17:58:19   1028s] #
[03/23 17:58:19   1028s] #Start Detail Routing..
[03/23 17:58:19   1028s] #start initial detail routing ...
[03/23 17:58:19   1028s] ### Design has 2 dirty nets, 2614 dirty-areas), has valid drcs
[03/23 17:58:19   1028s] #   number of violations = 296
[03/23 17:58:19   1028s] #
[03/23 17:58:19   1028s] #    By Layer and Type :
[03/23 17:58:19   1028s] #	          SpacV   Totals
[03/23 17:58:19   1028s] #	M1            3        3
[03/23 17:58:19   1028s] #	M2           86       86
[03/23 17:58:19   1028s] #	M3          128      128
[03/23 17:58:19   1028s] #	M4           79       79
[03/23 17:58:19   1028s] #	Totals      296      296
[03/23 17:58:19   1028s] #2614 out of 5379 instances (48.6%) need to be verified(marked ipoed), dirty area = 26.7%.
[03/23 17:58:19   1029s] ### Routing stats: dirty-area = 97.41%
[03/23 17:58:19   1029s] #   number of violations = 0
[03/23 17:58:19   1029s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2809.88 (MB), peak = 3116.79 (MB)
[03/23 17:58:19   1029s] #Complete Detail Routing.
[03/23 17:58:19   1029s] #Total number of nets with non-default rule or having extra spacing = 100
[03/23 17:58:19   1029s] #Total wire length = 156609 um.
[03/23 17:58:19   1029s] #Total half perimeter of net bounding box = 74918 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M1 = 0 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M2 = 69115 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M3 = 46143 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M4 = 41351 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M5 = 0 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER M6 = 0 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER MQ = 0 um.
[03/23 17:58:19   1029s] #Total wire length on LAYER LM = 0 um.
[03/23 17:58:19   1029s] #Total number of vias = 43448
[03/23 17:58:19   1029s] #Total number of multi-cut vias = 1932 (  4.4%)
[03/23 17:58:19   1029s] #Total number of single cut vias = 41516 ( 95.6%)
[03/23 17:58:19   1029s] #Up-Via Summary (total 43448):
[03/23 17:58:19   1029s] #                   single-cut          multi-cut      Total
[03/23 17:58:19   1029s] #-----------------------------------------------------------
[03/23 17:58:19   1029s] # M1              9669 ( 98.7%)       125 (  1.3%)       9794
[03/23 17:58:19   1029s] # M2             18052 ( 95.6%)       840 (  4.4%)      18892
[03/23 17:58:19   1029s] # M3             13795 ( 93.4%)       967 (  6.6%)      14762
[03/23 17:58:19   1029s] #-----------------------------------------------------------
[03/23 17:58:19   1029s] #                41516 ( 95.6%)      1932 (  4.4%)      43448 
[03/23 17:58:19   1029s] #
[03/23 17:58:19   1029s] #Total number of DRC violations = 0
[03/23 17:58:19   1029s] ### Time Record (Detail Routing) is uninstalled.
[03/23 17:58:19   1029s] #Cpu time = 00:00:02
[03/23 17:58:19   1029s] #Elapsed time = 00:00:01
[03/23 17:58:19   1029s] #Increased memory = 7.07 (MB)
[03/23 17:58:19   1029s] #Total memory = 2809.88 (MB)
[03/23 17:58:19   1029s] #Peak memory = 3116.79 (MB)
[03/23 17:58:19   1029s] ### detail_route design signature (361): route=249181879 flt_obj=0 vio=414727270 shield_wire=1
[03/23 17:58:19   1029s] ### Time Record (DB Export) is installed.
[03/23 17:58:19   1029s] ### export design design signature (362): route=249181879 fixed_route=1741672387 flt_obj=0 vio=414727270 swire=282492057 shield_wire=1 net_attr=1246538810 dirty_area=0 del_dirty_area=0 cell=350911064 placement=644638832 pin_access=1872639871 inst_pattern=1
[03/23 17:58:19   1030s] #	no debugging net set
[03/23 17:58:19   1030s] ### Time Record (DB Export) is uninstalled.
[03/23 17:58:19   1030s] ### Time Record (Post Callback) is installed.
[03/23 17:58:19   1030s] ### Time Record (Post Callback) is uninstalled.
[03/23 17:58:19   1030s] #
[03/23 17:58:19   1030s] #detailRoute statistics:
[03/23 17:58:19   1030s] #Cpu time = 00:00:03
[03/23 17:58:19   1030s] #Elapsed time = 00:00:01
[03/23 17:58:19   1030s] #Increased memory = 4.05 (MB)
[03/23 17:58:19   1030s] #Total memory = 2806.95 (MB)
[03/23 17:58:19   1030s] #Peak memory = 3116.79 (MB)
[03/23 17:58:19   1030s] #Number of warnings = 2
[03/23 17:58:19   1030s] #Total number of warnings = 39
[03/23 17:58:19   1030s] #Number of fails = 0
[03/23 17:58:19   1030s] #Total number of fails = 0
[03/23 17:58:19   1030s] #Complete detailRoute on Thu Mar 23 17:58:19 2023
[03/23 17:58:19   1030s] #
[03/23 17:58:19   1030s] ### import design signature (363): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1872639871 inst_pattern=1
[03/23 17:58:19   1030s] ### Time Record (detailRoute) is uninstalled.
[03/23 17:58:19   1030s] ### 
[03/23 17:58:19   1030s] ###   Scalability Statistics
[03/23 17:58:19   1030s] ### 
[03/23 17:58:19   1030s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:58:19   1030s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/23 17:58:19   1030s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:58:19   1030s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/23 17:58:19   1030s] ###   Detail Routing                |        00:00:02|        00:00:01|             1.0|
[03/23 17:58:19   1030s] ###   Entire Command                |        00:00:03|        00:00:01|             2.3|
[03/23 17:58:19   1030s] ### --------------------------------+----------------+----------------+----------------+
[03/23 17:58:19   1030s] ### 
[03/23 17:58:20   1030s] #% End detailRoute (date=03/23 17:58:19, total cpu=0:00:02.9, real=0:00:02.0, peak res=2803.2M, current mem=2803.2M)
[03/23 17:58:20   1030s] <CMD> saveDesign db/PE_top_final_prefill.enc
[03/23 17:58:20   1030s] #% Begin save design ... (date=03/23 17:58:20, mem=2803.2M)
[03/23 17:58:20   1030s] % Begin Save ccopt configuration ... (date=03/23 17:58:20, mem=2803.2M)
[03/23 17:58:20   1030s] % End Save ccopt configuration ... (date=03/23 17:58:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2803.8M, current mem=2803.8M)
[03/23 17:58:20   1030s] % Begin Save netlist data ... (date=03/23 17:58:20, mem=2803.8M)
[03/23 17:58:20   1030s] Writing Binary DB to db/PE_top_final_prefill.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:58:20   1030s] % End Save netlist data ... (date=03/23 17:58:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=2803.8M, current mem=2803.8M)
[03/23 17:58:20   1030s] Saving symbol-table file in separate thread ...
[03/23 17:58:20   1030s] Saving congestion map file in separate thread ...
[03/23 17:58:20   1030s] Saving congestion map file db/PE_top_final_prefill.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:58:20   1030s] % Begin Save AAE data ... (date=03/23 17:58:20, mem=2804.1M)
[03/23 17:58:20   1030s] Saving AAE Data ...
[03/23 17:58:20   1030s] % End Save AAE data ... (date=03/23 17:58:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2804.1M, current mem=2804.1M)
[03/23 17:58:20   1030s] Saving preference file db/PE_top_final_prefill.enc.dat/gui.pref.tcl ...
[03/23 17:58:20   1030s] Saving mode setting ...
[03/23 17:58:20   1030s] Saving global file ...
[03/23 17:58:21   1030s] Saving Drc markers ...
[03/23 17:58:21   1030s] ... 50 markers are saved ...
[03/23 17:58:21   1030s] ... 0 geometry drc markers are saved ...
[03/23 17:58:21   1030s] ... 50 antenna drc markers are saved ...
[03/23 17:58:21   1030s] % Begin Save routing data ... (date=03/23 17:58:21, mem=2804.5M)
[03/23 17:58:21   1030s] Saving route file ...
[03/23 17:58:21   1030s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3927.4M) ***
[03/23 17:58:21   1030s] % End Save routing data ... (date=03/23 17:58:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2804.6M, current mem=2804.6M)
[03/23 17:58:21   1030s] Saving special route data file in separate thread ...
[03/23 17:58:21   1030s] Saving PG file in separate thread ...
[03/23 17:58:21   1030s] Saving placement file in separate thread ...
[03/23 17:58:21   1030s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:58:21   1030s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:58:21   1030s] Saving PG file db/PE_top_final_prefill.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:58:21 2023)
[03/23 17:58:21   1030s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3941.4M) ***
[03/23 17:58:21   1030s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:21   1030s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3941.4M) ***
[03/23 17:58:21   1030s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:21   1030s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:22   1030s] Saving property file db/PE_top_final_prefill.enc.dat/PE_top.prop
[03/23 17:58:22   1030s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3941.4M) ***
[03/23 17:58:22   1030s] #Saving pin access data to file db/PE_top_final_prefill.enc.dat/PE_top.apa ...
[03/23 17:58:22   1030s] #
[03/23 17:58:22   1030s] Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat/PE_top.techData.gz' ...
[03/23 17:58:22   1030s] Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat/extraction/' ...
[03/23 17:58:22   1030s] Checksum of RCGrid density data::96
[03/23 17:58:22   1030s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:22   1030s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:22   1030s] % Begin Save power constraints data ... (date=03/23 17:58:22, mem=2804.7M)
[03/23 17:58:22   1030s] % End Save power constraints data ... (date=03/23 17:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2804.7M, current mem=2804.7M)
[03/23 17:58:23   1031s] Generated self-contained design PE_top_final_prefill.enc.dat
[03/23 17:58:23   1031s] #% End save design ... (date=03/23 17:58:23, total cpu=0:00:00.9, real=0:00:03.0, peak res=2804.9M, current mem=2804.9M)
[03/23 17:58:23   1031s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:58:23   1031s] 
[03/23 17:58:23   1031s] <CMD> report_timing     
[03/23 17:58:23   1031s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/23 17:58:23   1031s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 200.0 300.0
[03/23 17:58:23   1031s]    _____________________________________________________________
[03/23 17:58:23   1031s]   /  Design State
[03/23 17:58:23   1031s]  +--------------------------------------------------------------
[03/23 17:58:23   1031s]  | signal nets: 
[03/23 17:58:23   1031s]  |    routed nets:     2810 (100.0% routed)
[03/23 17:58:23   1031s]  |     total nets:     2810
[03/23 17:58:23   1031s]  | clock nets: 
[03/23 17:58:23   1031s]  |    routed nets:       22 (100.0% routed)
[03/23 17:58:23   1031s]  |     total nets:       22
[03/23 17:58:23   1031s]  +--------------------------------------------------------------
[03/23 17:58:23   1031s] #################################################################################
[03/23 17:58:23   1031s] # Design Stage: PostRoute
[03/23 17:58:23   1031s] # Design Name: PE_top
[03/23 17:58:23   1031s] # Design Mode: 130nm
[03/23 17:58:23   1031s] # Analysis Mode: MMMC OCV 
[03/23 17:58:23   1031s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:58:23   1031s] # Signoff Settings: SI On 
[03/23 17:58:23   1031s] #################################################################################
[03/23 17:58:23   1031s]    _____________________________________________________________
[03/23 17:58:23   1031s]   /  Design State
[03/23 17:58:23   1031s]  +--------------------------------------------------------------
[03/23 17:58:23   1031s]  | signal nets: 
[03/23 17:58:23   1031s]  |    routed nets:     2810 (100.0% routed)
[03/23 17:58:23   1031s]  |     total nets:     2810
[03/23 17:58:23   1031s]  | clock nets: 
[03/23 17:58:23   1031s]  |    routed nets:       22 (100.0% routed)
[03/23 17:58:23   1031s]  |     total nets:       22
[03/23 17:58:23   1031s]  +--------------------------------------------------------------
[03/23 17:58:23   1031s] #################################################################################
[03/23 17:58:23   1031s] # Design Stage: PostRoute
[03/23 17:58:23   1031s] # Design Name: PE_top
[03/23 17:58:23   1031s] # Design Mode: 130nm
[03/23 17:58:23   1031s] # Analysis Mode: MMMC OCV 
[03/23 17:58:23   1031s] # Parasitics Mode: No SPEF/RCDB 
[03/23 17:58:23   1031s] # Signoff Settings: SI On 
[03/23 17:58:23   1031s] #################################################################################
[03/23 17:58:23   1031s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/23 17:58:23   1031s] ### Net info: total nets: 2834
[03/23 17:58:23   1031s] ### Net info: dirty nets: 0
[03/23 17:58:23   1031s] ### Net info: marked as disconnected nets: 0
[03/23 17:58:23   1031s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/23 17:58:23   1031s] #num needed restored net=0
[03/23 17:58:23   1031s] #need_extraction net=0 (total=2834)
[03/23 17:58:23   1031s] ### Net info: fully routed nets: 2832
[03/23 17:58:23   1031s] ### Net info: trivial (< 2 pins) nets: 2
[03/23 17:58:23   1031s] ### Net info: unrouted nets: 0
[03/23 17:58:23   1031s] ### Net info: re-extraction nets: 0
[03/23 17:58:23   1031s] ### Net info: ignored nets: 0
[03/23 17:58:23   1031s] ### Net info: skip routing nets: 0
[03/23 17:58:23   1031s] ### import design signature (364): route=988461211 fixed_route=988461211 flt_obj=0 vio=1751963801 swire=282492057 shield_wire=1 net_attr=1119734604 dirty_area=0 del_dirty_area=0 cell=350911064 placement=644638832 pin_access=1872639871 inst_pattern=1
[03/23 17:58:23   1031s] #Extract in post route mode
[03/23 17:58:23   1031s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/23 17:58:23   1031s] #Fast data preparation for tQuantus.
[03/23 17:58:23   1031s] #Start routing data preparation on Thu Mar 23 17:58:23 2023
[03/23 17:58:23   1031s] #
[03/23 17:58:23   1031s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/23 17:58:23   1031s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:23   1031s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:23   1031s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:23   1031s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:23   1031s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/23 17:58:23   1031s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:58:23   1031s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/23 17:58:23   1031s] #Regenerating Ggrids automatically.
[03/23 17:58:23   1031s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:58:23   1031s] #Using automatically generated G-grids.
[03/23 17:58:23   1031s] #Done routing data preparation.
[03/23 17:58:23   1031s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2773.96 (MB), peak = 3116.79 (MB)
[03/23 17:58:23   1031s] #Start routing data preparation on Thu Mar 23 17:58:23 2023
[03/23 17:58:23   1031s] #
[03/23 17:58:23   1031s] #Minimum voltage of a net in the design = 0.000.
[03/23 17:58:23   1031s] #Maximum voltage of a net in the design = 1.200.
[03/23 17:58:23   1031s] #Voltage range [0.000 - 1.200] has 2832 nets.
[03/23 17:58:23   1031s] #Voltage range [1.200 - 1.200] has 1 net.
[03/23 17:58:23   1031s] #Voltage range [0.000 - 0.000] has 1 net.
[03/23 17:58:23   1031s] #Build and mark too close pins for the same net.
[03/23 17:58:23   1031s] #Regenerating Ggrids automatically.
[03/23 17:58:23   1031s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/23 17:58:23   1031s] #Using automatically generated G-grids.
[03/23 17:58:23   1031s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/23 17:58:23   1031s] #Done routing data preparation.
[03/23 17:58:23   1031s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.59 (MB), peak = 3116.79 (MB)
[03/23 17:58:23   1031s] #
[03/23 17:58:23   1031s] #Start tQuantus RC extraction...
[03/23 17:58:23   1031s] #Start building rc corner(s)...
[03/23 17:58:23   1031s] #Number of RC Corner = 1
[03/23 17:58:23   1031s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:58:23   1031s] #M1 -> M1 (1)
[03/23 17:58:23   1031s] #M2 -> M2 (2)
[03/23 17:58:23   1031s] #M3 -> M3 (3)
[03/23 17:58:23   1031s] #M4 -> M4 (4)
[03/23 17:58:23   1031s] #M5 -> M5 (5)
[03/23 17:58:23   1031s] #M6 -> M6 (6)
[03/23 17:58:23   1031s] #MQ -> MQ (7)
[03/23 17:58:23   1031s] #LM -> LM (8)
[03/23 17:58:23   1031s] #SADV-On
[03/23 17:58:23   1031s] # Corner(s) : 
[03/23 17:58:23   1031s] #rc-typ [25.00]
[03/23 17:58:24   1032s] # Corner id: 0
[03/23 17:58:24   1032s] # Layout Scale: 1.000000
[03/23 17:58:24   1032s] # Has Metal Fill model: yes
[03/23 17:58:24   1032s] # Temperature was set
[03/23 17:58:24   1032s] # Temperature : 25.000000
[03/23 17:58:24   1032s] # Ref. Temp   : 25.000000
[03/23 17:58:24   1032s] #SADV-Off
[03/23 17:58:24   1032s] #total pattern=120 [8, 324]
[03/23 17:58:24   1032s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:58:24   1032s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:58:24   1032s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:58:24   1032s] #number model r/c [1,1] [8,324] read
[03/23 17:58:24   1032s] #0 rcmodel(s) requires rebuild
[03/23 17:58:24   1032s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2778.20 (MB), peak = 3116.79 (MB)
[03/23 17:58:24   1032s] #Start building rc corner(s)...
[03/23 17:58:24   1032s] #Number of RC Corner = 1
[03/23 17:58:24   1032s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/23 17:58:24   1032s] #M1 -> M1 (1)
[03/23 17:58:24   1032s] #M2 -> M2 (2)
[03/23 17:58:24   1032s] #M3 -> M3 (3)
[03/23 17:58:24   1032s] #M4 -> M4 (4)
[03/23 17:58:24   1032s] #M5 -> M5 (5)
[03/23 17:58:24   1032s] #M6 -> M6 (6)
[03/23 17:58:24   1032s] #MQ -> MQ (7)
[03/23 17:58:24   1032s] #LM -> LM (8)
[03/23 17:58:24   1032s] #SADV-On
[03/23 17:58:24   1032s] # Corner(s) : 
[03/23 17:58:24   1032s] #rc-typ [25.00]
[03/23 17:58:24   1032s] # Corner id: 0
[03/23 17:58:24   1032s] # Layout Scale: 1.000000
[03/23 17:58:24   1032s] # Has Metal Fill model: yes
[03/23 17:58:24   1032s] # Temperature was set
[03/23 17:58:24   1032s] # Temperature : 25.000000
[03/23 17:58:24   1032s] # Ref. Temp   : 25.000000
[03/23 17:58:24   1032s] #SADV-Off
[03/23 17:58:24   1032s] #total pattern=120 [8, 324]
[03/23 17:58:24   1032s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/23 17:58:24   1032s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 17:58:24   1032s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/23 17:58:24   1032s] #number model r/c [1,1] [8,324] read
[03/23 17:58:24   1032s] #0 rcmodel(s) requires rebuild
[03/23 17:58:24   1032s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2778.19 (MB), peak = 3116.79 (MB)
[03/23 17:58:24   1032s] #Finish check_net_pin_list step Enter extract
[03/23 17:58:24   1032s] #Start init net ripin tree building
[03/23 17:58:24   1032s] #Finish init net ripin tree building
[03/23 17:58:24   1032s] #Cpu time = 00:00:00
[03/23 17:58:24   1032s] #Elapsed time = 00:00:00
[03/23 17:58:24   1032s] #Increased memory = 0.00 (MB)
[03/23 17:58:24   1032s] #Total memory = 2778.19 (MB)
[03/23 17:58:24   1032s] #Peak memory = 3116.79 (MB)
[03/23 17:58:24   1032s] #Using multithreading with 6 threads.
[03/23 17:58:24   1032s] #begin processing metal fill model file
[03/23 17:58:24   1032s] #end processing metal fill model file
[03/23 17:58:24   1032s] #Length limit = 200 pitches
[03/23 17:58:24   1032s] #opt mode = 2
[03/23 17:58:24   1032s] #Finish check_net_pin_list step Fix net pin list
[03/23 17:58:24   1032s] #Start generate extraction boxes.
[03/23 17:58:24   1032s] #
[03/23 17:58:24   1032s] #Extract using 30 x 30 Hboxes
[03/23 17:58:24   1032s] #3x3 initial hboxes
[03/23 17:58:24   1032s] #Use area based hbox pruning.
[03/23 17:58:24   1032s] #0/0 hboxes pruned.
[03/23 17:58:24   1032s] #Complete generating extraction boxes.
[03/23 17:58:24   1032s] #Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/23 17:58:24   1032s] #Process 0 special clock nets for rc extraction
[03/23 17:58:24   1032s] #Total 2832 nets were built. 1069 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/23 17:58:26   1034s] #Run Statistics for Extraction:
[03/23 17:58:26   1034s] #   Cpu time = 00:00:02, elapsed time = 00:00:01 .
[03/23 17:58:26   1034s] #   Increased memory =    14.40 (MB), total memory =  2793.21 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:26   1034s] #Register nets and terms for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d
[03/23 17:58:26   1034s] #Finish registering nets and terms for rcdb.
[03/23 17:58:26   1034s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2787.91 (MB), peak = 3116.79 (MB)
[03/23 17:58:26   1034s] #RC Statistics: 15635 Res, 8663 Ground Cap, 21225 XCap (Edge to Edge)
[03/23 17:58:26   1034s] #RC V/H edge ratio: 0.06, Avg V/H Edge Length: 1130.37 (5910), Avg L-Edge Length: 15598.94 (7016)
[03/23 17:58:26   1034s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d.
[03/23 17:58:26   1034s] #Start writing RC data.
[03/23 17:58:26   1035s] #Finish writing RC data
[03/23 17:58:26   1035s] #Finish writing rcdb with 18467 nodes, 15635 edges, and 59952 xcaps
[03/23 17:58:26   1035s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2782.44 (MB), peak = 3116.79 (MB)
[03/23 17:58:26   1035s] Restoring parasitic data from file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d' ...
[03/23 17:58:26   1035s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d' for reading (mem: 3936.133M)
[03/23 17:58:26   1035s] Reading RCDB with compressed RC data.
[03/23 17:58:26   1035s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d' for content verification (mem: 3936.133M)
[03/23 17:58:26   1035s] Reading RCDB with compressed RC data.
[03/23 17:58:26   1035s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d': 0 access done (mem: 3936.133M)
[03/23 17:58:26   1035s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d': 0 access done (mem: 3936.133M)
[03/23 17:58:26   1035s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3936.133M)
[03/23 17:58:26   1035s] Following multi-corner parasitics specified:
[03/23 17:58:26   1035s] 	/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d (rcdb)
[03/23 17:58:26   1035s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d' for reading (mem: 3936.133M)
[03/23 17:58:26   1035s] Reading RCDB with compressed RC data.
[03/23 17:58:26   1035s] 		Cell PE_top has rcdb /tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d specified
[03/23 17:58:26   1035s] Cell PE_top, hinst 
[03/23 17:58:26   1035s] processing rcdb (/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d) for hinst (top) of cell (PE_top);
[03/23 17:58:26   1035s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/nr111707_ozLtlP.rcdb.d': 0 access done (mem: 3952.133M)
[03/23 17:58:26   1035s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3936.133M)
[03/23 17:58:26   1035s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_QDDKaG.rcdb.d/PE_top.rcdb.d' for reading (mem: 3936.133M)
[03/23 17:58:26   1035s] Reading RCDB with compressed RC data.
[03/23 17:58:27   1035s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_QDDKaG.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3936.133M)
[03/23 17:58:27   1035s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3936.133M)
[03/23 17:58:27   1035s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3936.133M)
[03/23 17:58:27   1035s] #
[03/23 17:58:27   1035s] #Restore RCDB.
[03/23 17:58:27   1035s] #
[03/23 17:58:27   1035s] #Complete tQuantus RC extraction.
[03/23 17:58:27   1035s] #Cpu time = 00:00:04
[03/23 17:58:27   1035s] #Elapsed time = 00:00:03
[03/23 17:58:27   1035s] #Increased memory = 2.91 (MB)
[03/23 17:58:27   1035s] #Total memory = 2782.50 (MB)
[03/23 17:58:27   1035s] #Peak memory = 3116.79 (MB)
[03/23 17:58:27   1035s] #
[03/23 17:58:27   1035s] #1069 inserted nodes are removed
[03/23 17:58:27   1035s] ### export design design signature (366): route=1750725818 fixed_route=1750725818 flt_obj=0 vio=1751963801 swire=282492057 shield_wire=1 net_attr=534648381 dirty_area=0 del_dirty_area=0 cell=350911064 placement=644638832 pin_access=1872639871 inst_pattern=1
[03/23 17:58:27   1035s] #	no debugging net set
[03/23 17:58:27   1035s] ### import design signature (367): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1872639871 inst_pattern=1
[03/23 17:58:27   1035s] #Start Inst Signature in MT(0)
[03/23 17:58:27   1035s] #Start Net Signature in MT(21955132)
[03/23 17:58:27   1035s] #Calculate SNet Signature in MT (25778785)
[03/23 17:58:27   1035s] #Run time and memory report for RC extraction:
[03/23 17:58:27   1035s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/23 17:58:27   1035s] #Run Statistics for snet signature:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
[03/23 17:58:27   1035s] #    Increased memory =     0.02 (MB), total memory =  2564.34 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] #Run Statistics for Net Final Signature:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:58:27   1035s] #   Increased memory =     0.00 (MB), total memory =  2564.32 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] #Run Statistics for Net launch:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  5.41/6, scale score = 0.90.
[03/23 17:58:27   1035s] #    Increased memory =    -0.02 (MB), total memory =  2564.32 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] #Run Statistics for Net init_dbsNet_slist:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/23 17:58:27   1035s] #   Increased memory =     0.00 (MB), total memory =  2564.34 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] #Run Statistics for net signature:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.67/6, scale score = 0.61.
[03/23 17:58:27   1035s] #    Increased memory =    -0.02 (MB), total memory =  2564.32 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] #Run Statistics for inst signature:
[03/23 17:58:27   1035s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.02/6, scale score = 0.34.
[03/23 17:58:27   1035s] #    Increased memory =    -0.36 (MB), total memory =  2564.34 (MB), peak memory =  3116.79 (MB)
[03/23 17:58:27   1035s] Starting delay calculation for Setup views
[03/23 17:58:27   1036s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:27   1036s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:58:27   1036s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:27   1036s] #################################################################################
[03/23 17:58:27   1036s] # Design Stage: PostRoute
[03/23 17:58:27   1036s] # Design Name: PE_top
[03/23 17:58:27   1036s] # Design Mode: 130nm
[03/23 17:58:27   1036s] # Analysis Mode: MMMC OCV 
[03/23 17:58:27   1036s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:27   1036s] # Signoff Settings: SI On 
[03/23 17:58:27   1036s] #################################################################################
[03/23 17:58:27   1036s] Topological Sorting (REAL = 0:00:00.0, MEM = 3773.5M, InitMEM = 3773.5M)
[03/23 17:58:27   1036s] Setting infinite Tws ...
[03/23 17:58:27   1036s] First Iteration Infinite Tw... 
[03/23 17:58:27   1036s] Calculate early delays in OCV mode...
[03/23 17:58:27   1036s] Calculate late delays in OCV mode...
[03/23 17:58:27   1036s] Start delay calculation (fullDC) (6 T). (MEM=3773.49)
[03/23 17:58:27   1036s] End AAE Lib Interpolated Model. (MEM=3785.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:27   1036s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_QDDKaG.rcdb.d/PE_top.rcdb.d' for reading (mem: 3785.102M)
[03/23 17:58:27   1036s] Reading RCDB with compressed RC data.
[03/23 17:58:27   1036s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3785.1M)
[03/23 17:58:27   1037s] Total number of fetched objects 2832
[03/23 17:58:27   1037s] AAE_INFO-618: Total number of nets in the design is 2834,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:27   1037s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:27   1037s] End delay calculation. (MEM=4040.72 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:58:27   1037s] End delay calculation (fullDC). (MEM=4040.72 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 17:58:27   1037s] *** CDM Built up (cpu=0:00:01.3  real=0:00:00.0  mem= 4040.7M) ***
[03/23 17:58:27   1037s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4032.7M)
[03/23 17:58:27   1037s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:27   1037s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4032.7M)
[03/23 17:58:27   1037s] Starting SI iteration 2
[03/23 17:58:28   1037s] Calculate early delays in OCV mode...
[03/23 17:58:28   1037s] Calculate late delays in OCV mode...
[03/23 17:58:28   1037s] Start delay calculation (fullDC) (6 T). (MEM=3877.88)
[03/23 17:58:28   1037s] End AAE Lib Interpolated Model. (MEM=3877.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:28   1038s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:28   1038s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:28   1038s] Total number of fetched objects 2832
[03/23 17:58:28   1038s] AAE_INFO-618: Total number of nets in the design is 2834,  18.3 percent of the nets selected for SI analysis
[03/23 17:58:28   1038s] End delay calculation. (MEM=4146 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:28   1038s] End delay calculation (fullDC). (MEM=4146 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:28   1038s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4146.0M) ***
[03/23 17:58:28   1038s] *** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:01.0 totSessionCpu=0:17:19 mem=4152.0M)
[03/23 17:58:28   1038s] Critical nets number = 551.
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '0'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '2'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '0'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '2'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '0'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '2'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '0'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/23 17:58:28   1038s] **WARN: (from .metalfill_111707.conf) Unknown option '2'!
[03/23 17:58:28   1038s] Layer [M0] : Size_X changed to (200.000) due to window size.
[03/23 17:58:28   1038s] Layer [M0] : Size_y changed to (300.000) due to window size.
[03/23 17:58:28   1038s] Layer [M1] : Size_X changed to (200.000) due to window size.
[03/23 17:58:28   1038s] Layer [M1] : Size_y changed to (300.000) due to window size.
[03/23 17:58:28   1038s] Layer [M2] : Size_X changed to (200.000) due to window size.
[03/23 17:58:28   1038s] Layer [M2] : Size_y changed to (300.000) due to window size.
[03/23 17:58:28   1038s] Layer [M3] : Size_X changed to (200.000) due to window size.
[03/23 17:58:28   1038s] Layer [M3] : Size_y changed to (300.000) due to window size.
[03/23 17:58:28   1038s] ************************
[03/23 17:58:28   1038s] Timing Aware sta
[03/23 17:58:28   1038s] P/G Nets: 2
[03/23 17:58:28   1038s] Non-Critical Signal Nets: 2258
[03/23 17:58:28   1038s] Critical Signal Nets: 552
[03/23 17:58:28   1038s] Clock Nets:22
[03/23 17:58:28   1038s] ************************
[03/23 17:58:28   1038s] Multi-CPU acceleration using 6 CPU(s).
[03/23 17:58:28   1038s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/23 17:58:29   1039s] End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:01.0, peak mem : 4168.00 megs
[03/23 17:58:29   1039s] Multi-CPU acceleration using 6 CPU(s).
[03/23 17:58:29   1039s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/23 17:58:29   1039s] Multi-CPU acceleration using 6 CPU(s).
[03/23 17:58:29   1039s] Multi-CPU acceleration using 6 CPU(s).
[03/23 17:58:29   1039s] Multi-CPU acceleration using 6 CPU(s).
[03/23 17:58:29   1039s] End metal filling: cpu:  0:00:00.9,  real:  0:00:01.0,  peak mem:  4160.00  megs.
[03/23 17:58:29   1039s] <CMD> clearDrc
[03/23 17:58:29   1039s]  *** Starting Verify Geometry (MEM: 4160.0) ***
[03/23 17:58:29   1039s] 
[03/23 17:58:29   1039s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 17:58:29   1039s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 17:58:29   1039s]   VERIFY GEOMETRY ...... Initializing
[03/23 17:58:29   1039s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 17:58:29   1039s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 17:58:29   1039s]                   ...... bin size: 2560
[03/23 17:58:29   1039s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 17:58:29   1039s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 17:58:31   1040s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 17:58:31   1040s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 17:58:31   1040s]   VERIFY GEOMETRY ...... Wiring         :  296 Viols.
[03/23 17:58:31   1040s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 17:58:31   1040s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 296 Viols. 0 Wrngs.
[03/23 17:58:31   1040s] VG: elapsed time: 2.00
[03/23 17:58:31   1040s] Begin Summary ...
[03/23 17:58:31   1040s]   Cells       : 0
[03/23 17:58:31   1040s]   SameNet     : 0
[03/23 17:58:31   1040s]   Wiring      : 9
[03/23 17:58:31   1040s]   Antenna     : 0
[03/23 17:58:31   1040s]   Short       : 287
[03/23 17:58:31   1040s]   Overlap     : 0
[03/23 17:58:31   1040s] End Summary
[03/23 17:58:31   1040s] 
[03/23 17:58:31   1040s]   Verification Complete : 296 Viols.  0 Wrngs.
[03/23 17:58:31   1040s] 
[03/23 17:58:31   1040s] **********End: VERIFY GEOMETRY**********
[03/23 17:58:31   1040s]  *** verify geometry (CPU: 0:00:01.3  MEM: 256.1M)
[03/23 17:58:31   1040s] 
[03/23 17:58:31   1040s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/23 17:58:31   1040s] VERIFY_CONNECTIVITY use new engine.
[03/23 17:58:31   1040s] 
[03/23 17:58:31   1040s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 17:58:31   1040s] Start Time: Thu Mar 23 17:58:31 2023
[03/23 17:58:31   1040s] 
[03/23 17:58:31   1040s] Design Name: PE_top
[03/23 17:58:31   1040s] Database Units: 1000
[03/23 17:58:31   1040s] Design Boundary: (0.0000, 0.0000) (200.0000, 300.0000)
[03/23 17:58:31   1040s] Error Limit = 1000000; Warning Limit = 500000
[03/23 17:58:31   1040s] Check specified nets
[03/23 17:58:31   1040s] Use 6 pthreads
[03/23 17:58:31   1040s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,299.87) (0.60,300.07) outside the design boundary.
[03/23 17:58:31   1040s] Violations for such geometries will be reported.
[03/23 17:58:31   1040s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 17:58:31   1040s] Violations for such geometries will be reported.
[03/23 17:58:31   1040s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (-0.08,299.24) (0.08,300.00) outside the design boundary.
[03/23 17:58:31   1040s] Violations for such geometries will be reported.
[03/23 17:58:31   1040s] Net pe_in_pk_wrb_data__6_: Found a geometry with bounding box (199.90,299.24) (200.06,300.00) outside the design boundary.
[03/23 17:58:31   1040s] Violations for such geometries will be reported.
[03/23 17:58:31   1040s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.56) outside the design boundary.
[03/23 17:58:31   1040s] Violations for such geometries will be reported.
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] Begin Summary 
[03/23 17:58:31   1041s]   Found no problems or warnings.
[03/23 17:58:31   1041s] End Summary
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] End Time: Thu Mar 23 17:58:31 2023
[03/23 17:58:31   1041s] Time Elapsed: 0:00:00.0
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] ******** End: VERIFY CONNECTIVITY ********
[03/23 17:58:31   1041s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 17:58:31   1041s]   (CPU Time: 0:00:00.2  MEM: 24.000M)
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] <CMD> verifyProcessAntenna -error 1000000
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] ******* START VERIFY ANTENNA ********
[03/23 17:58:31   1041s] Report File: PE_top.antenna.rpt
[03/23 17:58:31   1041s] LEF Macro File: PE_top.antenna.lef
[03/23 17:58:31   1041s] Verification Complete: 25 Violations
[03/23 17:58:31   1041s] ******* DONE VERIFY ANTENNA ********
[03/23 17:58:31   1041s] (CPU Time: 0:00:00.3  MEM: 0.000M)
[03/23 17:58:31   1041s] 
[03/23 17:58:31   1041s] <CMD> trimMetalFill -deleteViols
[03/23 17:58:31   1041s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4440.070M)
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 1 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 11 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 21 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 31 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 41 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 51 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 61 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 71 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 81 of 100
[03/23 17:58:31   1041s] trimMetalFill...............SubArea: 91 of 100
[03/23 17:58:31   1041s]  Number of metal fills with spacing or/and short violations:0
[03/23 17:58:31   1041s]  Total number of deleted metal fills: 0
[03/23 17:58:31   1041s]  Total number of added metal fills:   0
[03/23 17:58:31   1041s]  (CPU Time: 0:00:00.3  MEM: 4440.070M)
[03/23 17:58:31   1041s]  *** END OF TRIM METALFILL ***
[03/23 17:58:31   1041s] <CMD> saveDesign db/PE_top_final.enc
[03/23 17:58:31   1041s] The in-memory database contained RC information but was not saved. To save 
[03/23 17:58:31   1041s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/23 17:58:31   1041s] so it should only be saved when it is really desired.
[03/23 17:58:31   1041s] #% Begin save design ... (date=03/23 17:58:31, mem=2808.0M)
[03/23 17:58:31   1041s] % Begin Save ccopt configuration ... (date=03/23 17:58:31, mem=2808.0M)
[03/23 17:58:31   1041s] % End Save ccopt configuration ... (date=03/23 17:58:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2808.6M, current mem=2808.6M)
[03/23 17:58:31   1041s] % Begin Save netlist data ... (date=03/23 17:58:31, mem=2808.7M)
[03/23 17:58:31   1041s] Writing Binary DB to db/PE_top_final.enc.dat/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 17:58:31   1042s] % End Save netlist data ... (date=03/23 17:58:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2808.7M, current mem=2808.7M)
[03/23 17:58:31   1042s] Saving symbol-table file in separate thread ...
[03/23 17:58:31   1042s] Saving congestion map file in separate thread ...
[03/23 17:58:32   1042s] Saving congestion map file db/PE_top_final.enc.dat/PE_top.route.congmap.gz ...
[03/23 17:58:32   1042s] % Begin Save AAE data ... (date=03/23 17:58:31, mem=2808.9M)
[03/23 17:58:32   1042s] Saving AAE Data ...
[03/23 17:58:32   1042s] % End Save AAE data ... (date=03/23 17:58:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2808.9M, current mem=2808.9M)
[03/23 17:58:32   1042s] Saving preference file db/PE_top_final.enc.dat/gui.pref.tcl ...
[03/23 17:58:32   1042s] Saving mode setting ...
[03/23 17:58:32   1042s] Saving global file ...
[03/23 17:58:32   1042s] Saving Drc markers ...
[03/23 17:58:33   1042s] ... 321 markers are saved ...
[03/23 17:58:33   1042s] ... 296 geometry drc markers are saved ...
[03/23 17:58:33   1042s] ... 25 antenna drc markers are saved ...
[03/23 17:58:33   1042s] % Begin Save routing data ... (date=03/23 17:58:33, mem=2809.3M)
[03/23 17:58:33   1042s] Saving route file ...
[03/23 17:58:33   1042s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3939.7M) ***
[03/23 17:58:33   1042s] % End Save routing data ... (date=03/23 17:58:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2809.5M, current mem=2809.5M)
[03/23 17:58:33   1042s] Saving special route data file in separate thread ...
[03/23 17:58:33   1042s] Saving PG file in separate thread ...
[03/23 17:58:33   1042s] Saving placement file in separate thread ...
[03/23 17:58:33   1042s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 17:58:33   1042s] Save Adaptive View Pruning View Names to Binary file
[03/23 17:58:33   1042s] Saving PG file db/PE_top_final.enc.dat/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 17:58:33 2023)
[03/23 17:58:33   1042s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:33   1042s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3953.7M) ***
[03/23 17:58:33   1042s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3953.7M) ***
[03/23 17:58:33   1042s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:33   1042s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 17:58:33   1042s] Saving property file db/PE_top_final.enc.dat/PE_top.prop
[03/23 17:58:34   1042s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=3953.7M) ***
[03/23 17:58:34   1042s] #Saving pin access data to file db/PE_top_final.enc.dat/PE_top.apa ...
[03/23 17:58:34   1042s] #
[03/23 17:58:34   1042s] Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat/PE_top.techData.gz' ...
[03/23 17:58:34   1042s] Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat/extraction/' ...
[03/23 17:58:34   1042s] Checksum of RCGrid density data::96
[03/23 17:58:34   1042s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:58:34   1042s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 17:58:34   1042s] % Begin Save power constraints data ... (date=03/23 17:58:34, mem=2809.6M)
[03/23 17:58:34   1042s] % End Save power constraints data ... (date=03/23 17:58:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2809.6M, current mem=2809.6M)
[03/23 17:58:34   1042s] Generated self-contained design PE_top_final.enc.dat
[03/23 17:58:34   1042s] #% End save design ... (date=03/23 17:58:34, total cpu=0:00:00.8, real=0:00:03.0, peak res=2809.8M, current mem=2809.8M)
[03/23 17:58:34   1042s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 17:58:34   1042s] 
[03/23 17:58:40   1043s] <CMD> zoomBox -140.60100 -1.93600 251.60500 349.17200
[03/23 17:58:40   1043s] <CMD> zoomBox -345.49100 -160.83000 405.85300 511.78300
[03/23 17:58:41   1043s] <CMD> zoomBox -139.20800 -58.15400 252.99900 292.95500
[03/23 17:58:41   1043s] <CMD> zoomBox -280.75800 -128.61100 357.88600 443.11200
[03/23 17:58:46   1044s] <CMD> setAnalysisMode -skew true -warn false -checkType hold
[03/23 17:58:46   1044s] <CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
[03/23 17:58:46   1044s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:46   1044s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 17:58:46   1044s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:46   1044s] #################################################################################
[03/23 17:58:46   1044s] # Design Stage: PostRoute
[03/23 17:58:46   1044s] # Design Name: PE_top
[03/23 17:58:46   1044s] # Design Mode: 130nm
[03/23 17:58:46   1044s] # Analysis Mode: MMMC OCV 
[03/23 17:58:46   1044s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:46   1044s] # Signoff Settings: SI On 
[03/23 17:58:46   1044s] #################################################################################
[03/23 17:58:46   1044s] Topological Sorting (REAL = 0:00:00.0, MEM = 3830.0M, InitMEM = 3830.0M)
[03/23 17:58:46   1044s] Setting infinite Tws ...
[03/23 17:58:46   1044s] First Iteration Infinite Tw... 
[03/23 17:58:46   1044s] Calculate late delays in OCV mode...
[03/23 17:58:46   1044s] Calculate early delays in OCV mode...
[03/23 17:58:46   1044s] Start delay calculation (fullDC) (6 T). (MEM=3829.96)
[03/23 17:58:46   1044s] End AAE Lib Interpolated Model. (MEM=3841.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:46   1045s] Total number of fetched objects 2832
[03/23 17:58:46   1045s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:46   1045s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:46   1045s] End delay calculation. (MEM=4092.66 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:58:46   1045s] End delay calculation (fullDC). (MEM=4092.66 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:58:46   1045s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4092.7M) ***
[03/23 17:58:47   1045s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4084.7M)
[03/23 17:58:47   1045s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:47   1046s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4084.7M)
[03/23 17:58:47   1046s] Starting SI iteration 2
[03/23 17:58:47   1046s] Calculate late delays in OCV mode...
[03/23 17:58:47   1046s] Calculate early delays in OCV mode...
[03/23 17:58:47   1046s] Start delay calculation (fullDC) (6 T). (MEM=3940.82)
[03/23 17:58:47   1046s] End AAE Lib Interpolated Model. (MEM=3940.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:47   1046s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:47   1046s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:47   1046s] Total number of fetched objects 2832
[03/23 17:58:47   1046s] AAE_INFO-618: Total number of nets in the design is 2835,  0.0 percent of the nets selected for SI analysis
[03/23 17:58:47   1046s] End delay calculation. (MEM=4179.31 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:58:47   1046s] End delay calculation (fullDC). (MEM=4179.31 CPU=0:00:00.0 REAL=0:00:00.0)
[03/23 17:58:47   1046s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4179.3M) ***
[03/23 17:58:47   1046s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
[03/23 17:58:47   1046s] <CMD> setAnalysisMode -skew true -warn false -checkType setup
[03/23 17:58:47   1046s] <CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
[03/23 17:58:47   1046s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:47   1046s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:58:47   1046s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:47   1046s] #################################################################################
[03/23 17:58:47   1046s] # Design Stage: PostRoute
[03/23 17:58:47   1046s] # Design Name: PE_top
[03/23 17:58:47   1046s] # Design Mode: 130nm
[03/23 17:58:47   1046s] # Analysis Mode: MMMC OCV 
[03/23 17:58:47   1046s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:47   1046s] # Signoff Settings: SI On 
[03/23 17:58:47   1046s] #################################################################################
[03/23 17:58:47   1046s] Topological Sorting (REAL = 0:00:00.0, MEM = 4075.5M, InitMEM = 4075.5M)
[03/23 17:58:47   1046s] Setting infinite Tws ...
[03/23 17:58:47   1046s] First Iteration Infinite Tw... 
[03/23 17:58:47   1046s] Calculate early delays in OCV mode...
[03/23 17:58:47   1046s] Calculate late delays in OCV mode...
[03/23 17:58:47   1046s] Start delay calculation (fullDC) (6 T). (MEM=4075.55)
[03/23 17:58:47   1047s] End AAE Lib Interpolated Model. (MEM=4087.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:48   1047s] Total number of fetched objects 2832
[03/23 17:58:48   1047s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:48   1047s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:48   1047s] End delay calculation. (MEM=4128.8 CPU=0:00:00.9 REAL=0:00:01.0)
[03/23 17:58:48   1047s] End delay calculation (fullDC). (MEM=4128.8 CPU=0:00:01.0 REAL=0:00:01.0)
[03/23 17:58:48   1047s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 4128.8M) ***
[03/23 17:58:48   1048s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4120.8M)
[03/23 17:58:48   1048s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:48   1048s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4120.8M)
[03/23 17:58:48   1048s] Starting SI iteration 2
[03/23 17:58:48   1048s] Calculate early delays in OCV mode...
[03/23 17:58:48   1048s] Calculate late delays in OCV mode...
[03/23 17:58:48   1048s] Start delay calculation (fullDC) (6 T). (MEM=3971.96)
[03/23 17:58:48   1048s] End AAE Lib Interpolated Model. (MEM=3971.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:48   1048s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:48   1048s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:48   1048s] Total number of fetched objects 2832
[03/23 17:58:48   1048s] AAE_INFO-618: Total number of nets in the design is 2835,  18.3 percent of the nets selected for SI analysis
[03/23 17:58:48   1048s] End delay calculation. (MEM=4247.09 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:48   1048s] End delay calculation (fullDC). (MEM=4247.09 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:48   1048s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4247.1M) ***
[03/23 17:58:48   1049s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
[03/23 17:58:48   1049s] <CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
[03/23 17:58:48   1049s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:48   1049s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:58:48   1049s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 17:58:48   1049s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:49   1049s] #################################################################################
[03/23 17:58:49   1049s] # Design Stage: PostRoute
[03/23 17:58:49   1049s] # Design Name: PE_top
[03/23 17:58:49   1049s] # Design Mode: 130nm
[03/23 17:58:49   1049s] # Analysis Mode: MMMC OCV 
[03/23 17:58:49   1049s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:49   1049s] # Signoff Settings: SI On 
[03/23 17:58:49   1049s] #################################################################################
[03/23 17:58:49   1049s] Topological Sorting (REAL = 0:00:00.0, MEM = 4143.3M, InitMEM = 4143.3M)
[03/23 17:58:49   1049s] Setting infinite Tws ...
[03/23 17:58:49   1049s] First Iteration Infinite Tw... 
[03/23 17:58:49   1049s] Calculate early delays in OCV mode...
[03/23 17:58:49   1049s] Calculate late delays in OCV mode...
[03/23 17:58:49   1049s] Calculate late delays in OCV mode...
[03/23 17:58:49   1049s] Calculate early delays in OCV mode...
[03/23 17:58:49   1049s] Start delay calculation (fullDC) (6 T). (MEM=4143.32)
[03/23 17:58:49   1049s] End AAE Lib Interpolated Model. (MEM=4155.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:49   1050s] Total number of fetched objects 2832
[03/23 17:58:49   1050s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:49   1051s] Total number of fetched objects 2832
[03/23 17:58:49   1051s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:49   1051s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:49   1052s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:49   1052s] End delay calculation. (MEM=4199.73 CPU=0:00:02.2 REAL=0:00:00.0)
[03/23 17:58:49   1052s] End delay calculation (fullDC). (MEM=4199.73 CPU=0:00:02.3 REAL=0:00:00.0)
[03/23 17:58:49   1052s] *** CDM Built up (cpu=0:00:02.4  real=0:00:00.0  mem= 4199.7M) ***
[03/23 17:58:49   1052s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4183.7M)
[03/23 17:58:49   1052s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:49   1052s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4183.7M)
[03/23 17:58:49   1052s] Starting SI iteration 2
[03/23 17:58:49   1052s] Calculate early delays in OCV mode...
[03/23 17:58:49   1052s] Calculate late delays in OCV mode...
[03/23 17:58:49   1052s] Calculate late delays in OCV mode...
[03/23 17:58:49   1052s] Calculate early delays in OCV mode...
[03/23 17:58:49   1052s] Start delay calculation (fullDC) (6 T). (MEM=4032.98)
[03/23 17:58:49   1052s] End AAE Lib Interpolated Model. (MEM=4032.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:50   1053s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:50   1053s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/23 17:58:50   1053s] Total number of fetched objects 2832
[03/23 17:58:50   1053s] AAE_INFO-618: Total number of nets in the design is 2835,  18.3 percent of the nets selected for SI analysis
[03/23 17:58:50   1053s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:50   1053s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:50   1053s] Total number of fetched objects 2832
[03/23 17:58:50   1053s] AAE_INFO-618: Total number of nets in the design is 2835,  0.5 percent of the nets selected for SI analysis
[03/23 17:58:50   1053s] End delay calculation. (MEM=4311.66 CPU=0:00:00.5 REAL=0:00:01.0)
[03/23 17:58:50   1053s] End delay calculation (fullDC). (MEM=4311.66 CPU=0:00:00.6 REAL=0:00:01.0)
[03/23 17:58:50   1053s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4311.7M) ***
[03/23 17:58:50   1053s] <CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
[03/23 17:58:50   1053s] <CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName PE_top -structureName PE_top -mode ALL
[03/23 17:58:50   1053s] Parse flat map file...
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/23 17:58:50   1053s] Type 'man IMPOGDS-392' for more detail.
[03/23 17:58:50   1053s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[03/23 17:58:50   1053s] To increase the message display limit, refer to the product command reference manual.
[03/23 17:58:50   1053s] Writing GDSII file ...
[03/23 17:58:50   1053s] 	****** db unit per micron = 1000 ******
[03/23 17:58:50   1053s] 	****** output gds2 file unit per micron = 1000 ******
[03/23 17:58:50   1053s] 	****** unit scaling factor = 1 ******
[03/23 17:58:50   1053s] Output for instance
[03/23 17:58:50   1053s] Output for bump
[03/23 17:58:50   1053s] Output for physical terminals
[03/23 17:58:50   1053s] Output for logical terminals
[03/23 17:58:50   1053s] Output for regular nets
[03/23 17:58:50   1053s] Output for special nets and metal fills
[03/23 17:58:50   1053s] Output for via structure generation total number 20
[03/23 17:58:50   1053s] Statistics for GDS generated (version 3)
[03/23 17:58:50   1053s] ----------------------------------------
[03/23 17:58:50   1053s] Stream Out Layer Mapping Information:
[03/23 17:58:50   1053s] GDS Layer Number          GDS Layer Name
[03/23 17:58:50   1053s] ----------------------------------------
[03/23 17:58:50   1053s]     6                            DIEAREA
[03/23 17:58:50   1053s]     24                                LM
[03/23 17:58:50   1053s]     33                                VQ
[03/23 17:58:50   1053s]     34                                MQ
[03/23 17:58:50   1053s]     35                                VL
[03/23 17:58:50   1053s]     44                                M6
[03/23 17:58:50   1053s]     32                                V5
[03/23 17:58:50   1053s]     31                                M5
[03/23 17:58:50   1053s]     18                                V2
[03/23 17:58:50   1053s]     17                                M2
[03/23 17:58:50   1053s]     15                                M1
[03/23 17:58:50   1053s]     21                                M4
[03/23 17:58:50   1053s]     19                                M3
[03/23 17:58:50   1053s]     16                                V1
[03/23 17:58:50   1053s]     20                                V3
[03/23 17:58:50   1053s]     22                                V4
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Stream Out Information Processed for GDS version 3:
[03/23 17:58:50   1053s] Units: 1000 DBU
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Object                             Count
[03/23 17:58:50   1053s] ----------------------------------------
[03/23 17:58:50   1053s] Instances                           5379
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Ports/Pins                            68
[03/23 17:58:50   1053s]     metal layer M1                    11
[03/23 17:58:50   1053s]     metal layer M2                    23
[03/23 17:58:50   1053s]     metal layer M3                    34
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Nets                               70729
[03/23 17:58:50   1053s]     metal layer M2                 28628
[03/23 17:58:50   1053s]     metal layer M3                 28188
[03/23 17:58:50   1053s]     metal layer M4                 13913
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s]     Via Instances                  43452
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Special Nets                         136
[03/23 17:58:50   1053s]     metal layer M1                    80
[03/23 17:58:50   1053s]     metal layer M2                     4
[03/23 17:58:50   1053s]     metal layer M3                    22
[03/23 17:58:50   1053s]     metal layer M4                    30
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s]     Via Instances                   1814
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Metal Fills                            0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s]     Via Instances                      0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Metal FillOPCs                         0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s]     Via Instances                      0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Metal FillDRCs                         0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s]     Via Instances                      0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Text                                  70
[03/23 17:58:50   1053s]     metal layer M1                    11
[03/23 17:58:50   1053s]     metal layer M2                    23
[03/23 17:58:50   1053s]     metal layer M3                    36
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Blockages                              0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Custom Text                            0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Custom Box                             0
[03/23 17:58:50   1053s] 
[03/23 17:58:50   1053s] Trim Metal                             0
[03/23 17:58:50   1053s] 
[03/23 17:58:51   1053s] ######Streamout is finished!
[03/23 17:58:51   1053s] <CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v
[03/23 17:58:51   1053s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v" ...
[03/23 17:58:51   1053s] <CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
[03/23 17:58:51   1053s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v" ...
[03/23 17:58:51   1053s] Pwr name (VDD).
[03/23 17:58:51   1053s] Gnd name (VSS).
[03/23 17:58:51   1053s] 1 Pwr names and 1 Gnd names.
[03/23 17:58:51   1053s] <CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
[03/23 17:58:51   1053s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/23 17:58:51   1053s] Type 'man IMPCTE-104' for more detail.
[03/23 17:58:51   1053s] Extraction setup Started 
[03/23 17:58:51   1053s] 
[03/23 17:58:51   1053s] Trim Metal Layers:
[03/23 17:58:51   1053s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 17:58:51   1053s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 17:58:51   1053s] __QRC_SADV_USE_LE__ is set 0
[03/23 17:58:51   1053s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[03/23 17:58:51   1053s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[03/23 17:58:51   1053s] Restore PreRoute Pattern Extraction data successful.
[03/23 17:58:51   1053s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[03/23 17:58:51   1053s] Set Shrink Factor to 1.00000
[03/23 17:58:51   1053s] Summary of Active RC-Corners : 
[03/23 17:58:51   1053s]  
[03/23 17:58:51   1053s]  Analysis View: setupAnalysis
[03/23 17:58:51   1053s]     RC-Corner Name        : rc-typ
[03/23 17:58:51   1053s]     RC-Corner Index       : 0
[03/23 17:58:51   1053s]     RC-Corner Temperature : 25 Celsius
[03/23 17:58:51   1053s]     RC-Corner Cap Table   : ''
[03/23 17:58:51   1053s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:58:51   1053s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:58:51   1053s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:58:51   1053s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:58:51   1053s]  
[03/23 17:58:51   1053s]  Analysis View: holdAnalysis
[03/23 17:58:51   1053s]     RC-Corner Name        : rc-typ
[03/23 17:58:51   1053s]     RC-Corner Index       : 0
[03/23 17:58:51   1053s]     RC-Corner Temperature : 25 Celsius
[03/23 17:58:51   1053s]     RC-Corner Cap Table   : ''
[03/23 17:58:51   1053s]     RC-Corner PreRoute Res Factor         : 1
[03/23 17:58:51   1053s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 17:58:51   1053s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 17:58:51   1053s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 17:58:51   1053s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/23 17:58:51   1053s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 17:58:51   1053s] Closing parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_QDDKaG.rcdb.d/PE_top.rcdb.d': 2832 access done (mem: 4127.281M)
[03/23 17:58:51   1053s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[03/23 17:58:51   1054s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2809.8M, current mem=2340.7M)
[03/23 17:58:51   1054s] Reading timing constraints file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/.mmmcIWVQfp/modes/typConstraintMode/typConstraintMode.sdc' ...
[03/23 17:58:51   1054s] Current (total cpu=0:17:34, real=0:14:55, peak res=3116.8M, current mem=2618.8M)
[03/23 17:58:51   1054s] INFO (CTE): Constraints read successfully.
[03/23 17:58:51   1054s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2629.8M, current mem=2629.8M)
[03/23 17:58:51   1054s] Current (total cpu=0:17:34, real=0:14:55, peak res=3116.8M, current mem=2629.8M)
[03/23 17:58:51   1054s] Reading latency file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/.mmmcIWVQfp/views/setupAnalysis/latency.sdc' ...
[03/23 17:58:51   1054s] Reading latency file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/.mmmcIWVQfp/views/holdAnalysis/latency.sdc' ...
[03/23 17:58:51   1054s] 
[03/23 17:58:51   1054s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 17:58:51   1054s] Summary for sequential cells identification: 
[03/23 17:58:51   1054s]   Identified SBFF number: 112
[03/23 17:58:51   1054s]   Identified MBFF number: 0
[03/23 17:58:51   1054s]   Identified SB Latch number: 0
[03/23 17:58:51   1054s]   Identified MB Latch number: 0
[03/23 17:58:51   1054s]   Not identified SBFF number: 8
[03/23 17:58:51   1054s]   Not identified MBFF number: 0
[03/23 17:58:51   1054s]   Not identified SB Latch number: 0
[03/23 17:58:51   1054s]   Not identified MB Latch number: 0
[03/23 17:58:51   1054s]   Number of sequential cells which are not FFs: 34
[03/23 17:58:51   1054s] Total number of combinational cells: 363
[03/23 17:58:51   1054s] Total number of sequential cells: 154
[03/23 17:58:51   1054s] Total number of tristate cells: 10
[03/23 17:58:51   1054s] Total number of level shifter cells: 0
[03/23 17:58:51   1054s] Total number of power gating cells: 0
[03/23 17:58:51   1054s] Total number of isolation cells: 0
[03/23 17:58:51   1054s] Total number of power switch cells: 0
[03/23 17:58:51   1054s] Total number of pulse generator cells: 0
[03/23 17:58:51   1054s] Total number of always on buffers: 0
[03/23 17:58:51   1054s] Total number of retention cells: 0
[03/23 17:58:51   1054s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 17:58:51   1054s] Total number of usable buffers: 16
[03/23 17:58:51   1054s] List of unusable buffers:
[03/23 17:58:51   1054s] Total number of unusable buffers: 0
[03/23 17:58:51   1054s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 17:58:51   1054s] Total number of usable inverters: 19
[03/23 17:58:51   1054s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 17:58:51   1054s] Total number of unusable inverters: 3
[03/23 17:58:51   1054s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 17:58:51   1054s] Total number of identified usable delay cells: 8
[03/23 17:58:51   1054s] List of identified unusable delay cells:
[03/23 17:58:51   1054s] Total number of identified unusable delay cells: 0
[03/23 17:58:51   1054s] 
[03/23 17:58:51   1054s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 17:58:51   1054s] 
[03/23 17:58:51   1054s] TimeStamp Deleting Cell Server Begin ...
[03/23 17:58:51   1054s] 
[03/23 17:58:51   1054s] TimeStamp Deleting Cell Server End ...
[03/23 17:58:51   1054s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2630.3M, current mem=2630.3M)
[03/23 17:58:51   1054s] 
[03/23 17:58:51   1054s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 17:58:52   1054s] Summary for sequential cells identification: 
[03/23 17:58:52   1054s]   Identified SBFF number: 112
[03/23 17:58:52   1054s]   Identified MBFF number: 0
[03/23 17:58:52   1054s]   Identified SB Latch number: 0
[03/23 17:58:52   1054s]   Identified MB Latch number: 0
[03/23 17:58:52   1054s]   Not identified SBFF number: 8
[03/23 17:58:52   1054s]   Not identified MBFF number: 0
[03/23 17:58:52   1054s]   Not identified SB Latch number: 0
[03/23 17:58:52   1054s]   Not identified MB Latch number: 0
[03/23 17:58:52   1054s]   Number of sequential cells which are not FFs: 34
[03/23 17:58:52   1054s]  Visiting view : setupAnalysis
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:58:52   1054s]  Visiting view : holdAnalysis
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:58:52   1054s]  Visiting view : setupAnalysis
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 17:58:52   1054s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 17:58:52   1054s] TLC MultiMap info (StdDelay):
[03/23 17:58:52   1054s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 17:58:52   1054s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 17:58:52   1054s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 17:58:52   1054s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 17:58:52   1054s]  Setting StdDelay to: 22.7ps
[03/23 17:58:52   1054s] 
[03/23 17:58:52   1054s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 17:58:52   1054s] <CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
[03/23 17:58:52   1054s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:52   1054s] AAE DB initialization (MEM=3788.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/23 17:58:52   1054s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:58:52   1054s] AAE_INFO: resetNetProps viewIdx 1 
[03/23 17:58:52   1054s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:52   1054s] #################################################################################
[03/23 17:58:52   1054s] # Design Stage: PostRoute
[03/23 17:58:52   1054s] # Design Name: PE_top
[03/23 17:58:52   1054s] # Design Mode: 130nm
[03/23 17:58:52   1054s] # Analysis Mode: MMMC OCV 
[03/23 17:58:52   1054s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:52   1054s] # Signoff Settings: SI On 
[03/23 17:58:52   1054s] #################################################################################
[03/23 17:58:52   1055s] Topological Sorting (REAL = 0:00:00.0, MEM = 3869.7M, InitMEM = 3869.7M)
[03/23 17:58:52   1055s] Setting infinite Tws ...
[03/23 17:58:52   1055s] First Iteration Infinite Tw... 
[03/23 17:58:52   1055s] Calculate late delays in OCV mode...
[03/23 17:58:52   1055s] Calculate early delays in OCV mode...
[03/23 17:58:52   1055s] Start delay calculation (fullDC) (6 T). (MEM=3869.66)
[03/23 17:58:52   1055s] Start AAE Lib Loading. (MEM=3879.83)
[03/23 17:58:52   1055s] End AAE Lib Loading. (MEM=3898.91 CPU=0:00:00.0 Real=0:00:00.0)
[03/23 17:58:52   1055s] End AAE Lib Interpolated Model. (MEM=3898.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:52   1055s] Opening parasitic data file '/tmp/innovus_temp_111707_eecs2420p06.engin.umich.edu_guohch_vxoNOL/PE_top_111707_QDDKaG.rcdb.d/PE_top.rcdb.d' for reading (mem: 3898.906M)
[03/23 17:58:52   1055s] Reading RCDB with compressed RC data.
[03/23 17:58:52   1055s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3922.9M)
[03/23 17:58:52   1056s] Total number of fetched objects 2832
[03/23 17:58:52   1056s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:52   1057s] Total number of fetched objects 2832
[03/23 17:58:52   1057s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:52   1057s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:52   1057s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/23 17:58:52   1057s] End delay calculation. (MEM=4289.23 CPU=0:00:02.2 REAL=0:00:00.0)
[03/23 17:58:53   1057s] End delay calculation (fullDC). (MEM=4289.23 CPU=0:00:02.6 REAL=0:00:01.0)
[03/23 17:58:53   1057s] *** CDM Built up (cpu=0:00:02.8  real=0:00:01.0  mem= 4289.2M) ***
[03/23 17:58:53   1057s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4233.2M)
[03/23 17:58:53   1057s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:53   1057s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4233.2M)
[03/23 17:58:53   1057s] Starting SI iteration 2
[03/23 17:58:53   1058s] Calculate late delays in OCV mode...
[03/23 17:58:53   1058s] Calculate early delays in OCV mode...
[03/23 17:58:53   1058s] Start delay calculation (fullDC) (6 T). (MEM=4133.67)
[03/23 17:58:53   1058s] End AAE Lib Interpolated Model. (MEM=4133.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:53   1058s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:53   1058s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/23 17:58:53   1058s] Total number of fetched objects 2832
[03/23 17:58:53   1058s] AAE_INFO-618: Total number of nets in the design is 2835,  18.3 percent of the nets selected for SI analysis
[03/23 17:58:53   1058s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:53   1058s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:53   1058s] Total number of fetched objects 2832
[03/23 17:58:53   1058s] AAE_INFO-618: Total number of nets in the design is 2835,  0.5 percent of the nets selected for SI analysis
[03/23 17:58:53   1058s] End delay calculation. (MEM=4404.32 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 17:58:53   1058s] End delay calculation (fullDC). (MEM=4404.32 CPU=0:00:00.6 REAL=0:00:00.0)
[03/23 17:58:53   1058s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 4404.3M) ***
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:53   1058s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/23 17:58:58   1064s] <CMD> set lefDefOutVersion 5.8
[03/23 17:58:58   1064s] <CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
[03/23 17:58:58   1064s] **ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'PE_top' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/report_fanout_viol.rpt
[03/23 17:58:59   1064s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/23 17:58:59   1064s] AAE_INFO: resetNetProps viewIdx 0 
[03/23 17:58:59   1064s] Starting SI iteration 1 using Infinite Timing Windows
[03/23 17:58:59   1064s] #################################################################################
[03/23 17:58:59   1064s] # Design Stage: PostRoute
[03/23 17:58:59   1064s] # Design Name: PE_top
[03/23 17:58:59   1064s] # Design Mode: 130nm
[03/23 17:58:59   1064s] # Analysis Mode: MMMC OCV 
[03/23 17:58:59   1064s] # Parasitics Mode: SPEF/RCDB 
[03/23 17:58:59   1064s] # Signoff Settings: SI On 
[03/23 17:58:59   1064s] #################################################################################
[03/23 17:58:59   1064s] Topological Sorting (REAL = 0:00:00.0, MEM = 4381.7M, InitMEM = 4381.7M)
[03/23 17:58:59   1064s] Setting infinite Tws ...
[03/23 17:58:59   1064s] First Iteration Infinite Tw... 
[03/23 17:58:59   1064s] Calculate early delays in OCV mode...
[03/23 17:58:59   1064s] Calculate late delays in OCV mode...
[03/23 17:58:59   1064s] Start delay calculation (fullDC) (6 T). (MEM=4381.71)
[03/23 17:58:59   1064s] End AAE Lib Interpolated Model. (MEM=4393.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:59   1065s] Total number of fetched objects 2832
[03/23 17:58:59   1065s] AAE_INFO-618: Total number of nets in the design is 2835,  100.0 percent of the nets selected for SI analysis
[03/23 17:58:59   1065s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:59   1065s] End delay calculation. (MEM=4420.4 CPU=0:00:01.0 REAL=0:00:00.0)
[03/23 17:58:59   1065s] End delay calculation (fullDC). (MEM=4420.4 CPU=0:00:01.1 REAL=0:00:00.0)
[03/23 17:58:59   1065s] *** CDM Built up (cpu=0:00:01.2  real=0:00:00.0  mem= 4420.4M) ***
[03/23 17:58:59   1065s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4410.4M)
[03/23 17:58:59   1065s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/23 17:58:59   1065s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4410.4M)
[03/23 17:58:59   1065s] Starting SI iteration 2
[03/23 17:58:59   1066s] Calculate early delays in OCV mode...
[03/23 17:58:59   1066s] Calculate late delays in OCV mode...
[03/23 17:58:59   1066s] Start delay calculation (fullDC) (6 T). (MEM=4217.55)
[03/23 17:58:59   1066s] End AAE Lib Interpolated Model. (MEM=4217.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/23 17:58:59   1066s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/23 17:58:59   1066s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2832. 
[03/23 17:58:59   1066s] Total number of fetched objects 2832
[03/23 17:58:59   1066s] AAE_INFO-618: Total number of nets in the design is 2835,  18.3 percent of the nets selected for SI analysis
[03/23 17:58:59   1066s] End delay calculation. (MEM=4480.68 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:59   1066s] End delay calculation (fullDC). (MEM=4480.68 CPU=0:00:00.5 REAL=0:00:00.0)
[03/23 17:58:59   1066s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 4480.7M) ***
[03/23 17:59:00   1066s] *info: 22 clock nets excluded
[03/23 17:59:00   1066s] *info: 1 special net excluded.
[03/23 17:59:00   1066s] *info: 1 no-driver net excluded.
[03/23 17:59:00   1066s] *info: fanout load violations report
[03/23 17:59:00   1066s] 
[03/23 17:59:00   1066s] *info: there are 15 max fanout load violations in the design.
[03/23 17:59:00   1066s] *info: 0 violation is real (remark R).
[03/23 17:59:00   1066s] *info: 15 violations may not be fixable:
[03/23 17:59:00   1066s] *info:     15 violations on clock net.
[03/23 17:59:00   1066s] <CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_gateCount.rpt
[03/23 17:59:00   1066s] Gate area 4.3200 um^2
[03/23 17:59:00   1066s] [0] PE_top Gates=9034 Cells=2765 Area=39029.8 um^2
[03/23 17:59:00   1066s] <CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/23 17:59:00   1066s] Start to collect the design information.
[03/23 17:59:00   1066s] Build netlist information for Cell PE_top.
[03/23 17:59:00   1066s] Finished collecting the design information.
[03/23 17:59:00   1066s] Generating standard cells used in the design report.
[03/23 17:59:00   1066s] Analyze library ... 
[03/23 17:59:00   1066s] Analyze netlist ... 
[03/23 17:59:00   1066s] Generate no-driven nets information report.
[03/23 17:59:00   1066s] Analyze timing ... 
[03/23 17:59:00   1066s] Analyze floorplan/placement ... 
[03/23 17:59:00   1066s] All LLGs are deleted
[03/23 17:59:00   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:59:00   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:59:00   1066s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4486.7M, EPOCH TIME: 1679608740.173321
[03/23 17:59:00   1066s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4486.7M, EPOCH TIME: 1679608740.173604
[03/23 17:59:00   1066s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4486.7M, EPOCH TIME: 1679608740.175836
[03/23 17:59:00   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:59:00   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:59:00   1066s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4582.7M, EPOCH TIME: 1679608740.180299
[03/23 17:59:00   1066s] Max number of tech site patterns supported in site array is 256.
[03/23 17:59:00   1066s] Core basic site is IBM13SITE
[03/23 17:59:00   1066s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4582.7M, EPOCH TIME: 1679608740.190229
[03/23 17:59:00   1066s] After signature check, allow fast init is false, keep pre-filter is true.
[03/23 17:59:00   1066s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/23 17:59:00   1066s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:4614.7M, EPOCH TIME: 1679608740.195989
[03/23 17:59:00   1066s] SiteArray: non-trimmed site array dimensions = 79 x 465
[03/23 17:59:00   1066s] SiteArray: use 204,800 bytes
[03/23 17:59:00   1066s] SiteArray: current memory after site array memory allocation 4614.9M
[03/23 17:59:00   1066s] SiteArray: FP blocked sites are writable
[03/23 17:59:00   1066s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4582.9M, EPOCH TIME: 1679608740.200987
[03/23 17:59:00   1066s] Process 1798 wires and vias for routing blockage analysis
[03/23 17:59:00   1066s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:4614.9M, EPOCH TIME: 1679608740.209840
[03/23 17:59:00   1066s] SiteArray: number of non floorplan blocked sites for llg default is 36735
[03/23 17:59:00   1066s] Atter site array init, number of instance map data is 0.
[03/23 17:59:00   1066s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.037, REAL:0.031, MEM:4614.9M, EPOCH TIME: 1679608740.211063
[03/23 17:59:00   1066s] 
[03/23 17:59:00   1066s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/23 17:59:00   1066s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.039, MEM:4518.9M, EPOCH TIME: 1679608740.214362
[03/23 17:59:00   1066s] All LLGs are deleted
[03/23 17:59:00   1066s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:19).
[03/23 17:59:00   1066s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/23 17:59:00   1066s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4518.9M, EPOCH TIME: 1679608740.217398
[03/23 17:59:00   1066s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4518.9M, EPOCH TIME: 1679608740.218102
[03/23 17:59:00   1066s] Analysis Routing ...
[03/23 17:59:00   1066s] Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/23 17:59:00   1066s] <CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/connectivity.rpt
[03/23 17:59:00   1066s] VERIFY_CONNECTIVITY use new engine.
[03/23 17:59:00   1066s] 
[03/23 17:59:00   1066s] ******** Start: VERIFY CONNECTIVITY ********
[03/23 17:59:00   1066s] Start Time: Thu Mar 23 17:59:00 2023
[03/23 17:59:00   1066s] 
[03/23 17:59:00   1066s] Design Name: PE_top
[03/23 17:59:00   1066s] Database Units: 1000
[03/23 17:59:00   1066s] Design Boundary: (0.0000, 0.0000) (200.0000, 300.0000)
[03/23 17:59:00   1066s] Error Limit = 1000; Warning Limit = 50
[03/23 17:59:00   1066s] Check all nets
[03/23 17:59:00   1066s] Use 6 pthreads
[03/23 17:59:00   1066s] Net pe_in_pk_A__3__7_: Found a geometry with bounding box (0.00,299.87) (0.60,300.07) outside the design boundary.
[03/23 17:59:00   1066s] Violations for such geometries will be reported.
[03/23 17:59:00   1066s] Net clk: Found a geometry with bounding box (0.00,-0.08) (0.76,0.08) outside the design boundary.
[03/23 17:59:00   1066s] Violations for such geometries will be reported.
[03/23 17:59:00   1066s] Net pe_in_pk_wrb_data__7_: Found a geometry with bounding box (-0.08,299.24) (0.08,300.00) outside the design boundary.
[03/23 17:59:00   1066s] Violations for such geometries will be reported.
[03/23 17:59:00   1066s] Net pe_in_pk_wrb_data__6_: Found a geometry with bounding box (199.90,299.24) (200.06,300.00) outside the design boundary.
[03/23 17:59:00   1066s] Violations for such geometries will be reported.
[03/23 17:59:00   1066s] Net pe_out_pk_PE_state__2_: Found a geometry with bounding box (-0.08,0.00) (0.08,0.56) outside the design boundary.
[03/23 17:59:00   1066s] Violations for such geometries will be reported.
[03/23 17:59:00   1067s] 
[03/23 17:59:00   1067s] Begin Summary 
[03/23 17:59:00   1067s]   Found no problems or warnings.
[03/23 17:59:00   1067s] End Summary
[03/23 17:59:00   1067s] 
[03/23 17:59:00   1067s] End Time: Thu Mar 23 17:59:00 2023
[03/23 17:59:00   1067s] Time Elapsed: 0:00:00.0
[03/23 17:59:00   1067s] 
[03/23 17:59:00   1067s] ******** End: VERIFY CONNECTIVITY ********
[03/23 17:59:00   1067s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/23 17:59:00   1067s]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[03/23 17:59:00   1067s] 
[03/23 17:59:00   1067s]  *** Starting Verify Geometry (MEM: 4518.9) ***
[03/23 17:59:00   1067s] 
[03/23 17:59:00   1067s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/23 17:59:00   1067s]   VERIFY GEOMETRY ...... Starting Verification
[03/23 17:59:00   1067s]   VERIFY GEOMETRY ...... Initializing
[03/23 17:59:00   1067s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/23 17:59:00   1067s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/23 17:59:00   1067s]                   ...... bin size: 2560
[03/23 17:59:00   1067s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/23 17:59:00   1067s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/23 17:59:01   1068s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/23 17:59:01   1068s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/23 17:59:01   1068s]   VERIFY GEOMETRY ...... Wiring         :  296 Viols.
[03/23 17:59:01   1068s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/23 17:59:01   1068s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 296 Viols. 0 Wrngs.
[03/23 17:59:01   1068s] VG: elapsed time: 1.00
[03/23 17:59:01   1068s] Begin Summary ...
[03/23 17:59:01   1068s]   Cells       : 0
[03/23 17:59:01   1068s]   SameNet     : 0
[03/23 17:59:01   1068s]   Wiring      : 9
[03/23 17:59:01   1068s]   Antenna     : 0
[03/23 17:59:01   1068s]   Short       : 287
[03/23 17:59:01   1068s]   Overlap     : 0
[03/23 17:59:01   1068s] End Summary
[03/23 17:59:01   1068s] 
[03/23 17:59:01   1068s]   Verification Complete : 296 Viols.  0 Wrngs.
[03/23 17:59:01   1068s] 
[03/23 17:59:01   1068s] **********End: VERIFY GEOMETRY**********
[03/23 17:59:01   1068s]  *** verify geometry (CPU: 0:00:01.2  MEM: 256.1M)
[03/23 17:59:01   1068s] 
[03/23 17:59:01   1068s] <CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt -error 100000 -pgnet
[03/23 17:59:01   1068s] 
[03/23 17:59:01   1068s] ******* START VERIFY ANTENNA ********
[03/23 17:59:01   1068s] Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt
[03/23 17:59:01   1068s] LEF Macro File: PE_top.antenna.lef
[03/23 17:59:01   1068s] Verification Complete: 25 Violations
[03/23 17:59:01   1068s] ******* DONE VERIFY ANTENNA ********
[03/23 17:59:01   1068s] (CPU Time: 0:00:00.5  MEM: 0.000M)
[03/23 17:59:01   1068s] 
[03/23 17:59:02   1068s] <CMD> zoomBox -123.90700 -14.48000 268.30200 336.63100
[03/23 18:00:27   1077s] <CMD> zoomBox -139.49700 -127.50900 403.35200 358.45700
[03/23 18:00:27   1077s] <CMD> zoomBox -149.66000 -199.26400 488.98700 372.46100
[03/23 18:00:28   1077s] <CMD> zoomBox -176.48700 -280.62100 574.86300 391.99800
[03/23 18:00:28   1077s] <CMD> zoomBox -245.18000 -488.93700 794.75200 442.02400
[03/23 18:00:29   1077s] <CMD> zoomBox -125.78200 -206.53300 512.86700 365.19400
[03/23 18:00:31   1078s] <CMD> zoomBox -174.01600 -401.05500 709.92700 390.26300
[03/23 18:00:42   1080s] <CMD> zoomBox -265.37200 -542.92000 958.08000 552.33100
[03/23 18:00:43   1080s] <CMD> zoomBox -396.07100 -679.09000 1297.28800 836.82800
[03/23 18:00:44   1080s] <CMD> zoomBox -264.15800 -544.74500 959.29500 550.50700
[03/23 18:01:03   1082s] <CMD> zoomBox -163.99700 -219.22100 587.35600 453.40000
[03/23 18:01:03   1083s] <CMD> zoomBox -300.19100 -483.67100 923.26200 611.58100
[03/23 18:01:06   1083s] <CMD> zoomBox -190.26000 -207.61800 561.09400 465.00400
[03/23 18:01:07   1083s] <CMD> zoomBox -172.76400 -143.17500 465.88700 428.55400
[03/23 18:01:12   1084s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 18:01:12 2023
  Total CPU time:     0:18:41
  Total real time:    0:17:18
  Peak memory (main): 3217.92MB

[03/23 18:01:12   1084s] 
[03/23 18:01:12   1084s] *** Memory Usage v#1 (Current mem = 4774.945M, initial mem = 397.922M) ***
[03/23 18:01:12   1084s] 
[03/23 18:01:12   1084s] *** Summary of all messages that are not suppressed in this session:
[03/23 18:01:12   1084s] Severity  ID               Count  Summary                                  
[03/23 18:01:12   1084s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 18:01:12   1084s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 18:01:12   1084s] ERROR     IMPLF-109            1  Cannot create OBS on overlap layer for r...
[03/23 18:01:12   1084s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/23 18:01:12   1084s] WARNING   IMPOGDS-392         42  Unknown layer %s                         
[03/23 18:01:12   1084s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/23 18:01:12   1084s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 18:01:12   1084s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/23 18:01:12   1084s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/23 18:01:12   1084s] WARNING   IMPESI-3025       7364  Delay calculation was forced to extrapol...
[03/23 18:01:12   1084s] WARNING   IMPVFG-257           3  setVerifyGeometryMode/verifyGeometry com...
[03/23 18:01:12   1084s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[03/23 18:01:12   1084s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/23 18:01:12   1084s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 18:01:12   1084s] WARNING   IMPPP-592            1  No MINSTEP rule defined.                 
[03/23 18:01:12   1084s] WARNING   IMPPP-170           32  The power planner failed to create a wir...
[03/23 18:01:12   1084s] WARNING   IMPPP-4055           4  The run time of addStripe will degrade w...
[03/23 18:01:12   1084s] WARNING   IMPSR-554            2  The specified top target layer is beyond...
[03/23 18:01:12   1084s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[03/23 18:01:12   1084s] WARNING   IMPSR-4053           2  Option %s is obsolete and has been repla...
[03/23 18:01:12   1084s] WARNING   IMPSR-486            2  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/23 18:01:12   1084s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/23 18:01:12   1084s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/23 18:01:12   1084s] WARNING   IMPOPT-7293          3  Vt partitioning has found only one parti...
[03/23 18:01:12   1084s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/23 18:01:12   1084s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/23 18:01:12   1084s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[03/23 18:01:12   1084s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/23 18:01:12   1084s] WARNING   IMPCCOPT-1059        3  Slackened off %s from %s to %s.          
[03/23 18:01:12   1084s] WARNING   IMPCCOPT-1007        3  Did not meet the max transition constrai...
[03/23 18:01:12   1084s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[03/23 18:01:12   1084s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[03/23 18:01:12   1084s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/23 18:01:12   1084s] WARNING   IMPPSP-1003         68  Found use of '%s'. This will continue to...
[03/23 18:01:12   1084s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/23 18:01:12   1084s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 18:01:12   1084s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/23 18:01:12   1084s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 18:01:12   1084s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 18:01:12   1084s] *** Message Summary: 8639 warning(s), 1 error(s)
[03/23 18:01:12   1084s] 
[03/23 18:01:12   1084s] --- Ending "Innovus" (totcpu=0:18:04, real=0:17:16, mem=4774.9M) ---
