
AVR64DD32-MAIN-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000004f2  00806000  00002266  000022fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002266  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  008064f2  008064f2  000027ec  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000027ec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002848  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  00002888  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007c68  00000000  00000000  00002c68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000383e  00000000  00000000  0000a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000026db  00000000  00000000  0000e10e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009f8  00000000  00000000  000107ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002f7a  00000000  00000000  000111e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002559  00000000  00000000  0001415e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000308  00000000  00000000  000166b7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
      90:	11 24       	eor	r1, r1
      92:	1f be       	out	0x3f, r1	; 63
      94:	cf ef       	ldi	r28, 0xFF	; 255
      96:	cd bf       	out	0x3d, r28	; 61
      98:	df e7       	ldi	r29, 0x7F	; 127
      9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
      9c:	14 e6       	ldi	r17, 0x64	; 100
      9e:	a0 e0       	ldi	r26, 0x00	; 0
      a0:	b0 e6       	ldi	r27, 0x60	; 96
      a2:	e6 e6       	ldi	r30, 0x66	; 102
      a4:	f2 e2       	ldi	r31, 0x22	; 34
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
      a8:	05 90       	lpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 3f       	cpi	r26, 0xF2	; 242
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
      b2:	25 e6       	ldi	r18, 0x65	; 101
      b4:	a2 ef       	ldi	r26, 0xF2	; 242
      b6:	b4 e6       	ldi	r27, 0x64	; 100
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	aa 32       	cpi	r26, 0x2A	; 42
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 a0 04 	call	0x940	; 0x940 <main>
      c6:	0c 94 31 11 	jmp	0x2262	; 0x2262 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <ADC0_init>:
 * - Prescaler: Division by 4
 * - Resolution: 12-bit
 * - Enables the ADC.
 */
void ADC0_init() {
    ADC0.CTRLB = ADC_SAMPNUM_ACC128_gc; // 1 measurements
      ce:	e0 e0       	ldi	r30, 0x00	; 0
      d0:	f6 e0       	ldi	r31, 0x06	; 6
      d2:	87 e0       	ldi	r24, 0x07	; 7
      d4:	81 83       	std	Z+1, r24	; 0x01
    ADC0.CTRLC = ADC_PRESC_DIV4_gc; // 24Mhz / 16 ADC speed
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	82 83       	std	Z+2, r24	; 0x02
    ADC0.CTRLA = ADC_ENABLE_bm | ADC_RESSEL_12BIT_gc; // 12-bit resolution
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <ADC0_SetupJoystick>:
}


void ADC0_SetupJoystick(uint8_t axis) {
    VREF.ADC0REF = VREF_REFSEL_VDD_gc;
      de:	95 e0       	ldi	r25, 0x05	; 5
      e0:	90 93 b0 00 	sts	0x00B0, r25	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
    ADC0.MUXPOS = axis;
      e4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
      e8:	08 95       	ret

000000ea <ADC0_SetupLinearMotor>:

}

void ADC0_SetupLinearMotor(uint8_t parameter) {
	switch (parameter)
      ea:	81 30       	cpi	r24, 0x01	; 1
      ec:	39 f4       	brne	.+14     	; 0xfc <ADC0_SetupLinearMotor+0x12>
	{
		case 1: //I
			VREF.ADC0REF = VREF_REFSEL_4V096_gc; // up to 9,21A (if MCU Vcc== 4.096V)| 0A= 0.4096V| 4.096- 0.4096 = 3,6864V/0,4 = 9.21A | max current at normal working conditions for linear motor is ~4A			
      ee:	82 e0       	ldi	r24, 0x02	; 2
      f0:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN1_gc; //PD1
      f4:	81 e0       	ldi	r24, 0x01	; 1
      f6:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
		break;
      fa:	08 95       	ret
		default://U
			VREF.ADC0REF = VREF_REFSEL_2V048_gc; //AMC1311 full range is 2.0V for linear motor 2.0V = 30.0V (300k)
      fc:	81 e0       	ldi	r24, 0x01	; 1
      fe:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN31_gc; //PC3
     102:	8f e1       	ldi	r24, 0x1F	; 31
     104:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
     108:	08 95       	ret

0000010a <ADC0_SetupStepper>:
	}

}

void ADC0_SetupStepper(uint8_t parameter) {
	switch (parameter)
     10a:	81 30       	cpi	r24, 0x01	; 1
     10c:	39 f4       	brne	.+14     	; 0x11c <ADC0_SetupStepper+0x12>
	{
		case 1: //I
			VREF.ADC0REF = VREF_REFSEL_4V096_gc; // up to 9,21A (if MCU Vcc== 4.096V)| 0A= 0.4096V| 4.096- 0.4096 = 3,6864V/0,4 = 9.21A | max current at normal working conditions for stepper motor is ~6A
     10e:	82 e0       	ldi	r24, 0x02	; 2
     110:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN16_gc; //PF0
     114:	80 e1       	ldi	r24, 0x10	; 16
     116:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
		break;
     11a:	08 95       	ret
		default://U
			VREF.ADC0REF = VREF_REFSEL_2V048_gc; //AMC1311 full range is 2.0V for stepper 2.0V = 71.0V (710k)
     11c:	81 e0       	ldi	r24, 0x01	; 1
     11e:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN6_gc; //PD6
     122:	86 e0       	ldi	r24, 0x06	; 6
     124:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
     128:	08 95       	ret

0000012a <ADC0_SetupSysVoltage>:
	}

}

void ADC0_SetupSysVoltage(){
	VREF.ADC0REF = VREF_REFSEL_1V024_gc; // 1.024V = 4096| 1.024 = 10.24V|
     12a:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
	ADC0.MUXPOS = ADC_MUXPOS_VDDDIV10_gc; //5V = 0.5V
     12e:	84 e4       	ldi	r24, 0x44	; 68
     130:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
     134:	08 95       	ret

00000136 <ADC0_read>:
 * appropriately.
 *
 * @return The ADC conversion result as a 12-bit value.
 */
uint16_t ADC0_read() {
    ADC0.COMMAND = ADC_STCONV_bm; // Start conversion
     136:	81 e0       	ldi	r24, 0x01	; 1
     138:	80 93 0a 06 	sts	0x060A, r24	; 0x80060a <__TEXT_REGION_LENGTH__+0x7f060a>
    while (!(ADC0.INTFLAGS & ADC_RESRDY_bm)); // Wait until result is ready
     13c:	80 91 0d 06 	lds	r24, 0x060D	; 0x80060d <__TEXT_REGION_LENGTH__+0x7f060d>
     140:	80 ff       	sbrs	r24, 0
     142:	fc cf       	rjmp	.-8      	; 0x13c <ADC0_read+0x6>
    ADC0.INTFLAGS = ADC_RESRDY_bm; // Clear result ready flag
     144:	e0 e0       	ldi	r30, 0x00	; 0
     146:	f6 e0       	ldi	r31, 0x06	; 6
     148:	81 e0       	ldi	r24, 0x01	; 1
     14a:	85 87       	std	Z+13, r24	; 0x0d
    return ADC0.RES >> 4; // Shift result if accumulation is over 16
     14c:	80 89       	ldd	r24, Z+16	; 0x10
     14e:	91 89       	ldd	r25, Z+17	; 0x11
}
     150:	92 95       	swap	r25
     152:	82 95       	swap	r24
     154:	8f 70       	andi	r24, 0x0F	; 15
     156:	89 27       	eor	r24, r25
     158:	9f 70       	andi	r25, 0x0F	; 15
     15a:	89 27       	eor	r24, r25
     15c:	08 95       	ret

0000015e <Read_MCU_Voltge>:

uint16_t Read_MCU_Voltge(){
ADC0_SetupSysVoltage();
     15e:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_SetupSysVoltage>
return ADC0_read()*0.25; //ADC value * 10.26V (full adc range) / 4096 (Full adc range steps) exp: 1856 * 0.25 = 464 (4.64V)
     162:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
     166:	bc 01       	movw	r22, r24
     168:	80 e0       	ldi	r24, 0x00	; 0
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	0e 94 11 0a 	call	0x1422	; 0x1422 <__floatunsisf>
     170:	20 e0       	ldi	r18, 0x00	; 0
     172:	30 e0       	ldi	r19, 0x00	; 0
     174:	40 e8       	ldi	r20, 0x80	; 128
     176:	5e e3       	ldi	r21, 0x3E	; 62
     178:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
     17c:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fixunssfsi>
}
     180:	cb 01       	movw	r24, r22
     182:	08 95       	ret

00000184 <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Enable external (32 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.XOSCHFCTRLA, CLKCTRL_SELHF_EXTCLOCK_gc | CLKCTRL_FRQRANGE_24M_gc | CLKCTRL_ENABLE_bm);
     184:	6b e0       	ldi	r22, 0x0B	; 11
     186:	80 e8       	ldi	r24, 0x80	; 128
     188:	90 e0       	ldi	r25, 0x00	; 0
     18a:	0e 94 df 10 	call	0x21be	; 0x21be <ccp_write_io>

	/* Set the main clock to use external clock as source */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc);
     18e:	63 e0       	ldi	r22, 0x03	; 3
     190:	80 e6       	ldi	r24, 0x60	; 96
     192:	90 e0       	ldi	r25, 0x00	; 0
     194:	0e 94 df 10 	call	0x21be	; 0x21be <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
     198:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
     19c:	80 fd       	sbrc	r24, 0
     19e:	fc cf       	rjmp	.-8      	; 0x198 <CLOCK_XOSCHF_clock_init+0x14>
	{};
	/* Configuration complete;*/
}
     1a0:	08 95       	ret

000001a2 <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
     1a2:	2f 92       	push	r2
     1a4:	3f 92       	push	r3
     1a6:	4f 92       	push	r4
     1a8:	5f 92       	push	r5
     1aa:	6f 92       	push	r6
     1ac:	7f 92       	push	r7
     1ae:	8f 92       	push	r8
     1b0:	9f 92       	push	r9
     1b2:	af 92       	push	r10
     1b4:	bf 92       	push	r11
     1b6:	cf 92       	push	r12
     1b8:	df 92       	push	r13
     1ba:	ef 92       	push	r14
     1bc:	ff 92       	push	r15
     1be:	0f 93       	push	r16
     1c0:	1f 93       	push	r17
     1c2:	cf 93       	push	r28
     1c4:	df 93       	push	r29
     1c6:	cd b7       	in	r28, 0x3d	; 61
     1c8:	de b7       	in	r29, 0x3e	; 62
     1ca:	2b 97       	sbiw	r28, 0x0b	; 11
     1cc:	cd bf       	out	0x3d, r28	; 61
     1ce:	de bf       	out	0x3e, r29	; 62
     1d0:	c2 2e       	mov	r12, r18
     1d2:	b3 2e       	mov	r11, r19
     1d4:	a4 2e       	mov	r10, r20
     1d6:	95 2e       	mov	r9, r21
     1d8:	86 2e       	mov	r8, r22
     1da:	77 2e       	mov	r7, r23
     1dc:	68 2e       	mov	r6, r24
     1de:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     1e0:	f2 2e       	mov	r15, r18
     1e2:	03 2f       	mov	r16, r19
     1e4:	14 2f       	mov	r17, r20
     1e6:	5a 87       	std	Y+10, r21	; 0x0a
     1e8:	69 83       	std	Y+1, r22	; 0x01
     1ea:	b7 2f       	mov	r27, r23
     1ec:	d8 2e       	mov	r13, r24
     1ee:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     1f0:	e0 e0       	ldi	r30, 0x00	; 0
     1f2:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     1f4:	14 c0       	rjmp	.+40     	; 0x21e <crc8_cdma2000+0x7c>
        length++;
     1f6:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     1f8:	2f 2d       	mov	r18, r15
     1fa:	30 2f       	mov	r19, r16
     1fc:	41 2f       	mov	r20, r17
     1fe:	5a 85       	ldd	r21, Y+10	; 0x0a
     200:	69 81       	ldd	r22, Y+1	; 0x01
     202:	7b 2f       	mov	r23, r27
     204:	8d 2d       	mov	r24, r13
     206:	9e 2d       	mov	r25, r14
     208:	08 e0       	ldi	r16, 0x08	; 8
     20a:	0e 94 8b 0b 	call	0x1716	; 0x1716 <__lshrdi3>
     20e:	f2 2e       	mov	r15, r18
     210:	03 2f       	mov	r16, r19
     212:	14 2f       	mov	r17, r20
     214:	5a 87       	std	Y+10, r21	; 0x0a
     216:	69 83       	std	Y+1, r22	; 0x01
     218:	b7 2f       	mov	r27, r23
     21a:	d8 2e       	mov	r13, r24
     21c:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     21e:	2f 2d       	mov	r18, r15
     220:	30 2f       	mov	r19, r16
     222:	41 2f       	mov	r20, r17
     224:	5a 85       	ldd	r21, Y+10	; 0x0a
     226:	69 81       	ldd	r22, Y+1	; 0x01
     228:	7b 2f       	mov	r23, r27
     22a:	8d 2d       	mov	r24, r13
     22c:	9e 2d       	mov	r25, r14
     22e:	a0 e0       	ldi	r26, 0x00	; 0
     230:	0e 94 a7 0b 	call	0x174e	; 0x174e <__cmpdi2_s8>
     234:	01 f7       	brne	.-64     	; 0x1f6 <crc8_cdma2000+0x54>
     236:	8f ef       	ldi	r24, 0xFF	; 255
     238:	8a 87       	std	Y+10, r24	; 0x0a
     23a:	cb 86       	std	Y+11, r12	; 0x0b
     23c:	b9 82       	std	Y+1, r11	; 0x01
     23e:	4a 2c       	mov	r4, r10
     240:	39 2c       	mov	r3, r9
     242:	28 2c       	mov	r2, r8
     244:	1a c0       	rjmp	.+52     	; 0x27a <crc8_cdma2000+0xd8>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     246:	8d 01       	movw	r16, r26
     248:	00 0f       	add	r16, r16
     24a:	11 1f       	adc	r17, r17
     24c:	00 0f       	add	r16, r16
     24e:	11 1f       	adc	r17, r17
     250:	00 0f       	add	r16, r16
     252:	11 1f       	adc	r17, r17
     254:	2b 85       	ldd	r18, Y+11	; 0x0b
     256:	39 81       	ldd	r19, Y+1	; 0x01
     258:	44 2d       	mov	r20, r4
     25a:	53 2d       	mov	r21, r3
     25c:	62 2d       	mov	r22, r2
     25e:	77 2d       	mov	r23, r7
     260:	86 2d       	mov	r24, r6
     262:	95 2d       	mov	r25, r5
     264:	0e 94 8b 0b 	call	0x1716	; 0x1716 <__lshrdi3>
     268:	8a 84       	ldd	r8, Y+10	; 0x0a
     26a:	82 26       	eor	r8, r18
     26c:	91 2c       	mov	r9, r1
     26e:	f4 01       	movw	r30, r8
     270:	e7 59       	subi	r30, 0x97	; 151
     272:	fc 49       	sbci	r31, 0x9C	; 156
     274:	80 81       	ld	r24, Z
     276:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     278:	fd 01       	movw	r30, r26
     27a:	df 01       	movw	r26, r30
     27c:	11 97       	sbiw	r26, 0x01	; 1
     27e:	ef 2b       	or	r30, r31
     280:	11 f7       	brne	.-60     	; 0x246 <crc8_cdma2000+0xa4>
     282:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     284:	2b 96       	adiw	r28, 0x0b	; 11
     286:	cd bf       	out	0x3d, r28	; 61
     288:	de bf       	out	0x3e, r29	; 62
     28a:	df 91       	pop	r29
     28c:	cf 91       	pop	r28
     28e:	1f 91       	pop	r17
     290:	0f 91       	pop	r16
     292:	ff 90       	pop	r15
     294:	ef 90       	pop	r14
     296:	df 90       	pop	r13
     298:	cf 90       	pop	r12
     29a:	bf 90       	pop	r11
     29c:	af 90       	pop	r10
     29e:	9f 90       	pop	r9
     2a0:	8f 90       	pop	r8
     2a2:	7f 90       	pop	r7
     2a4:	6f 90       	pop	r6
     2a6:	5f 90       	pop	r5
     2a8:	4f 90       	pop	r4
     2aa:	3f 90       	pop	r3
     2ac:	2f 90       	pop	r2
     2ae:	08 95       	ret

000002b0 <verify_crc8_cdma2000>:
 * without the CRC byte. Otherwise, it returns 0 to indicate a mismatch.
 * 
 * @param data_with_crc The input data with the CRC byte appended.
 * @return The data without the CRC byte if the checksum is valid, or 0 if invalid.
 */
uint8_t verify_crc8_cdma2000(uint64_t data_without_crc, uint8_t crc) {
     2b0:	0f 93       	push	r16
     2b2:	cf 93       	push	r28
     2b4:	c2 2f       	mov	r28, r18

	return crc8_cdma2000(data_without_crc) == crc ?  data_without_crc : 0;
     2b6:	0e 94 d1 00 	call	0x1a2	; 0x1a2 <crc8_cdma2000>
     2ba:	80 13       	cpse	r24, r16
     2bc:	02 c0       	rjmp	.+4      	; 0x2c2 <verify_crc8_cdma2000+0x12>
     2be:	8c 2f       	mov	r24, r28
     2c0:	01 c0       	rjmp	.+2      	; 0x2c4 <verify_crc8_cdma2000+0x14>
     2c2:	80 e0       	ldi	r24, 0x00	; 0

     2c4:	cf 91       	pop	r28
     2c6:	0f 91       	pop	r16
     2c8:	08 95       	ret

000002ca <hexToUint64>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "FOUSARTVar.h"

uint64_t hexToUint64(const char *str) {
     2ca:	0f 93       	push	r16
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
     2d0:	fc 01       	movw	r30, r24
	uint64_t result = 0;
     2d2:	20 e0       	ldi	r18, 0x00	; 0
     2d4:	30 e0       	ldi	r19, 0x00	; 0
     2d6:	40 e0       	ldi	r20, 0x00	; 0
     2d8:	50 e0       	ldi	r21, 0x00	; 0
     2da:	60 e0       	ldi	r22, 0x00	; 0
     2dc:	70 e0       	ldi	r23, 0x00	; 0
     2de:	80 e0       	ldi	r24, 0x00	; 0
     2e0:	90 e0       	ldi	r25, 0x00	; 0
	char c;

	while ((c = *str++)) {
     2e2:	3a c0       	rjmp	.+116    	; 0x358 <hexToUint64+0x8e>
		result <<= 4; // kiekvienas hex simbolis = 4 bitai
     2e4:	04 e0       	ldi	r16, 0x04	; 4
     2e6:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <__ashldi3>

		if (c >= '0' && c <= '9') {
     2ea:	e0 ed       	ldi	r30, 0xD0	; 208
     2ec:	ec 0f       	add	r30, r28
     2ee:	ea 30       	cpi	r30, 0x0A	; 10
     2f0:	70 f4       	brcc	.+28     	; 0x30e <hexToUint64+0x44>
			result |= (uint64_t)(c - '0');
     2f2:	d0 e0       	ldi	r29, 0x00	; 0
     2f4:	e0 97       	sbiw	r28, 0x30	; 48
     2f6:	ed 2f       	mov	r30, r29
     2f8:	ee 0f       	add	r30, r30
     2fa:	ee 0b       	sbc	r30, r30
     2fc:	2c 2b       	or	r18, r28
     2fe:	3d 2b       	or	r19, r29
     300:	4e 2b       	or	r20, r30
     302:	5e 2b       	or	r21, r30
     304:	6e 2b       	or	r22, r30
     306:	7e 2b       	or	r23, r30
     308:	8e 2b       	or	r24, r30
     30a:	9e 2b       	or	r25, r30
     30c:	24 c0       	rjmp	.+72     	; 0x356 <hexToUint64+0x8c>
			} else if (c >= 'A' && c <= 'F') {
     30e:	ef eb       	ldi	r30, 0xBF	; 191
     310:	ec 0f       	add	r30, r28
     312:	e6 30       	cpi	r30, 0x06	; 6
     314:	70 f4       	brcc	.+28     	; 0x332 <hexToUint64+0x68>
			result |= (uint64_t)(c - 'A' + 10);
     316:	d0 e0       	ldi	r29, 0x00	; 0
     318:	e7 97       	sbiw	r28, 0x37	; 55
     31a:	ed 2f       	mov	r30, r29
     31c:	ee 0f       	add	r30, r30
     31e:	ee 0b       	sbc	r30, r30
     320:	2c 2b       	or	r18, r28
     322:	3d 2b       	or	r19, r29
     324:	4e 2b       	or	r20, r30
     326:	5e 2b       	or	r21, r30
     328:	6e 2b       	or	r22, r30
     32a:	7e 2b       	or	r23, r30
     32c:	8e 2b       	or	r24, r30
     32e:	9e 2b       	or	r25, r30
     330:	12 c0       	rjmp	.+36     	; 0x356 <hexToUint64+0x8c>
			} else if (c >= 'a' && c <= 'f') {
     332:	ef e9       	ldi	r30, 0x9F	; 159
     334:	ec 0f       	add	r30, r28
     336:	e6 30       	cpi	r30, 0x06	; 6
     338:	a8 f4       	brcc	.+42     	; 0x364 <hexToUint64+0x9a>
			result |= (uint64_t)(c - 'a' + 10);
     33a:	d0 e0       	ldi	r29, 0x00	; 0
     33c:	c7 55       	subi	r28, 0x57	; 87
     33e:	d1 09       	sbc	r29, r1
     340:	ed 2f       	mov	r30, r29
     342:	ee 0f       	add	r30, r30
     344:	ee 0b       	sbc	r30, r30
     346:	2c 2b       	or	r18, r28
     348:	3d 2b       	or	r19, r29
     34a:	4e 2b       	or	r20, r30
     34c:	5e 2b       	or	r21, r30
     34e:	6e 2b       	or	r22, r30
     350:	7e 2b       	or	r23, r30
     352:	8e 2b       	or	r24, r30
     354:	9e 2b       	or	r25, r30
     356:	fd 01       	movw	r30, r26

uint64_t hexToUint64(const char *str) {
	uint64_t result = 0;
	char c;

	while ((c = *str++)) {
     358:	df 01       	movw	r26, r30
     35a:	11 96       	adiw	r26, 0x01	; 1
     35c:	c0 81       	ld	r28, Z
     35e:	c1 11       	cpse	r28, r1
     360:	c1 cf       	rjmp	.-126    	; 0x2e4 <hexToUint64+0x1a>
     362:	08 c0       	rjmp	.+16     	; 0x374 <hexToUint64+0xaa>
			result |= (uint64_t)(c - 'A' + 10);
			} else if (c >= 'a' && c <= 'f') {
			result |= (uint64_t)(c - 'a' + 10);
			} else {
			// netinkamas simbolis
			return 0;
     364:	20 e0       	ldi	r18, 0x00	; 0
     366:	30 e0       	ldi	r19, 0x00	; 0
     368:	40 e0       	ldi	r20, 0x00	; 0
     36a:	50 e0       	ldi	r21, 0x00	; 0
     36c:	60 e0       	ldi	r22, 0x00	; 0
     36e:	70 e0       	ldi	r23, 0x00	; 0
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return result;
}
     374:	df 91       	pop	r29
     376:	cf 91       	pop	r28
     378:	0f 91       	pop	r16
     37a:	08 95       	ret

0000037c <FODataSplitter>:

void FODataSplitter(char *command) {
     37c:	7f 92       	push	r7
     37e:	8f 92       	push	r8
     380:	9f 92       	push	r9
     382:	af 92       	push	r10
     384:	bf 92       	push	r11
     386:	cf 92       	push	r12
     388:	df 92       	push	r13
     38a:	ef 92       	push	r14
     38c:	ff 92       	push	r15
     38e:	0f 93       	push	r16
     390:	1f 93       	push	r17
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	cd b7       	in	r28, 0x3d	; 61
     398:	de b7       	in	r29, 0x3e	; 62
     39a:	a0 97       	sbiw	r28, 0x20	; 32
     39c:	cd bf       	out	0x3d, r28	; 61
     39e:	de bf       	out	0x3e, r29	; 62
     3a0:	6c 01       	movw	r12, r24
	const uint8_t lengths[] = {4, 4, 3, 3, 1, 2};
     3a2:	86 e0       	ldi	r24, 0x06	; 6
     3a4:	ef e3       	ldi	r30, 0x3F	; 63
     3a6:	f3 e6       	ldi	r31, 0x63	; 99
     3a8:	de 01       	movw	r26, r28
     3aa:	11 96       	adiw	r26, 0x01	; 1
     3ac:	01 90       	ld	r0, Z+
     3ae:	0d 92       	st	X+, r0
     3b0:	8a 95       	dec	r24
     3b2:	e1 f7       	brne	.-8      	; 0x3ac <FODataSplitter+0x30>
	char temp[16];

	strncpy(temp, command, 15);
     3b4:	4f e0       	ldi	r20, 0x0F	; 15
     3b6:	50 e0       	ldi	r21, 0x00	; 0
     3b8:	b6 01       	movw	r22, r12
     3ba:	ce 01       	movw	r24, r28
     3bc:	07 96       	adiw	r24, 0x07	; 7
     3be:	0e 94 e9 0d 	call	0x1bd2	; 0x1bd2 <strncpy>
	temp[15] = '\0';
     3c2:	1e 8a       	std	Y+22, r1	; 0x16
	uint64_t datatocheck = hexToUint64(temp);
     3c4:	ce 01       	movw	r24, r28
     3c6:	07 96       	adiw	r24, 0x07	; 7
     3c8:	0e 94 65 01 	call	0x2ca	; 0x2ca <hexToUint64>
     3cc:	72 2e       	mov	r7, r18
     3ce:	83 2e       	mov	r8, r19
     3d0:	94 2e       	mov	r9, r20
     3d2:	a5 2e       	mov	r10, r21
     3d4:	b6 2e       	mov	r11, r22
     3d6:	e7 2e       	mov	r14, r23
     3d8:	f8 2e       	mov	r15, r24
     3da:	19 2f       	mov	r17, r25
	strncpy(temp, command + 15, 2); 
     3dc:	b6 01       	movw	r22, r12
     3de:	61 5f       	subi	r22, 0xF1	; 241
     3e0:	7f 4f       	sbci	r23, 0xFF	; 255
     3e2:	42 e0       	ldi	r20, 0x02	; 2
     3e4:	50 e0       	ldi	r21, 0x00	; 0
     3e6:	ce 01       	movw	r24, r28
     3e8:	07 96       	adiw	r24, 0x07	; 7
     3ea:	0e 94 e9 0d 	call	0x1bd2	; 0x1bd2 <strncpy>
	temp[2] = '\0';
     3ee:	19 86       	std	Y+9, r1	; 0x09
	uint8_t crctocheck = (uint8_t)strtol(temp, NULL, 16);
     3f0:	40 e1       	ldi	r20, 0x10	; 16
     3f2:	50 e0       	ldi	r21, 0x00	; 0
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	70 e0       	ldi	r23, 0x00	; 0
     3f8:	ce 01       	movw	r24, r28
     3fa:	07 96       	adiw	r24, 0x07	; 7
     3fc:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>

	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
     400:	06 2f       	mov	r16, r22
     402:	27 2d       	mov	r18, r7
     404:	38 2d       	mov	r19, r8
     406:	49 2d       	mov	r20, r9
     408:	5a 2d       	mov	r21, r10
     40a:	6b 2d       	mov	r22, r11
     40c:	7e 2d       	mov	r23, r14
     40e:	8f 2d       	mov	r24, r15
     410:	91 2f       	mov	r25, r17
     412:	0e 94 58 01 	call	0x2b0	; 0x2b0 <verify_crc8_cdma2000>
     416:	81 11       	cpse	r24, r1
     418:	75 c0       	rjmp	.+234    	; 0x504 <__LOCK_REGION_LENGTH__+0x104>
     41a:	98 c0       	rjmp	.+304    	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < 6; i++) {
			char token[10] = {0};
     41c:	5e 01       	movw	r10, r28
     41e:	87 e1       	ldi	r24, 0x17	; 23
     420:	a8 0e       	add	r10, r24
     422:	b1 1c       	adc	r11, r1
     424:	8a e0       	ldi	r24, 0x0A	; 10
     426:	f5 01       	movw	r30, r10
     428:	11 92       	st	Z+, r1
     42a:	8a 95       	dec	r24
     42c:	e9 f7       	brne	.-6      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>

			memcpy(token, p, lengths[i]);
     42e:	e1 e0       	ldi	r30, 0x01	; 1
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	ec 0f       	add	r30, r28
     434:	fd 1f       	adc	r31, r29
     436:	e1 0f       	add	r30, r17
     438:	f1 1d       	adc	r31, r1
     43a:	e0 80       	ld	r14, Z
     43c:	f1 2c       	mov	r15, r1
     43e:	a7 01       	movw	r20, r14
     440:	b6 01       	movw	r22, r12
     442:	c5 01       	movw	r24, r10
     444:	0e 94 e0 0d 	call	0x1bc0	; 0x1bc0 <memcpy>
			token[lengths[i]] = '\0';
     448:	f5 01       	movw	r30, r10
     44a:	ee 0d       	add	r30, r14
     44c:	ff 1d       	adc	r31, r15
     44e:	10 82       	st	Z, r1

			switch (i) {
     450:	12 30       	cpi	r17, 0x02	; 2
     452:	89 f1       	breq	.+98     	; 0x4b6 <__LOCK_REGION_LENGTH__+0xb6>
     454:	28 f4       	brcc	.+10     	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     456:	11 23       	and	r17, r17
     458:	49 f0       	breq	.+18     	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
     45a:	11 30       	cpi	r17, 0x01	; 1
     45c:	a1 f0       	breq	.+40     	; 0x486 <__LOCK_REGION_LENGTH__+0x86>
     45e:	4e c0       	rjmp	.+156    	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
     460:	13 30       	cpi	r17, 0x03	; 3
     462:	b1 f1       	breq	.+108    	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     464:	14 30       	cpi	r17, 0x04	; 4
     466:	09 f4       	brne	.+2      	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     468:	40 c0       	rjmp	.+128    	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
     46a:	48 c0       	rjmp	.+144    	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
				case 0: SensorData.HPElevation   = (uint16_t)strtol(token, NULL, 16); break;
     46c:	40 e1       	ldi	r20, 0x10	; 16
     46e:	50 e0       	ldi	r21, 0x00	; 0
     470:	60 e0       	ldi	r22, 0x00	; 0
     472:	70 e0       	ldi	r23, 0x00	; 0
     474:	ce 01       	movw	r24, r28
     476:	47 96       	adiw	r24, 0x17	; 23
     478:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>
     47c:	60 93 f6 64 	sts	0x64F6, r22	; 0x8064f6 <SensorData+0x2>
     480:	70 93 f7 64 	sts	0x64F7, r23	; 0x8064f7 <SensorData+0x3>
     484:	3b c0       	rjmp	.+118    	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
				case 1: SensorData.Azimuth     = (uint16_t)strtol(token, NULL, 16)/ Angle_Precizion; break;
     486:	40 e1       	ldi	r20, 0x10	; 16
     488:	50 e0       	ldi	r21, 0x00	; 0
     48a:	60 e0       	ldi	r22, 0x00	; 0
     48c:	70 e0       	ldi	r23, 0x00	; 0
     48e:	ce 01       	movw	r24, r28
     490:	47 96       	adiw	r24, 0x17	; 23
     492:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>
     496:	9b 01       	movw	r18, r22
     498:	36 95       	lsr	r19
     49a:	27 95       	ror	r18
     49c:	36 95       	lsr	r19
     49e:	27 95       	ror	r18
     4a0:	ab e7       	ldi	r26, 0x7B	; 123
     4a2:	b4 e1       	ldi	r27, 0x14	; 20
     4a4:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__umulhisi3>
     4a8:	96 95       	lsr	r25
     4aa:	87 95       	ror	r24
     4ac:	80 93 f8 64 	sts	0x64F8, r24	; 0x8064f8 <SensorData+0x4>
     4b0:	90 93 f9 64 	sts	0x64F9, r25	; 0x8064f9 <SensorData+0x5>
     4b4:	23 c0       	rjmp	.+70     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
				case 2: SensorData.PVU         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     4b6:	40 e1       	ldi	r20, 0x10	; 16
     4b8:	50 e0       	ldi	r21, 0x00	; 0
     4ba:	60 e0       	ldi	r22, 0x00	; 0
     4bc:	70 e0       	ldi	r23, 0x00	; 0
     4be:	ce 01       	movw	r24, r28
     4c0:	47 96       	adiw	r24, 0x17	; 23
     4c2:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>
     4c6:	60 93 fa 64 	sts	0x64FA, r22	; 0x8064fa <SensorData+0x6>
     4ca:	70 93 fb 64 	sts	0x64FB, r23	; 0x8064fb <SensorData+0x7>
     4ce:	16 c0       	rjmp	.+44     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
				case 3: SensorData.PVI         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     4d0:	40 e1       	ldi	r20, 0x10	; 16
     4d2:	50 e0       	ldi	r21, 0x00	; 0
     4d4:	60 e0       	ldi	r22, 0x00	; 0
     4d6:	70 e0       	ldi	r23, 0x00	; 0
     4d8:	ce 01       	movw	r24, r28
     4da:	47 96       	adiw	r24, 0x17	; 23
     4dc:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>
     4e0:	60 93 fc 64 	sts	0x64FC, r22	; 0x8064fc <SensorData+0x8>
     4e4:	70 93 fd 64 	sts	0x64FD, r23	; 0x8064fd <SensorData+0x9>
     4e8:	09 c0       	rjmp	.+18     	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
     4ea:	40 e1       	ldi	r20, 0x10	; 16
     4ec:	50 e0       	ldi	r21, 0x00	; 0
     4ee:	60 e0       	ldi	r22, 0x00	; 0
     4f0:	70 e0       	ldi	r23, 0x00	; 0
     4f2:	ce 01       	movw	r24, r28
     4f4:	47 96       	adiw	r24, 0x17	; 23
     4f6:	0e 94 c7 0b 	call	0x178e	; 0x178e <strtol>
     4fa:	06 2f       	mov	r16, r22
			}

			p += lengths[i];
     4fc:	ce 0c       	add	r12, r14
     4fe:	df 1c       	adc	r13, r15
	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < 6; i++) {
     500:	1f 5f       	subi	r17, 0xFF	; 255
     502:	02 c0       	rjmp	.+4      	; 0x508 <__LOCK_REGION_LENGTH__+0x108>
     504:	10 e0       	ldi	r17, 0x00	; 0
     506:	00 e0       	ldi	r16, 0x00	; 0
     508:	16 30       	cpi	r17, 0x06	; 6
     50a:	08 f4       	brcc	.+2      	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
     50c:	87 cf       	rjmp	.-242    	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
			}

			p += lengths[i];
		}
		SensorData.Elevation = SensorData.HPElevation / Angle_Precizion;
     50e:	e4 ef       	ldi	r30, 0xF4	; 244
     510:	f4 e6       	ldi	r31, 0x64	; 100
     512:	22 81       	ldd	r18, Z+2	; 0x02
     514:	33 81       	ldd	r19, Z+3	; 0x03
     516:	36 95       	lsr	r19
     518:	27 95       	ror	r18
     51a:	36 95       	lsr	r19
     51c:	27 95       	ror	r18
     51e:	ab e7       	ldi	r26, 0x7B	; 123
     520:	b4 e1       	ldi	r27, 0x14	; 20
     522:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__umulhisi3>
     526:	96 95       	lsr	r25
     528:	87 95       	ror	r24
     52a:	80 83       	st	Z, r24
     52c:	91 83       	std	Z+1, r25	; 0x01
		//spliting end switch value to separate end switch value according to axis
		SensorData.ElMin = (EndSwitchesValue & 0x01) ? 1 : 0;
     52e:	80 2f       	mov	r24, r16
     530:	81 70       	andi	r24, 0x01	; 1
     532:	82 87       	std	Z+10, r24	; 0x0a
		SensorData.ElMax = (EndSwitchesValue & 0x02) ? 1 : 0;
     534:	01 fb       	bst	r16, 1
     536:	88 27       	eor	r24, r24
     538:	80 f9       	bld	r24, 0
     53a:	83 87       	std	Z+11, r24	; 0x0b
		SensorData.AzMin = (EndSwitchesValue & 0x04) ? 1 : 0;
     53c:	02 fb       	bst	r16, 2
     53e:	88 27       	eor	r24, r24
     540:	80 f9       	bld	r24, 0
     542:	84 87       	std	Z+12, r24	; 0x0c
		SensorData.AzMax = (EndSwitchesValue & 0x08) ? 1 : 0;
     544:	03 fb       	bst	r16, 3
     546:	00 27       	eor	r16, r16
     548:	00 f9       	bld	r16, 0
     54a:	05 87       	std	Z+13, r16	; 0x0d
	}
	else{
		//uncomment if nedded
		//screen_write_formatted_text("data is corupted!", 1, ALIGN_CENTER); // bad crc
	}	
}
     54c:	a0 96       	adiw	r28, 0x20	; 32
     54e:	cd bf       	out	0x3d, r28	; 61
     550:	de bf       	out	0x3e, r29	; 62
     552:	df 91       	pop	r29
     554:	cf 91       	pop	r28
     556:	1f 91       	pop	r17
     558:	0f 91       	pop	r16
     55a:	ff 90       	pop	r15
     55c:	ef 90       	pop	r14
     55e:	df 90       	pop	r13
     560:	cf 90       	pop	r12
     562:	bf 90       	pop	r11
     564:	af 90       	pop	r10
     566:	9f 90       	pop	r9
     568:	8f 90       	pop	r8
     56a:	7f 90       	pop	r7
     56c:	08 95       	ret

0000056e <FOReceiver>:
 * This function continuously reads incoming data via USART, processes the data, 
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
     56e:	ef 92       	push	r14
     570:	ff 92       	push	r15
     572:	0f 93       	push	r16
     574:	1f 93       	push	r17
     576:	cf 93       	push	r28
     578:	df 93       	push	r29
     57a:	cd b7       	in	r28, 0x3d	; 61
     57c:	de b7       	in	r29, 0x3e	; 62
     57e:	64 97       	sbiw	r28, 0x14	; 20
     580:	cd bf       	out	0x3d, r28	; 61
     582:	de bf       	out	0x3e, r29	; 62
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
     584:	fe 01       	movw	r30, r28
     586:	31 96       	adiw	r30, 0x01	; 1
     588:	84 e1       	ldi	r24, 0x14	; 20
     58a:	df 01       	movw	r26, r30
     58c:	1d 92       	st	X+, r1
     58e:	8a 95       	dec	r24
     590:	e9 f7       	brne	.-6      	; 0x58c <FOReceiver+0x1e>
    uint8_t start = 0;
	uint16_t timeout = FO_TIMEOUT_COUNTER;
     592:	08 e8       	ldi	r16, 0x88	; 136
     594:	13 e1       	ldi	r17, 0x13	; 19
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;
     596:	e1 2c       	mov	r14, r1
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
     598:	f1 2c       	mov	r15, r1
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;
	uint16_t timeout = FO_TIMEOUT_COUNTER;

    while (1) {
        char c = USART1_readChar(); // Reading a character from USART
     59a:	0e 94 5d 09 	call	0x12ba	; 0x12ba <USART1_readChar>

		if (--timeout == 0) { // Timeout condition
     59e:	01 50       	subi	r16, 0x01	; 1
     5a0:	11 09       	sbc	r17, r1
     5a2:	09 f4       	brne	.+2      	; 0x5a6 <FOReceiver+0x38>
     5a4:	3f c0       	rjmp	.+126    	; 0x624 <FOReceiver+0xb6>
			break;
		}
        if (Status_FO.error == 1) { // If an error is active
     5a6:	90 91 02 65 	lds	r25, 0x6502	; 0x806502 <Status_FO>
     5aa:	91 30       	cpi	r25, 0x01	; 1
     5ac:	29 f4       	brne	.+10     	; 0x5b8 <FOReceiver+0x4a>
            Status_FO.error = 0; // Reset error value
     5ae:	e2 e0       	ldi	r30, 0x02	; 2
     5b0:	f5 e6       	ldi	r31, 0x65	; 101
     5b2:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0;
     5b4:	11 82       	std	Z+1, r1	; 0x01
            break;
     5b6:	36 c0       	rjmp	.+108    	; 0x624 <FOReceiver+0xb6>
        }

        if (start) {
     5b8:	ee 20       	and	r14, r14
     5ba:	c9 f0       	breq	.+50     	; 0x5ee <FOReceiver+0x80>
            if (c == '>') { // If received data end symbol
     5bc:	8e 33       	cpi	r24, 0x3E	; 62
     5be:	61 f4       	brne	.+24     	; 0x5d8 <FOReceiver+0x6a>
               start = 0;
			   command[index] = '\0';
     5c0:	e1 e0       	ldi	r30, 0x01	; 1
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	ec 0f       	add	r30, r28
     5c6:	fd 1f       	adc	r31, r29
     5c8:	ef 0d       	add	r30, r15
     5ca:	f1 1d       	adc	r31, r1
     5cc:	10 82       	st	Z, r1
               index = 0;
               FODataSplitter(command); // Execute the received command //comment when testing lines below
     5ce:	ce 01       	movw	r24, r28
     5d0:	01 96       	adiw	r24, 0x01	; 1
     5d2:	0e 94 be 01 	call	0x37c	; 0x37c <FODataSplitter>
                break;
     5d6:	26 c0       	rjmp	.+76     	; 0x624 <FOReceiver+0xb6>
            } else if (index < MESSAGE_LENGTH_FO) {
     5d8:	b3 e1       	ldi	r27, 0x13	; 19
     5da:	bf 15       	cp	r27, r15
     5dc:	40 f0       	brcs	.+16     	; 0x5ee <FOReceiver+0x80>
                command[index++] = c; // Store received character in command array
     5de:	e1 e0       	ldi	r30, 0x01	; 1
     5e0:	f0 e0       	ldi	r31, 0x00	; 0
     5e2:	ec 0f       	add	r30, r28
     5e4:	fd 1f       	adc	r31, r29
     5e6:	ef 0d       	add	r30, r15
     5e8:	f1 1d       	adc	r31, r1
     5ea:	80 83       	st	Z, r24
     5ec:	f3 94       	inc	r15
            }
        }

        if (c == '<') { // If received data start symbol
     5ee:	8c 33       	cpi	r24, 0x3C	; 60
     5f0:	39 f4       	brne	.+14     	; 0x600 <FOReceiver+0x92>
            start = 1;
            index = 0;
            Status_FO.error = 0; // Reset error state
     5f2:	e2 e0       	ldi	r30, 0x02	; 2
     5f4:	f5 e6       	ldi	r31, 0x65	; 101
     5f6:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0; // Reset error counter
     5f8:	11 82       	std	Z+1, r1	; 0x01
                command[index++] = c; // Store received character in command array
            }
        }

        if (c == '<') { // If received data start symbol
            start = 1;
     5fa:	ee 24       	eor	r14, r14
     5fc:	e3 94       	inc	r14
            index = 0;
     5fe:	f1 2c       	mov	r15, r1
            Status_FO.error = 0; // Reset error state
            Status_FO.errorCounter = 0; // Reset error counter
        }

        if (Status_FO.warning) {
     600:	80 91 04 65 	lds	r24, 0x6504	; 0x806504 <Status_FO+0x2>
     604:	88 23       	and	r24, r24
     606:	49 f2       	breq	.-110    	; 0x59a <FOReceiver+0x2c>
            Status_FO.warning = 0;
     608:	e2 e0       	ldi	r30, 0x02	; 2
     60a:	f5 e6       	ldi	r31, 0x65	; 101
     60c:	12 82       	std	Z+2, r1	; 0x02
            if (Status_FO.errorCounter < CountForError_FO) {
     60e:	81 81       	ldd	r24, Z+1	; 0x01
     610:	8a 30       	cpi	r24, 0x0A	; 10
     612:	20 f4       	brcc	.+8      	; 0x61c <FOReceiver+0xae>
                Status_FO.errorCounter++;
     614:	8f 5f       	subi	r24, 0xFF	; 255
     616:	80 93 03 65 	sts	0x6503, r24	; 0x806503 <Status_FO+0x1>
     61a:	bf cf       	rjmp	.-130    	; 0x59a <FOReceiver+0x2c>
            } else {
                Status_FO.error = 1; // Set error flag if too many warnings
     61c:	81 e0       	ldi	r24, 0x01	; 1
     61e:	80 93 02 65 	sts	0x6502, r24	; 0x806502 <Status_FO>
     622:	bb cf       	rjmp	.-138    	; 0x59a <FOReceiver+0x2c>
            }
        }
    }
     624:	64 96       	adiw	r28, 0x14	; 20
     626:	cd bf       	out	0x3d, r28	; 61
     628:	de bf       	out	0x3e, r29	; 62
     62a:	df 91       	pop	r29
     62c:	cf 91       	pop	r28
     62e:	1f 91       	pop	r17
     630:	0f 91       	pop	r16
     632:	ff 90       	pop	r15
     634:	ef 90       	pop	r14
     636:	08 95       	ret

00000638 <GPIO_init>:

#include "Settings.h"

void GPIO_init(){
    // Configure USART0 and USART1 pin routing
    PORTMUX.USARTROUTEA = PORTMUX_USART0_ALT1_gc | PORTMUX_USART1_ALT2_gc; // Set USART0 to alternative pins set 1, USART1 to alternative pins set 2
     638:	e0 ee       	ldi	r30, 0xE0	; 224
     63a:	f5 e0       	ldi	r31, 0x05	; 5
     63c:	81 e1       	ldi	r24, 0x11	; 17
     63e:	82 83       	std	Z+2, r24	; 0x02
    PORTMUX.TWIROUTEA = PORTMUX_TWI0_DEFAULT_gc; // Set TWI0 to default pins
     640:	16 82       	std	Z+6, r1	; 0x06
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;
     642:	83 e0       	ldi	r24, 0x03	; 3
     644:	87 83       	std	Z+7, r24	; 0x07
	PORTMUX.TCDROUTEA = PORTMUX_TCD0_ALT2_gc; ///< Select alternative WOC pin variant 2
     646:	82 e0       	ldi	r24, 0x02	; 2
     648:	81 87       	std	Z+9, r24	; 0x09


    // Configure Port A (PA) for RX LED, I2C SDA, SCL, USART0 TX, TX LED and XDIR
    PORTA.DIRSET = PIN2_bm | PIN3_bm | PIN4_bm | PIN6_bm | PIN7_bm; // Set PA2, PA3, PA4, PA7 as output (RX LED, I2C SDA, SCL, USART0 TX, TX LED, XDIR)
     64a:	e0 e0       	ldi	r30, 0x00	; 0
     64c:	f4 e0       	ldi	r31, 0x04	; 4
     64e:	8c ed       	ldi	r24, 0xDC	; 220
     650:	81 83       	std	Z+1, r24	; 0x01
    PORTA.DIRCLR = PIN1_bm | PIN5_bm; // Set  PA1 as Joystick button,  PA5 as input (USART0 RX)
     652:	82 e2       	ldi	r24, 0x22	; 34
     654:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA1 (Joystick button)
     656:	88 e0       	ldi	r24, 0x08	; 8
     658:	81 8b       	std	Z+17, r24	; 0x11
    PORTA.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA4 (I2C SCL)
     65a:	84 8b       	std	Z+20, r24	; 0x14
    PORTA.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA5 (USART0 RX)
     65c:	85 8b       	std	Z+21, r24	; 0x15

    // Configure ADC pins for Joystick x and y axis
    PORTC.PIN1CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC1 (X axis)
     65e:	e0 e4       	ldi	r30, 0x40	; 64
     660:	f4 e0       	ldi	r31, 0x04	; 4
     662:	91 89       	ldd	r25, Z+17	; 0x11
     664:	98 7f       	andi	r25, 0xF8	; 248
     666:	91 8b       	std	Z+17, r25	; 0x11
    PORTC.PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC1
     668:	91 89       	ldd	r25, Z+17	; 0x11
     66a:	94 60       	ori	r25, 0x04	; 4
     66c:	91 8b       	std	Z+17, r25	; 0x11
    //PORTC.PIN1CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC1

    PORTC.PIN2CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC2 (Y axis)
     66e:	92 89       	ldd	r25, Z+18	; 0x12
     670:	98 7f       	andi	r25, 0xF8	; 248
     672:	92 8b       	std	Z+18, r25	; 0x12
    PORTC.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC2
     674:	92 89       	ldd	r25, Z+18	; 0x12
     676:	94 60       	ori	r25, 0x04	; 4
     678:	92 8b       	std	Z+18, r25	; 0x12
    //PORTC.PIN2CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC2

	PORTC.DIRSET = PIN0_bm; //Set PC0 as RX LED
     67a:	91 e0       	ldi	r25, 0x01	; 1
     67c:	91 83       	std	Z+1, r25	; 0x01

    // Configure Port D (PD) for USART1 TX and RX
    PORTD.DIRSET = PIN2_bm | PIN3_bm | PIN5_bm; //Set PD2 as linear motor disable pin, PD3 as PWM, PD5 as direction
     67e:	9c e2       	ldi	r25, 0x2C	; 44
     680:	90 93 61 04 	sts	0x0461, r25	; 0x800461 <__TEXT_REGION_LENGTH__+0x7f0461>
	//PORTD.DIRCLR = PIN4_bm; //Linear motor driver TLE9201SG error flag pin

	PORTF.DIRSET = PIN1_bm | PIN2_bm | PIN3_bm; //Set PF1 as enable, PF2 as pulse, PIN3 as direction signals output for HBS86 driver
     684:	e0 ea       	ldi	r30, 0xA0	; 160
     686:	f4 e0       	ldi	r31, 0x04	; 4
     688:	9e e0       	ldi	r25, 0x0E	; 14
     68a:	91 83       	std	Z+1, r25	; 0x01
	PORTF.DIRCLR = PIN4_bm | PIN5_bm; //Set PF4 as alarm and PF5 as Pend signals inputs from HBS86 driver
     68c:	90 e3       	ldi	r25, 0x30	; 48
     68e:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF4
     690:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF5
     692:	85 8b       	std	Z+21, r24	; 0x15
     694:	08 95       	ret

00000696 <I2C_init>:
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal to release the bus
    return data;
}
     696:	e0 e0       	ldi	r30, 0x00	; 0
     698:	f9 e0       	ldi	r31, 0x09	; 9
     69a:	82 e0       	ldi	r24, 0x02	; 2
     69c:	80 83       	st	Z, r24
     69e:	85 e0       	ldi	r24, 0x05	; 5
     6a0:	86 83       	std	Z+6, r24	; 0x06
     6a2:	81 e0       	ldi	r24, 0x01	; 1
     6a4:	83 83       	std	Z+3, r24	; 0x03
     6a6:	85 83       	std	Z+5, r24	; 0x05
     6a8:	08 95       	ret

000006aa <TransmitAdd>:
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	88 0f       	add	r24, r24
     6ae:	99 1f       	adc	r25, r25
     6b0:	86 2b       	or	r24, r22
     6b2:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7f0907>
     6b6:	48 e8       	ldi	r20, 0x88	; 136
     6b8:	53 e1       	ldi	r21, 0x13	; 19
     6ba:	60 e0       	ldi	r22, 0x00	; 0
     6bc:	70 e0       	ldi	r23, 0x00	; 0
     6be:	09 c0       	rjmp	.+18     	; 0x6d2 <TransmitAdd+0x28>
     6c0:	41 50       	subi	r20, 0x01	; 1
     6c2:	51 09       	sbc	r21, r1
     6c4:	61 09       	sbc	r22, r1
     6c6:	71 09       	sbc	r23, r1
     6c8:	21 f4       	brne	.+8      	; 0x6d2 <TransmitAdd+0x28>
     6ca:	83 e0       	ldi	r24, 0x03	; 3
     6cc:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     6d0:	05 c0       	rjmp	.+10     	; 0x6dc <TransmitAdd+0x32>
     6d2:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6d6:	80 7c       	andi	r24, 0xC0	; 192
     6d8:	99 f3       	breq	.-26     	; 0x6c0 <TransmitAdd+0x16>
     6da:	80 e0       	ldi	r24, 0x00	; 0
     6dc:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6e0:	94 fd       	sbrc	r25, 4
     6e2:	81 e0       	ldi	r24, 0x01	; 1
     6e4:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6e8:	9c 70       	andi	r25, 0x0C	; 12
     6ea:	09 f0       	breq	.+2      	; 0x6ee <TransmitAdd+0x44>
     6ec:	82 e0       	ldi	r24, 0x02	; 2
     6ee:	88 23       	and	r24, r24
     6f0:	19 f0       	breq	.+6      	; 0x6f8 <TransmitAdd+0x4e>
     6f2:	93 e0       	ldi	r25, 0x03	; 3
     6f4:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     6f8:	80 93 06 65 	sts	0x6506, r24	; 0x806506 <I2C>
     6fc:	08 95       	ret

000006fe <TransmitByte>:
     6fe:	28 2f       	mov	r18, r24
     700:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     704:	94 fd       	sbrc	r25, 4
     706:	02 c0       	rjmp	.+4      	; 0x70c <TransmitByte+0xe>
     708:	80 e0       	ldi	r24, 0x00	; 0
     70a:	01 c0       	rjmp	.+2      	; 0x70e <TransmitByte+0x10>
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     712:	9c 70       	andi	r25, 0x0C	; 12
     714:	09 f0       	breq	.+2      	; 0x718 <TransmitByte+0x1a>
     716:	82 e0       	ldi	r24, 0x02	; 2
     718:	88 23       	and	r24, r24
     71a:	19 f0       	breq	.+6      	; 0x722 <TransmitByte+0x24>
     71c:	93 e0       	ldi	r25, 0x03	; 3
     71e:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     722:	81 11       	cpse	r24, r1
     724:	14 c0       	rjmp	.+40     	; 0x74e <TransmitByte+0x50>
     726:	20 93 08 09 	sts	0x0908, r18	; 0x800908 <__TEXT_REGION_LENGTH__+0x7f0908>
     72a:	48 e8       	ldi	r20, 0x88	; 136
     72c:	53 e1       	ldi	r21, 0x13	; 19
     72e:	60 e0       	ldi	r22, 0x00	; 0
     730:	70 e0       	ldi	r23, 0x00	; 0
     732:	09 c0       	rjmp	.+18     	; 0x746 <TransmitByte+0x48>
     734:	41 50       	subi	r20, 0x01	; 1
     736:	51 09       	sbc	r21, r1
     738:	61 09       	sbc	r22, r1
     73a:	71 09       	sbc	r23, r1
     73c:	21 f4       	brne	.+8      	; 0x746 <TransmitByte+0x48>
     73e:	83 e0       	ldi	r24, 0x03	; 3
     740:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     744:	04 c0       	rjmp	.+8      	; 0x74e <TransmitByte+0x50>
     746:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     74a:	96 ff       	sbrs	r25, 6
     74c:	f3 cf       	rjmp	.-26     	; 0x734 <TransmitByte+0x36>
     74e:	80 93 06 65 	sts	0x6506, r24	; 0x806506 <I2C>
     752:	08 95       	ret

00000754 <WriteToReg>:
 * @param reg Register address to write to.
 * @param data Data to write to the register.
 * 
 * This function writes the data to a specific register of an I2C device.
 */
void WriteToReg(uint8_t addr, uint8_t reg, uint8_t data) {
     754:	cf 93       	push	r28
     756:	df 93       	push	r29
     758:	c6 2f       	mov	r28, r22
     75a:	d4 2f       	mov	r29, r20
    if (!TransmitAdd(addr, WRITE)) { // Transmit address for write
     75c:	60 e0       	ldi	r22, 0x00	; 0
     75e:	0e 94 55 03 	call	0x6aa	; 0x6aa <TransmitAdd>
     762:	81 11       	cpse	r24, r1
     764:	08 c0       	rjmp	.+16     	; 0x776 <WriteToReg+0x22>
        if (!TransmitByte(reg)) { // Write register address
     766:	8c 2f       	mov	r24, r28
     768:	0e 94 7f 03 	call	0x6fe	; 0x6fe <TransmitByte>
     76c:	81 11       	cpse	r24, r1
     76e:	03 c0       	rjmp	.+6      	; 0x776 <WriteToReg+0x22>
            TransmitByte(data); // Write the data with STOP
     770:	8d 2f       	mov	r24, r29
     772:	0e 94 7f 03 	call	0x6fe	; 0x6fe <TransmitByte>
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal
     776:	e0 e0       	ldi	r30, 0x00	; 0
     778:	f9 e0       	ldi	r31, 0x09	; 9
     77a:	84 81       	ldd	r24, Z+4	; 0x04
     77c:	83 60       	ori	r24, 0x03	; 3
     77e:	84 83       	std	Z+4, r24	; 0x04
}
     780:	df 91       	pop	r29
     782:	cf 91       	pop	r28
     784:	08 95       	ret

00000786 <ReadButton>:
 */ 
#include "Settings.h"
#include "JoystickVar.h"

uint8_t ReadButton(){
	return !(PORTA.IN & PIN1_bm);
     786:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x7f0408>
     78a:	86 95       	lsr	r24
     78c:	91 e0       	ldi	r25, 0x01	; 1
     78e:	89 27       	eor	r24, r25
}
     790:	81 70       	andi	r24, 0x01	; 1
     792:	08 95       	ret

00000794 <ReadJoystickValues>:


void ReadJoystickValues(){
     794:	0f 93       	push	r16
     796:	1f 93       	push	r17
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
	ADC0_SetupJoystick(Joystick_X_axis_CH);
     79c:	8d e1       	ldi	r24, 0x1D	; 29
     79e:	0e 94 6f 00 	call	0xde	; 0xde <ADC0_SetupJoystick>
	Joystick.X_Axis = ((int16_t)ADC0_read()-2048)/Joystick_steps; // 5 steps total: -2,-1,0,1,2 (4096/1000 = 4,096)
     7a2:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
     7a6:	98 50       	subi	r25, 0x08	; 8
     7a8:	04 ef       	ldi	r16, 0xF4	; 244
     7aa:	11 e0       	ldi	r17, 0x01	; 1
     7ac:	b8 01       	movw	r22, r16
     7ae:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__divmodhi4>
     7b2:	c7 e0       	ldi	r28, 0x07	; 7
     7b4:	d5 e6       	ldi	r29, 0x65	; 101
     7b6:	68 83       	st	Y, r22
     7b8:	79 83       	std	Y+1, r23	; 0x01
	ADC0_SetupJoystick(Joystick_Y_axis_CH);
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	0e 94 6f 00 	call	0xde	; 0xde <ADC0_SetupJoystick>
	Joystick.Y_Axis = ((int16_t)ADC0_read()-2048)/Joystick_steps;
     7c0:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
     7c4:	98 50       	subi	r25, 0x08	; 8
     7c6:	b8 01       	movw	r22, r16
     7c8:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__divmodhi4>
     7cc:	6a 83       	std	Y+2, r22	; 0x02
     7ce:	7b 83       	std	Y+3, r23	; 0x03
	Joystick.Button = ReadButton();
     7d0:	0e 94 c3 03 	call	0x786	; 0x786 <ReadButton>
     7d4:	8c 83       	std	Y+4, r24	; 0x04
}
     7d6:	df 91       	pop	r29
     7d8:	cf 91       	pop	r28
     7da:	1f 91       	pop	r17
     7dc:	0f 91       	pop	r16
     7de:	08 95       	ret

000007e0 <LinearMotor_enable>:
 */ 
#include "Settings.h"
#include "LinearMotorVar.h"

void LinearMotor_enable(){ //turn on TLE9201SG
	if(LinearMotor.alreadyEnabled == false){
     7e0:	80 91 0f 65 	lds	r24, 0x650F	; 0x80650f <LinearMotor+0x3>
     7e4:	81 11       	cpse	r24, r1
     7e6:	0e c0       	rjmp	.+28     	; 0x804 <LinearMotor_enable+0x24>
		PORTD.OUTCLR = PIN2_bm;  // DIS=0
     7e8:	84 e0       	ldi	r24, 0x04	; 4
     7ea:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7ee:	8f e5       	ldi	r24, 0x5F	; 95
     7f0:	9a ee       	ldi	r25, 0xEA	; 234
     7f2:	01 97       	sbiw	r24, 0x01	; 1
     7f4:	f1 f7       	brne	.-4      	; 0x7f2 <LinearMotor_enable+0x12>
     7f6:	00 c0       	rjmp	.+0      	; 0x7f8 <LinearMotor_enable+0x18>
     7f8:	00 00       	nop
		_delay_ms(10);
		LinearMotor.alreadyEnabled = true;
     7fa:	ec e0       	ldi	r30, 0x0C	; 12
     7fc:	f5 e6       	ldi	r31, 0x65	; 101
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	83 83       	std	Z+3, r24	; 0x03
		LinearMotor.alreadyDisabled = false;
     802:	14 82       	std	Z+4, r1	; 0x04
     804:	08 95       	ret

00000806 <LinearMotor_disable>:
	}
}

void LinearMotor_disable(){ //turn off TLE9201SG
	if(LinearMotor.alreadyDisabled == false){
     806:	80 91 10 65 	lds	r24, 0x6510	; 0x806510 <LinearMotor+0x4>
     80a:	81 11       	cpse	r24, r1
     80c:	0e c0       	rjmp	.+28     	; 0x82a <LinearMotor_disable+0x24>
		PORTD.OUTSET = PIN2_bm;  // DIS=1
     80e:	84 e0       	ldi	r24, 0x04	; 4
     810:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     814:	8f e5       	ldi	r24, 0x5F	; 95
     816:	9a ee       	ldi	r25, 0xEA	; 234
     818:	01 97       	sbiw	r24, 0x01	; 1
     81a:	f1 f7       	brne	.-4      	; 0x818 <LinearMotor_disable+0x12>
     81c:	00 c0       	rjmp	.+0      	; 0x81e <LinearMotor_disable+0x18>
     81e:	00 00       	nop
		_delay_ms(10);
		LinearMotor.alreadyDisabled = true;
     820:	ec e0       	ldi	r30, 0x0C	; 12
     822:	f5 e6       	ldi	r31, 0x65	; 101
     824:	81 e0       	ldi	r24, 0x01	; 1
     826:	84 83       	std	Z+4, r24	; 0x04
		LinearMotor.alreadyEnabled = false;
     828:	13 82       	std	Z+3, r1	; 0x03
     82a:	08 95       	ret

0000082c <LinearMotor_start>:
	}
}

void LinearMotor_start(){ //starting pwm signal generation
	if(LinearMotor.alreadyStarted == false){		
     82c:	80 91 0d 65 	lds	r24, 0x650D	; 0x80650d <LinearMotor+0x1>
     830:	81 11       	cpse	r24, r1
     832:	0d c0       	rjmp	.+26     	; 0x84e <LinearMotor_start+0x22>
		TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; //connecting TCA to PD3
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	fa e0       	ldi	r31, 0x0A	; 10
     838:	81 81       	ldd	r24, Z+1	; 0x01
     83a:	80 61       	ori	r24, 0x10	; 16
     83c:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA |= TCA_SPLIT_ENABLE_bm; //turn on TCA back
     83e:	80 81       	ld	r24, Z
     840:	81 60       	ori	r24, 0x01	; 1
     842:	80 83       	st	Z, r24
		LinearMotor.alreadyStarted = true;
     844:	ec e0       	ldi	r30, 0x0C	; 12
     846:	f5 e6       	ldi	r31, 0x65	; 101
     848:	81 e0       	ldi	r24, 0x01	; 1
     84a:	81 83       	std	Z+1, r24	; 0x01
		LinearMotor.alreadyStoped = false;
     84c:	12 82       	std	Z+2, r1	; 0x02
     84e:	08 95       	ret

00000850 <LinearMotor_stop>:
	}

}

void LinearMotor_stop(){
	if(LinearMotor.alreadyStoped == false){ //stoping pwm signal generation
     850:	80 91 0e 65 	lds	r24, 0x650E	; 0x80650e <LinearMotor+0x2>
     854:	81 11       	cpse	r24, r1
     856:	19 c0       	rjmp	.+50     	; 0x88a <LinearMotor_stop+0x3a>
		TCA0.SPLIT.CTRLB &= ~(TCA_SPLIT_HCMP0EN_bm); //disconecting TCA from PD3
     858:	e0 e0       	ldi	r30, 0x00	; 0
     85a:	fa e0       	ldi	r31, 0x0A	; 10
     85c:	81 81       	ldd	r24, Z+1	; 0x01
     85e:	8f 7e       	andi	r24, 0xEF	; 239
     860:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA &= ~TCA_SPLIT_ENABLE_bm;  // turn off TCA
     862:	80 81       	ld	r24, Z
     864:	8e 7f       	andi	r24, 0xFE	; 254
     866:	80 83       	st	Z, r24
		PORTD.OUTCLR = PIN3_bm; //ensure PWM low level
     868:	88 e0       	ldi	r24, 0x08	; 8
     86a:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
     86e:	2f ef       	ldi	r18, 0xFF	; 255
     870:	8e e9       	ldi	r24, 0x9E	; 158
     872:	94 e2       	ldi	r25, 0x24	; 36
     874:	21 50       	subi	r18, 0x01	; 1
     876:	80 40       	sbci	r24, 0x00	; 0
     878:	90 40       	sbci	r25, 0x00	; 0
     87a:	e1 f7       	brne	.-8      	; 0x874 <LinearMotor_stop+0x24>
     87c:	00 c0       	rjmp	.+0      	; 0x87e <LinearMotor_stop+0x2e>
     87e:	00 00       	nop
		_delay_ms(500); //preventing from error flag- 500mS of free spinning
		LinearMotor.alreadyStoped = true;
     880:	ec e0       	ldi	r30, 0x0C	; 12
     882:	f5 e6       	ldi	r31, 0x65	; 101
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	82 83       	std	Z+2, r24	; 0x02
		LinearMotor.alreadyStarted = false;
     888:	11 82       	std	Z+1, r1	; 0x01
     88a:	08 95       	ret

0000088c <LinearMotor_set_direction>:
	}

}

void LinearMotor_set_direction(bool dir)
{
     88c:	cf 93       	push	r28
    if (dir != LinearMotor.lastDirection)  // if direction change (single time per cycle)
     88e:	90 91 0c 65 	lds	r25, 0x650C	; 0x80650c <LinearMotor>
     892:	98 17       	cp	r25, r24
     894:	81 f0       	breq	.+32     	; 0x8b6 <LinearMotor_set_direction+0x2a>
     896:	c8 2f       	mov	r28, r24
    {
		LinearMotor_stop();
     898:	0e 94 28 04 	call	0x850	; 0x850 <LinearMotor_stop>
		if(dir)
     89c:	cc 23       	and	r28, r28
     89e:	21 f0       	breq	.+8      	; 0x8a8 <LinearMotor_set_direction+0x1c>
            PORTD.OUTSET = PIN5_bm;   // UP
     8a0:	80 e2       	ldi	r24, 0x20	; 32
     8a2:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     8a6:	03 c0       	rjmp	.+6      	; 0x8ae <LinearMotor_set_direction+0x22>
		else
            PORTD.OUTCLR = PIN5_bm;   // DOWN
     8a8:	80 e2       	ldi	r24, 0x20	; 32
     8aa:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
		LinearMotor_start();
     8ae:	0e 94 16 04 	call	0x82c	; 0x82c <LinearMotor_start>
        LinearMotor.lastDirection = dir;
     8b2:	c0 93 0c 65 	sts	0x650C, r28	; 0x80650c <LinearMotor>
    }
}
     8b6:	cf 91       	pop	r28
     8b8:	08 95       	ret

000008ba <LinearMotor_init>:

void LinearMotor_init(){
	TCA0_init_linear_PWM(20000, 50);
     8ba:	62 e3       	ldi	r22, 0x32	; 50
     8bc:	80 e2       	ldi	r24, 0x20	; 32
     8be:	9e e4       	ldi	r25, 0x4E	; 78
     8c0:	0e 94 3a 08 	call	0x1074	; 0x1074 <TCA0_init_linear_PWM>

	PORTD.OUTCLR = PIN3_bm; //set PWM signal low
     8c4:	e0 e6       	ldi	r30, 0x60	; 96
     8c6:	f4 e0       	ldi	r31, 0x04	; 4
     8c8:	88 e0       	ldi	r24, 0x08	; 8
     8ca:	86 83       	std	Z+6, r24	; 0x06
	PORTD.OUTSET = PIN2_bm; //set output disabled for TLE9201SG
     8cc:	84 e0       	ldi	r24, 0x04	; 4
     8ce:	85 83       	std	Z+5, r24	; 0x05
     8d0:	08 95       	ret

000008d2 <Read_LinearMotor_EF>:
};

bool Read_LinearMotor_EF(){ // false if driver has a error (overheat, linear motor stuck and so on)
	return PORTD.IN & PIN4_bm;
     8d2:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <__TEXT_REGION_LENGTH__+0x7f0468>
}
     8d6:	82 95       	swap	r24
     8d8:	81 70       	andi	r24, 0x01	; 1
     8da:	08 95       	ret

000008dc <Read_LinearMotor_Voltage>:

uint16_t Read_LinearMotor_Voltage(){
	ADC0_SetupLinearMotor(0);
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	0e 94 75 00 	call	0xea	; 0xea <ADC0_SetupLinearMotor>
	return (ADC0_read() * 0.075) * LinearMotor_Voltage_Compensation_koef; // same as ADC read/2000 * 30V (300k) / 2V(AMC1131 full range) )
     8e2:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
     8e6:	bc 01       	movw	r22, r24
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	0e 94 11 0a 	call	0x1422	; 0x1422 <__floatunsisf>
     8f0:	2a e9       	ldi	r18, 0x9A	; 154
     8f2:	39 e9       	ldi	r19, 0x99	; 153
     8f4:	49 e9       	ldi	r20, 0x99	; 153
     8f6:	5d e3       	ldi	r21, 0x3D	; 61
     8f8:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
     8fc:	23 e8       	ldi	r18, 0x83	; 131
     8fe:	3d ed       	ldi	r19, 0xDD	; 221
     900:	4c e7       	ldi	r20, 0x7C	; 124
     902:	5f e3       	ldi	r21, 0x3F	; 63
     904:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
     908:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fixunssfsi>
}
     90c:	cb 01       	movw	r24, r22
     90e:	08 95       	ret

00000910 <Read_LinearMotor_Current>:

int16_t Read_LinearMotor_Current(){
     910:	cf 93       	push	r28
     912:	df 93       	push	r29
	ADC0_SetupLinearMotor(1);
     914:	81 e0       	ldi	r24, 0x01	; 1
     916:	0e 94 75 00 	call	0xea	; 0xea <ADC0_SetupLinearMotor>
	return ((int16_t)ADC0_read() - (int16_t)Read_MCU_Voltge())/4;
     91a:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
     91e:	ec 01       	movw	r28, r24
     920:	0e 94 af 00 	call	0x15e	; 0x15e <Read_MCU_Voltge>
     924:	9e 01       	movw	r18, r28
     926:	28 1b       	sub	r18, r24
     928:	39 0b       	sbc	r19, r25
     92a:	c9 01       	movw	r24, r18
     92c:	99 23       	and	r25, r25
     92e:	0c f4       	brge	.+2      	; 0x932 <Read_LinearMotor_Current+0x22>
     930:	03 96       	adiw	r24, 0x03	; 3
     932:	95 95       	asr	r25
     934:	87 95       	ror	r24
     936:	95 95       	asr	r25
     938:	87 95       	ror	r24
     93a:	df 91       	pop	r29
     93c:	cf 91       	pop	r28
     93e:	08 95       	ret

00000940 <main>:

#include "Settings.h"

int main(void)
{
    CLOCK_XOSCHF_clock_init();
     940:	0e 94 c2 00 	call	0x184	; 0x184 <CLOCK_XOSCHF_clock_init>
    GPIO_init();
     944:	0e 94 1c 03 	call	0x638	; 0x638 <GPIO_init>
    I2C_init();
     948:	0e 94 4b 03 	call	0x696	; 0x696 <I2C_init>
    ADC0_init();
     94c:	0e 94 67 00 	call	0xce	; 0xce <ADC0_init>
    USART0_init();
     950:	0e 94 32 09 	call	0x1264	; 0x1264 <USART0_init>
    USART1_init();
     954:	0e 94 52 09 	call	0x12a4	; 0x12a4 <USART1_init>
    screen_init();
     958:	0e 94 8a 06 	call	0xd14	; 0xd14 <screen_init>
    screen_clear();
     95c:	0e 94 d1 06 	call	0xda2	; 0xda2 <screen_clear>
	LinearMotor_init();
     960:	0e 94 5d 04 	call	0x8ba	; 0x8ba <LinearMotor_init>
	Stepper_init();
     964:	0e 94 e7 07 	call	0xfce	; 0xfce <Stepper_init>
	
    while (1) 
    {
		RS485Receiver(); //RS485 communication
     968:	0e 94 13 06 	call	0xc26	; 0xc26 <RS485Receiver>
		FOReceiver(); // Received Fiber optic data
     96c:	0e 94 b7 02 	call	0x56e	; 0x56e <FOReceiver>
		ReadJoystickValues(); //Joystick read
     970:	0e 94 ca 03 	call	0x794	; 0x794 <ReadJoystickValues>

		//RS485 data raw data, not filtered or maintained (azimuth, elevation angles, day top elevation, wind speed and direction, light level in mV)
		screen_write_formatted_text("%d|%d|%d|%d|%d|%d", 0, ALIGN_CENTER, WSData.azimuth, WSData.elevation, WSData.topelevation, WSData.windspeed, WSData.winddirection, WSData.lightlevel);
     974:	e5 e1       	ldi	r30, 0x15	; 21
     976:	f5 e6       	ldi	r31, 0x65	; 101
     978:	97 81       	ldd	r25, Z+7	; 0x07
     97a:	86 81       	ldd	r24, Z+6	; 0x06
     97c:	21 85       	ldd	r18, Z+9	; 0x09
     97e:	2f 93       	push	r18
     980:	20 85       	ldd	r18, Z+8	; 0x08
     982:	2f 93       	push	r18
     984:	1f 92       	push	r1
     986:	9f 93       	push	r25
     988:	1f 92       	push	r1
     98a:	8f 93       	push	r24
     98c:	85 81       	ldd	r24, Z+5	; 0x05
     98e:	8f 93       	push	r24
     990:	84 81       	ldd	r24, Z+4	; 0x04
     992:	8f 93       	push	r24
     994:	83 81       	ldd	r24, Z+3	; 0x03
     996:	8f 93       	push	r24
     998:	82 81       	ldd	r24, Z+2	; 0x02
     99a:	8f 93       	push	r24
     99c:	81 81       	ldd	r24, Z+1	; 0x01
     99e:	8f 93       	push	r24
     9a0:	80 81       	ld	r24, Z
     9a2:	8f 93       	push	r24
     9a4:	11 e0       	ldi	r17, 0x01	; 1
     9a6:	1f 93       	push	r17
     9a8:	1f 92       	push	r1
     9aa:	89 e6       	ldi	r24, 0x69	; 105
     9ac:	94 e6       	ldi	r25, 0x64	; 100
     9ae:	9f 93       	push	r25
     9b0:	8f 93       	push	r24
     9b2:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		//Fiber optic data
		screen_write_formatted_text("PVU:%4d PVI:4%d", 1, ALIGN_LEFT, SensorData.PVU, SensorData.PVI);
     9b6:	c4 ef       	ldi	r28, 0xF4	; 244
     9b8:	d4 e6       	ldi	r29, 0x64	; 100
     9ba:	89 85       	ldd	r24, Y+9	; 0x09
     9bc:	8f 93       	push	r24
     9be:	88 85       	ldd	r24, Y+8	; 0x08
     9c0:	8f 93       	push	r24
     9c2:	8f 81       	ldd	r24, Y+7	; 0x07
     9c4:	8f 93       	push	r24
     9c6:	8e 81       	ldd	r24, Y+6	; 0x06
     9c8:	8f 93       	push	r24
     9ca:	1f 92       	push	r1
     9cc:	1f 93       	push	r17
     9ce:	8b e7       	ldi	r24, 0x7B	; 123
     9d0:	94 e6       	ldi	r25, 0x64	; 100
     9d2:	9f 93       	push	r25
     9d4:	8f 93       	push	r24
     9d6:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		screen_write_formatted_text("E:%d|%d  A:%d|%d", 2, ALIGN_LEFT, SensorData.ElMin, SensorData.ElMax, SensorData.AzMin, SensorData.AzMax); //End switch values Elevation min max, azimuth min max
     9da:	3d 85       	ldd	r19, Y+13	; 0x0d
     9dc:	2c 85       	ldd	r18, Y+12	; 0x0c
     9de:	9b 85       	ldd	r25, Y+11	; 0x0b
     9e0:	8a 85       	ldd	r24, Y+10	; 0x0a
     9e2:	1f 92       	push	r1
     9e4:	3f 93       	push	r19
     9e6:	1f 92       	push	r1
     9e8:	2f 93       	push	r18
     9ea:	1f 92       	push	r1
     9ec:	9f 93       	push	r25
     9ee:	1f 92       	push	r1
     9f0:	8f 93       	push	r24
     9f2:	1f 92       	push	r1
     9f4:	82 e0       	ldi	r24, 0x02	; 2
     9f6:	8f 93       	push	r24
     9f8:	8b e8       	ldi	r24, 0x8B	; 139
     9fa:	94 e6       	ldi	r25, 0x64	; 100
     9fc:	9f 93       	push	r25
     9fe:	8f 93       	push	r24
     a00:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		//Fiber optic angle sensors + both motors drivers status data
		screen_write_formatted_text("el.:%3d EF: %d", 3, ALIGN_LEFT, SensorData.Elevation, Read_LinearMotor_EF());
     a04:	2d b7       	in	r18, 0x3d	; 61
     a06:	3e b7       	in	r19, 0x3e	; 62
     a08:	2c 5d       	subi	r18, 0xDC	; 220
     a0a:	3f 4f       	sbci	r19, 0xFF	; 255
     a0c:	2d bf       	out	0x3d, r18	; 61
     a0e:	3e bf       	out	0x3e, r19	; 62
     a10:	0e 94 69 04 	call	0x8d2	; 0x8d2 <Read_LinearMotor_EF>
     a14:	1f 92       	push	r1
     a16:	8f 93       	push	r24
     a18:	89 81       	ldd	r24, Y+1	; 0x01
     a1a:	8f 93       	push	r24
     a1c:	88 81       	ld	r24, Y
     a1e:	8f 93       	push	r24
     a20:	1f 92       	push	r1
     a22:	83 e0       	ldi	r24, 0x03	; 3
     a24:	8f 93       	push	r24
     a26:	8c e9       	ldi	r24, 0x9C	; 156
     a28:	94 e6       	ldi	r25, 0x64	; 100
     a2a:	9f 93       	push	r25
     a2c:	8f 93       	push	r24
     a2e:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		screen_write_formatted_text("az:%3d PEND:%d ALM:%d", 4, ALIGN_LEFT, SensorData.Azimuth, Read_Stepper_PEND(), Read_Stepper_ALM());
     a32:	0e 94 00 08 	call	0x1000	; 0x1000 <Read_Stepper_ALM>
     a36:	18 2f       	mov	r17, r24
     a38:	0e 94 f7 07 	call	0xfee	; 0xfee <Read_Stepper_PEND>
     a3c:	1f 92       	push	r1
     a3e:	1f 93       	push	r17
     a40:	1f 92       	push	r1
     a42:	8f 93       	push	r24
     a44:	8d 81       	ldd	r24, Y+5	; 0x05
     a46:	8f 93       	push	r24
     a48:	8c 81       	ldd	r24, Y+4	; 0x04
     a4a:	8f 93       	push	r24
     a4c:	1f 92       	push	r1
     a4e:	84 e0       	ldi	r24, 0x04	; 4
     a50:	8f 93       	push	r24
     a52:	8b ea       	ldi	r24, 0xAB	; 171
     a54:	94 e6       	ldi	r25, 0x64	; 100
     a56:	9f 93       	push	r25
     a58:	8f 93       	push	r24
     a5a:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		//Voltage and current sensors on board data
		screen_write_formatted_text("LM U:%4d I:%4d", 5, ALIGN_LEFT, Read_LinearMotor_Voltage(), Read_LinearMotor_Current());
     a5e:	0e 94 88 04 	call	0x910	; 0x910 <Read_LinearMotor_Current>
     a62:	18 2f       	mov	r17, r24
     a64:	09 2f       	mov	r16, r25
     a66:	0e 94 6e 04 	call	0x8dc	; 0x8dc <Read_LinearMotor_Voltage>
     a6a:	0f 93       	push	r16
     a6c:	1f 93       	push	r17
     a6e:	9f 93       	push	r25
     a70:	8f 93       	push	r24
     a72:	1f 92       	push	r1
     a74:	85 e0       	ldi	r24, 0x05	; 5
     a76:	8f 93       	push	r24
     a78:	81 ec       	ldi	r24, 0xC1	; 193
     a7a:	94 e6       	ldi	r25, 0x64	; 100
     a7c:	9f 93       	push	r25
     a7e:	8f 93       	push	r24
     a80:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		screen_write_formatted_text("SM U:%4d I:%4d", 6, ALIGN_LEFT, Read_Stepper_Voltage(), Read_Stepper_Current());
     a84:	0e 94 22 08 	call	0x1044	; 0x1044 <Read_Stepper_Current>
     a88:	18 2f       	mov	r17, r24
     a8a:	09 2f       	mov	r16, r25
     a8c:	0e 94 08 08 	call	0x1010	; 0x1010 <Read_Stepper_Voltage>
     a90:	0f 93       	push	r16
     a92:	1f 93       	push	r17
     a94:	9f 93       	push	r25
     a96:	8f 93       	push	r24
     a98:	1f 92       	push	r1
     a9a:	86 e0       	ldi	r24, 0x06	; 6
     a9c:	8f 93       	push	r24
     a9e:	80 ed       	ldi	r24, 0xD0	; 208
     aa0:	94 e6       	ldi	r25, 0x64	; 100
     aa2:	9f 93       	push	r25
     aa4:	8f 93       	push	r24
     aa6:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
		//Joistic data
		screen_write_formatted_text("X:%2d Y:%2d B:%d", 7, ALIGN_LEFT, Joystick.X_Axis, Joystick.Y_Axis, Joystick.Button);
     aaa:	e7 e0       	ldi	r30, 0x07	; 7
     aac:	f5 e6       	ldi	r31, 0x65	; 101
     aae:	84 81       	ldd	r24, Z+4	; 0x04
     ab0:	2d b7       	in	r18, 0x3d	; 61
     ab2:	3e b7       	in	r19, 0x3e	; 62
     ab4:	2e 5d       	subi	r18, 0xDE	; 222
     ab6:	3f 4f       	sbci	r19, 0xFF	; 255
     ab8:	2d bf       	out	0x3d, r18	; 61
     aba:	3e bf       	out	0x3e, r19	; 62
     abc:	1f 92       	push	r1
     abe:	8f 93       	push	r24
     ac0:	83 81       	ldd	r24, Z+3	; 0x03
     ac2:	8f 93       	push	r24
     ac4:	82 81       	ldd	r24, Z+2	; 0x02
     ac6:	8f 93       	push	r24
     ac8:	81 81       	ldd	r24, Z+1	; 0x01
     aca:	8f 93       	push	r24
     acc:	80 81       	ld	r24, Z
     ace:	8f 93       	push	r24
     ad0:	1f 92       	push	r1
     ad2:	87 e0       	ldi	r24, 0x07	; 7
     ad4:	8f 93       	push	r24
     ad6:	8f ed       	ldi	r24, 0xDF	; 223
     ad8:	94 e6       	ldi	r25, 0x64	; 100
     ada:	9f 93       	push	r25
     adc:	8f 93       	push	r24
     ade:	0e 94 72 07 	call	0xee4	; 0xee4 <screen_write_formatted_text>
     ae2:	3f ef       	ldi	r19, 0xFF	; 255
     ae4:	82 e5       	ldi	r24, 0x52	; 82
     ae6:	97 e0       	ldi	r25, 0x07	; 7
     ae8:	31 50       	subi	r19, 0x01	; 1
     aea:	80 40       	sbci	r24, 0x00	; 0
     aec:	90 40       	sbci	r25, 0x00	; 0
     aee:	e1 f7       	brne	.-8      	; 0xae8 <main+0x1a8>
     af0:	00 c0       	rjmp	.+0      	; 0xaf2 <main+0x1b2>
     af2:	00 00       	nop

		_delay_ms(100);

		if (SensorData.Azimuth == 0) { //basic stepper and linear motors test
     af4:	8c 81       	ldd	r24, Y+4	; 0x04
     af6:	9d 81       	ldd	r25, Y+5	; 0x05
     af8:	2d b7       	in	r18, 0x3d	; 61
     afa:	3e b7       	in	r19, 0x3e	; 62
     afc:	26 5f       	subi	r18, 0xF6	; 246
     afe:	3f 4f       	sbci	r19, 0xFF	; 255
     b00:	2d bf       	out	0x3d, r18	; 61
     b02:	3e bf       	out	0x3e, r19	; 62
     b04:	89 2b       	or	r24, r25
     b06:	29 f4       	brne	.+10     	; 0xb12 <main+0x1d2>
			Stepper_stop();	
     b08:	0e 94 c2 07 	call	0xf84	; 0xf84 <Stepper_stop>
			Stepper_disable();
     b0c:	0e 94 9d 07 	call	0xf3a	; 0xf3a <Stepper_disable>
     b10:	12 c0       	rjmp	.+36     	; 0xb36 <main+0x1f6>
			} else {
			Stepper_enable();
     b12:	0e 94 90 07 	call	0xf20	; 0xf20 <Stepper_enable>
			Stepper_start();
     b16:	0e 94 b0 07 	call	0xf60	; 0xf60 <Stepper_start>
			if (SensorData.Azimuth <= 180){
     b1a:	80 91 f8 64 	lds	r24, 0x64F8	; 0x8064f8 <SensorData+0x4>
     b1e:	90 91 f9 64 	lds	r25, 0x64F9	; 0x8064f9 <SensorData+0x5>
     b22:	85 3b       	cpi	r24, 0xB5	; 181
     b24:	91 05       	cpc	r25, r1
     b26:	20 f4       	brcc	.+8      	; 0xb30 <main+0x1f0>
				Stepper_set_direction(1);
     b28:	81 e0       	ldi	r24, 0x01	; 1
     b2a:	0e 94 d7 07 	call	0xfae	; 0xfae <Stepper_set_direction>
     b2e:	03 c0       	rjmp	.+6      	; 0xb36 <main+0x1f6>
			} 
			else{
				Stepper_set_direction(0);
     b30:	80 e0       	ldi	r24, 0x00	; 0
     b32:	0e 94 d7 07 	call	0xfae	; 0xfae <Stepper_set_direction>
			}
		}
		if (SensorData.Elevation == 0) {
     b36:	80 91 f4 64 	lds	r24, 0x64F4	; 0x8064f4 <SensorData>
     b3a:	90 91 f5 64 	lds	r25, 0x64F5	; 0x8064f5 <SensorData+0x1>
     b3e:	89 2b       	or	r24, r25
     b40:	29 f4       	brne	.+10     	; 0xb4c <main+0x20c>
			LinearMotor_stop();
     b42:	0e 94 28 04 	call	0x850	; 0x850 <LinearMotor_stop>
			LinearMotor_disable();
     b46:	0e 94 03 04 	call	0x806	; 0x806 <LinearMotor_disable>
     b4a:	0e cf       	rjmp	.-484    	; 0x968 <main+0x28>
			} else {
			LinearMotor_enable();
     b4c:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <LinearMotor_enable>
			LinearMotor_start();
     b50:	0e 94 16 04 	call	0x82c	; 0x82c <LinearMotor_start>
			if (SensorData.Elevation <= 180){
     b54:	80 91 f4 64 	lds	r24, 0x64F4	; 0x8064f4 <SensorData>
     b58:	90 91 f5 64 	lds	r25, 0x64F5	; 0x8064f5 <SensorData+0x1>
     b5c:	85 3b       	cpi	r24, 0xB5	; 181
     b5e:	91 05       	cpc	r25, r1
     b60:	20 f4       	brcc	.+8      	; 0xb6a <main+0x22a>
				LinearMotor_set_direction(1);
     b62:	81 e0       	ldi	r24, 0x01	; 1
     b64:	0e 94 46 04 	call	0x88c	; 0x88c <LinearMotor_set_direction>
     b68:	ff ce       	rjmp	.-514    	; 0x968 <main+0x28>
			}
			else{
				LinearMotor_set_direction(0);
     b6a:	80 e0       	ldi	r24, 0x00	; 0
     b6c:	0e 94 46 04 	call	0x88c	; 0x88c <LinearMotor_set_direction>
     b70:	fb ce       	rjmp	.-522    	; 0x968 <main+0x28>

00000b72 <RS485_Led>:
 */ 
#include "Settings.h"

void RS485_Led(RS485_LED_t LED){

    switch (LED) {
     b72:	81 30       	cpi	r24, 0x01	; 1
     b74:	51 f0       	breq	.+20     	; 0xb8a <RS485_Led+0x18>
     b76:	28 f0       	brcs	.+10     	; 0xb82 <RS485_Led+0x10>
     b78:	82 30       	cpi	r24, 0x02	; 2
     b7a:	59 f0       	breq	.+22     	; 0xb92 <RS485_Led+0x20>
     b7c:	83 30       	cpi	r24, 0x03	; 3
     b7e:	69 f0       	breq	.+26     	; 0xb9a <RS485_Led+0x28>
     b80:	08 95       	ret
	    case RX_LED_ON:
			PORTC.OUTSET = PIN0_bm;
     b82:	81 e0       	ldi	r24, 0x01	; 1
     b84:	80 93 45 04 	sts	0x0445, r24	; 0x800445 <__TEXT_REGION_LENGTH__+0x7f0445>
		break;
     b88:	08 95       	ret
	    case RX_LED_OFF:
			PORTC.OUTCLR = PIN0_bm;
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	80 93 46 04 	sts	0x0446, r24	; 0x800446 <__TEXT_REGION_LENGTH__+0x7f0446>
		break;
     b90:	08 95       	ret
	    case TX_LED_ON:
			PORTA.OUTSET = PIN6_bm;
     b92:	80 e4       	ldi	r24, 0x40	; 64
     b94:	80 93 05 04 	sts	0x0405, r24	; 0x800405 <__TEXT_REGION_LENGTH__+0x7f0405>
		break;
     b98:	08 95       	ret
	    case TX_LED_OFF:
			PORTA.OUTCLR = PIN6_bm;
     b9a:	80 e4       	ldi	r24, 0x40	; 64
     b9c:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <__TEXT_REGION_LENGTH__+0x7f0406>
     ba0:	08 95       	ret

00000ba2 <RS485DataSplitter>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "RS485USARTVar.h"

void RS485DataSplitter(char *command) {
     ba2:	ef 92       	push	r14
     ba4:	ff 92       	push	r15
     ba6:	1f 93       	push	r17
     ba8:	cf 93       	push	r28
     baa:	df 93       	push	r29
     bac:	cd b7       	in	r28, 0x3d	; 61
     bae:	de b7       	in	r29, 0x3e	; 62
     bb0:	2c 97       	sbiw	r28, 0x0c	; 12
     bb2:	cd bf       	out	0x3d, r28	; 61
     bb4:	de bf       	out	0x3e, r29	; 62
	uint16_t *fields[] = {
     bb6:	2c e0       	ldi	r18, 0x0C	; 12
     bb8:	e5 e4       	ldi	r30, 0x45	; 69
     bba:	f3 e6       	ldi	r31, 0x63	; 99
     bbc:	de 01       	movw	r26, r28
     bbe:	11 96       	adiw	r26, 0x01	; 1
     bc0:	01 90       	ld	r0, Z+
     bc2:	0d 92       	st	X+, r0
     bc4:	2a 95       	dec	r18
     bc6:	e1 f7       	brne	.-8      	; 0xbc0 <RS485DataSplitter+0x1e>
		(uint16_t*)&WSData.windspeed,
		(uint16_t*)&WSData.winddirection,
		&WSData.lightlevel
	};

	char *token = strtok(command, "|");
     bc8:	60 ef       	ldi	r22, 0xF0	; 240
     bca:	74 e6       	ldi	r23, 0x64	; 100
     bcc:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <strtok>
	for (uint8_t i = 0; token != NULL && i < 6; i++) {
     bd0:	10 e0       	ldi	r17, 0x00	; 0
     bd2:	1c c0       	rjmp	.+56     	; 0xc0c <RS485DataSplitter+0x6a>
		*fields[i] = (uint16_t)strtoul(token, NULL, 10);
     bd4:	e1 2f       	mov	r30, r17
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	ee 0f       	add	r30, r30
     bda:	ff 1f       	adc	r31, r31
     bdc:	21 e0       	ldi	r18, 0x01	; 1
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	2c 0f       	add	r18, r28
     be2:	3d 1f       	adc	r19, r29
     be4:	e2 0f       	add	r30, r18
     be6:	f3 1f       	adc	r31, r19
     be8:	e0 80       	ld	r14, Z
     bea:	f1 80       	ldd	r15, Z+1	; 0x01
     bec:	4a e0       	ldi	r20, 0x0A	; 10
     bee:	50 e0       	ldi	r21, 0x00	; 0
     bf0:	60 e0       	ldi	r22, 0x00	; 0
     bf2:	70 e0       	ldi	r23, 0x00	; 0
     bf4:	0e 94 dd 0c 	call	0x19ba	; 0x19ba <strtoul>
     bf8:	f7 01       	movw	r30, r14
     bfa:	60 83       	st	Z, r22
     bfc:	71 83       	std	Z+1, r23	; 0x01
		token = strtok(NULL, "|");
     bfe:	60 ef       	ldi	r22, 0xF0	; 240
     c00:	74 e6       	ldi	r23, 0x64	; 100
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <strtok>
		(uint16_t*)&WSData.winddirection,
		&WSData.lightlevel
	};

	char *token = strtok(command, "|");
	for (uint8_t i = 0; token != NULL && i < 6; i++) {
     c0a:	1f 5f       	subi	r17, 0xFF	; 255
     c0c:	00 97       	sbiw	r24, 0x00	; 0
     c0e:	11 f0       	breq	.+4      	; 0xc14 <RS485DataSplitter+0x72>
     c10:	16 30       	cpi	r17, 0x06	; 6
     c12:	00 f3       	brcs	.-64     	; 0xbd4 <RS485DataSplitter+0x32>
		*fields[i] = (uint16_t)strtoul(token, NULL, 10);
		token = strtok(NULL, "|");
	}

}
     c14:	2c 96       	adiw	r28, 0x0c	; 12
     c16:	cd bf       	out	0x3d, r28	; 61
     c18:	de bf       	out	0x3e, r29	; 62
     c1a:	df 91       	pop	r29
     c1c:	cf 91       	pop	r28
     c1e:	1f 91       	pop	r17
     c20:	ff 90       	pop	r15
     c22:	ef 90       	pop	r14
     c24:	08 95       	ret

00000c26 <RS485Receiver>:

void RS485Receiver() {
     c26:	ef 92       	push	r14
     c28:	ff 92       	push	r15
     c2a:	0f 93       	push	r16
     c2c:	1f 93       	push	r17
     c2e:	cf 93       	push	r28
     c30:	df 93       	push	r29
     c32:	cd b7       	in	r28, 0x3d	; 61
     c34:	de b7       	in	r29, 0x3e	; 62
     c36:	6b 97       	sbiw	r28, 0x1b	; 27
     c38:	cd bf       	out	0x3d, r28	; 61
     c3a:	de bf       	out	0x3e, r29	; 62
	uint8_t index = 0;
	char command[MESSAGE_LENGTH_RS485] = {0}; // Empty command array
     c3c:	fe 01       	movw	r30, r28
     c3e:	31 96       	adiw	r30, 0x01	; 1
     c40:	8b e1       	ldi	r24, 0x1B	; 27
     c42:	df 01       	movw	r26, r30
     c44:	1d 92       	st	X+, r1
     c46:	8a 95       	dec	r24
     c48:	e9 f7       	brne	.-6      	; 0xc44 <RS485Receiver+0x1e>
	uint8_t start = 0;
	uint16_t timeout = RS485_TIMEOUT_COUNTER;
     c4a:	08 ee       	ldi	r16, 0xE8	; 232
     c4c:	13 e0       	ldi	r17, 0x03	; 3
}

void RS485Receiver() {
	uint8_t index = 0;
	char command[MESSAGE_LENGTH_RS485] = {0}; // Empty command array
	uint8_t start = 0;
     c4e:	e1 2c       	mov	r14, r1
	}

}

void RS485Receiver() {
	uint8_t index = 0;
     c50:	f1 2c       	mov	r15, r1
	char command[MESSAGE_LENGTH_RS485] = {0}; // Empty command array
	uint8_t start = 0;
	uint16_t timeout = RS485_TIMEOUT_COUNTER;

	while (1) {
		char c = USART0_readChar(); // Reading a character from USART
     c52:	0e 94 3f 09 	call	0x127e	; 0x127e <USART0_readChar>
		
		if (--timeout == 0) { // Timeout condition
     c56:	01 50       	subi	r16, 0x01	; 1
     c58:	11 09       	sbc	r17, r1
     c5a:	09 f4       	brne	.+2      	; 0xc5e <RS485Receiver+0x38>
     c5c:	45 c0       	rjmp	.+138    	; 0xce8 <RS485Receiver+0xc2>
			break;
		}
		if (Status_RS485.error) { // If an error is active
     c5e:	90 91 1f 65 	lds	r25, 0x651F	; 0x80651f <Status_RS485>
     c62:	99 23       	and	r25, r25
     c64:	29 f0       	breq	.+10     	; 0xc70 <RS485Receiver+0x4a>
			Status_RS485.error = 0; // Reset error value
     c66:	ef e1       	ldi	r30, 0x1F	; 31
     c68:	f5 e6       	ldi	r31, 0x65	; 101
     c6a:	10 82       	st	Z, r1
			Status_RS485.errorCounter = 0;
     c6c:	11 82       	std	Z+1, r1	; 0x01
			break;
     c6e:	3c c0       	rjmp	.+120    	; 0xce8 <RS485Receiver+0xc2>
		}

		if (start) {
     c70:	ee 20       	and	r14, r14
     c72:	e1 f0       	breq	.+56     	; 0xcac <RS485Receiver+0x86>
			if (c == '}') { // If received data end symbol
     c74:	8d 37       	cpi	r24, 0x7D	; 125
     c76:	79 f4       	brne	.+30     	; 0xc96 <RS485Receiver+0x70>
				RS485_Led(RX_LED_OFF);
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	0e 94 b9 05 	call	0xb72	; 0xb72 <RS485_Led>
				start = 0;
				command[index] = '\0';
     c7e:	e1 e0       	ldi	r30, 0x01	; 1
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	ec 0f       	add	r30, r28
     c84:	fd 1f       	adc	r31, r29
     c86:	ef 0d       	add	r30, r15
     c88:	f1 1d       	adc	r31, r1
     c8a:	10 82       	st	Z, r1
				index = 0;
				RS485DataSplitter(command); // Execute the received command //comment when testing lines below
     c8c:	ce 01       	movw	r24, r28
     c8e:	01 96       	adiw	r24, 0x01	; 1
     c90:	0e 94 d1 05 	call	0xba2	; 0xba2 <RS485DataSplitter>
				break;
     c94:	29 c0       	rjmp	.+82     	; 0xce8 <RS485Receiver+0xc2>
				} else if (index < MESSAGE_LENGTH_RS485) {
     c96:	ba e1       	ldi	r27, 0x1A	; 26
     c98:	bf 15       	cp	r27, r15
     c9a:	40 f0       	brcs	.+16     	; 0xcac <RS485Receiver+0x86>
				command[index++] = c; // Store received character in command array
     c9c:	e1 e0       	ldi	r30, 0x01	; 1
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	ec 0f       	add	r30, r28
     ca2:	fd 1f       	adc	r31, r29
     ca4:	ef 0d       	add	r30, r15
     ca6:	f1 1d       	adc	r31, r1
     ca8:	80 83       	st	Z, r24
     caa:	f3 94       	inc	r15
			}
		}

		if (c == '{') { // If received data start symbol
     cac:	8b 37       	cpi	r24, 0x7B	; 123
     cae:	51 f4       	brne	.+20     	; 0xcc4 <RS485Receiver+0x9e>
			start = 1;
			index = 0;
			Status_RS485.error = 0; // Reset error state
     cb0:	ef e1       	ldi	r30, 0x1F	; 31
     cb2:	f5 e6       	ldi	r31, 0x65	; 101
     cb4:	10 82       	st	Z, r1
			Status_RS485.errorCounter = 0; // Reset error counter
     cb6:	11 82       	std	Z+1, r1	; 0x01
			RS485_Led(RX_LED_ON);
     cb8:	80 e0       	ldi	r24, 0x00	; 0
     cba:	0e 94 b9 05 	call	0xb72	; 0xb72 <RS485_Led>
				command[index++] = c; // Store received character in command array
			}
		}

		if (c == '{') { // If received data start symbol
			start = 1;
     cbe:	ee 24       	eor	r14, r14
     cc0:	e3 94       	inc	r14
			index = 0;
     cc2:	f1 2c       	mov	r15, r1
			Status_RS485.error = 0; // Reset error state
			Status_RS485.errorCounter = 0; // Reset error counter
			RS485_Led(RX_LED_ON);
		}

		if (Status_RS485.warning) {
     cc4:	80 91 21 65 	lds	r24, 0x6521	; 0x806521 <Status_RS485+0x2>
     cc8:	88 23       	and	r24, r24
     cca:	19 f2       	breq	.-122    	; 0xc52 <RS485Receiver+0x2c>
			Status_RS485.warning = 0;
     ccc:	ef e1       	ldi	r30, 0x1F	; 31
     cce:	f5 e6       	ldi	r31, 0x65	; 101
     cd0:	12 82       	std	Z+2, r1	; 0x02
			if (Status_RS485.errorCounter < CountForError_RS485) {
     cd2:	81 81       	ldd	r24, Z+1	; 0x01
     cd4:	8a 30       	cpi	r24, 0x0A	; 10
     cd6:	20 f4       	brcc	.+8      	; 0xce0 <RS485Receiver+0xba>
				Status_RS485.errorCounter++;
     cd8:	8f 5f       	subi	r24, 0xFF	; 255
     cda:	80 93 20 65 	sts	0x6520, r24	; 0x806520 <Status_RS485+0x1>
     cde:	b9 cf       	rjmp	.-142    	; 0xc52 <RS485Receiver+0x2c>
				} else {
				Status_RS485.error = 1; // Set error flag if too many warnings
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	80 93 1f 65 	sts	0x651F, r24	; 0x80651f <Status_RS485>
     ce6:	b5 cf       	rjmp	.-150    	; 0xc52 <RS485Receiver+0x2c>
			}
		}
	}
     ce8:	6b 96       	adiw	r28, 0x1b	; 27
     cea:	cd bf       	out	0x3d, r28	; 61
     cec:	de bf       	out	0x3e, r29	; 62
     cee:	df 91       	pop	r29
     cf0:	cf 91       	pop	r28
     cf2:	1f 91       	pop	r17
     cf4:	0f 91       	pop	r16
     cf6:	ff 90       	pop	r15
     cf8:	ef 90       	pop	r14
     cfa:	08 95       	ret

00000cfc <screen_command>:
    if (contrast > 0x3f) {
        contrast = 0x3f;  ///< Ensure contrast does not exceed maximum
    }
    screen_command(0x81);  ///< Send command to set contrast
    screen_command(contrast);  ///< Set the contrast value
}
     cfc:	48 2f       	mov	r20, r24
     cfe:	60 e0       	ldi	r22, 0x00	; 0
     d00:	8c e3       	ldi	r24, 0x3C	; 60
     d02:	0e 94 aa 03 	call	0x754	; 0x754 <WriteToReg>
     d06:	08 95       	ret

00000d08 <screen_data>:
     d08:	48 2f       	mov	r20, r24
     d0a:	60 e4       	ldi	r22, 0x40	; 64
     d0c:	8c e3       	ldi	r24, 0x3C	; 60
     d0e:	0e 94 aa 03 	call	0x754	; 0x754 <WriteToReg>
     d12:	08 95       	ret

00000d14 <screen_init>:
     d14:	cf 93       	push	r28
     d16:	60 e0       	ldi	r22, 0x00	; 0
     d18:	8c e3       	ldi	r24, 0x3C	; 60
     d1a:	0e 94 55 03 	call	0x6aa	; 0x6aa <TransmitAdd>
     d1e:	c0 e0       	ldi	r28, 0x00	; 0
     d20:	08 c0       	rjmp	.+16     	; 0xd32 <screen_init+0x1e>
     d22:	ec 2f       	mov	r30, r28
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	eb 5d       	subi	r30, 0xDB	; 219
     d28:	fc 49       	sbci	r31, 0x9C	; 156
     d2a:	80 81       	ld	r24, Z
     d2c:	0e 94 7f 03 	call	0x6fe	; 0x6fe <TransmitByte>
     d30:	cf 5f       	subi	r28, 0xFF	; 255
     d32:	ca 31       	cpi	r28, 0x1A	; 26
     d34:	b0 f3       	brcs	.-20     	; 0xd22 <screen_init+0xe>
     d36:	cf 91       	pop	r28
     d38:	08 95       	ret

00000d3a <screen_draw_char>:
     d3a:	1f 93       	push	r17
     d3c:	cf 93       	push	r28
     d3e:	df 93       	push	r29
     d40:	d8 2f       	mov	r29, r24
     d42:	80 ee       	ldi	r24, 0xE0	; 224
     d44:	8d 0f       	add	r24, r29
     d46:	80 36       	cpi	r24, 0x60	; 96
     d48:	28 f0       	brcs	.+10     	; 0xd54 <screen_draw_char+0x1a>
     d4a:	d0 3b       	cpi	r29, 0xB0	; 176
     d4c:	19 f0       	breq	.+6      	; 0xd54 <screen_draw_char+0x1a>
     d4e:	d0 3c       	cpi	r29, 0xC0	; 192
     d50:	08 f4       	brcc	.+2      	; 0xd54 <screen_draw_char+0x1a>
     d52:	d0 e2       	ldi	r29, 0x20	; 32
     d54:	d0 3b       	cpi	r29, 0xB0	; 176
     d56:	21 f0       	breq	.+8      	; 0xd60 <screen_draw_char+0x26>
     d58:	d0 3c       	cpi	r29, 0xC0	; 192
     d5a:	20 f4       	brcc	.+8      	; 0xd64 <screen_draw_char+0x2a>
     d5c:	10 e2       	ldi	r17, 0x20	; 32
     d5e:	03 c0       	rjmp	.+6      	; 0xd66 <screen_draw_char+0x2c>
     d60:	10 e5       	ldi	r17, 0x50	; 80
     d62:	01 c0       	rjmp	.+2      	; 0xd66 <screen_draw_char+0x2c>
     d64:	1f e5       	ldi	r17, 0x5F	; 95
     d66:	c0 e0       	ldi	r28, 0x00	; 0
     d68:	13 c0       	rjmp	.+38     	; 0xd90 <screen_draw_char+0x56>
     d6a:	8d 2f       	mov	r24, r29
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	81 1b       	sub	r24, r17
     d70:	91 09       	sbc	r25, r1
     d72:	fc 01       	movw	r30, r24
     d74:	ee 0f       	add	r30, r30
     d76:	ff 1f       	adc	r31, r31
     d78:	ee 0f       	add	r30, r30
     d7a:	ff 1f       	adc	r31, r31
     d7c:	e8 0f       	add	r30, r24
     d7e:	f9 1f       	adc	r31, r25
     d80:	e0 50       	subi	r30, 0x00	; 0
     d82:	f0 4a       	sbci	r31, 0xA0	; 160
     d84:	ec 0f       	add	r30, r28
     d86:	f1 1d       	adc	r31, r1
     d88:	80 81       	ld	r24, Z
     d8a:	0e 94 84 06 	call	0xd08	; 0xd08 <screen_data>
     d8e:	cf 5f       	subi	r28, 0xFF	; 255
     d90:	c5 30       	cpi	r28, 0x05	; 5
     d92:	58 f3       	brcs	.-42     	; 0xd6a <screen_draw_char+0x30>
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	0e 94 84 06 	call	0xd08	; 0xd08 <screen_data>
     d9a:	df 91       	pop	r29
     d9c:	cf 91       	pop	r28
     d9e:	1f 91       	pop	r17
     da0:	08 95       	ret

00000da2 <screen_clear>:
 * @brief Clears the ST7567S display.
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
     da2:	0f 93       	push	r16
     da4:	1f 93       	push	r17
     da6:	cf 93       	push	r28
     da8:	df 93       	push	r29
    for (int page = 0; page < 8; page++) {
     daa:	00 e0       	ldi	r16, 0x00	; 0
     dac:	10 e0       	ldi	r17, 0x00	; 0
     dae:	16 c0       	rjmp	.+44     	; 0xddc <screen_clear+0x3a>
        screen_command(0xB0 + page);  ///< Select page
     db0:	80 eb       	ldi	r24, 0xB0	; 176
     db2:	80 0f       	add	r24, r16
     db4:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>
        screen_command(0x00);  ///< Set column address
     db8:	80 e0       	ldi	r24, 0x00	; 0
     dba:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>
        screen_command(0x10);  ///< Set column address
     dbe:	80 e1       	ldi	r24, 0x10	; 16
     dc0:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>

        for (int column = 0; column < 128; column++) {
     dc4:	c0 e0       	ldi	r28, 0x00	; 0
     dc6:	d0 e0       	ldi	r29, 0x00	; 0
     dc8:	04 c0       	rjmp	.+8      	; 0xdd2 <screen_clear+0x30>
            screen_data(0x00);  ///< Clear each column
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	0e 94 84 06 	call	0xd08	; 0xd08 <screen_data>
    for (int page = 0; page < 8; page++) {
        screen_command(0xB0 + page);  ///< Select page
        screen_command(0x00);  ///< Set column address
        screen_command(0x10);  ///< Set column address

        for (int column = 0; column < 128; column++) {
     dd0:	21 96       	adiw	r28, 0x01	; 1
     dd2:	c0 38       	cpi	r28, 0x80	; 128
     dd4:	d1 05       	cpc	r29, r1
     dd6:	cc f3       	brlt	.-14     	; 0xdca <screen_clear+0x28>
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
    for (int page = 0; page < 8; page++) {
     dd8:	0f 5f       	subi	r16, 0xFF	; 255
     dda:	1f 4f       	sbci	r17, 0xFF	; 255
     ddc:	08 30       	cpi	r16, 0x08	; 8
     dde:	11 05       	cpc	r17, r1
     de0:	3c f3       	brlt	.-50     	; 0xdb0 <screen_clear+0xe>
        for (int column = 0; column < 128; column++) {
            screen_data(0x00);  ///< Clear each column
        }
    }
    //screen_contrast(SSD1306_CONTRAST);  ///< Restore contrast
}
     de2:	df 91       	pop	r29
     de4:	cf 91       	pop	r28
     de6:	1f 91       	pop	r17
     de8:	0f 91       	pop	r16
     dea:	08 95       	ret

00000dec <screen_draw_text>:
 * the maximum allowed characters are displayed.
 * 
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
     dec:	0f 93       	push	r16
     dee:	1f 93       	push	r17
     df0:	cf 93       	push	r28
     df2:	df 93       	push	r29
     df4:	8c 01       	movw	r16, r24
     df6:	d6 2f       	mov	r29, r22
    uint8_t length = 0;
     df8:	c0 e0       	ldi	r28, 0x00	; 0
    while (*text && length < max_length) {
     dfa:	05 c0       	rjmp	.+10     	; 0xe06 <screen_draw_text+0x1a>
        screen_draw_char(*text);  ///< Draw each character in the string
     dfc:	0e 94 9d 06 	call	0xd3a	; 0xd3a <screen_draw_char>
        text++;
     e00:	0f 5f       	subi	r16, 0xFF	; 255
     e02:	1f 4f       	sbci	r17, 0xFF	; 255
        length++;
     e04:	cf 5f       	subi	r28, 0xFF	; 255
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
    uint8_t length = 0;
    while (*text && length < max_length) {
     e06:	f8 01       	movw	r30, r16
     e08:	80 81       	ld	r24, Z
     e0a:	88 23       	and	r24, r24
     e0c:	39 f0       	breq	.+14     	; 0xe1c <screen_draw_text+0x30>
     e0e:	cd 17       	cp	r28, r29
     e10:	a8 f3       	brcs	.-22     	; 0xdfc <screen_draw_text+0x10>
     e12:	04 c0       	rjmp	.+8      	; 0xe1c <screen_draw_text+0x30>
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
        screen_draw_char(' ');  ///< Fill remaining space with spaces
     e14:	80 e2       	ldi	r24, 0x20	; 32
     e16:	0e 94 9d 06 	call	0xd3a	; 0xd3a <screen_draw_char>
        length++;
     e1a:	cf 5f       	subi	r28, 0xFF	; 255
    while (*text && length < max_length) {
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
     e1c:	cd 17       	cp	r28, r29
     e1e:	d0 f3       	brcs	.-12     	; 0xe14 <screen_draw_text+0x28>
        screen_draw_char(' ');  ///< Fill remaining space with spaces
        length++;
    }
}
     e20:	df 91       	pop	r29
     e22:	cf 91       	pop	r28
     e24:	1f 91       	pop	r17
     e26:	0f 91       	pop	r16
     e28:	08 95       	ret

00000e2a <screen_write_text>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param start_pixel The starting pixel column for the text.
 */
void screen_write_text(char *text, uint8_t line, uint8_t start_pixel) {
     e2a:	0f 93       	push	r16
     e2c:	1f 93       	push	r17
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	8c 01       	movw	r16, r24
     e34:	26 2f       	mov	r18, r22
     e36:	c4 2f       	mov	r28, r20
    uint8_t max_chars = (128 - start_pixel) / 6;  ///< Calculate max characters per line
     e38:	80 e8       	ldi	r24, 0x80	; 128
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	84 1b       	sub	r24, r20
     e3e:	91 09       	sbc	r25, r1
     e40:	66 e0       	ldi	r22, 0x06	; 6
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__divmodhi4>
     e48:	d6 2f       	mov	r29, r22
    screen_command(0xB0 | line);  ///< Set the page (line)
     e4a:	82 2f       	mov	r24, r18
     e4c:	80 6b       	ori	r24, 0xB0	; 176
     e4e:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>
    screen_command(0x10 | (start_pixel >> 4));  ///< Set high byte of column address
     e52:	8c 2f       	mov	r24, r28
     e54:	82 95       	swap	r24
     e56:	8f 70       	andi	r24, 0x0F	; 15
     e58:	80 61       	ori	r24, 0x10	; 16
     e5a:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>
    screen_command(0x00 | (start_pixel & 0x0F));  ///< Set low byte of column address
     e5e:	8c 2f       	mov	r24, r28
     e60:	8f 70       	andi	r24, 0x0F	; 15
     e62:	0e 94 7e 06 	call	0xcfc	; 0xcfc <screen_command>
    screen_draw_text(text, max_chars);  ///< Draw the text
     e66:	6d 2f       	mov	r22, r29
     e68:	c8 01       	movw	r24, r16
     e6a:	0e 94 f6 06 	call	0xdec	; 0xdec <screen_draw_text>
}
     e6e:	df 91       	pop	r29
     e70:	cf 91       	pop	r28
     e72:	1f 91       	pop	r17
     e74:	0f 91       	pop	r16
     e76:	08 95       	ret

00000e78 <calculate_start_pixel>:
 * @param max_length The maximum number of characters.
 * @param alignment The desired text alignment (left, center, right).
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
     e78:	ac 01       	movw	r20, r24
    uint8_t text_length = 0;
     e7a:	90 e0       	ldi	r25, 0x00	; 0
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     e7c:	01 c0       	rjmp	.+2      	; 0xe80 <calculate_start_pixel+0x8>
        text_length++;
     e7e:	9f 5f       	subi	r25, 0xFF	; 255
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
    uint8_t text_length = 0;
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     e80:	fa 01       	movw	r30, r20
     e82:	e9 0f       	add	r30, r25
     e84:	f1 1d       	adc	r31, r1
     e86:	20 81       	ld	r18, Z
     e88:	21 11       	cpse	r18, r1
     e8a:	f9 cf       	rjmp	.-14     	; 0xe7e <calculate_start_pixel+0x6>
        text_length++;
    }

    uint8_t text_width = text_length * 6;  ///< Calculate the width of the text in pixels
     e8c:	89 2f       	mov	r24, r25
     e8e:	88 0f       	add	r24, r24
     e90:	98 0f       	add	r25, r24
     e92:	29 2f       	mov	r18, r25
     e94:	22 0f       	add	r18, r18
    switch (alignment) {
     e96:	61 30       	cpi	r22, 0x01	; 1
     e98:	19 f0       	breq	.+6      	; 0xea0 <calculate_start_pixel+0x28>
     e9a:	62 30       	cpi	r22, 0x02	; 2
     e9c:	69 f0       	breq	.+26     	; 0xeb8 <calculate_start_pixel+0x40>
     e9e:	0f c0       	rjmp	.+30     	; 0xebe <calculate_start_pixel+0x46>
        case ALIGN_CENTER:
            return (128 - text_width) / 2;  ///< Center the text
     ea0:	80 e8       	ldi	r24, 0x80	; 128
     ea2:	90 e0       	ldi	r25, 0x00	; 0
     ea4:	ac 01       	movw	r20, r24
     ea6:	42 1b       	sub	r20, r18
     ea8:	51 09       	sbc	r21, r1
     eaa:	ca 01       	movw	r24, r20
     eac:	99 23       	and	r25, r25
     eae:	0c f4       	brge	.+2      	; 0xeb2 <calculate_start_pixel+0x3a>
     eb0:	01 96       	adiw	r24, 0x01	; 1
     eb2:	95 95       	asr	r25
     eb4:	87 95       	ror	r24
     eb6:	08 95       	ret
        case ALIGN_RIGHT:
            return (128 - text_width);  ///< Right-align the text
     eb8:	80 e8       	ldi	r24, 0x80	; 128
     eba:	82 1b       	sub	r24, r18
     ebc:	08 95       	ret
        case ALIGN_LEFT:
        default:
            return 0;  ///< Left-align the text
     ebe:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     ec0:	08 95       	ret

00000ec2 <screen_write_text_aligned>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_text_aligned(char *text, uint8_t line, alignment_t alignment) {
     ec2:	1f 93       	push	r17
     ec4:	cf 93       	push	r28
     ec6:	df 93       	push	r29
     ec8:	ec 01       	movw	r28, r24
     eca:	16 2f       	mov	r17, r22
    uint8_t start_pixel = calculate_start_pixel(text, alignment);  ///< Calculate start pixel
     ecc:	64 2f       	mov	r22, r20
     ece:	0e 94 3c 07 	call	0xe78	; 0xe78 <calculate_start_pixel>
   screen_write_text(text, line, start_pixel);
     ed2:	48 2f       	mov	r20, r24
     ed4:	61 2f       	mov	r22, r17
     ed6:	ce 01       	movw	r24, r28
     ed8:	0e 94 15 07 	call	0xe2a	; 0xe2a <screen_write_text>
}
     edc:	df 91       	pop	r29
     ede:	cf 91       	pop	r28
     ee0:	1f 91       	pop	r17
     ee2:	08 95       	ret

00000ee4 <screen_write_formatted_text>:
 * 
 * @param format The format string for the text.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_formatted_text(const char *format, uint8_t line, alignment_t alignment, ...) {
     ee4:	cf 93       	push	r28
     ee6:	df 93       	push	r29
     ee8:	cd b7       	in	r28, 0x3d	; 61
     eea:	de b7       	in	r29, 0x3e	; 62
     eec:	e2 97       	sbiw	r28, 0x32	; 50
     eee:	cd bf       	out	0x3d, r28	; 61
     ef0:	de bf       	out	0x3e, r29	; 62
    char textStorage[MAX_TEXT_LENGTH];  ///< Buffer for storing formatted text
    va_list args;  ///< Variable argument list

    va_start(args, alignment);  ///< Start reading variable arguments
    vsnprintf(textStorage, MAX_TEXT_LENGTH, format, args);  ///< Format the text
     ef2:	9e 01       	movw	r18, r28
     ef4:	25 5c       	subi	r18, 0xC5	; 197
     ef6:	3f 4f       	sbci	r19, 0xFF	; 255
     ef8:	4f a9       	ldd	r20, Y+55	; 0x37
     efa:	58 ad       	ldd	r21, Y+56	; 0x38
     efc:	62 e3       	ldi	r22, 0x32	; 50
     efe:	70 e0       	ldi	r23, 0x00	; 0
     f00:	ce 01       	movw	r24, r28
     f02:	01 96       	adiw	r24, 0x01	; 1
     f04:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <vsnprintf>
    va_end(args);  ///< End reading variable arguments

    screen_write_text_aligned(textStorage, line, alignment);  ///< Write formatted text to display
     f08:	4a ad       	ldd	r20, Y+58	; 0x3a
     f0a:	69 ad       	ldd	r22, Y+57	; 0x39
     f0c:	ce 01       	movw	r24, r28
     f0e:	01 96       	adiw	r24, 0x01	; 1
     f10:	0e 94 61 07 	call	0xec2	; 0xec2 <screen_write_text_aligned>
}
     f14:	e2 96       	adiw	r28, 0x32	; 50
     f16:	cd bf       	out	0x3d, r28	; 61
     f18:	de bf       	out	0x3e, r29	; 62
     f1a:	df 91       	pop	r29
     f1c:	cf 91       	pop	r28
     f1e:	08 95       	ret

00000f20 <Stepper_enable>:

// -------------------------
// Stepper Enable / Disable
// -------------------------
void Stepper_enable() {
	if(StepperMotor.alreadyEnabled == false){
     f20:	80 91 26 65 	lds	r24, 0x6526	; 0x806526 <StepperMotor+0x3>
     f24:	81 11       	cpse	r24, r1
     f26:	08 c0       	rjmp	.+16     	; 0xf38 <Stepper_enable+0x18>
		PORTF.OUTCLR = PIN1_bm; // aktyvus LOW
     f28:	82 e0       	ldi	r24, 0x02	; 2
     f2a:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.alreadyEnabled = true;
     f2e:	e3 e2       	ldi	r30, 0x23	; 35
     f30:	f5 e6       	ldi	r31, 0x65	; 101
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	83 83       	std	Z+3, r24	; 0x03
		StepperMotor.alreadyDisabled = false;
     f36:	14 82       	std	Z+4, r1	; 0x04
     f38:	08 95       	ret

00000f3a <Stepper_disable>:
     f3a:	8f e5       	ldi	r24, 0x5F	; 95
     f3c:	9a ee       	ldi	r25, 0xEA	; 234
     f3e:	01 97       	sbiw	r24, 0x01	; 1
     f40:	f1 f7       	brne	.-4      	; 0xf3e <Stepper_disable+0x4>
     f42:	00 c0       	rjmp	.+0      	; 0xf44 <Stepper_disable+0xa>
     f44:	00 00       	nop
	}
}

void Stepper_disable() {
	_delay_ms(10);
	if(StepperMotor.alreadyDisabled == false){
     f46:	80 91 27 65 	lds	r24, 0x6527	; 0x806527 <StepperMotor+0x4>
     f4a:	81 11       	cpse	r24, r1
     f4c:	08 c0       	rjmp	.+16     	; 0xf5e <Stepper_disable+0x24>
		PORTF.OUTSET = PIN1_bm; // HIGH = inactive
     f4e:	82 e0       	ldi	r24, 0x02	; 2
     f50:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
		StepperMotor.alreadyDisabled = true;
     f54:	e3 e2       	ldi	r30, 0x23	; 35
     f56:	f5 e6       	ldi	r31, 0x65	; 101
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	84 83       	std	Z+4, r24	; 0x04
		StepperMotor.alreadyEnabled = false;
     f5c:	13 82       	std	Z+3, r1	; 0x03
     f5e:	08 95       	ret

00000f60 <Stepper_start>:

// -------------------------
// Stepper Start / Stop
// -------------------------
void Stepper_start() {
	if(StepperMotor.alreadyStarted == false){
     f60:	80 91 24 65 	lds	r24, 0x6524	; 0x806524 <StepperMotor+0x1>
     f64:	81 11       	cpse	r24, r1
     f66:	0d c0       	rjmp	.+26     	; 0xf82 <Stepper_start+0x22>
		TCD0.FAULTCTRL |= (TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm);
     f68:	e0 e8       	ldi	r30, 0x80	; 128
     f6a:	fb e0       	ldi	r31, 0x0B	; 11
     f6c:	82 89       	ldd	r24, Z+18	; 0x12
     f6e:	80 67       	ori	r24, 0x70	; 112
     f70:	82 8b       	std	Z+18, r24	; 0x12
		TCD0.CTRLA |= TCD_ENABLE_bm;
     f72:	80 81       	ld	r24, Z
     f74:	81 60       	ori	r24, 0x01	; 1
     f76:	80 83       	st	Z, r24
		StepperMotor.alreadyStarted = true;
     f78:	e3 e2       	ldi	r30, 0x23	; 35
     f7a:	f5 e6       	ldi	r31, 0x65	; 101
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	81 83       	std	Z+1, r24	; 0x01
		StepperMotor.alreadyStoped = false;
     f80:	12 82       	std	Z+2, r1	; 0x02
     f82:	08 95       	ret

00000f84 <Stepper_stop>:
	}
}


void Stepper_stop() {
	if(StepperMotor.alreadyStoped == false){
     f84:	80 91 25 65 	lds	r24, 0x6525	; 0x806525 <StepperMotor+0x2>
     f88:	81 11       	cpse	r24, r1
     f8a:	10 c0       	rjmp	.+32     	; 0xfac <Stepper_stop+0x28>
		TCD0.CTRLA &= ~TCD_ENABLE_bm;
     f8c:	e0 e8       	ldi	r30, 0x80	; 128
     f8e:	fb e0       	ldi	r31, 0x0B	; 11
     f90:	80 81       	ld	r24, Z
     f92:	8e 7f       	andi	r24, 0xFE	; 254
     f94:	80 83       	st	Z, r24
		TCD0.FAULTCTRL &= ~(TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm); //disconnecting PF2 from TCD counter
     f96:	82 89       	ldd	r24, Z+18	; 0x12
     f98:	8f 78       	andi	r24, 0x8F	; 143
     f9a:	82 8b       	std	Z+18, r24	; 0x12
		PORTF.OUTCLR = PIN2_bm;
     f9c:	84 e0       	ldi	r24, 0x04	; 4
     f9e:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.alreadyStoped = true;
     fa2:	e3 e2       	ldi	r30, 0x23	; 35
     fa4:	f5 e6       	ldi	r31, 0x65	; 101
     fa6:	81 e0       	ldi	r24, 0x01	; 1
     fa8:	82 83       	std	Z+2, r24	; 0x02
		StepperMotor.alreadyStarted = false;
     faa:	11 82       	std	Z+1, r1	; 0x01
     fac:	08 95       	ret

00000fae <Stepper_set_direction>:

// -------------------------
// Stepper Direction
// -------------------------
void Stepper_set_direction(bool dir) {
	if (dir != StepperMotor.lastDirection)  // if direction change (single time per cycle)
     fae:	90 91 23 65 	lds	r25, 0x6523	; 0x806523 <StepperMotor>
     fb2:	98 17       	cp	r25, r24
     fb4:	59 f0       	breq	.+22     	; 0xfcc <Stepper_set_direction+0x1e>
	{
		if (dir)
     fb6:	88 23       	and	r24, r24
     fb8:	21 f0       	breq	.+8      	; 0xfc2 <Stepper_set_direction+0x14>
			PORTF.OUTSET = PIN3_bm;
     fba:	98 e0       	ldi	r25, 0x08	; 8
     fbc:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
     fc0:	03 c0       	rjmp	.+6      	; 0xfc8 <Stepper_set_direction+0x1a>
		else
			PORTF.OUTCLR = PIN3_bm;
     fc2:	98 e0       	ldi	r25, 0x08	; 8
     fc4:	90 93 a6 04 	sts	0x04A6, r25	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.lastDirection = dir;
     fc8:	80 93 23 65 	sts	0x6523, r24	; 0x806523 <StepperMotor>
     fcc:	08 95       	ret

00000fce <Stepper_init>:
void Stepper_init() {
	// jungiam WOC PF2
	//TCD0_init();

	// Default PWM
	TCD0_init_stepper_PWM(40000, 50); // 40kHz, 50% duty
     fce:	42 e3       	ldi	r20, 0x32	; 50
     fd0:	60 e4       	ldi	r22, 0x40	; 64
     fd2:	7c e9       	ldi	r23, 0x9C	; 156
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	0e 94 ca 08 	call	0x1194	; 0x1194 <TCD0_init_stepper_PWM>

	// Set idle states
	PORTF.OUTCLR = PIN2_bm; // pulse low
     fdc:	e0 ea       	ldi	r30, 0xA0	; 160
     fde:	f4 e0       	ldi	r31, 0x04	; 4
     fe0:	84 e0       	ldi	r24, 0x04	; 4
     fe2:	86 83       	std	Z+6, r24	; 0x06
	PORTF.OUTSET = PIN1_bm; // disable
     fe4:	82 e0       	ldi	r24, 0x02	; 2
     fe6:	85 83       	std	Z+5, r24	; 0x05
	PORTF.OUTCLR = PIN3_bm; // default direction
     fe8:	88 e0       	ldi	r24, 0x08	; 8
     fea:	86 83       	std	Z+6, r24	; 0x06
     fec:	08 95       	ret

00000fee <Read_Stepper_PEND>:
}

bool Read_Stepper_PEND(){ // true if position reached
	return !(PORTF.IN & PIN5_bm);
     fee:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
     ff2:	82 95       	swap	r24
     ff4:	86 95       	lsr	r24
     ff6:	87 70       	andi	r24, 0x07	; 7
     ff8:	91 e0       	ldi	r25, 0x01	; 1
     ffa:	89 27       	eor	r24, r25
}
     ffc:	81 70       	andi	r24, 0x01	; 1
     ffe:	08 95       	ret

00001000 <Read_Stepper_ALM>:

bool Read_Stepper_ALM(){ // true if driver has a error (overheat, stepepr stuck and so on)
	return !(PORTF.IN & PIN4_bm);
    1000:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
    1004:	82 95       	swap	r24
    1006:	8f 70       	andi	r24, 0x0F	; 15
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	89 27       	eor	r24, r25
}
    100c:	81 70       	andi	r24, 0x01	; 1
    100e:	08 95       	ret

00001010 <Read_Stepper_Voltage>:

uint16_t Read_Stepper_Voltage(){
	ADC0_SetupStepper(0);
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	0e 94 85 00 	call	0x10a	; 0x10a <ADC0_SetupStepper>
	return (ADC0_read() * 0.1775) * Stepper_Voltage_Compensation_koef;
    1016:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
    101a:	bc 01       	movw	r22, r24
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	0e 94 11 0a 	call	0x1422	; 0x1422 <__floatunsisf>
    1024:	2f e8       	ldi	r18, 0x8F	; 143
    1026:	32 ec       	ldi	r19, 0xC2	; 194
    1028:	45 e3       	ldi	r20, 0x35	; 53
    102a:	5e e3       	ldi	r21, 0x3E	; 62
    102c:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
    1030:	26 e6       	ldi	r18, 0x66	; 102
    1032:	36 e6       	ldi	r19, 0x66	; 102
    1034:	46 e8       	ldi	r20, 0x86	; 134
    1036:	5f e3       	ldi	r21, 0x3F	; 63
    1038:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
    103c:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fixunssfsi>
}
    1040:	cb 01       	movw	r24, r22
    1042:	08 95       	ret

00001044 <Read_Stepper_Current>:

int16_t Read_Stepper_Current(){
    1044:	cf 93       	push	r28
    1046:	df 93       	push	r29
	ADC0_SetupStepper(1);
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	0e 94 85 00 	call	0x10a	; 0x10a <ADC0_SetupStepper>
	return ((int16_t)ADC0_read() - (int16_t)Read_MCU_Voltge())/4;
    104e:	0e 94 9b 00 	call	0x136	; 0x136 <ADC0_read>
    1052:	ec 01       	movw	r28, r24
    1054:	0e 94 af 00 	call	0x15e	; 0x15e <Read_MCU_Voltge>
    1058:	9e 01       	movw	r18, r28
    105a:	28 1b       	sub	r18, r24
    105c:	39 0b       	sbc	r19, r25
    105e:	c9 01       	movw	r24, r18
    1060:	99 23       	and	r25, r25
    1062:	0c f4       	brge	.+2      	; 0x1066 <Read_Stepper_Current+0x22>
    1064:	03 96       	adiw	r24, 0x03	; 3
    1066:	95 95       	asr	r25
    1068:	87 95       	ror	r24
    106a:	95 95       	asr	r25
    106c:	87 95       	ror	r24
    106e:	df 91       	pop	r29
    1070:	cf 91       	pop	r28
    1072:	08 95       	ret

00001074 <TCA0_init_linear_PWM>:
 *  Author: Saulius
 */ 
#include "Settings.h"

void TCA0_init_linear_PWM(uint16_t freq_hz, uint8_t duty_percent) //Auto TCA prescaler selection, that give us Frequency range: ~366Hz - ~93kHz. TLE9201SG max 20kHz
{
    1074:	8f 92       	push	r8
    1076:	9f 92       	push	r9
    1078:	af 92       	push	r10
    107a:	bf 92       	push	r11
    107c:	cf 92       	push	r12
    107e:	df 92       	push	r13
    1080:	ef 92       	push	r14
    1082:	ff 92       	push	r15
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
    1090:	68 97       	sbiw	r28, 0x18	; 24
    1092:	cd bf       	out	0x3d, r28	; 61
    1094:	de bf       	out	0x3e, r29	; 62
    1096:	7c 01       	movw	r14, r24
    1098:	c6 2e       	mov	r12, r22
	const uint16_t prescalers[] = {1, 2, 4, 8, 16, 64, 256, 1024};
    109a:	80 e1       	ldi	r24, 0x10	; 16
    109c:	e1 e5       	ldi	r30, 0x51	; 81
    109e:	f3 e6       	ldi	r31, 0x63	; 99
    10a0:	de 01       	movw	r26, r28
    10a2:	11 96       	adiw	r26, 0x01	; 1
    10a4:	01 90       	ld	r0, Z+
    10a6:	0d 92       	st	X+, r0
    10a8:	8a 95       	dec	r24
    10aa:	e1 f7       	brne	.-8      	; 0x10a4 <TCA0_init_linear_PWM+0x30>
	const uint8_t clk_select[] = {
    10ac:	88 e0       	ldi	r24, 0x08	; 8
    10ae:	e1 e6       	ldi	r30, 0x61	; 97
    10b0:	f3 e6       	ldi	r31, 0x63	; 99
    10b2:	de 01       	movw	r26, r28
    10b4:	51 96       	adiw	r26, 0x11	; 17
    10b6:	01 90       	ld	r0, Z+
    10b8:	0d 92       	st	X+, r0
    10ba:	8a 95       	dec	r24
    10bc:	e1 f7       	brne	.-8      	; 0x10b6 <TCA0_init_linear_PWM+0x42>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
    10be:	d1 2c       	mov	r13, r1
    10c0:	38 c0       	rjmp	.+112    	; 0x1132 <TCA0_init_linear_PWM+0xbe>
		uint32_t f_timer = F_CPU / prescalers[i];
    10c2:	0d 2d       	mov	r16, r13
    10c4:	10 e0       	ldi	r17, 0x00	; 0
    10c6:	f8 01       	movw	r30, r16
    10c8:	ee 0f       	add	r30, r30
    10ca:	ff 1f       	adc	r31, r31
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	8c 0f       	add	r24, r28
    10d2:	9d 1f       	adc	r25, r29
    10d4:	e8 0f       	add	r30, r24
    10d6:	f9 1f       	adc	r31, r25
    10d8:	20 81       	ld	r18, Z
    10da:	31 81       	ldd	r19, Z+1	; 0x01
    10dc:	40 e0       	ldi	r20, 0x00	; 0
    10de:	50 e0       	ldi	r21, 0x00	; 0
    10e0:	60 e0       	ldi	r22, 0x00	; 0
    10e2:	76 e3       	ldi	r23, 0x36	; 54
    10e4:	8e e6       	ldi	r24, 0x6E	; 110
    10e6:	91 e0       	ldi	r25, 0x01	; 1
    10e8:	0e 94 42 0b 	call	0x1684	; 0x1684 <__divmodsi4>
		uint32_t tmp_period = (f_timer / freq_hz) - 1;
    10ec:	47 01       	movw	r8, r14
    10ee:	a1 2c       	mov	r10, r1
    10f0:	b1 2c       	mov	r11, r1
    10f2:	ca 01       	movw	r24, r20
    10f4:	b9 01       	movw	r22, r18
    10f6:	a5 01       	movw	r20, r10
    10f8:	94 01       	movw	r18, r8
    10fa:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
    10fe:	da 01       	movw	r26, r20
    1100:	c9 01       	movw	r24, r18
    1102:	01 97       	sbiw	r24, 0x01	; 1
    1104:	a1 09       	sbc	r26, r1
    1106:	b1 09       	sbc	r27, r1

		if (tmp_period <= 255 && tmp_period >= 1) {
    1108:	ba 01       	movw	r22, r20
    110a:	a9 01       	movw	r20, r18
    110c:	42 50       	subi	r20, 0x02	; 2
    110e:	51 09       	sbc	r21, r1
    1110:	61 09       	sbc	r22, r1
    1112:	71 09       	sbc	r23, r1
    1114:	4f 3f       	cpi	r20, 0xFF	; 255
    1116:	51 05       	cpc	r21, r1
    1118:	61 05       	cpc	r22, r1
    111a:	71 05       	cpc	r23, r1
    111c:	48 f4       	brcc	.+18     	; 0x1130 <TCA0_init_linear_PWM+0xbc>
			period = (uint8_t)tmp_period;
    111e:	f8 2e       	mov	r15, r24
			chosen_clk = clk_select[i];
    1120:	e1 e1       	ldi	r30, 0x11	; 17
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	ec 0f       	add	r30, r28
    1126:	fd 1f       	adc	r31, r29
    1128:	e0 0f       	add	r30, r16
    112a:	f1 1f       	adc	r31, r17
    112c:	10 81       	ld	r17, Z
			break; // radom maiausi tinkam prescaler
    112e:	06 c0       	rjmp	.+12     	; 0x113c <TCA0_init_linear_PWM+0xc8>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
    1130:	d3 94       	inc	r13
    1132:	97 e0       	ldi	r25, 0x07	; 7
    1134:	9d 15       	cp	r25, r13
    1136:	28 f6       	brcc	.-118    	; 0x10c2 <TCA0_init_linear_PWM+0x4e>
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
	uint8_t period = 0;
    1138:	f1 2c       	mov	r15, r1
		TCA_SINGLE_CLKSEL_DIV64_gc,
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
    113a:	10 e0       	ldi	r17, 0x00	; 0
			break; // radom maiausi tinkam prescaler
		}
	}

	// duty skaiiavimas
	uint8_t duty = (uint32_t)period * duty_percent / 100;
    113c:	2f 2d       	mov	r18, r15
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	ac 2d       	mov	r26, r12
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__umulhisi3>
    1148:	24 e6       	ldi	r18, 0x64	; 100
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	40 e0       	ldi	r20, 0x00	; 0
    114e:	50 e0       	ldi	r21, 0x00	; 0
    1150:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
	if (duty > period) duty = period;
    1154:	f2 16       	cp	r15, r18
    1156:	08 f4       	brcc	.+2      	; 0x115a <TCA0_init_linear_PWM+0xe6>
    1158:	2f 2d       	mov	r18, r15

	// konfigracija
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;  // WOx ant PORTD
    115a:	83 e0       	ldi	r24, 0x03	; 3
    115c:	80 93 e7 05 	sts	0x05E7, r24	; 0x8005e7 <__TEXT_REGION_LENGTH__+0x7f05e7>

	TCA0.SPLIT.CTRLD = TCA_SPLIT_SPLITM_bm;   // Split mode
    1160:	e0 e0       	ldi	r30, 0x00	; 0
    1162:	fa e0       	ldi	r31, 0x0A	; 10
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	83 83       	std	Z+3, r24	; 0x03
	TCA0.SPLIT.CTRLB = TCA_SPLIT_HCMP0EN_bm;    // enable WO3 (HCMP0 ? PD3)
    1168:	80 e1       	ldi	r24, 0x10	; 16
    116a:	81 83       	std	Z+1, r24	; 0x01

	TCA0.SPLIT.HPER  = period;
    116c:	f7 a2       	std	Z+39, r15	; 0x27
	TCA0.SPLIT.HCMP0 = duty;
    116e:	21 a7       	std	Z+41, r18	; 0x29

	TCA0.SPLIT.CTRLA = chosen_clk | TCA_SPLIT_ENABLE_bm; // paleidiam su pasirinktu prescaler
    1170:	11 60       	ori	r17, 0x01	; 1
    1172:	10 83       	st	Z, r17
}
    1174:	68 96       	adiw	r28, 0x18	; 24
    1176:	cd bf       	out	0x3d, r28	; 61
    1178:	de bf       	out	0x3e, r29	; 62
    117a:	df 91       	pop	r29
    117c:	cf 91       	pop	r28
    117e:	1f 91       	pop	r17
    1180:	0f 91       	pop	r16
    1182:	ff 90       	pop	r15
    1184:	ef 90       	pop	r14
    1186:	df 90       	pop	r13
    1188:	cf 90       	pop	r12
    118a:	bf 90       	pop	r11
    118c:	af 90       	pop	r10
    118e:	9f 90       	pop	r9
    1190:	8f 90       	pop	r8
    1192:	08 95       	ret

00001194 <TCD0_init_stepper_PWM>:

	while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until TCD is ready for configuration
}
*/

void TCD0_init_stepper_PWM(uint32_t freq_hz, uint8_t duty_percent) {
    1194:	cf 92       	push	r12
    1196:	df 92       	push	r13
    1198:	ef 92       	push	r14
    119a:	ff 92       	push	r15
    119c:	0f 93       	push	r16
    119e:	1f 93       	push	r17
    11a0:	cf 93       	push	r28
    11a2:	df 93       	push	r29
    11a4:	14 2f       	mov	r17, r20

	// Calculate compare registers
	uint16_t cmpbclr = (F_CPU / (4 * freq_hz * 2)) - 1;
    11a6:	dc 01       	movw	r26, r24
    11a8:	cb 01       	movw	r24, r22
    11aa:	88 0f       	add	r24, r24
    11ac:	99 1f       	adc	r25, r25
    11ae:	aa 1f       	adc	r26, r26
    11b0:	bb 1f       	adc	r27, r27
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	aa 1f       	adc	r26, r26
    11b8:	bb 1f       	adc	r27, r27
    11ba:	9c 01       	movw	r18, r24
    11bc:	ad 01       	movw	r20, r26
    11be:	22 0f       	add	r18, r18
    11c0:	33 1f       	adc	r19, r19
    11c2:	44 1f       	adc	r20, r20
    11c4:	55 1f       	adc	r21, r21
    11c6:	60 e0       	ldi	r22, 0x00	; 0
    11c8:	76 e3       	ldi	r23, 0x36	; 54
    11ca:	8e e6       	ldi	r24, 0x6E	; 110
    11cc:	91 e0       	ldi	r25, 0x01	; 1
    11ce:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
    11d2:	e9 01       	movw	r28, r18
    11d4:	21 97       	sbiw	r28, 0x01	; 1
	uint16_t cmpaset = (uint16_t)(cmpbclr * (duty_percent / 100.0)) + 1;
    11d6:	61 2f       	mov	r22, r17
    11d8:	70 e0       	ldi	r23, 0x00	; 0
    11da:	80 e0       	ldi	r24, 0x00	; 0
    11dc:	90 e0       	ldi	r25, 0x00	; 0
    11de:	0e 94 13 0a 	call	0x1426	; 0x1426 <__floatsisf>
    11e2:	20 e0       	ldi	r18, 0x00	; 0
    11e4:	30 e0       	ldi	r19, 0x00	; 0
    11e6:	48 ec       	ldi	r20, 0xC8	; 200
    11e8:	52 e4       	ldi	r21, 0x42	; 66
    11ea:	0e 94 70 09 	call	0x12e0	; 0x12e0 <__divsf3>
    11ee:	6b 01       	movw	r12, r22
    11f0:	7c 01       	movw	r14, r24
    11f2:	be 01       	movw	r22, r28
    11f4:	80 e0       	ldi	r24, 0x00	; 0
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	0e 94 11 0a 	call	0x1422	; 0x1422 <__floatunsisf>
    11fc:	a7 01       	movw	r20, r14
    11fe:	96 01       	movw	r18, r12
    1200:	0e 94 9f 0a 	call	0x153e	; 0x153e <__mulsf3>
    1204:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <__fixunssfsi>
    1208:	6f 5f       	subi	r22, 0xFF	; 255
    120a:	7f 4f       	sbci	r23, 0xFF	; 255
	uint16_t cmpbset = cmpbclr - cmpaset - 1;
    120c:	ce 01       	movw	r24, r28
    120e:	86 1b       	sub	r24, r22
    1210:	97 0b       	sbc	r25, r23
    1212:	01 97       	sbiw	r24, 0x01	; 1

	// Set TCD compare registers
	TCD0.CMPBCLR = cmpbclr;
    1214:	00 e8       	ldi	r16, 0x80	; 128
    1216:	1b e0       	ldi	r17, 0x0B	; 11
    1218:	f8 01       	movw	r30, r16
    121a:	c6 a7       	std	Z+46, r28	; 0x2e
    121c:	d7 a7       	std	Z+47, r29	; 0x2f
	TCD0.CMPBSET = cmpbset;
    121e:	84 a7       	std	Z+44, r24	; 0x2c
    1220:	95 a7       	std	Z+45, r25	; 0x2d
	TCD0.CMPASET = cmpaset;
    1222:	60 a7       	std	Z+40, r22	; 0x28
    1224:	71 a7       	std	Z+41, r23	; 0x29

	ccp_write_io((uint8_t *) &TCD0.FAULTCTRL, TCD_CMPCEN_bm); ///< Enable WOC on PF2
    1226:	60 e4       	ldi	r22, 0x40	; 64
    1228:	82 e9       	ldi	r24, 0x92	; 146
    122a:	9b e0       	ldi	r25, 0x0B	; 11
    122c:	0e 94 df 10 	call	0x21be	; 0x21be <ccp_write_io>
	TCD0.CTRLB = TCD_WGMODE_DS_gc; ///< Set waveform mode to double slope
    1230:	83 e0       	ldi	r24, 0x03	; 3
    1232:	f8 01       	movw	r30, r16
    1234:	81 83       	std	Z+1, r24	; 0x01

	while (!(TCD0.STATUS & TCD_ENRDY_bm));
    1236:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
    123a:	80 ff       	sbrs	r24, 0
    123c:	fc cf       	rjmp	.-8      	; 0x1236 <TCD0_init_stepper_PWM+0xa2>

	// jungiam WOC ijim
	TCD0.FAULTCTRL = TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm;
    123e:	e0 e8       	ldi	r30, 0x80	; 128
    1240:	fb e0       	ldi	r31, 0x0B	; 11
    1242:	80 e7       	ldi	r24, 0x70	; 112
    1244:	82 8b       	std	Z+18, r24	; 0x12

	// Paleidiam su prescaler = 4
	TCD0.CTRLA = TCD_CLKSEL_CLKPER_gc | TCD_CNTPRES_DIV4_gc;
    1246:	88 e6       	ldi	r24, 0x68	; 104
    1248:	80 83       	st	Z, r24


	// Palaukti, kol sinchronizuosis
	while (!(TCD0.STATUS & TCD_ENRDY_bm));
    124a:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
    124e:	80 ff       	sbrs	r24, 0
    1250:	fc cf       	rjmp	.-8      	; 0x124a <TCD0_init_stepper_PWM+0xb6>
    1252:	df 91       	pop	r29
    1254:	cf 91       	pop	r28
    1256:	1f 91       	pop	r17
    1258:	0f 91       	pop	r16
    125a:	ff 90       	pop	r15
    125c:	ef 90       	pop	r14
    125e:	df 90       	pop	r13
    1260:	cf 90       	pop	r12
    1262:	08 95       	ret

00001264 <USART0_init>:
 * @return 0 on success.
 */
int USART1_printChar(char c, FILE *stream) {
	USART1_sendChar(c); // Send character
	return 0;
}
    1264:	e0 e0       	ldi	r30, 0x00	; 0
    1266:	f8 e0       	ldi	r31, 0x08	; 8
    1268:	83 e8       	ldi	r24, 0x83	; 131
    126a:	96 e0       	ldi	r25, 0x06	; 6
    126c:	80 87       	std	Z+8, r24	; 0x08
    126e:	91 87       	std	Z+9, r25	; 0x09
    1270:	81 e0       	ldi	r24, 0x01	; 1
    1272:	85 83       	std	Z+5, r24	; 0x05
    1274:	82 ec       	ldi	r24, 0xC2	; 194
    1276:	86 83       	std	Z+6, r24	; 0x06
    1278:	83 e0       	ldi	r24, 0x03	; 3
    127a:	87 83       	std	Z+7, r24	; 0x07
    127c:	08 95       	ret

0000127e <USART0_readChar>:
    127e:	80 e8       	ldi	r24, 0x80	; 128
    1280:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f0804>
    1284:	88 ee       	ldi	r24, 0xE8	; 232
    1286:	93 e0       	ldi	r25, 0x03	; 3
    1288:	a0 e0       	ldi	r26, 0x00	; 0
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	04 c0       	rjmp	.+8      	; 0x1296 <USART0_readChar+0x18>
    128e:	01 97       	sbiw	r24, 0x01	; 1
    1290:	a1 09       	sbc	r26, r1
    1292:	b1 09       	sbc	r27, r1
    1294:	21 f0       	breq	.+8      	; 0x129e <USART0_readChar+0x20>
    1296:	20 91 04 08 	lds	r18, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f0804>
    129a:	22 23       	and	r18, r18
    129c:	c4 f7       	brge	.-16     	; 0x128e <USART0_readChar+0x10>
    129e:	80 91 00 08 	lds	r24, 0x0800	; 0x800800 <__TEXT_REGION_LENGTH__+0x7f0800>
    12a2:	08 95       	ret

000012a4 <USART1_init>:
    12a4:	e0 e2       	ldi	r30, 0x20	; 32
    12a6:	f8 e0       	ldi	r31, 0x08	; 8
    12a8:	81 ea       	ldi	r24, 0xA1	; 161
    12aa:	91 e0       	ldi	r25, 0x01	; 1
    12ac:	80 87       	std	Z+8, r24	; 0x08
    12ae:	91 87       	std	Z+9, r25	; 0x09
    12b0:	82 e8       	ldi	r24, 0x82	; 130
    12b2:	86 83       	std	Z+6, r24	; 0x06
    12b4:	83 e0       	ldi	r24, 0x03	; 3
    12b6:	87 83       	std	Z+7, r24	; 0x07
    12b8:	08 95       	ret

000012ba <USART1_readChar>:
 * If a timeout occurs, it returns a predefined warning.
 * 
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
    12ba:	80 e8       	ldi	r24, 0x80	; 128
    12bc:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
	uint32_t timeout_counter = FO_TIMEOUT_COUNTER; // Set a timeout counter
    12c0:	88 e8       	ldi	r24, 0x88	; 136
    12c2:	93 e1       	ldi	r25, 0x13	; 19
    12c4:	a0 e0       	ldi	r26, 0x00	; 0
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
    12c8:	04 c0       	rjmp	.+8      	; 0x12d2 <USART1_readChar+0x18>
		if (--timeout_counter == 0) { // Timeout condition
    12ca:	01 97       	sbiw	r24, 0x01	; 1
    12cc:	a1 09       	sbc	r26, r1
    12ce:	b1 09       	sbc	r27, r1
    12d0:	21 f0       	breq	.+8      	; 0x12da <USART1_readChar+0x20>
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
	uint32_t timeout_counter = FO_TIMEOUT_COUNTER; // Set a timeout counter
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
    12d2:	20 91 24 08 	lds	r18, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
    12d6:	22 23       	and	r18, r18
    12d8:	c4 f7       	brge	.-16     	; 0x12ca <USART1_readChar+0x10>
			break;
		}
		//else
		//Status_FO.communicationError = false;
	}
	return USART1.RXDATAL; // Return received character
    12da:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f0820>
}
    12de:	08 95       	ret

000012e0 <__divsf3>:
    12e0:	0e 94 84 09 	call	0x1308	; 0x1308 <__divsf3x>
    12e4:	0c 94 65 0a 	jmp	0x14ca	; 0x14ca <__fp_round>
    12e8:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <__fp_pscB>
    12ec:	58 f0       	brcs	.+22     	; 0x1304 <__divsf3+0x24>
    12ee:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__fp_pscA>
    12f2:	40 f0       	brcs	.+16     	; 0x1304 <__divsf3+0x24>
    12f4:	29 f4       	brne	.+10     	; 0x1300 <__divsf3+0x20>
    12f6:	5f 3f       	cpi	r21, 0xFF	; 255
    12f8:	29 f0       	breq	.+10     	; 0x1304 <__divsf3+0x24>
    12fa:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <__fp_inf>
    12fe:	51 11       	cpse	r21, r1
    1300:	0c 94 99 0a 	jmp	0x1532	; 0x1532 <__fp_szero>
    1304:	0c 94 54 0a 	jmp	0x14a8	; 0x14a8 <__fp_nan>

00001308 <__divsf3x>:
    1308:	0e 94 76 0a 	call	0x14ec	; 0x14ec <__fp_split3>
    130c:	68 f3       	brcs	.-38     	; 0x12e8 <__divsf3+0x8>

0000130e <__divsf3_pse>:
    130e:	99 23       	and	r25, r25
    1310:	b1 f3       	breq	.-20     	; 0x12fe <__divsf3+0x1e>
    1312:	55 23       	and	r21, r21
    1314:	91 f3       	breq	.-28     	; 0x12fa <__divsf3+0x1a>
    1316:	95 1b       	sub	r25, r21
    1318:	55 0b       	sbc	r21, r21
    131a:	bb 27       	eor	r27, r27
    131c:	aa 27       	eor	r26, r26
    131e:	62 17       	cp	r22, r18
    1320:	73 07       	cpc	r23, r19
    1322:	84 07       	cpc	r24, r20
    1324:	38 f0       	brcs	.+14     	; 0x1334 <__divsf3_pse+0x26>
    1326:	9f 5f       	subi	r25, 0xFF	; 255
    1328:	5f 4f       	sbci	r21, 0xFF	; 255
    132a:	22 0f       	add	r18, r18
    132c:	33 1f       	adc	r19, r19
    132e:	44 1f       	adc	r20, r20
    1330:	aa 1f       	adc	r26, r26
    1332:	a9 f3       	breq	.-22     	; 0x131e <__divsf3_pse+0x10>
    1334:	35 d0       	rcall	.+106    	; 0x13a0 <__divsf3_pse+0x92>
    1336:	0e 2e       	mov	r0, r30
    1338:	3a f0       	brmi	.+14     	; 0x1348 <__divsf3_pse+0x3a>
    133a:	e0 e8       	ldi	r30, 0x80	; 128
    133c:	32 d0       	rcall	.+100    	; 0x13a2 <__divsf3_pse+0x94>
    133e:	91 50       	subi	r25, 0x01	; 1
    1340:	50 40       	sbci	r21, 0x00	; 0
    1342:	e6 95       	lsr	r30
    1344:	00 1c       	adc	r0, r0
    1346:	ca f7       	brpl	.-14     	; 0x133a <__divsf3_pse+0x2c>
    1348:	2b d0       	rcall	.+86     	; 0x13a0 <__divsf3_pse+0x92>
    134a:	fe 2f       	mov	r31, r30
    134c:	29 d0       	rcall	.+82     	; 0x13a0 <__divsf3_pse+0x92>
    134e:	66 0f       	add	r22, r22
    1350:	77 1f       	adc	r23, r23
    1352:	88 1f       	adc	r24, r24
    1354:	bb 1f       	adc	r27, r27
    1356:	26 17       	cp	r18, r22
    1358:	37 07       	cpc	r19, r23
    135a:	48 07       	cpc	r20, r24
    135c:	ab 07       	cpc	r26, r27
    135e:	b0 e8       	ldi	r27, 0x80	; 128
    1360:	09 f0       	breq	.+2      	; 0x1364 <__divsf3_pse+0x56>
    1362:	bb 0b       	sbc	r27, r27
    1364:	80 2d       	mov	r24, r0
    1366:	bf 01       	movw	r22, r30
    1368:	ff 27       	eor	r31, r31
    136a:	93 58       	subi	r25, 0x83	; 131
    136c:	5f 4f       	sbci	r21, 0xFF	; 255
    136e:	3a f0       	brmi	.+14     	; 0x137e <__divsf3_pse+0x70>
    1370:	9e 3f       	cpi	r25, 0xFE	; 254
    1372:	51 05       	cpc	r21, r1
    1374:	78 f0       	brcs	.+30     	; 0x1394 <__divsf3_pse+0x86>
    1376:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <__fp_inf>
    137a:	0c 94 99 0a 	jmp	0x1532	; 0x1532 <__fp_szero>
    137e:	5f 3f       	cpi	r21, 0xFF	; 255
    1380:	e4 f3       	brlt	.-8      	; 0x137a <__divsf3_pse+0x6c>
    1382:	98 3e       	cpi	r25, 0xE8	; 232
    1384:	d4 f3       	brlt	.-12     	; 0x137a <__divsf3_pse+0x6c>
    1386:	86 95       	lsr	r24
    1388:	77 95       	ror	r23
    138a:	67 95       	ror	r22
    138c:	b7 95       	ror	r27
    138e:	f7 95       	ror	r31
    1390:	9f 5f       	subi	r25, 0xFF	; 255
    1392:	c9 f7       	brne	.-14     	; 0x1386 <__divsf3_pse+0x78>
    1394:	88 0f       	add	r24, r24
    1396:	91 1d       	adc	r25, r1
    1398:	96 95       	lsr	r25
    139a:	87 95       	ror	r24
    139c:	97 f9       	bld	r25, 7
    139e:	08 95       	ret
    13a0:	e1 e0       	ldi	r30, 0x01	; 1
    13a2:	66 0f       	add	r22, r22
    13a4:	77 1f       	adc	r23, r23
    13a6:	88 1f       	adc	r24, r24
    13a8:	bb 1f       	adc	r27, r27
    13aa:	62 17       	cp	r22, r18
    13ac:	73 07       	cpc	r23, r19
    13ae:	84 07       	cpc	r24, r20
    13b0:	ba 07       	cpc	r27, r26
    13b2:	20 f0       	brcs	.+8      	; 0x13bc <__divsf3_pse+0xae>
    13b4:	62 1b       	sub	r22, r18
    13b6:	73 0b       	sbc	r23, r19
    13b8:	84 0b       	sbc	r24, r20
    13ba:	ba 0b       	sbc	r27, r26
    13bc:	ee 1f       	adc	r30, r30
    13be:	88 f7       	brcc	.-30     	; 0x13a2 <__divsf3_pse+0x94>
    13c0:	e0 95       	com	r30
    13c2:	08 95       	ret

000013c4 <__fixunssfsi>:
    13c4:	0e 94 7e 0a 	call	0x14fc	; 0x14fc <__fp_splitA>
    13c8:	88 f0       	brcs	.+34     	; 0x13ec <__fixunssfsi+0x28>
    13ca:	9f 57       	subi	r25, 0x7F	; 127
    13cc:	98 f0       	brcs	.+38     	; 0x13f4 <__fixunssfsi+0x30>
    13ce:	b9 2f       	mov	r27, r25
    13d0:	99 27       	eor	r25, r25
    13d2:	b7 51       	subi	r27, 0x17	; 23
    13d4:	b0 f0       	brcs	.+44     	; 0x1402 <__fixunssfsi+0x3e>
    13d6:	e1 f0       	breq	.+56     	; 0x1410 <__fixunssfsi+0x4c>
    13d8:	66 0f       	add	r22, r22
    13da:	77 1f       	adc	r23, r23
    13dc:	88 1f       	adc	r24, r24
    13de:	99 1f       	adc	r25, r25
    13e0:	1a f0       	brmi	.+6      	; 0x13e8 <__fixunssfsi+0x24>
    13e2:	ba 95       	dec	r27
    13e4:	c9 f7       	brne	.-14     	; 0x13d8 <__fixunssfsi+0x14>
    13e6:	14 c0       	rjmp	.+40     	; 0x1410 <__fixunssfsi+0x4c>
    13e8:	b1 30       	cpi	r27, 0x01	; 1
    13ea:	91 f0       	breq	.+36     	; 0x1410 <__fixunssfsi+0x4c>
    13ec:	0e 94 98 0a 	call	0x1530	; 0x1530 <__fp_zero>
    13f0:	b1 e0       	ldi	r27, 0x01	; 1
    13f2:	08 95       	ret
    13f4:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <__fp_zero>
    13f8:	67 2f       	mov	r22, r23
    13fa:	78 2f       	mov	r23, r24
    13fc:	88 27       	eor	r24, r24
    13fe:	b8 5f       	subi	r27, 0xF8	; 248
    1400:	39 f0       	breq	.+14     	; 0x1410 <__fixunssfsi+0x4c>
    1402:	b9 3f       	cpi	r27, 0xF9	; 249
    1404:	cc f3       	brlt	.-14     	; 0x13f8 <__fixunssfsi+0x34>
    1406:	86 95       	lsr	r24
    1408:	77 95       	ror	r23
    140a:	67 95       	ror	r22
    140c:	b3 95       	inc	r27
    140e:	d9 f7       	brne	.-10     	; 0x1406 <__fixunssfsi+0x42>
    1410:	3e f4       	brtc	.+14     	; 0x1420 <__fixunssfsi+0x5c>
    1412:	90 95       	com	r25
    1414:	80 95       	com	r24
    1416:	70 95       	com	r23
    1418:	61 95       	neg	r22
    141a:	7f 4f       	sbci	r23, 0xFF	; 255
    141c:	8f 4f       	sbci	r24, 0xFF	; 255
    141e:	9f 4f       	sbci	r25, 0xFF	; 255
    1420:	08 95       	ret

00001422 <__floatunsisf>:
    1422:	e8 94       	clt
    1424:	09 c0       	rjmp	.+18     	; 0x1438 <__floatsisf+0x12>

00001426 <__floatsisf>:
    1426:	97 fb       	bst	r25, 7
    1428:	3e f4       	brtc	.+14     	; 0x1438 <__floatsisf+0x12>
    142a:	90 95       	com	r25
    142c:	80 95       	com	r24
    142e:	70 95       	com	r23
    1430:	61 95       	neg	r22
    1432:	7f 4f       	sbci	r23, 0xFF	; 255
    1434:	8f 4f       	sbci	r24, 0xFF	; 255
    1436:	9f 4f       	sbci	r25, 0xFF	; 255
    1438:	99 23       	and	r25, r25
    143a:	a9 f0       	breq	.+42     	; 0x1466 <__floatsisf+0x40>
    143c:	f9 2f       	mov	r31, r25
    143e:	96 e9       	ldi	r25, 0x96	; 150
    1440:	bb 27       	eor	r27, r27
    1442:	93 95       	inc	r25
    1444:	f6 95       	lsr	r31
    1446:	87 95       	ror	r24
    1448:	77 95       	ror	r23
    144a:	67 95       	ror	r22
    144c:	b7 95       	ror	r27
    144e:	f1 11       	cpse	r31, r1
    1450:	f8 cf       	rjmp	.-16     	; 0x1442 <__floatsisf+0x1c>
    1452:	fa f4       	brpl	.+62     	; 0x1492 <__floatsisf+0x6c>
    1454:	bb 0f       	add	r27, r27
    1456:	11 f4       	brne	.+4      	; 0x145c <__floatsisf+0x36>
    1458:	60 ff       	sbrs	r22, 0
    145a:	1b c0       	rjmp	.+54     	; 0x1492 <__floatsisf+0x6c>
    145c:	6f 5f       	subi	r22, 0xFF	; 255
    145e:	7f 4f       	sbci	r23, 0xFF	; 255
    1460:	8f 4f       	sbci	r24, 0xFF	; 255
    1462:	9f 4f       	sbci	r25, 0xFF	; 255
    1464:	16 c0       	rjmp	.+44     	; 0x1492 <__floatsisf+0x6c>
    1466:	88 23       	and	r24, r24
    1468:	11 f0       	breq	.+4      	; 0x146e <__floatsisf+0x48>
    146a:	96 e9       	ldi	r25, 0x96	; 150
    146c:	11 c0       	rjmp	.+34     	; 0x1490 <__floatsisf+0x6a>
    146e:	77 23       	and	r23, r23
    1470:	21 f0       	breq	.+8      	; 0x147a <__floatsisf+0x54>
    1472:	9e e8       	ldi	r25, 0x8E	; 142
    1474:	87 2f       	mov	r24, r23
    1476:	76 2f       	mov	r23, r22
    1478:	05 c0       	rjmp	.+10     	; 0x1484 <__floatsisf+0x5e>
    147a:	66 23       	and	r22, r22
    147c:	71 f0       	breq	.+28     	; 0x149a <__floatsisf+0x74>
    147e:	96 e8       	ldi	r25, 0x86	; 134
    1480:	86 2f       	mov	r24, r22
    1482:	70 e0       	ldi	r23, 0x00	; 0
    1484:	60 e0       	ldi	r22, 0x00	; 0
    1486:	2a f0       	brmi	.+10     	; 0x1492 <__floatsisf+0x6c>
    1488:	9a 95       	dec	r25
    148a:	66 0f       	add	r22, r22
    148c:	77 1f       	adc	r23, r23
    148e:	88 1f       	adc	r24, r24
    1490:	da f7       	brpl	.-10     	; 0x1488 <__floatsisf+0x62>
    1492:	88 0f       	add	r24, r24
    1494:	96 95       	lsr	r25
    1496:	87 95       	ror	r24
    1498:	97 f9       	bld	r25, 7
    149a:	08 95       	ret

0000149c <__fp_inf>:
    149c:	97 f9       	bld	r25, 7
    149e:	9f 67       	ori	r25, 0x7F	; 127
    14a0:	80 e8       	ldi	r24, 0x80	; 128
    14a2:	70 e0       	ldi	r23, 0x00	; 0
    14a4:	60 e0       	ldi	r22, 0x00	; 0
    14a6:	08 95       	ret

000014a8 <__fp_nan>:
    14a8:	9f ef       	ldi	r25, 0xFF	; 255
    14aa:	80 ec       	ldi	r24, 0xC0	; 192
    14ac:	08 95       	ret

000014ae <__fp_pscA>:
    14ae:	00 24       	eor	r0, r0
    14b0:	0a 94       	dec	r0
    14b2:	16 16       	cp	r1, r22
    14b4:	17 06       	cpc	r1, r23
    14b6:	18 06       	cpc	r1, r24
    14b8:	09 06       	cpc	r0, r25
    14ba:	08 95       	ret

000014bc <__fp_pscB>:
    14bc:	00 24       	eor	r0, r0
    14be:	0a 94       	dec	r0
    14c0:	12 16       	cp	r1, r18
    14c2:	13 06       	cpc	r1, r19
    14c4:	14 06       	cpc	r1, r20
    14c6:	05 06       	cpc	r0, r21
    14c8:	08 95       	ret

000014ca <__fp_round>:
    14ca:	09 2e       	mov	r0, r25
    14cc:	03 94       	inc	r0
    14ce:	00 0c       	add	r0, r0
    14d0:	11 f4       	brne	.+4      	; 0x14d6 <__fp_round+0xc>
    14d2:	88 23       	and	r24, r24
    14d4:	52 f0       	brmi	.+20     	; 0x14ea <__fp_round+0x20>
    14d6:	bb 0f       	add	r27, r27
    14d8:	40 f4       	brcc	.+16     	; 0x14ea <__fp_round+0x20>
    14da:	bf 2b       	or	r27, r31
    14dc:	11 f4       	brne	.+4      	; 0x14e2 <__fp_round+0x18>
    14de:	60 ff       	sbrs	r22, 0
    14e0:	04 c0       	rjmp	.+8      	; 0x14ea <__fp_round+0x20>
    14e2:	6f 5f       	subi	r22, 0xFF	; 255
    14e4:	7f 4f       	sbci	r23, 0xFF	; 255
    14e6:	8f 4f       	sbci	r24, 0xFF	; 255
    14e8:	9f 4f       	sbci	r25, 0xFF	; 255
    14ea:	08 95       	ret

000014ec <__fp_split3>:
    14ec:	57 fd       	sbrc	r21, 7
    14ee:	90 58       	subi	r25, 0x80	; 128
    14f0:	44 0f       	add	r20, r20
    14f2:	55 1f       	adc	r21, r21
    14f4:	59 f0       	breq	.+22     	; 0x150c <__fp_splitA+0x10>
    14f6:	5f 3f       	cpi	r21, 0xFF	; 255
    14f8:	71 f0       	breq	.+28     	; 0x1516 <__fp_splitA+0x1a>
    14fa:	47 95       	ror	r20

000014fc <__fp_splitA>:
    14fc:	88 0f       	add	r24, r24
    14fe:	97 fb       	bst	r25, 7
    1500:	99 1f       	adc	r25, r25
    1502:	61 f0       	breq	.+24     	; 0x151c <__fp_splitA+0x20>
    1504:	9f 3f       	cpi	r25, 0xFF	; 255
    1506:	79 f0       	breq	.+30     	; 0x1526 <__fp_splitA+0x2a>
    1508:	87 95       	ror	r24
    150a:	08 95       	ret
    150c:	12 16       	cp	r1, r18
    150e:	13 06       	cpc	r1, r19
    1510:	14 06       	cpc	r1, r20
    1512:	55 1f       	adc	r21, r21
    1514:	f2 cf       	rjmp	.-28     	; 0x14fa <__fp_split3+0xe>
    1516:	46 95       	lsr	r20
    1518:	f1 df       	rcall	.-30     	; 0x14fc <__fp_splitA>
    151a:	08 c0       	rjmp	.+16     	; 0x152c <__fp_splitA+0x30>
    151c:	16 16       	cp	r1, r22
    151e:	17 06       	cpc	r1, r23
    1520:	18 06       	cpc	r1, r24
    1522:	99 1f       	adc	r25, r25
    1524:	f1 cf       	rjmp	.-30     	; 0x1508 <__fp_splitA+0xc>
    1526:	86 95       	lsr	r24
    1528:	71 05       	cpc	r23, r1
    152a:	61 05       	cpc	r22, r1
    152c:	08 94       	sec
    152e:	08 95       	ret

00001530 <__fp_zero>:
    1530:	e8 94       	clt

00001532 <__fp_szero>:
    1532:	bb 27       	eor	r27, r27
    1534:	66 27       	eor	r22, r22
    1536:	77 27       	eor	r23, r23
    1538:	cb 01       	movw	r24, r22
    153a:	97 f9       	bld	r25, 7
    153c:	08 95       	ret

0000153e <__mulsf3>:
    153e:	0e 94 b2 0a 	call	0x1564	; 0x1564 <__mulsf3x>
    1542:	0c 94 65 0a 	jmp	0x14ca	; 0x14ca <__fp_round>
    1546:	0e 94 57 0a 	call	0x14ae	; 0x14ae <__fp_pscA>
    154a:	38 f0       	brcs	.+14     	; 0x155a <__mulsf3+0x1c>
    154c:	0e 94 5e 0a 	call	0x14bc	; 0x14bc <__fp_pscB>
    1550:	20 f0       	brcs	.+8      	; 0x155a <__mulsf3+0x1c>
    1552:	95 23       	and	r25, r21
    1554:	11 f0       	breq	.+4      	; 0x155a <__mulsf3+0x1c>
    1556:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <__fp_inf>
    155a:	0c 94 54 0a 	jmp	0x14a8	; 0x14a8 <__fp_nan>
    155e:	11 24       	eor	r1, r1
    1560:	0c 94 99 0a 	jmp	0x1532	; 0x1532 <__fp_szero>

00001564 <__mulsf3x>:
    1564:	0e 94 76 0a 	call	0x14ec	; 0x14ec <__fp_split3>
    1568:	70 f3       	brcs	.-36     	; 0x1546 <__mulsf3+0x8>

0000156a <__mulsf3_pse>:
    156a:	95 9f       	mul	r25, r21
    156c:	c1 f3       	breq	.-16     	; 0x155e <__mulsf3+0x20>
    156e:	95 0f       	add	r25, r21
    1570:	50 e0       	ldi	r21, 0x00	; 0
    1572:	55 1f       	adc	r21, r21
    1574:	62 9f       	mul	r22, r18
    1576:	f0 01       	movw	r30, r0
    1578:	72 9f       	mul	r23, r18
    157a:	bb 27       	eor	r27, r27
    157c:	f0 0d       	add	r31, r0
    157e:	b1 1d       	adc	r27, r1
    1580:	63 9f       	mul	r22, r19
    1582:	aa 27       	eor	r26, r26
    1584:	f0 0d       	add	r31, r0
    1586:	b1 1d       	adc	r27, r1
    1588:	aa 1f       	adc	r26, r26
    158a:	64 9f       	mul	r22, r20
    158c:	66 27       	eor	r22, r22
    158e:	b0 0d       	add	r27, r0
    1590:	a1 1d       	adc	r26, r1
    1592:	66 1f       	adc	r22, r22
    1594:	82 9f       	mul	r24, r18
    1596:	22 27       	eor	r18, r18
    1598:	b0 0d       	add	r27, r0
    159a:	a1 1d       	adc	r26, r1
    159c:	62 1f       	adc	r22, r18
    159e:	73 9f       	mul	r23, r19
    15a0:	b0 0d       	add	r27, r0
    15a2:	a1 1d       	adc	r26, r1
    15a4:	62 1f       	adc	r22, r18
    15a6:	83 9f       	mul	r24, r19
    15a8:	a0 0d       	add	r26, r0
    15aa:	61 1d       	adc	r22, r1
    15ac:	22 1f       	adc	r18, r18
    15ae:	74 9f       	mul	r23, r20
    15b0:	33 27       	eor	r19, r19
    15b2:	a0 0d       	add	r26, r0
    15b4:	61 1d       	adc	r22, r1
    15b6:	23 1f       	adc	r18, r19
    15b8:	84 9f       	mul	r24, r20
    15ba:	60 0d       	add	r22, r0
    15bc:	21 1d       	adc	r18, r1
    15be:	82 2f       	mov	r24, r18
    15c0:	76 2f       	mov	r23, r22
    15c2:	6a 2f       	mov	r22, r26
    15c4:	11 24       	eor	r1, r1
    15c6:	9f 57       	subi	r25, 0x7F	; 127
    15c8:	50 40       	sbci	r21, 0x00	; 0
    15ca:	9a f0       	brmi	.+38     	; 0x15f2 <__mulsf3_pse+0x88>
    15cc:	f1 f0       	breq	.+60     	; 0x160a <__mulsf3_pse+0xa0>
    15ce:	88 23       	and	r24, r24
    15d0:	4a f0       	brmi	.+18     	; 0x15e4 <__mulsf3_pse+0x7a>
    15d2:	ee 0f       	add	r30, r30
    15d4:	ff 1f       	adc	r31, r31
    15d6:	bb 1f       	adc	r27, r27
    15d8:	66 1f       	adc	r22, r22
    15da:	77 1f       	adc	r23, r23
    15dc:	88 1f       	adc	r24, r24
    15de:	91 50       	subi	r25, 0x01	; 1
    15e0:	50 40       	sbci	r21, 0x00	; 0
    15e2:	a9 f7       	brne	.-22     	; 0x15ce <__mulsf3_pse+0x64>
    15e4:	9e 3f       	cpi	r25, 0xFE	; 254
    15e6:	51 05       	cpc	r21, r1
    15e8:	80 f0       	brcs	.+32     	; 0x160a <__mulsf3_pse+0xa0>
    15ea:	0c 94 4e 0a 	jmp	0x149c	; 0x149c <__fp_inf>
    15ee:	0c 94 99 0a 	jmp	0x1532	; 0x1532 <__fp_szero>
    15f2:	5f 3f       	cpi	r21, 0xFF	; 255
    15f4:	e4 f3       	brlt	.-8      	; 0x15ee <__mulsf3_pse+0x84>
    15f6:	98 3e       	cpi	r25, 0xE8	; 232
    15f8:	d4 f3       	brlt	.-12     	; 0x15ee <__mulsf3_pse+0x84>
    15fa:	86 95       	lsr	r24
    15fc:	77 95       	ror	r23
    15fe:	67 95       	ror	r22
    1600:	b7 95       	ror	r27
    1602:	f7 95       	ror	r31
    1604:	e7 95       	ror	r30
    1606:	9f 5f       	subi	r25, 0xFF	; 255
    1608:	c1 f7       	brne	.-16     	; 0x15fa <__mulsf3_pse+0x90>
    160a:	fe 2b       	or	r31, r30
    160c:	88 0f       	add	r24, r24
    160e:	91 1d       	adc	r25, r1
    1610:	96 95       	lsr	r25
    1612:	87 95       	ror	r24
    1614:	97 f9       	bld	r25, 7
    1616:	08 95       	ret

00001618 <__divmodhi4>:
    1618:	97 fb       	bst	r25, 7
    161a:	07 2e       	mov	r0, r23
    161c:	16 f4       	brtc	.+4      	; 0x1622 <__divmodhi4+0xa>
    161e:	00 94       	com	r0
    1620:	07 d0       	rcall	.+14     	; 0x1630 <__divmodhi4_neg1>
    1622:	77 fd       	sbrc	r23, 7
    1624:	09 d0       	rcall	.+18     	; 0x1638 <__divmodhi4_neg2>
    1626:	0e 94 b3 0b 	call	0x1766	; 0x1766 <__udivmodhi4>
    162a:	07 fc       	sbrc	r0, 7
    162c:	05 d0       	rcall	.+10     	; 0x1638 <__divmodhi4_neg2>
    162e:	3e f4       	brtc	.+14     	; 0x163e <__divmodhi4_exit>

00001630 <__divmodhi4_neg1>:
    1630:	90 95       	com	r25
    1632:	81 95       	neg	r24
    1634:	9f 4f       	sbci	r25, 0xFF	; 255
    1636:	08 95       	ret

00001638 <__divmodhi4_neg2>:
    1638:	70 95       	com	r23
    163a:	61 95       	neg	r22
    163c:	7f 4f       	sbci	r23, 0xFF	; 255

0000163e <__divmodhi4_exit>:
    163e:	08 95       	ret

00001640 <__udivmodsi4>:
    1640:	a1 e2       	ldi	r26, 0x21	; 33
    1642:	1a 2e       	mov	r1, r26
    1644:	aa 1b       	sub	r26, r26
    1646:	bb 1b       	sub	r27, r27
    1648:	fd 01       	movw	r30, r26
    164a:	0d c0       	rjmp	.+26     	; 0x1666 <__udivmodsi4_ep>

0000164c <__udivmodsi4_loop>:
    164c:	aa 1f       	adc	r26, r26
    164e:	bb 1f       	adc	r27, r27
    1650:	ee 1f       	adc	r30, r30
    1652:	ff 1f       	adc	r31, r31
    1654:	a2 17       	cp	r26, r18
    1656:	b3 07       	cpc	r27, r19
    1658:	e4 07       	cpc	r30, r20
    165a:	f5 07       	cpc	r31, r21
    165c:	20 f0       	brcs	.+8      	; 0x1666 <__udivmodsi4_ep>
    165e:	a2 1b       	sub	r26, r18
    1660:	b3 0b       	sbc	r27, r19
    1662:	e4 0b       	sbc	r30, r20
    1664:	f5 0b       	sbc	r31, r21

00001666 <__udivmodsi4_ep>:
    1666:	66 1f       	adc	r22, r22
    1668:	77 1f       	adc	r23, r23
    166a:	88 1f       	adc	r24, r24
    166c:	99 1f       	adc	r25, r25
    166e:	1a 94       	dec	r1
    1670:	69 f7       	brne	.-38     	; 0x164c <__udivmodsi4_loop>
    1672:	60 95       	com	r22
    1674:	70 95       	com	r23
    1676:	80 95       	com	r24
    1678:	90 95       	com	r25
    167a:	9b 01       	movw	r18, r22
    167c:	ac 01       	movw	r20, r24
    167e:	bd 01       	movw	r22, r26
    1680:	cf 01       	movw	r24, r30
    1682:	08 95       	ret

00001684 <__divmodsi4>:
    1684:	05 2e       	mov	r0, r21
    1686:	97 fb       	bst	r25, 7
    1688:	1e f4       	brtc	.+6      	; 0x1690 <__divmodsi4+0xc>
    168a:	00 94       	com	r0
    168c:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <__negsi2>
    1690:	57 fd       	sbrc	r21, 7
    1692:	07 d0       	rcall	.+14     	; 0x16a2 <__divmodsi4_neg2>
    1694:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
    1698:	07 fc       	sbrc	r0, 7
    169a:	03 d0       	rcall	.+6      	; 0x16a2 <__divmodsi4_neg2>
    169c:	4e f4       	brtc	.+18     	; 0x16b0 <__divmodsi4_exit>
    169e:	0c 94 59 0b 	jmp	0x16b2	; 0x16b2 <__negsi2>

000016a2 <__divmodsi4_neg2>:
    16a2:	50 95       	com	r21
    16a4:	40 95       	com	r20
    16a6:	30 95       	com	r19
    16a8:	21 95       	neg	r18
    16aa:	3f 4f       	sbci	r19, 0xFF	; 255
    16ac:	4f 4f       	sbci	r20, 0xFF	; 255
    16ae:	5f 4f       	sbci	r21, 0xFF	; 255

000016b0 <__divmodsi4_exit>:
    16b0:	08 95       	ret

000016b2 <__negsi2>:
    16b2:	90 95       	com	r25
    16b4:	80 95       	com	r24
    16b6:	70 95       	com	r23
    16b8:	61 95       	neg	r22
    16ba:	7f 4f       	sbci	r23, 0xFF	; 255
    16bc:	8f 4f       	sbci	r24, 0xFF	; 255
    16be:	9f 4f       	sbci	r25, 0xFF	; 255
    16c0:	08 95       	ret

000016c2 <__umulhisi3>:
    16c2:	a2 9f       	mul	r26, r18
    16c4:	b0 01       	movw	r22, r0
    16c6:	b3 9f       	mul	r27, r19
    16c8:	c0 01       	movw	r24, r0
    16ca:	a3 9f       	mul	r26, r19
    16cc:	70 0d       	add	r23, r0
    16ce:	81 1d       	adc	r24, r1
    16d0:	11 24       	eor	r1, r1
    16d2:	91 1d       	adc	r25, r1
    16d4:	b2 9f       	mul	r27, r18
    16d6:	70 0d       	add	r23, r0
    16d8:	81 1d       	adc	r24, r1
    16da:	11 24       	eor	r1, r1
    16dc:	91 1d       	adc	r25, r1
    16de:	08 95       	ret

000016e0 <__ashldi3>:
    16e0:	0f 93       	push	r16
    16e2:	08 30       	cpi	r16, 0x08	; 8
    16e4:	90 f0       	brcs	.+36     	; 0x170a <__ashldi3+0x2a>
    16e6:	98 2f       	mov	r25, r24
    16e8:	87 2f       	mov	r24, r23
    16ea:	76 2f       	mov	r23, r22
    16ec:	65 2f       	mov	r22, r21
    16ee:	54 2f       	mov	r21, r20
    16f0:	43 2f       	mov	r20, r19
    16f2:	32 2f       	mov	r19, r18
    16f4:	22 27       	eor	r18, r18
    16f6:	08 50       	subi	r16, 0x08	; 8
    16f8:	f4 cf       	rjmp	.-24     	; 0x16e2 <__ashldi3+0x2>
    16fa:	22 0f       	add	r18, r18
    16fc:	33 1f       	adc	r19, r19
    16fe:	44 1f       	adc	r20, r20
    1700:	55 1f       	adc	r21, r21
    1702:	66 1f       	adc	r22, r22
    1704:	77 1f       	adc	r23, r23
    1706:	88 1f       	adc	r24, r24
    1708:	99 1f       	adc	r25, r25
    170a:	0a 95       	dec	r16
    170c:	b2 f7       	brpl	.-20     	; 0x16fa <__ashldi3+0x1a>
    170e:	0f 91       	pop	r16
    1710:	08 95       	ret

00001712 <__ashrdi3>:
    1712:	97 fb       	bst	r25, 7
    1714:	10 f8       	bld	r1, 0

00001716 <__lshrdi3>:
    1716:	16 94       	lsr	r1
    1718:	00 08       	sbc	r0, r0
    171a:	0f 93       	push	r16
    171c:	08 30       	cpi	r16, 0x08	; 8
    171e:	98 f0       	brcs	.+38     	; 0x1746 <__lshrdi3+0x30>
    1720:	08 50       	subi	r16, 0x08	; 8
    1722:	23 2f       	mov	r18, r19
    1724:	34 2f       	mov	r19, r20
    1726:	45 2f       	mov	r20, r21
    1728:	56 2f       	mov	r21, r22
    172a:	67 2f       	mov	r22, r23
    172c:	78 2f       	mov	r23, r24
    172e:	89 2f       	mov	r24, r25
    1730:	90 2d       	mov	r25, r0
    1732:	f4 cf       	rjmp	.-24     	; 0x171c <__lshrdi3+0x6>
    1734:	05 94       	asr	r0
    1736:	97 95       	ror	r25
    1738:	87 95       	ror	r24
    173a:	77 95       	ror	r23
    173c:	67 95       	ror	r22
    173e:	57 95       	ror	r21
    1740:	47 95       	ror	r20
    1742:	37 95       	ror	r19
    1744:	27 95       	ror	r18
    1746:	0a 95       	dec	r16
    1748:	aa f7       	brpl	.-22     	; 0x1734 <__lshrdi3+0x1e>
    174a:	0f 91       	pop	r16
    174c:	08 95       	ret

0000174e <__cmpdi2_s8>:
    174e:	00 24       	eor	r0, r0
    1750:	a7 fd       	sbrc	r26, 7
    1752:	00 94       	com	r0
    1754:	2a 17       	cp	r18, r26
    1756:	30 05       	cpc	r19, r0
    1758:	40 05       	cpc	r20, r0
    175a:	50 05       	cpc	r21, r0
    175c:	60 05       	cpc	r22, r0
    175e:	70 05       	cpc	r23, r0
    1760:	80 05       	cpc	r24, r0
    1762:	90 05       	cpc	r25, r0
    1764:	08 95       	ret

00001766 <__udivmodhi4>:
    1766:	aa 1b       	sub	r26, r26
    1768:	bb 1b       	sub	r27, r27
    176a:	51 e1       	ldi	r21, 0x11	; 17
    176c:	07 c0       	rjmp	.+14     	; 0x177c <__udivmodhi4_ep>

0000176e <__udivmodhi4_loop>:
    176e:	aa 1f       	adc	r26, r26
    1770:	bb 1f       	adc	r27, r27
    1772:	a6 17       	cp	r26, r22
    1774:	b7 07       	cpc	r27, r23
    1776:	10 f0       	brcs	.+4      	; 0x177c <__udivmodhi4_ep>
    1778:	a6 1b       	sub	r26, r22
    177a:	b7 0b       	sbc	r27, r23

0000177c <__udivmodhi4_ep>:
    177c:	88 1f       	adc	r24, r24
    177e:	99 1f       	adc	r25, r25
    1780:	5a 95       	dec	r21
    1782:	a9 f7       	brne	.-22     	; 0x176e <__udivmodhi4_loop>
    1784:	80 95       	com	r24
    1786:	90 95       	com	r25
    1788:	bc 01       	movw	r22, r24
    178a:	cd 01       	movw	r24, r26
    178c:	08 95       	ret

0000178e <strtol>:
    178e:	a0 e0       	ldi	r26, 0x00	; 0
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	ed ec       	ldi	r30, 0xCD	; 205
    1794:	fb e0       	ldi	r31, 0x0B	; 11
    1796:	0c 94 01 11 	jmp	0x2202	; 0x2202 <__prologue_saves__+0x2>
    179a:	5c 01       	movw	r10, r24
    179c:	6b 01       	movw	r12, r22
    179e:	7a 01       	movw	r14, r20
    17a0:	61 15       	cp	r22, r1
    17a2:	71 05       	cpc	r23, r1
    17a4:	19 f0       	breq	.+6      	; 0x17ac <strtol+0x1e>
    17a6:	fb 01       	movw	r30, r22
    17a8:	80 83       	st	Z, r24
    17aa:	91 83       	std	Z+1, r25	; 0x01
    17ac:	e1 14       	cp	r14, r1
    17ae:	f1 04       	cpc	r15, r1
    17b0:	29 f0       	breq	.+10     	; 0x17bc <strtol+0x2e>
    17b2:	c7 01       	movw	r24, r14
    17b4:	02 97       	sbiw	r24, 0x02	; 2
    17b6:	83 97       	sbiw	r24, 0x23	; 35
    17b8:	08 f0       	brcs	.+2      	; 0x17bc <strtol+0x2e>
    17ba:	e5 c0       	rjmp	.+458    	; 0x1986 <strtol+0x1f8>
    17bc:	e5 01       	movw	r28, r10
    17be:	21 96       	adiw	r28, 0x01	; 1
    17c0:	f5 01       	movw	r30, r10
    17c2:	10 81       	ld	r17, Z
    17c4:	81 2f       	mov	r24, r17
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <isspace>
    17cc:	89 2b       	or	r24, r25
    17ce:	11 f0       	breq	.+4      	; 0x17d4 <strtol+0x46>
    17d0:	5e 01       	movw	r10, r28
    17d2:	f4 cf       	rjmp	.-24     	; 0x17bc <strtol+0x2e>
    17d4:	1d 32       	cpi	r17, 0x2D	; 45
    17d6:	29 f4       	brne	.+10     	; 0x17e2 <strtol+0x54>
    17d8:	21 96       	adiw	r28, 0x01	; 1
    17da:	f5 01       	movw	r30, r10
    17dc:	11 81       	ldd	r17, Z+1	; 0x01
    17de:	01 e0       	ldi	r16, 0x01	; 1
    17e0:	07 c0       	rjmp	.+14     	; 0x17f0 <strtol+0x62>
    17e2:	1b 32       	cpi	r17, 0x2B	; 43
    17e4:	21 f4       	brne	.+8      	; 0x17ee <strtol+0x60>
    17e6:	e5 01       	movw	r28, r10
    17e8:	22 96       	adiw	r28, 0x02	; 2
    17ea:	f5 01       	movw	r30, r10
    17ec:	11 81       	ldd	r17, Z+1	; 0x01
    17ee:	00 e0       	ldi	r16, 0x00	; 0
    17f0:	e1 14       	cp	r14, r1
    17f2:	f1 04       	cpc	r15, r1
    17f4:	09 f1       	breq	.+66     	; 0x1838 <strtol+0xaa>
    17f6:	f0 e1       	ldi	r31, 0x10	; 16
    17f8:	ef 16       	cp	r14, r31
    17fa:	f1 04       	cpc	r15, r1
    17fc:	29 f4       	brne	.+10     	; 0x1808 <strtol+0x7a>
    17fe:	3f c0       	rjmp	.+126    	; 0x187e <strtol+0xf0>
    1800:	10 e3       	ldi	r17, 0x30	; 48
    1802:	e1 14       	cp	r14, r1
    1804:	f1 04       	cpc	r15, r1
    1806:	21 f1       	breq	.+72     	; 0x1850 <strtol+0xc2>
    1808:	28 e0       	ldi	r18, 0x08	; 8
    180a:	e2 16       	cp	r14, r18
    180c:	f1 04       	cpc	r15, r1
    180e:	01 f1       	breq	.+64     	; 0x1850 <strtol+0xc2>
    1810:	54 f4       	brge	.+20     	; 0x1826 <strtol+0x98>
    1812:	e2 e0       	ldi	r30, 0x02	; 2
    1814:	ee 16       	cp	r14, r30
    1816:	f1 04       	cpc	r15, r1
    1818:	21 f5       	brne	.+72     	; 0x1862 <strtol+0xd4>
    181a:	81 2c       	mov	r8, r1
    181c:	91 2c       	mov	r9, r1
    181e:	a1 2c       	mov	r10, r1
    1820:	b0 e4       	ldi	r27, 0x40	; 64
    1822:	bb 2e       	mov	r11, r27
    1824:	3e c0       	rjmp	.+124    	; 0x18a2 <strtol+0x114>
    1826:	fa e0       	ldi	r31, 0x0A	; 10
    1828:	ef 16       	cp	r14, r31
    182a:	f1 04       	cpc	r15, r1
    182c:	39 f0       	breq	.+14     	; 0x183c <strtol+0xae>
    182e:	20 e1       	ldi	r18, 0x10	; 16
    1830:	e2 16       	cp	r14, r18
    1832:	f1 04       	cpc	r15, r1
    1834:	b1 f4       	brne	.+44     	; 0x1862 <strtol+0xd4>
    1836:	30 c0       	rjmp	.+96     	; 0x1898 <strtol+0x10a>
    1838:	10 33       	cpi	r17, 0x30	; 48
    183a:	19 f1       	breq	.+70     	; 0x1882 <strtol+0xf4>
    183c:	fa e0       	ldi	r31, 0x0A	; 10
    183e:	ef 2e       	mov	r14, r31
    1840:	f1 2c       	mov	r15, r1
    1842:	ac ec       	ldi	r26, 0xCC	; 204
    1844:	8a 2e       	mov	r8, r26
    1846:	98 2c       	mov	r9, r8
    1848:	a8 2c       	mov	r10, r8
    184a:	ac e0       	ldi	r26, 0x0C	; 12
    184c:	ba 2e       	mov	r11, r26
    184e:	29 c0       	rjmp	.+82     	; 0x18a2 <strtol+0x114>
    1850:	78 e0       	ldi	r23, 0x08	; 8
    1852:	e7 2e       	mov	r14, r23
    1854:	f1 2c       	mov	r15, r1
    1856:	81 2c       	mov	r8, r1
    1858:	91 2c       	mov	r9, r1
    185a:	a1 2c       	mov	r10, r1
    185c:	e0 e1       	ldi	r30, 0x10	; 16
    185e:	be 2e       	mov	r11, r30
    1860:	20 c0       	rjmp	.+64     	; 0x18a2 <strtol+0x114>
    1862:	60 e0       	ldi	r22, 0x00	; 0
    1864:	70 e0       	ldi	r23, 0x00	; 0
    1866:	80 e0       	ldi	r24, 0x00	; 0
    1868:	90 e8       	ldi	r25, 0x80	; 128
    186a:	97 01       	movw	r18, r14
    186c:	0f 2c       	mov	r0, r15
    186e:	00 0c       	add	r0, r0
    1870:	44 0b       	sbc	r20, r20
    1872:	55 0b       	sbc	r21, r21
    1874:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
    1878:	49 01       	movw	r8, r18
    187a:	5a 01       	movw	r10, r20
    187c:	12 c0       	rjmp	.+36     	; 0x18a2 <strtol+0x114>
    187e:	10 33       	cpi	r17, 0x30	; 48
    1880:	59 f4       	brne	.+22     	; 0x1898 <strtol+0x10a>
    1882:	88 81       	ld	r24, Y
    1884:	8f 7d       	andi	r24, 0xDF	; 223
    1886:	88 35       	cpi	r24, 0x58	; 88
    1888:	09 f0       	breq	.+2      	; 0x188c <strtol+0xfe>
    188a:	ba cf       	rjmp	.-140    	; 0x1800 <strtol+0x72>
    188c:	19 81       	ldd	r17, Y+1	; 0x01
    188e:	22 96       	adiw	r28, 0x02	; 2
    1890:	02 60       	ori	r16, 0x02	; 2
    1892:	80 e1       	ldi	r24, 0x10	; 16
    1894:	e8 2e       	mov	r14, r24
    1896:	f1 2c       	mov	r15, r1
    1898:	81 2c       	mov	r8, r1
    189a:	91 2c       	mov	r9, r1
    189c:	a1 2c       	mov	r10, r1
    189e:	68 e0       	ldi	r22, 0x08	; 8
    18a0:	b6 2e       	mov	r11, r22
    18a2:	40 e0       	ldi	r20, 0x00	; 0
    18a4:	60 e0       	ldi	r22, 0x00	; 0
    18a6:	70 e0       	ldi	r23, 0x00	; 0
    18a8:	cb 01       	movw	r24, r22
    18aa:	27 01       	movw	r4, r14
    18ac:	0f 2c       	mov	r0, r15
    18ae:	00 0c       	add	r0, r0
    18b0:	66 08       	sbc	r6, r6
    18b2:	77 08       	sbc	r7, r7
    18b4:	fe 01       	movw	r30, r28
    18b6:	50 ed       	ldi	r21, 0xD0	; 208
    18b8:	35 2e       	mov	r3, r21
    18ba:	31 0e       	add	r3, r17
    18bc:	29 e0       	ldi	r18, 0x09	; 9
    18be:	23 15       	cp	r18, r3
    18c0:	70 f4       	brcc	.+28     	; 0x18de <strtol+0x150>
    18c2:	2f eb       	ldi	r18, 0xBF	; 191
    18c4:	21 0f       	add	r18, r17
    18c6:	2a 31       	cpi	r18, 0x1A	; 26
    18c8:	18 f4       	brcc	.+6      	; 0x18d0 <strtol+0x142>
    18ca:	39 ec       	ldi	r19, 0xC9	; 201
    18cc:	33 2e       	mov	r3, r19
    18ce:	06 c0       	rjmp	.+12     	; 0x18dc <strtol+0x14e>
    18d0:	2f e9       	ldi	r18, 0x9F	; 159
    18d2:	21 0f       	add	r18, r17
    18d4:	2a 31       	cpi	r18, 0x1A	; 26
    18d6:	18 f5       	brcc	.+70     	; 0x191e <strtol+0x190>
    18d8:	29 ea       	ldi	r18, 0xA9	; 169
    18da:	32 2e       	mov	r3, r18
    18dc:	31 0e       	add	r3, r17
    18de:	23 2d       	mov	r18, r3
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	2e 15       	cp	r18, r14
    18e4:	3f 05       	cpc	r19, r15
    18e6:	dc f4       	brge	.+54     	; 0x191e <strtol+0x190>
    18e8:	47 fd       	sbrc	r20, 7
    18ea:	16 c0       	rjmp	.+44     	; 0x1918 <strtol+0x18a>
    18ec:	86 16       	cp	r8, r22
    18ee:	97 06       	cpc	r9, r23
    18f0:	a8 06       	cpc	r10, r24
    18f2:	b9 06       	cpc	r11, r25
    18f4:	70 f0       	brcs	.+28     	; 0x1912 <strtol+0x184>
    18f6:	a3 01       	movw	r20, r6
    18f8:	92 01       	movw	r18, r4
    18fa:	0e 94 e5 10 	call	0x21ca	; 0x21ca <__mulsi3>
    18fe:	63 0d       	add	r22, r3
    1900:	71 1d       	adc	r23, r1
    1902:	81 1d       	adc	r24, r1
    1904:	91 1d       	adc	r25, r1
    1906:	61 30       	cpi	r22, 0x01	; 1
    1908:	71 05       	cpc	r23, r1
    190a:	81 05       	cpc	r24, r1
    190c:	20 e8       	ldi	r18, 0x80	; 128
    190e:	92 07       	cpc	r25, r18
    1910:	10 f0       	brcs	.+4      	; 0x1916 <strtol+0x188>
    1912:	4f ef       	ldi	r20, 0xFF	; 255
    1914:	01 c0       	rjmp	.+2      	; 0x1918 <strtol+0x18a>
    1916:	41 e0       	ldi	r20, 0x01	; 1
    1918:	21 96       	adiw	r28, 0x01	; 1
    191a:	10 81       	ld	r17, Z
    191c:	cb cf       	rjmp	.-106    	; 0x18b4 <strtol+0x126>
    191e:	20 2f       	mov	r18, r16
    1920:	21 70       	andi	r18, 0x01	; 1
    1922:	c1 14       	cp	r12, r1
    1924:	d1 04       	cpc	r13, r1
    1926:	71 f0       	breq	.+28     	; 0x1944 <strtol+0x1b6>
    1928:	44 23       	and	r20, r20
    192a:	29 f0       	breq	.+10     	; 0x1936 <strtol+0x1a8>
    192c:	21 97       	sbiw	r28, 0x01	; 1
    192e:	f6 01       	movw	r30, r12
    1930:	c0 83       	st	Z, r28
    1932:	d1 83       	std	Z+1, r29	; 0x01
    1934:	07 c0       	rjmp	.+14     	; 0x1944 <strtol+0x1b6>
    1936:	01 ff       	sbrs	r16, 1
    1938:	19 c0       	rjmp	.+50     	; 0x196c <strtol+0x1de>
    193a:	22 97       	sbiw	r28, 0x02	; 2
    193c:	f6 01       	movw	r30, r12
    193e:	c0 83       	st	Z, r28
    1940:	d1 83       	std	Z+1, r29	; 0x01
    1942:	14 c0       	rjmp	.+40     	; 0x196c <strtol+0x1de>
    1944:	47 ff       	sbrs	r20, 7
    1946:	12 c0       	rjmp	.+36     	; 0x196c <strtol+0x1de>
    1948:	22 23       	and	r18, r18
    194a:	29 f0       	breq	.+10     	; 0x1956 <strtol+0x1c8>
    194c:	60 e0       	ldi	r22, 0x00	; 0
    194e:	70 e0       	ldi	r23, 0x00	; 0
    1950:	80 e0       	ldi	r24, 0x00	; 0
    1952:	90 e8       	ldi	r25, 0x80	; 128
    1954:	04 c0       	rjmp	.+8      	; 0x195e <strtol+0x1d0>
    1956:	6f ef       	ldi	r22, 0xFF	; 255
    1958:	7f ef       	ldi	r23, 0xFF	; 255
    195a:	8f ef       	ldi	r24, 0xFF	; 255
    195c:	9f e7       	ldi	r25, 0x7F	; 127
    195e:	22 e2       	ldi	r18, 0x22	; 34
    1960:	30 e0       	ldi	r19, 0x00	; 0
    1962:	20 93 28 65 	sts	0x6528, r18	; 0x806528 <errno>
    1966:	30 93 29 65 	sts	0x6529, r19	; 0x806529 <errno+0x1>
    196a:	09 c0       	rjmp	.+18     	; 0x197e <strtol+0x1f0>
    196c:	22 23       	and	r18, r18
    196e:	81 f0       	breq	.+32     	; 0x1990 <strtol+0x202>
    1970:	90 95       	com	r25
    1972:	80 95       	com	r24
    1974:	70 95       	com	r23
    1976:	61 95       	neg	r22
    1978:	7f 4f       	sbci	r23, 0xFF	; 255
    197a:	8f 4f       	sbci	r24, 0xFF	; 255
    197c:	9f 4f       	sbci	r25, 0xFF	; 255
    197e:	46 2f       	mov	r20, r22
    1980:	37 2f       	mov	r19, r23
    1982:	28 2f       	mov	r18, r24
    1984:	12 c0       	rjmp	.+36     	; 0x19aa <strtol+0x21c>
    1986:	40 e0       	ldi	r20, 0x00	; 0
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	20 e0       	ldi	r18, 0x00	; 0
    198c:	90 e0       	ldi	r25, 0x00	; 0
    198e:	0d c0       	rjmp	.+26     	; 0x19aa <strtol+0x21c>
    1990:	97 ff       	sbrs	r25, 7
    1992:	f5 cf       	rjmp	.-22     	; 0x197e <strtol+0x1f0>
    1994:	82 e2       	ldi	r24, 0x22	; 34
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	80 93 28 65 	sts	0x6528, r24	; 0x806528 <errno>
    199c:	90 93 29 65 	sts	0x6529, r25	; 0x806529 <errno+0x1>
    19a0:	6f ef       	ldi	r22, 0xFF	; 255
    19a2:	7f ef       	ldi	r23, 0xFF	; 255
    19a4:	8f ef       	ldi	r24, 0xFF	; 255
    19a6:	9f e7       	ldi	r25, 0x7F	; 127
    19a8:	ea cf       	rjmp	.-44     	; 0x197e <strtol+0x1f0>
    19aa:	64 2f       	mov	r22, r20
    19ac:	73 2f       	mov	r23, r19
    19ae:	82 2f       	mov	r24, r18
    19b0:	cd b7       	in	r28, 0x3d	; 61
    19b2:	de b7       	in	r29, 0x3e	; 62
    19b4:	e1 e1       	ldi	r30, 0x11	; 17
    19b6:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x2>

000019ba <strtoul>:
    19ba:	a0 e0       	ldi	r26, 0x00	; 0
    19bc:	b0 e0       	ldi	r27, 0x00	; 0
    19be:	e3 ee       	ldi	r30, 0xE3	; 227
    19c0:	fc e0       	ldi	r31, 0x0C	; 12
    19c2:	0c 94 01 11 	jmp	0x2202	; 0x2202 <__prologue_saves__+0x2>
    19c6:	5c 01       	movw	r10, r24
    19c8:	6b 01       	movw	r12, r22
    19ca:	7a 01       	movw	r14, r20
    19cc:	61 15       	cp	r22, r1
    19ce:	71 05       	cpc	r23, r1
    19d0:	19 f0       	breq	.+6      	; 0x19d8 <strtoul+0x1e>
    19d2:	fb 01       	movw	r30, r22
    19d4:	80 83       	st	Z, r24
    19d6:	91 83       	std	Z+1, r25	; 0x01
    19d8:	e1 14       	cp	r14, r1
    19da:	f1 04       	cpc	r15, r1
    19dc:	29 f0       	breq	.+10     	; 0x19e8 <strtoul+0x2e>
    19de:	c7 01       	movw	r24, r14
    19e0:	02 97       	sbiw	r24, 0x02	; 2
    19e2:	83 97       	sbiw	r24, 0x23	; 35
    19e4:	08 f0       	brcs	.+2      	; 0x19e8 <strtoul+0x2e>
    19e6:	c9 c0       	rjmp	.+402    	; 0x1b7a <strtoul+0x1c0>
    19e8:	e5 01       	movw	r28, r10
    19ea:	21 96       	adiw	r28, 0x01	; 1
    19ec:	f5 01       	movw	r30, r10
    19ee:	10 81       	ld	r17, Z
    19f0:	81 2f       	mov	r24, r17
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <isspace>
    19f8:	89 2b       	or	r24, r25
    19fa:	11 f0       	breq	.+4      	; 0x1a00 <strtoul+0x46>
    19fc:	5e 01       	movw	r10, r28
    19fe:	f4 cf       	rjmp	.-24     	; 0x19e8 <strtoul+0x2e>
    1a00:	1d 32       	cpi	r17, 0x2D	; 45
    1a02:	29 f4       	brne	.+10     	; 0x1a0e <strtoul+0x54>
    1a04:	21 96       	adiw	r28, 0x01	; 1
    1a06:	f5 01       	movw	r30, r10
    1a08:	11 81       	ldd	r17, Z+1	; 0x01
    1a0a:	01 e0       	ldi	r16, 0x01	; 1
    1a0c:	07 c0       	rjmp	.+14     	; 0x1a1c <strtoul+0x62>
    1a0e:	1b 32       	cpi	r17, 0x2B	; 43
    1a10:	21 f4       	brne	.+8      	; 0x1a1a <strtoul+0x60>
    1a12:	e5 01       	movw	r28, r10
    1a14:	22 96       	adiw	r28, 0x02	; 2
    1a16:	f5 01       	movw	r30, r10
    1a18:	11 81       	ldd	r17, Z+1	; 0x01
    1a1a:	00 e0       	ldi	r16, 0x00	; 0
    1a1c:	e1 14       	cp	r14, r1
    1a1e:	f1 04       	cpc	r15, r1
    1a20:	b1 f0       	breq	.+44     	; 0x1a4e <strtoul+0x94>
    1a22:	f0 e1       	ldi	r31, 0x10	; 16
    1a24:	ef 16       	cp	r14, r31
    1a26:	f1 04       	cpc	r15, r1
    1a28:	29 f4       	brne	.+10     	; 0x1a34 <strtoul+0x7a>
    1a2a:	b0 c0       	rjmp	.+352    	; 0x1b8c <strtoul+0x1d2>
    1a2c:	10 e3       	ldi	r17, 0x30	; 48
    1a2e:	e1 14       	cp	r14, r1
    1a30:	f1 04       	cpc	r15, r1
    1a32:	01 f1       	breq	.+64     	; 0x1a74 <strtoul+0xba>
    1a34:	2a e0       	ldi	r18, 0x0A	; 10
    1a36:	e2 16       	cp	r14, r18
    1a38:	f1 04       	cpc	r15, r1
    1a3a:	b1 f1       	breq	.+108    	; 0x1aa8 <strtoul+0xee>
    1a3c:	80 e1       	ldi	r24, 0x10	; 16
    1a3e:	e8 16       	cp	r14, r24
    1a40:	f1 04       	cpc	r15, r1
    1a42:	71 f0       	breq	.+28     	; 0x1a60 <strtoul+0xa6>
    1a44:	e8 e0       	ldi	r30, 0x08	; 8
    1a46:	ee 16       	cp	r14, r30
    1a48:	f1 04       	cpc	r15, r1
    1a4a:	f1 f4       	brne	.+60     	; 0x1a88 <strtoul+0xce>
    1a4c:	13 c0       	rjmp	.+38     	; 0x1a74 <strtoul+0xba>
    1a4e:	10 33       	cpi	r17, 0x30	; 48
    1a50:	41 f5       	brne	.+80     	; 0x1aa2 <strtoul+0xe8>
    1a52:	88 81       	ld	r24, Y
    1a54:	8f 7d       	andi	r24, 0xDF	; 223
    1a56:	88 35       	cpi	r24, 0x58	; 88
    1a58:	49 f7       	brne	.-46     	; 0x1a2c <strtoul+0x72>
    1a5a:	19 81       	ldd	r17, Y+1	; 0x01
    1a5c:	22 96       	adiw	r28, 0x02	; 2
    1a5e:	02 60       	ori	r16, 0x02	; 2
    1a60:	f0 e1       	ldi	r31, 0x10	; 16
    1a62:	ef 2e       	mov	r14, r31
    1a64:	f1 2c       	mov	r15, r1
    1a66:	88 24       	eor	r8, r8
    1a68:	8a 94       	dec	r8
    1a6a:	98 2c       	mov	r9, r8
    1a6c:	a8 2c       	mov	r10, r8
    1a6e:	af e0       	ldi	r26, 0x0F	; 15
    1a70:	ba 2e       	mov	r11, r26
    1a72:	20 c0       	rjmp	.+64     	; 0x1ab4 <strtoul+0xfa>
    1a74:	78 e0       	ldi	r23, 0x08	; 8
    1a76:	e7 2e       	mov	r14, r23
    1a78:	f1 2c       	mov	r15, r1
    1a7a:	88 24       	eor	r8, r8
    1a7c:	8a 94       	dec	r8
    1a7e:	98 2c       	mov	r9, r8
    1a80:	a8 2c       	mov	r10, r8
    1a82:	ef e1       	ldi	r30, 0x1F	; 31
    1a84:	be 2e       	mov	r11, r30
    1a86:	16 c0       	rjmp	.+44     	; 0x1ab4 <strtoul+0xfa>
    1a88:	6f ef       	ldi	r22, 0xFF	; 255
    1a8a:	7f ef       	ldi	r23, 0xFF	; 255
    1a8c:	cb 01       	movw	r24, r22
    1a8e:	97 01       	movw	r18, r14
    1a90:	0f 2c       	mov	r0, r15
    1a92:	00 0c       	add	r0, r0
    1a94:	44 0b       	sbc	r20, r20
    1a96:	55 0b       	sbc	r21, r21
    1a98:	0e 94 20 0b 	call	0x1640	; 0x1640 <__udivmodsi4>
    1a9c:	49 01       	movw	r8, r18
    1a9e:	5a 01       	movw	r10, r20
    1aa0:	09 c0       	rjmp	.+18     	; 0x1ab4 <strtoul+0xfa>
    1aa2:	8a e0       	ldi	r24, 0x0A	; 10
    1aa4:	e8 2e       	mov	r14, r24
    1aa6:	f1 2c       	mov	r15, r1
    1aa8:	69 e9       	ldi	r22, 0x99	; 153
    1aaa:	86 2e       	mov	r8, r22
    1aac:	98 2c       	mov	r9, r8
    1aae:	a8 2c       	mov	r10, r8
    1ab0:	69 e1       	ldi	r22, 0x19	; 25
    1ab2:	b6 2e       	mov	r11, r22
    1ab4:	40 e0       	ldi	r20, 0x00	; 0
    1ab6:	60 e0       	ldi	r22, 0x00	; 0
    1ab8:	70 e0       	ldi	r23, 0x00	; 0
    1aba:	cb 01       	movw	r24, r22
    1abc:	27 01       	movw	r4, r14
    1abe:	0f 2c       	mov	r0, r15
    1ac0:	00 0c       	add	r0, r0
    1ac2:	66 08       	sbc	r6, r6
    1ac4:	77 08       	sbc	r7, r7
    1ac6:	fe 01       	movw	r30, r28
    1ac8:	50 ed       	ldi	r21, 0xD0	; 208
    1aca:	35 2e       	mov	r3, r21
    1acc:	31 0e       	add	r3, r17
    1ace:	29 e0       	ldi	r18, 0x09	; 9
    1ad0:	23 15       	cp	r18, r3
    1ad2:	70 f4       	brcc	.+28     	; 0x1af0 <strtoul+0x136>
    1ad4:	2f eb       	ldi	r18, 0xBF	; 191
    1ad6:	21 0f       	add	r18, r17
    1ad8:	2a 31       	cpi	r18, 0x1A	; 26
    1ada:	18 f4       	brcc	.+6      	; 0x1ae2 <strtoul+0x128>
    1adc:	39 ec       	ldi	r19, 0xC9	; 201
    1ade:	33 2e       	mov	r3, r19
    1ae0:	06 c0       	rjmp	.+12     	; 0x1aee <strtoul+0x134>
    1ae2:	2f e9       	ldi	r18, 0x9F	; 159
    1ae4:	21 0f       	add	r18, r17
    1ae6:	2a 31       	cpi	r18, 0x1A	; 26
    1ae8:	30 f5       	brcc	.+76     	; 0x1b36 <strtoul+0x17c>
    1aea:	29 ea       	ldi	r18, 0xA9	; 169
    1aec:	32 2e       	mov	r3, r18
    1aee:	31 0e       	add	r3, r17
    1af0:	23 2d       	mov	r18, r3
    1af2:	30 e0       	ldi	r19, 0x00	; 0
    1af4:	2e 15       	cp	r18, r14
    1af6:	3f 05       	cpc	r19, r15
    1af8:	f4 f4       	brge	.+60     	; 0x1b36 <strtoul+0x17c>
    1afa:	4f 3f       	cpi	r20, 0xFF	; 255
    1afc:	c9 f0       	breq	.+50     	; 0x1b30 <strtoul+0x176>
    1afe:	86 16       	cp	r8, r22
    1b00:	97 06       	cpc	r9, r23
    1b02:	a8 06       	cpc	r10, r24
    1b04:	b9 06       	cpc	r11, r25
    1b06:	88 f0       	brcs	.+34     	; 0x1b2a <strtoul+0x170>
    1b08:	a3 01       	movw	r20, r6
    1b0a:	92 01       	movw	r18, r4
    1b0c:	0e 94 e5 10 	call	0x21ca	; 0x21ca <__mulsi3>
    1b10:	23 2d       	mov	r18, r3
    1b12:	30 e0       	ldi	r19, 0x00	; 0
    1b14:	40 e0       	ldi	r20, 0x00	; 0
    1b16:	50 e0       	ldi	r21, 0x00	; 0
    1b18:	62 0f       	add	r22, r18
    1b1a:	73 1f       	adc	r23, r19
    1b1c:	84 1f       	adc	r24, r20
    1b1e:	95 1f       	adc	r25, r21
    1b20:	62 17       	cp	r22, r18
    1b22:	73 07       	cpc	r23, r19
    1b24:	84 07       	cpc	r24, r20
    1b26:	95 07       	cpc	r25, r21
    1b28:	10 f4       	brcc	.+4      	; 0x1b2e <strtoul+0x174>
    1b2a:	4f ef       	ldi	r20, 0xFF	; 255
    1b2c:	01 c0       	rjmp	.+2      	; 0x1b30 <strtoul+0x176>
    1b2e:	41 e0       	ldi	r20, 0x01	; 1
    1b30:	21 96       	adiw	r28, 0x01	; 1
    1b32:	10 81       	ld	r17, Z
    1b34:	c8 cf       	rjmp	.-112    	; 0x1ac6 <strtoul+0x10c>
    1b36:	c1 14       	cp	r12, r1
    1b38:	d1 04       	cpc	r13, r1
    1b3a:	51 f0       	breq	.+20     	; 0x1b50 <strtoul+0x196>
    1b3c:	44 23       	and	r20, r20
    1b3e:	11 f0       	breq	.+4      	; 0x1b44 <strtoul+0x18a>
    1b40:	21 97       	sbiw	r28, 0x01	; 1
    1b42:	03 c0       	rjmp	.+6      	; 0x1b4a <strtoul+0x190>
    1b44:	01 ff       	sbrs	r16, 1
    1b46:	04 c0       	rjmp	.+8      	; 0x1b50 <strtoul+0x196>
    1b48:	22 97       	sbiw	r28, 0x02	; 2
    1b4a:	f6 01       	movw	r30, r12
    1b4c:	c0 83       	st	Z, r28
    1b4e:	d1 83       	std	Z+1, r29	; 0x01
    1b50:	00 ff       	sbrs	r16, 0
    1b52:	07 c0       	rjmp	.+14     	; 0x1b62 <strtoul+0x1a8>
    1b54:	90 95       	com	r25
    1b56:	80 95       	com	r24
    1b58:	70 95       	com	r23
    1b5a:	61 95       	neg	r22
    1b5c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b5e:	8f 4f       	sbci	r24, 0xFF	; 255
    1b60:	9f 4f       	sbci	r25, 0xFF	; 255
    1b62:	4f 3f       	cpi	r20, 0xFF	; 255
    1b64:	79 f4       	brne	.+30     	; 0x1b84 <strtoul+0x1ca>
    1b66:	82 e2       	ldi	r24, 0x22	; 34
    1b68:	90 e0       	ldi	r25, 0x00	; 0
    1b6a:	80 93 28 65 	sts	0x6528, r24	; 0x806528 <errno>
    1b6e:	90 93 29 65 	sts	0x6529, r25	; 0x806529 <errno+0x1>
    1b72:	3f ef       	ldi	r19, 0xFF	; 255
    1b74:	2f ef       	ldi	r18, 0xFF	; 255
    1b76:	9f ef       	ldi	r25, 0xFF	; 255
    1b78:	0d c0       	rjmp	.+26     	; 0x1b94 <strtoul+0x1da>
    1b7a:	40 e0       	ldi	r20, 0x00	; 0
    1b7c:	30 e0       	ldi	r19, 0x00	; 0
    1b7e:	20 e0       	ldi	r18, 0x00	; 0
    1b80:	90 e0       	ldi	r25, 0x00	; 0
    1b82:	08 c0       	rjmp	.+16     	; 0x1b94 <strtoul+0x1da>
    1b84:	46 2f       	mov	r20, r22
    1b86:	37 2f       	mov	r19, r23
    1b88:	28 2f       	mov	r18, r24
    1b8a:	04 c0       	rjmp	.+8      	; 0x1b94 <strtoul+0x1da>
    1b8c:	10 33       	cpi	r17, 0x30	; 48
    1b8e:	09 f0       	breq	.+2      	; 0x1b92 <strtoul+0x1d8>
    1b90:	67 cf       	rjmp	.-306    	; 0x1a60 <strtoul+0xa6>
    1b92:	5f cf       	rjmp	.-322    	; 0x1a52 <strtoul+0x98>
    1b94:	64 2f       	mov	r22, r20
    1b96:	73 2f       	mov	r23, r19
    1b98:	82 2f       	mov	r24, r18
    1b9a:	cd b7       	in	r28, 0x3d	; 61
    1b9c:	de b7       	in	r29, 0x3e	; 62
    1b9e:	e1 e1       	ldi	r30, 0x11	; 17
    1ba0:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x2>

00001ba4 <isspace>:
    1ba4:	91 11       	cpse	r25, r1
    1ba6:	0c 94 2c 10 	jmp	0x2058	; 0x2058 <__ctype_isfalse>
    1baa:	80 32       	cpi	r24, 0x20	; 32
    1bac:	19 f0       	breq	.+6      	; 0x1bb4 <isspace+0x10>
    1bae:	89 50       	subi	r24, 0x09	; 9
    1bb0:	85 50       	subi	r24, 0x05	; 5
    1bb2:	c8 f7       	brcc	.-14     	; 0x1ba6 <isspace+0x2>
    1bb4:	08 95       	ret

00001bb6 <strtok>:
    1bb6:	42 ef       	ldi	r20, 0xF2	; 242
    1bb8:	54 e6       	ldi	r21, 0x64	; 100
    1bba:	0e 94 f8 0d 	call	0x1bf0	; 0x1bf0 <strtok_r>
    1bbe:	08 95       	ret

00001bc0 <memcpy>:
    1bc0:	fb 01       	movw	r30, r22
    1bc2:	dc 01       	movw	r26, r24
    1bc4:	02 c0       	rjmp	.+4      	; 0x1bca <memcpy+0xa>
    1bc6:	01 90       	ld	r0, Z+
    1bc8:	0d 92       	st	X+, r0
    1bca:	41 50       	subi	r20, 0x01	; 1
    1bcc:	50 40       	sbci	r21, 0x00	; 0
    1bce:	d8 f7       	brcc	.-10     	; 0x1bc6 <memcpy+0x6>
    1bd0:	08 95       	ret

00001bd2 <strncpy>:
    1bd2:	fb 01       	movw	r30, r22
    1bd4:	dc 01       	movw	r26, r24
    1bd6:	41 50       	subi	r20, 0x01	; 1
    1bd8:	50 40       	sbci	r21, 0x00	; 0
    1bda:	48 f0       	brcs	.+18     	; 0x1bee <strncpy+0x1c>
    1bdc:	01 90       	ld	r0, Z+
    1bde:	0d 92       	st	X+, r0
    1be0:	00 20       	and	r0, r0
    1be2:	c9 f7       	brne	.-14     	; 0x1bd6 <strncpy+0x4>
    1be4:	01 c0       	rjmp	.+2      	; 0x1be8 <strncpy+0x16>
    1be6:	1d 92       	st	X+, r1
    1be8:	41 50       	subi	r20, 0x01	; 1
    1bea:	50 40       	sbci	r21, 0x00	; 0
    1bec:	e0 f7       	brcc	.-8      	; 0x1be6 <strncpy+0x14>
    1bee:	08 95       	ret

00001bf0 <strtok_r>:
    1bf0:	fa 01       	movw	r30, r20
    1bf2:	a1 91       	ld	r26, Z+
    1bf4:	b0 81       	ld	r27, Z
    1bf6:	00 97       	sbiw	r24, 0x00	; 0
    1bf8:	19 f4       	brne	.+6      	; 0x1c00 <strtok_r+0x10>
    1bfa:	10 97       	sbiw	r26, 0x00	; 0
    1bfc:	e1 f0       	breq	.+56     	; 0x1c36 <strtok_r+0x46>
    1bfe:	cd 01       	movw	r24, r26
    1c00:	dc 01       	movw	r26, r24
    1c02:	cd 01       	movw	r24, r26
    1c04:	0d 90       	ld	r0, X+
    1c06:	00 20       	and	r0, r0
    1c08:	11 f4       	brne	.+4      	; 0x1c0e <strtok_r+0x1e>
    1c0a:	c0 01       	movw	r24, r0
    1c0c:	13 c0       	rjmp	.+38     	; 0x1c34 <strtok_r+0x44>
    1c0e:	fb 01       	movw	r30, r22
    1c10:	21 91       	ld	r18, Z+
    1c12:	22 23       	and	r18, r18
    1c14:	19 f0       	breq	.+6      	; 0x1c1c <strtok_r+0x2c>
    1c16:	20 15       	cp	r18, r0
    1c18:	d9 f7       	brne	.-10     	; 0x1c10 <strtok_r+0x20>
    1c1a:	f3 cf       	rjmp	.-26     	; 0x1c02 <strtok_r+0x12>
    1c1c:	fb 01       	movw	r30, r22
    1c1e:	21 91       	ld	r18, Z+
    1c20:	20 15       	cp	r18, r0
    1c22:	19 f4       	brne	.+6      	; 0x1c2a <strtok_r+0x3a>
    1c24:	1e 92       	st	-X, r1
    1c26:	11 96       	adiw	r26, 0x01	; 1
    1c28:	06 c0       	rjmp	.+12     	; 0x1c36 <strtok_r+0x46>
    1c2a:	22 23       	and	r18, r18
    1c2c:	c1 f7       	brne	.-16     	; 0x1c1e <strtok_r+0x2e>
    1c2e:	0d 90       	ld	r0, X+
    1c30:	00 20       	and	r0, r0
    1c32:	a1 f7       	brne	.-24     	; 0x1c1c <strtok_r+0x2c>
    1c34:	d0 01       	movw	r26, r0
    1c36:	fa 01       	movw	r30, r20
    1c38:	a1 93       	st	Z+, r26
    1c3a:	b0 83       	st	Z, r27
    1c3c:	08 95       	ret

00001c3e <vsnprintf>:
    1c3e:	ae e0       	ldi	r26, 0x0E	; 14
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e5 e2       	ldi	r30, 0x25	; 37
    1c44:	fe e0       	ldi	r31, 0x0E	; 14
    1c46:	0c 94 0e 11 	jmp	0x221c	; 0x221c <__prologue_saves__+0x1c>
    1c4a:	8c 01       	movw	r16, r24
    1c4c:	fa 01       	movw	r30, r20
    1c4e:	86 e0       	ldi	r24, 0x06	; 6
    1c50:	8c 83       	std	Y+4, r24	; 0x04
    1c52:	09 83       	std	Y+1, r16	; 0x01
    1c54:	1a 83       	std	Y+2, r17	; 0x02
    1c56:	77 ff       	sbrs	r23, 7
    1c58:	02 c0       	rjmp	.+4      	; 0x1c5e <vsnprintf+0x20>
    1c5a:	60 e0       	ldi	r22, 0x00	; 0
    1c5c:	70 e8       	ldi	r23, 0x80	; 128
    1c5e:	cb 01       	movw	r24, r22
    1c60:	01 97       	sbiw	r24, 0x01	; 1
    1c62:	8d 83       	std	Y+5, r24	; 0x05
    1c64:	9e 83       	std	Y+6, r25	; 0x06
    1c66:	a9 01       	movw	r20, r18
    1c68:	bf 01       	movw	r22, r30
    1c6a:	ce 01       	movw	r24, r28
    1c6c:	01 96       	adiw	r24, 0x01	; 1
    1c6e:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <vfprintf>
    1c72:	4d 81       	ldd	r20, Y+5	; 0x05
    1c74:	5e 81       	ldd	r21, Y+6	; 0x06
    1c76:	57 fd       	sbrc	r21, 7
    1c78:	0a c0       	rjmp	.+20     	; 0x1c8e <vsnprintf+0x50>
    1c7a:	2f 81       	ldd	r18, Y+7	; 0x07
    1c7c:	38 85       	ldd	r19, Y+8	; 0x08
    1c7e:	42 17       	cp	r20, r18
    1c80:	53 07       	cpc	r21, r19
    1c82:	0c f4       	brge	.+2      	; 0x1c86 <vsnprintf+0x48>
    1c84:	9a 01       	movw	r18, r20
    1c86:	f8 01       	movw	r30, r16
    1c88:	e2 0f       	add	r30, r18
    1c8a:	f3 1f       	adc	r31, r19
    1c8c:	10 82       	st	Z, r1
    1c8e:	2e 96       	adiw	r28, 0x0e	; 14
    1c90:	e4 e0       	ldi	r30, 0x04	; 4
    1c92:	0c 94 27 11 	jmp	0x224e	; 0x224e <__epilogue_restores__+0x1c>

00001c96 <vfprintf>:
    1c96:	ab e0       	ldi	r26, 0x0B	; 11
    1c98:	b0 e0       	ldi	r27, 0x00	; 0
    1c9a:	e1 e5       	ldi	r30, 0x51	; 81
    1c9c:	fe e0       	ldi	r31, 0x0E	; 14
    1c9e:	0c 94 00 11 	jmp	0x2200	; 0x2200 <__prologue_saves__>
    1ca2:	6c 01       	movw	r12, r24
    1ca4:	7b 01       	movw	r14, r22
    1ca6:	8a 01       	movw	r16, r20
    1ca8:	fc 01       	movw	r30, r24
    1caa:	16 82       	std	Z+6, r1	; 0x06
    1cac:	17 82       	std	Z+7, r1	; 0x07
    1cae:	83 81       	ldd	r24, Z+3	; 0x03
    1cb0:	81 ff       	sbrs	r24, 1
    1cb2:	cc c1       	rjmp	.+920    	; 0x204c <__DATA_REGION_LENGTH__+0x4c>
    1cb4:	ce 01       	movw	r24, r28
    1cb6:	01 96       	adiw	r24, 0x01	; 1
    1cb8:	3c 01       	movw	r6, r24
    1cba:	f6 01       	movw	r30, r12
    1cbc:	93 81       	ldd	r25, Z+3	; 0x03
    1cbe:	f7 01       	movw	r30, r14
    1cc0:	93 fd       	sbrc	r25, 3
    1cc2:	85 91       	lpm	r24, Z+
    1cc4:	93 ff       	sbrs	r25, 3
    1cc6:	81 91       	ld	r24, Z+
    1cc8:	7f 01       	movw	r14, r30
    1cca:	88 23       	and	r24, r24
    1ccc:	09 f4       	brne	.+2      	; 0x1cd0 <vfprintf+0x3a>
    1cce:	ba c1       	rjmp	.+884    	; 0x2044 <__DATA_REGION_LENGTH__+0x44>
    1cd0:	85 32       	cpi	r24, 0x25	; 37
    1cd2:	39 f4       	brne	.+14     	; 0x1ce2 <vfprintf+0x4c>
    1cd4:	93 fd       	sbrc	r25, 3
    1cd6:	85 91       	lpm	r24, Z+
    1cd8:	93 ff       	sbrs	r25, 3
    1cda:	81 91       	ld	r24, Z+
    1cdc:	7f 01       	movw	r14, r30
    1cde:	85 32       	cpi	r24, 0x25	; 37
    1ce0:	29 f4       	brne	.+10     	; 0x1cec <vfprintf+0x56>
    1ce2:	b6 01       	movw	r22, r12
    1ce4:	90 e0       	ldi	r25, 0x00	; 0
    1ce6:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    1cea:	e7 cf       	rjmp	.-50     	; 0x1cba <vfprintf+0x24>
    1cec:	91 2c       	mov	r9, r1
    1cee:	21 2c       	mov	r2, r1
    1cf0:	31 2c       	mov	r3, r1
    1cf2:	ff e1       	ldi	r31, 0x1F	; 31
    1cf4:	f3 15       	cp	r31, r3
    1cf6:	d8 f0       	brcs	.+54     	; 0x1d2e <vfprintf+0x98>
    1cf8:	8b 32       	cpi	r24, 0x2B	; 43
    1cfa:	79 f0       	breq	.+30     	; 0x1d1a <vfprintf+0x84>
    1cfc:	38 f4       	brcc	.+14     	; 0x1d0c <vfprintf+0x76>
    1cfe:	80 32       	cpi	r24, 0x20	; 32
    1d00:	79 f0       	breq	.+30     	; 0x1d20 <vfprintf+0x8a>
    1d02:	83 32       	cpi	r24, 0x23	; 35
    1d04:	a1 f4       	brne	.+40     	; 0x1d2e <vfprintf+0x98>
    1d06:	23 2d       	mov	r18, r3
    1d08:	20 61       	ori	r18, 0x10	; 16
    1d0a:	1d c0       	rjmp	.+58     	; 0x1d46 <vfprintf+0xb0>
    1d0c:	8d 32       	cpi	r24, 0x2D	; 45
    1d0e:	61 f0       	breq	.+24     	; 0x1d28 <vfprintf+0x92>
    1d10:	80 33       	cpi	r24, 0x30	; 48
    1d12:	69 f4       	brne	.+26     	; 0x1d2e <vfprintf+0x98>
    1d14:	23 2d       	mov	r18, r3
    1d16:	21 60       	ori	r18, 0x01	; 1
    1d18:	16 c0       	rjmp	.+44     	; 0x1d46 <vfprintf+0xb0>
    1d1a:	83 2d       	mov	r24, r3
    1d1c:	82 60       	ori	r24, 0x02	; 2
    1d1e:	38 2e       	mov	r3, r24
    1d20:	e3 2d       	mov	r30, r3
    1d22:	e4 60       	ori	r30, 0x04	; 4
    1d24:	3e 2e       	mov	r3, r30
    1d26:	2a c0       	rjmp	.+84     	; 0x1d7c <vfprintf+0xe6>
    1d28:	f3 2d       	mov	r31, r3
    1d2a:	f8 60       	ori	r31, 0x08	; 8
    1d2c:	1d c0       	rjmp	.+58     	; 0x1d68 <vfprintf+0xd2>
    1d2e:	37 fc       	sbrc	r3, 7
    1d30:	2d c0       	rjmp	.+90     	; 0x1d8c <vfprintf+0xf6>
    1d32:	20 ed       	ldi	r18, 0xD0	; 208
    1d34:	28 0f       	add	r18, r24
    1d36:	2a 30       	cpi	r18, 0x0A	; 10
    1d38:	40 f0       	brcs	.+16     	; 0x1d4a <vfprintf+0xb4>
    1d3a:	8e 32       	cpi	r24, 0x2E	; 46
    1d3c:	b9 f4       	brne	.+46     	; 0x1d6c <vfprintf+0xd6>
    1d3e:	36 fc       	sbrc	r3, 6
    1d40:	81 c1       	rjmp	.+770    	; 0x2044 <__DATA_REGION_LENGTH__+0x44>
    1d42:	23 2d       	mov	r18, r3
    1d44:	20 64       	ori	r18, 0x40	; 64
    1d46:	32 2e       	mov	r3, r18
    1d48:	19 c0       	rjmp	.+50     	; 0x1d7c <vfprintf+0xe6>
    1d4a:	36 fe       	sbrs	r3, 6
    1d4c:	06 c0       	rjmp	.+12     	; 0x1d5a <vfprintf+0xc4>
    1d4e:	8a e0       	ldi	r24, 0x0A	; 10
    1d50:	98 9e       	mul	r9, r24
    1d52:	20 0d       	add	r18, r0
    1d54:	11 24       	eor	r1, r1
    1d56:	92 2e       	mov	r9, r18
    1d58:	11 c0       	rjmp	.+34     	; 0x1d7c <vfprintf+0xe6>
    1d5a:	ea e0       	ldi	r30, 0x0A	; 10
    1d5c:	2e 9e       	mul	r2, r30
    1d5e:	20 0d       	add	r18, r0
    1d60:	11 24       	eor	r1, r1
    1d62:	22 2e       	mov	r2, r18
    1d64:	f3 2d       	mov	r31, r3
    1d66:	f0 62       	ori	r31, 0x20	; 32
    1d68:	3f 2e       	mov	r3, r31
    1d6a:	08 c0       	rjmp	.+16     	; 0x1d7c <vfprintf+0xe6>
    1d6c:	8c 36       	cpi	r24, 0x6C	; 108
    1d6e:	21 f4       	brne	.+8      	; 0x1d78 <vfprintf+0xe2>
    1d70:	83 2d       	mov	r24, r3
    1d72:	80 68       	ori	r24, 0x80	; 128
    1d74:	38 2e       	mov	r3, r24
    1d76:	02 c0       	rjmp	.+4      	; 0x1d7c <vfprintf+0xe6>
    1d78:	88 36       	cpi	r24, 0x68	; 104
    1d7a:	41 f4       	brne	.+16     	; 0x1d8c <vfprintf+0xf6>
    1d7c:	f7 01       	movw	r30, r14
    1d7e:	93 fd       	sbrc	r25, 3
    1d80:	85 91       	lpm	r24, Z+
    1d82:	93 ff       	sbrs	r25, 3
    1d84:	81 91       	ld	r24, Z+
    1d86:	7f 01       	movw	r14, r30
    1d88:	81 11       	cpse	r24, r1
    1d8a:	b3 cf       	rjmp	.-154    	; 0x1cf2 <vfprintf+0x5c>
    1d8c:	98 2f       	mov	r25, r24
    1d8e:	9f 7d       	andi	r25, 0xDF	; 223
    1d90:	95 54       	subi	r25, 0x45	; 69
    1d92:	93 30       	cpi	r25, 0x03	; 3
    1d94:	28 f4       	brcc	.+10     	; 0x1da0 <vfprintf+0x10a>
    1d96:	0c 5f       	subi	r16, 0xFC	; 252
    1d98:	1f 4f       	sbci	r17, 0xFF	; 255
    1d9a:	9f e3       	ldi	r25, 0x3F	; 63
    1d9c:	99 83       	std	Y+1, r25	; 0x01
    1d9e:	0d c0       	rjmp	.+26     	; 0x1dba <vfprintf+0x124>
    1da0:	83 36       	cpi	r24, 0x63	; 99
    1da2:	31 f0       	breq	.+12     	; 0x1db0 <vfprintf+0x11a>
    1da4:	83 37       	cpi	r24, 0x73	; 115
    1da6:	71 f0       	breq	.+28     	; 0x1dc4 <vfprintf+0x12e>
    1da8:	83 35       	cpi	r24, 0x53	; 83
    1daa:	09 f0       	breq	.+2      	; 0x1dae <vfprintf+0x118>
    1dac:	59 c0       	rjmp	.+178    	; 0x1e60 <vfprintf+0x1ca>
    1dae:	21 c0       	rjmp	.+66     	; 0x1df2 <vfprintf+0x15c>
    1db0:	f8 01       	movw	r30, r16
    1db2:	80 81       	ld	r24, Z
    1db4:	89 83       	std	Y+1, r24	; 0x01
    1db6:	0e 5f       	subi	r16, 0xFE	; 254
    1db8:	1f 4f       	sbci	r17, 0xFF	; 255
    1dba:	88 24       	eor	r8, r8
    1dbc:	83 94       	inc	r8
    1dbe:	91 2c       	mov	r9, r1
    1dc0:	53 01       	movw	r10, r6
    1dc2:	13 c0       	rjmp	.+38     	; 0x1dea <vfprintf+0x154>
    1dc4:	28 01       	movw	r4, r16
    1dc6:	f2 e0       	ldi	r31, 0x02	; 2
    1dc8:	4f 0e       	add	r4, r31
    1dca:	51 1c       	adc	r5, r1
    1dcc:	f8 01       	movw	r30, r16
    1dce:	a0 80       	ld	r10, Z
    1dd0:	b1 80       	ldd	r11, Z+1	; 0x01
    1dd2:	36 fe       	sbrs	r3, 6
    1dd4:	03 c0       	rjmp	.+6      	; 0x1ddc <vfprintf+0x146>
    1dd6:	69 2d       	mov	r22, r9
    1dd8:	70 e0       	ldi	r23, 0x00	; 0
    1dda:	02 c0       	rjmp	.+4      	; 0x1de0 <vfprintf+0x14a>
    1ddc:	6f ef       	ldi	r22, 0xFF	; 255
    1dde:	7f ef       	ldi	r23, 0xFF	; 255
    1de0:	c5 01       	movw	r24, r10
    1de2:	0e 94 3a 10 	call	0x2074	; 0x2074 <strnlen>
    1de6:	4c 01       	movw	r8, r24
    1de8:	82 01       	movw	r16, r4
    1dea:	f3 2d       	mov	r31, r3
    1dec:	ff 77       	andi	r31, 0x7F	; 127
    1dee:	3f 2e       	mov	r3, r31
    1df0:	16 c0       	rjmp	.+44     	; 0x1e1e <vfprintf+0x188>
    1df2:	28 01       	movw	r4, r16
    1df4:	22 e0       	ldi	r18, 0x02	; 2
    1df6:	42 0e       	add	r4, r18
    1df8:	51 1c       	adc	r5, r1
    1dfa:	f8 01       	movw	r30, r16
    1dfc:	a0 80       	ld	r10, Z
    1dfe:	b1 80       	ldd	r11, Z+1	; 0x01
    1e00:	36 fe       	sbrs	r3, 6
    1e02:	03 c0       	rjmp	.+6      	; 0x1e0a <vfprintf+0x174>
    1e04:	69 2d       	mov	r22, r9
    1e06:	70 e0       	ldi	r23, 0x00	; 0
    1e08:	02 c0       	rjmp	.+4      	; 0x1e0e <vfprintf+0x178>
    1e0a:	6f ef       	ldi	r22, 0xFF	; 255
    1e0c:	7f ef       	ldi	r23, 0xFF	; 255
    1e0e:	c5 01       	movw	r24, r10
    1e10:	0e 94 2f 10 	call	0x205e	; 0x205e <strnlen_P>
    1e14:	4c 01       	movw	r8, r24
    1e16:	f3 2d       	mov	r31, r3
    1e18:	f0 68       	ori	r31, 0x80	; 128
    1e1a:	3f 2e       	mov	r3, r31
    1e1c:	82 01       	movw	r16, r4
    1e1e:	33 fc       	sbrc	r3, 3
    1e20:	1b c0       	rjmp	.+54     	; 0x1e58 <vfprintf+0x1c2>
    1e22:	82 2d       	mov	r24, r2
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	88 16       	cp	r8, r24
    1e28:	99 06       	cpc	r9, r25
    1e2a:	b0 f4       	brcc	.+44     	; 0x1e58 <vfprintf+0x1c2>
    1e2c:	b6 01       	movw	r22, r12
    1e2e:	80 e2       	ldi	r24, 0x20	; 32
    1e30:	90 e0       	ldi	r25, 0x00	; 0
    1e32:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    1e36:	2a 94       	dec	r2
    1e38:	f4 cf       	rjmp	.-24     	; 0x1e22 <vfprintf+0x18c>
    1e3a:	f5 01       	movw	r30, r10
    1e3c:	37 fc       	sbrc	r3, 7
    1e3e:	85 91       	lpm	r24, Z+
    1e40:	37 fe       	sbrs	r3, 7
    1e42:	81 91       	ld	r24, Z+
    1e44:	5f 01       	movw	r10, r30
    1e46:	b6 01       	movw	r22, r12
    1e48:	90 e0       	ldi	r25, 0x00	; 0
    1e4a:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    1e4e:	21 10       	cpse	r2, r1
    1e50:	2a 94       	dec	r2
    1e52:	21 e0       	ldi	r18, 0x01	; 1
    1e54:	82 1a       	sub	r8, r18
    1e56:	91 08       	sbc	r9, r1
    1e58:	81 14       	cp	r8, r1
    1e5a:	91 04       	cpc	r9, r1
    1e5c:	71 f7       	brne	.-36     	; 0x1e3a <vfprintf+0x1a4>
    1e5e:	e8 c0       	rjmp	.+464    	; 0x2030 <__DATA_REGION_LENGTH__+0x30>
    1e60:	84 36       	cpi	r24, 0x64	; 100
    1e62:	11 f0       	breq	.+4      	; 0x1e68 <vfprintf+0x1d2>
    1e64:	89 36       	cpi	r24, 0x69	; 105
    1e66:	41 f5       	brne	.+80     	; 0x1eb8 <vfprintf+0x222>
    1e68:	f8 01       	movw	r30, r16
    1e6a:	37 fe       	sbrs	r3, 7
    1e6c:	07 c0       	rjmp	.+14     	; 0x1e7c <vfprintf+0x1e6>
    1e6e:	60 81       	ld	r22, Z
    1e70:	71 81       	ldd	r23, Z+1	; 0x01
    1e72:	82 81       	ldd	r24, Z+2	; 0x02
    1e74:	93 81       	ldd	r25, Z+3	; 0x03
    1e76:	0c 5f       	subi	r16, 0xFC	; 252
    1e78:	1f 4f       	sbci	r17, 0xFF	; 255
    1e7a:	08 c0       	rjmp	.+16     	; 0x1e8c <vfprintf+0x1f6>
    1e7c:	60 81       	ld	r22, Z
    1e7e:	71 81       	ldd	r23, Z+1	; 0x01
    1e80:	07 2e       	mov	r0, r23
    1e82:	00 0c       	add	r0, r0
    1e84:	88 0b       	sbc	r24, r24
    1e86:	99 0b       	sbc	r25, r25
    1e88:	0e 5f       	subi	r16, 0xFE	; 254
    1e8a:	1f 4f       	sbci	r17, 0xFF	; 255
    1e8c:	f3 2d       	mov	r31, r3
    1e8e:	ff 76       	andi	r31, 0x6F	; 111
    1e90:	3f 2e       	mov	r3, r31
    1e92:	97 ff       	sbrs	r25, 7
    1e94:	09 c0       	rjmp	.+18     	; 0x1ea8 <vfprintf+0x212>
    1e96:	90 95       	com	r25
    1e98:	80 95       	com	r24
    1e9a:	70 95       	com	r23
    1e9c:	61 95       	neg	r22
    1e9e:	7f 4f       	sbci	r23, 0xFF	; 255
    1ea0:	8f 4f       	sbci	r24, 0xFF	; 255
    1ea2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ea4:	f0 68       	ori	r31, 0x80	; 128
    1ea6:	3f 2e       	mov	r3, r31
    1ea8:	2a e0       	ldi	r18, 0x0A	; 10
    1eaa:	30 e0       	ldi	r19, 0x00	; 0
    1eac:	a3 01       	movw	r20, r6
    1eae:	0e 94 81 10 	call	0x2102	; 0x2102 <__ultoa_invert>
    1eb2:	88 2e       	mov	r8, r24
    1eb4:	86 18       	sub	r8, r6
    1eb6:	45 c0       	rjmp	.+138    	; 0x1f42 <vfprintf+0x2ac>
    1eb8:	85 37       	cpi	r24, 0x75	; 117
    1eba:	31 f4       	brne	.+12     	; 0x1ec8 <vfprintf+0x232>
    1ebc:	23 2d       	mov	r18, r3
    1ebe:	2f 7e       	andi	r18, 0xEF	; 239
    1ec0:	b2 2e       	mov	r11, r18
    1ec2:	2a e0       	ldi	r18, 0x0A	; 10
    1ec4:	30 e0       	ldi	r19, 0x00	; 0
    1ec6:	25 c0       	rjmp	.+74     	; 0x1f12 <vfprintf+0x27c>
    1ec8:	93 2d       	mov	r25, r3
    1eca:	99 7f       	andi	r25, 0xF9	; 249
    1ecc:	b9 2e       	mov	r11, r25
    1ece:	8f 36       	cpi	r24, 0x6F	; 111
    1ed0:	c1 f0       	breq	.+48     	; 0x1f02 <vfprintf+0x26c>
    1ed2:	18 f4       	brcc	.+6      	; 0x1eda <vfprintf+0x244>
    1ed4:	88 35       	cpi	r24, 0x58	; 88
    1ed6:	79 f0       	breq	.+30     	; 0x1ef6 <vfprintf+0x260>
    1ed8:	b5 c0       	rjmp	.+362    	; 0x2044 <__DATA_REGION_LENGTH__+0x44>
    1eda:	80 37       	cpi	r24, 0x70	; 112
    1edc:	19 f0       	breq	.+6      	; 0x1ee4 <vfprintf+0x24e>
    1ede:	88 37       	cpi	r24, 0x78	; 120
    1ee0:	21 f0       	breq	.+8      	; 0x1eea <vfprintf+0x254>
    1ee2:	b0 c0       	rjmp	.+352    	; 0x2044 <__DATA_REGION_LENGTH__+0x44>
    1ee4:	e9 2f       	mov	r30, r25
    1ee6:	e0 61       	ori	r30, 0x10	; 16
    1ee8:	be 2e       	mov	r11, r30
    1eea:	b4 fe       	sbrs	r11, 4
    1eec:	0d c0       	rjmp	.+26     	; 0x1f08 <vfprintf+0x272>
    1eee:	fb 2d       	mov	r31, r11
    1ef0:	f4 60       	ori	r31, 0x04	; 4
    1ef2:	bf 2e       	mov	r11, r31
    1ef4:	09 c0       	rjmp	.+18     	; 0x1f08 <vfprintf+0x272>
    1ef6:	34 fe       	sbrs	r3, 4
    1ef8:	0a c0       	rjmp	.+20     	; 0x1f0e <vfprintf+0x278>
    1efa:	29 2f       	mov	r18, r25
    1efc:	26 60       	ori	r18, 0x06	; 6
    1efe:	b2 2e       	mov	r11, r18
    1f00:	06 c0       	rjmp	.+12     	; 0x1f0e <vfprintf+0x278>
    1f02:	28 e0       	ldi	r18, 0x08	; 8
    1f04:	30 e0       	ldi	r19, 0x00	; 0
    1f06:	05 c0       	rjmp	.+10     	; 0x1f12 <vfprintf+0x27c>
    1f08:	20 e1       	ldi	r18, 0x10	; 16
    1f0a:	30 e0       	ldi	r19, 0x00	; 0
    1f0c:	02 c0       	rjmp	.+4      	; 0x1f12 <vfprintf+0x27c>
    1f0e:	20 e1       	ldi	r18, 0x10	; 16
    1f10:	32 e0       	ldi	r19, 0x02	; 2
    1f12:	f8 01       	movw	r30, r16
    1f14:	b7 fe       	sbrs	r11, 7
    1f16:	07 c0       	rjmp	.+14     	; 0x1f26 <vfprintf+0x290>
    1f18:	60 81       	ld	r22, Z
    1f1a:	71 81       	ldd	r23, Z+1	; 0x01
    1f1c:	82 81       	ldd	r24, Z+2	; 0x02
    1f1e:	93 81       	ldd	r25, Z+3	; 0x03
    1f20:	0c 5f       	subi	r16, 0xFC	; 252
    1f22:	1f 4f       	sbci	r17, 0xFF	; 255
    1f24:	06 c0       	rjmp	.+12     	; 0x1f32 <vfprintf+0x29c>
    1f26:	60 81       	ld	r22, Z
    1f28:	71 81       	ldd	r23, Z+1	; 0x01
    1f2a:	80 e0       	ldi	r24, 0x00	; 0
    1f2c:	90 e0       	ldi	r25, 0x00	; 0
    1f2e:	0e 5f       	subi	r16, 0xFE	; 254
    1f30:	1f 4f       	sbci	r17, 0xFF	; 255
    1f32:	a3 01       	movw	r20, r6
    1f34:	0e 94 81 10 	call	0x2102	; 0x2102 <__ultoa_invert>
    1f38:	88 2e       	mov	r8, r24
    1f3a:	86 18       	sub	r8, r6
    1f3c:	fb 2d       	mov	r31, r11
    1f3e:	ff 77       	andi	r31, 0x7F	; 127
    1f40:	3f 2e       	mov	r3, r31
    1f42:	36 fe       	sbrs	r3, 6
    1f44:	0d c0       	rjmp	.+26     	; 0x1f60 <vfprintf+0x2ca>
    1f46:	23 2d       	mov	r18, r3
    1f48:	2e 7f       	andi	r18, 0xFE	; 254
    1f4a:	a2 2e       	mov	r10, r18
    1f4c:	89 14       	cp	r8, r9
    1f4e:	58 f4       	brcc	.+22     	; 0x1f66 <vfprintf+0x2d0>
    1f50:	34 fe       	sbrs	r3, 4
    1f52:	0b c0       	rjmp	.+22     	; 0x1f6a <vfprintf+0x2d4>
    1f54:	32 fc       	sbrc	r3, 2
    1f56:	09 c0       	rjmp	.+18     	; 0x1f6a <vfprintf+0x2d4>
    1f58:	83 2d       	mov	r24, r3
    1f5a:	8e 7e       	andi	r24, 0xEE	; 238
    1f5c:	a8 2e       	mov	r10, r24
    1f5e:	05 c0       	rjmp	.+10     	; 0x1f6a <vfprintf+0x2d4>
    1f60:	b8 2c       	mov	r11, r8
    1f62:	a3 2c       	mov	r10, r3
    1f64:	03 c0       	rjmp	.+6      	; 0x1f6c <vfprintf+0x2d6>
    1f66:	b8 2c       	mov	r11, r8
    1f68:	01 c0       	rjmp	.+2      	; 0x1f6c <vfprintf+0x2d6>
    1f6a:	b9 2c       	mov	r11, r9
    1f6c:	a4 fe       	sbrs	r10, 4
    1f6e:	0f c0       	rjmp	.+30     	; 0x1f8e <vfprintf+0x2f8>
    1f70:	fe 01       	movw	r30, r28
    1f72:	e8 0d       	add	r30, r8
    1f74:	f1 1d       	adc	r31, r1
    1f76:	80 81       	ld	r24, Z
    1f78:	80 33       	cpi	r24, 0x30	; 48
    1f7a:	21 f4       	brne	.+8      	; 0x1f84 <vfprintf+0x2ee>
    1f7c:	9a 2d       	mov	r25, r10
    1f7e:	99 7e       	andi	r25, 0xE9	; 233
    1f80:	a9 2e       	mov	r10, r25
    1f82:	09 c0       	rjmp	.+18     	; 0x1f96 <vfprintf+0x300>
    1f84:	a2 fe       	sbrs	r10, 2
    1f86:	06 c0       	rjmp	.+12     	; 0x1f94 <vfprintf+0x2fe>
    1f88:	b3 94       	inc	r11
    1f8a:	b3 94       	inc	r11
    1f8c:	04 c0       	rjmp	.+8      	; 0x1f96 <vfprintf+0x300>
    1f8e:	8a 2d       	mov	r24, r10
    1f90:	86 78       	andi	r24, 0x86	; 134
    1f92:	09 f0       	breq	.+2      	; 0x1f96 <vfprintf+0x300>
    1f94:	b3 94       	inc	r11
    1f96:	a3 fc       	sbrc	r10, 3
    1f98:	11 c0       	rjmp	.+34     	; 0x1fbc <vfprintf+0x326>
    1f9a:	a0 fe       	sbrs	r10, 0
    1f9c:	06 c0       	rjmp	.+12     	; 0x1faa <vfprintf+0x314>
    1f9e:	b2 14       	cp	r11, r2
    1fa0:	88 f4       	brcc	.+34     	; 0x1fc4 <vfprintf+0x32e>
    1fa2:	28 0c       	add	r2, r8
    1fa4:	92 2c       	mov	r9, r2
    1fa6:	9b 18       	sub	r9, r11
    1fa8:	0e c0       	rjmp	.+28     	; 0x1fc6 <vfprintf+0x330>
    1faa:	b2 14       	cp	r11, r2
    1fac:	60 f4       	brcc	.+24     	; 0x1fc6 <vfprintf+0x330>
    1fae:	b6 01       	movw	r22, r12
    1fb0:	80 e2       	ldi	r24, 0x20	; 32
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    1fb8:	b3 94       	inc	r11
    1fba:	f7 cf       	rjmp	.-18     	; 0x1faa <vfprintf+0x314>
    1fbc:	b2 14       	cp	r11, r2
    1fbe:	18 f4       	brcc	.+6      	; 0x1fc6 <vfprintf+0x330>
    1fc0:	2b 18       	sub	r2, r11
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <vfprintf+0x332>
    1fc4:	98 2c       	mov	r9, r8
    1fc6:	21 2c       	mov	r2, r1
    1fc8:	a4 fe       	sbrs	r10, 4
    1fca:	10 c0       	rjmp	.+32     	; 0x1fec <vfprintf+0x356>
    1fcc:	b6 01       	movw	r22, r12
    1fce:	80 e3       	ldi	r24, 0x30	; 48
    1fd0:	90 e0       	ldi	r25, 0x00	; 0
    1fd2:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    1fd6:	a2 fe       	sbrs	r10, 2
    1fd8:	17 c0       	rjmp	.+46     	; 0x2008 <__DATA_REGION_LENGTH__+0x8>
    1fda:	a1 fc       	sbrc	r10, 1
    1fdc:	03 c0       	rjmp	.+6      	; 0x1fe4 <vfprintf+0x34e>
    1fde:	88 e7       	ldi	r24, 0x78	; 120
    1fe0:	90 e0       	ldi	r25, 0x00	; 0
    1fe2:	02 c0       	rjmp	.+4      	; 0x1fe8 <vfprintf+0x352>
    1fe4:	88 e5       	ldi	r24, 0x58	; 88
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	b6 01       	movw	r22, r12
    1fea:	0c c0       	rjmp	.+24     	; 0x2004 <__DATA_REGION_LENGTH__+0x4>
    1fec:	8a 2d       	mov	r24, r10
    1fee:	86 78       	andi	r24, 0x86	; 134
    1ff0:	59 f0       	breq	.+22     	; 0x2008 <__DATA_REGION_LENGTH__+0x8>
    1ff2:	a1 fe       	sbrs	r10, 1
    1ff4:	02 c0       	rjmp	.+4      	; 0x1ffa <vfprintf+0x364>
    1ff6:	8b e2       	ldi	r24, 0x2B	; 43
    1ff8:	01 c0       	rjmp	.+2      	; 0x1ffc <vfprintf+0x366>
    1ffa:	80 e2       	ldi	r24, 0x20	; 32
    1ffc:	a7 fc       	sbrc	r10, 7
    1ffe:	8d e2       	ldi	r24, 0x2D	; 45
    2000:	b6 01       	movw	r22, r12
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    2008:	89 14       	cp	r8, r9
    200a:	38 f4       	brcc	.+14     	; 0x201a <__DATA_REGION_LENGTH__+0x1a>
    200c:	b6 01       	movw	r22, r12
    200e:	80 e3       	ldi	r24, 0x30	; 48
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    2016:	9a 94       	dec	r9
    2018:	f7 cf       	rjmp	.-18     	; 0x2008 <__DATA_REGION_LENGTH__+0x8>
    201a:	8a 94       	dec	r8
    201c:	f3 01       	movw	r30, r6
    201e:	e8 0d       	add	r30, r8
    2020:	f1 1d       	adc	r31, r1
    2022:	80 81       	ld	r24, Z
    2024:	b6 01       	movw	r22, r12
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    202c:	81 10       	cpse	r8, r1
    202e:	f5 cf       	rjmp	.-22     	; 0x201a <__DATA_REGION_LENGTH__+0x1a>
    2030:	22 20       	and	r2, r2
    2032:	09 f4       	brne	.+2      	; 0x2036 <__DATA_REGION_LENGTH__+0x36>
    2034:	42 ce       	rjmp	.-892    	; 0x1cba <vfprintf+0x24>
    2036:	b6 01       	movw	r22, r12
    2038:	80 e2       	ldi	r24, 0x20	; 32
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	0e 94 45 10 	call	0x208a	; 0x208a <fputc>
    2040:	2a 94       	dec	r2
    2042:	f6 cf       	rjmp	.-20     	; 0x2030 <__DATA_REGION_LENGTH__+0x30>
    2044:	f6 01       	movw	r30, r12
    2046:	86 81       	ldd	r24, Z+6	; 0x06
    2048:	97 81       	ldd	r25, Z+7	; 0x07
    204a:	02 c0       	rjmp	.+4      	; 0x2050 <__DATA_REGION_LENGTH__+0x50>
    204c:	8f ef       	ldi	r24, 0xFF	; 255
    204e:	9f ef       	ldi	r25, 0xFF	; 255
    2050:	2b 96       	adiw	r28, 0x0b	; 11
    2052:	e2 e1       	ldi	r30, 0x12	; 18
    2054:	0c 94 19 11 	jmp	0x2232	; 0x2232 <__epilogue_restores__>

00002058 <__ctype_isfalse>:
    2058:	99 27       	eor	r25, r25
    205a:	88 27       	eor	r24, r24

0000205c <__ctype_istrue>:
    205c:	08 95       	ret

0000205e <strnlen_P>:
    205e:	fc 01       	movw	r30, r24
    2060:	05 90       	lpm	r0, Z+
    2062:	61 50       	subi	r22, 0x01	; 1
    2064:	70 40       	sbci	r23, 0x00	; 0
    2066:	01 10       	cpse	r0, r1
    2068:	d8 f7       	brcc	.-10     	; 0x2060 <strnlen_P+0x2>
    206a:	80 95       	com	r24
    206c:	90 95       	com	r25
    206e:	8e 0f       	add	r24, r30
    2070:	9f 1f       	adc	r25, r31
    2072:	08 95       	ret

00002074 <strnlen>:
    2074:	fc 01       	movw	r30, r24
    2076:	61 50       	subi	r22, 0x01	; 1
    2078:	70 40       	sbci	r23, 0x00	; 0
    207a:	01 90       	ld	r0, Z+
    207c:	01 10       	cpse	r0, r1
    207e:	d8 f7       	brcc	.-10     	; 0x2076 <strnlen+0x2>
    2080:	80 95       	com	r24
    2082:	90 95       	com	r25
    2084:	8e 0f       	add	r24, r30
    2086:	9f 1f       	adc	r25, r31
    2088:	08 95       	ret

0000208a <fputc>:
    208a:	0f 93       	push	r16
    208c:	1f 93       	push	r17
    208e:	cf 93       	push	r28
    2090:	df 93       	push	r29
    2092:	fb 01       	movw	r30, r22
    2094:	23 81       	ldd	r18, Z+3	; 0x03
    2096:	21 fd       	sbrc	r18, 1
    2098:	03 c0       	rjmp	.+6      	; 0x20a0 <fputc+0x16>
    209a:	8f ef       	ldi	r24, 0xFF	; 255
    209c:	9f ef       	ldi	r25, 0xFF	; 255
    209e:	2c c0       	rjmp	.+88     	; 0x20f8 <fputc+0x6e>
    20a0:	22 ff       	sbrs	r18, 2
    20a2:	16 c0       	rjmp	.+44     	; 0x20d0 <fputc+0x46>
    20a4:	46 81       	ldd	r20, Z+6	; 0x06
    20a6:	57 81       	ldd	r21, Z+7	; 0x07
    20a8:	24 81       	ldd	r18, Z+4	; 0x04
    20aa:	35 81       	ldd	r19, Z+5	; 0x05
    20ac:	42 17       	cp	r20, r18
    20ae:	53 07       	cpc	r21, r19
    20b0:	44 f4       	brge	.+16     	; 0x20c2 <fputc+0x38>
    20b2:	a0 81       	ld	r26, Z
    20b4:	b1 81       	ldd	r27, Z+1	; 0x01
    20b6:	9d 01       	movw	r18, r26
    20b8:	2f 5f       	subi	r18, 0xFF	; 255
    20ba:	3f 4f       	sbci	r19, 0xFF	; 255
    20bc:	20 83       	st	Z, r18
    20be:	31 83       	std	Z+1, r19	; 0x01
    20c0:	8c 93       	st	X, r24
    20c2:	26 81       	ldd	r18, Z+6	; 0x06
    20c4:	37 81       	ldd	r19, Z+7	; 0x07
    20c6:	2f 5f       	subi	r18, 0xFF	; 255
    20c8:	3f 4f       	sbci	r19, 0xFF	; 255
    20ca:	26 83       	std	Z+6, r18	; 0x06
    20cc:	37 83       	std	Z+7, r19	; 0x07
    20ce:	14 c0       	rjmp	.+40     	; 0x20f8 <fputc+0x6e>
    20d0:	8b 01       	movw	r16, r22
    20d2:	ec 01       	movw	r28, r24
    20d4:	fb 01       	movw	r30, r22
    20d6:	00 84       	ldd	r0, Z+8	; 0x08
    20d8:	f1 85       	ldd	r31, Z+9	; 0x09
    20da:	e0 2d       	mov	r30, r0
    20dc:	09 95       	icall
    20de:	89 2b       	or	r24, r25
    20e0:	e1 f6       	brne	.-72     	; 0x209a <fputc+0x10>
    20e2:	d8 01       	movw	r26, r16
    20e4:	16 96       	adiw	r26, 0x06	; 6
    20e6:	8d 91       	ld	r24, X+
    20e8:	9c 91       	ld	r25, X
    20ea:	17 97       	sbiw	r26, 0x07	; 7
    20ec:	01 96       	adiw	r24, 0x01	; 1
    20ee:	16 96       	adiw	r26, 0x06	; 6
    20f0:	8d 93       	st	X+, r24
    20f2:	9c 93       	st	X, r25
    20f4:	17 97       	sbiw	r26, 0x07	; 7
    20f6:	ce 01       	movw	r24, r28
    20f8:	df 91       	pop	r29
    20fa:	cf 91       	pop	r28
    20fc:	1f 91       	pop	r17
    20fe:	0f 91       	pop	r16
    2100:	08 95       	ret

00002102 <__ultoa_invert>:
    2102:	fa 01       	movw	r30, r20
    2104:	aa 27       	eor	r26, r26
    2106:	28 30       	cpi	r18, 0x08	; 8
    2108:	51 f1       	breq	.+84     	; 0x215e <__ultoa_invert+0x5c>
    210a:	20 31       	cpi	r18, 0x10	; 16
    210c:	81 f1       	breq	.+96     	; 0x216e <__ultoa_invert+0x6c>
    210e:	e8 94       	clt
    2110:	6f 93       	push	r22
    2112:	6e 7f       	andi	r22, 0xFE	; 254
    2114:	6e 5f       	subi	r22, 0xFE	; 254
    2116:	7f 4f       	sbci	r23, 0xFF	; 255
    2118:	8f 4f       	sbci	r24, 0xFF	; 255
    211a:	9f 4f       	sbci	r25, 0xFF	; 255
    211c:	af 4f       	sbci	r26, 0xFF	; 255
    211e:	b1 e0       	ldi	r27, 0x01	; 1
    2120:	3e d0       	rcall	.+124    	; 0x219e <__ultoa_invert+0x9c>
    2122:	b4 e0       	ldi	r27, 0x04	; 4
    2124:	3c d0       	rcall	.+120    	; 0x219e <__ultoa_invert+0x9c>
    2126:	67 0f       	add	r22, r23
    2128:	78 1f       	adc	r23, r24
    212a:	89 1f       	adc	r24, r25
    212c:	9a 1f       	adc	r25, r26
    212e:	a1 1d       	adc	r26, r1
    2130:	68 0f       	add	r22, r24
    2132:	79 1f       	adc	r23, r25
    2134:	8a 1f       	adc	r24, r26
    2136:	91 1d       	adc	r25, r1
    2138:	a1 1d       	adc	r26, r1
    213a:	6a 0f       	add	r22, r26
    213c:	71 1d       	adc	r23, r1
    213e:	81 1d       	adc	r24, r1
    2140:	91 1d       	adc	r25, r1
    2142:	a1 1d       	adc	r26, r1
    2144:	20 d0       	rcall	.+64     	; 0x2186 <__ultoa_invert+0x84>
    2146:	09 f4       	brne	.+2      	; 0x214a <__ultoa_invert+0x48>
    2148:	68 94       	set
    214a:	3f 91       	pop	r19
    214c:	2a e0       	ldi	r18, 0x0A	; 10
    214e:	26 9f       	mul	r18, r22
    2150:	11 24       	eor	r1, r1
    2152:	30 19       	sub	r19, r0
    2154:	30 5d       	subi	r19, 0xD0	; 208
    2156:	31 93       	st	Z+, r19
    2158:	de f6       	brtc	.-74     	; 0x2110 <__ultoa_invert+0xe>
    215a:	cf 01       	movw	r24, r30
    215c:	08 95       	ret
    215e:	46 2f       	mov	r20, r22
    2160:	47 70       	andi	r20, 0x07	; 7
    2162:	40 5d       	subi	r20, 0xD0	; 208
    2164:	41 93       	st	Z+, r20
    2166:	b3 e0       	ldi	r27, 0x03	; 3
    2168:	0f d0       	rcall	.+30     	; 0x2188 <__ultoa_invert+0x86>
    216a:	c9 f7       	brne	.-14     	; 0x215e <__ultoa_invert+0x5c>
    216c:	f6 cf       	rjmp	.-20     	; 0x215a <__ultoa_invert+0x58>
    216e:	46 2f       	mov	r20, r22
    2170:	4f 70       	andi	r20, 0x0F	; 15
    2172:	40 5d       	subi	r20, 0xD0	; 208
    2174:	4a 33       	cpi	r20, 0x3A	; 58
    2176:	18 f0       	brcs	.+6      	; 0x217e <__ultoa_invert+0x7c>
    2178:	49 5d       	subi	r20, 0xD9	; 217
    217a:	31 fd       	sbrc	r19, 1
    217c:	40 52       	subi	r20, 0x20	; 32
    217e:	41 93       	st	Z+, r20
    2180:	02 d0       	rcall	.+4      	; 0x2186 <__ultoa_invert+0x84>
    2182:	a9 f7       	brne	.-22     	; 0x216e <__ultoa_invert+0x6c>
    2184:	ea cf       	rjmp	.-44     	; 0x215a <__ultoa_invert+0x58>
    2186:	b4 e0       	ldi	r27, 0x04	; 4
    2188:	a6 95       	lsr	r26
    218a:	97 95       	ror	r25
    218c:	87 95       	ror	r24
    218e:	77 95       	ror	r23
    2190:	67 95       	ror	r22
    2192:	ba 95       	dec	r27
    2194:	c9 f7       	brne	.-14     	; 0x2188 <__ultoa_invert+0x86>
    2196:	00 97       	sbiw	r24, 0x00	; 0
    2198:	61 05       	cpc	r22, r1
    219a:	71 05       	cpc	r23, r1
    219c:	08 95       	ret
    219e:	9b 01       	movw	r18, r22
    21a0:	ac 01       	movw	r20, r24
    21a2:	0a 2e       	mov	r0, r26
    21a4:	06 94       	lsr	r0
    21a6:	57 95       	ror	r21
    21a8:	47 95       	ror	r20
    21aa:	37 95       	ror	r19
    21ac:	27 95       	ror	r18
    21ae:	ba 95       	dec	r27
    21b0:	c9 f7       	brne	.-14     	; 0x21a4 <__ultoa_invert+0xa2>
    21b2:	62 0f       	add	r22, r18
    21b4:	73 1f       	adc	r23, r19
    21b6:	84 1f       	adc	r24, r20
    21b8:	95 1f       	adc	r25, r21
    21ba:	a0 1d       	adc	r26, r0
    21bc:	08 95       	ret

000021be <ccp_write_io>:
    21be:	dc 01       	movw	r26, r24
    21c0:	28 ed       	ldi	r18, 0xD8	; 216
    21c2:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
    21c6:	6c 93       	st	X, r22
    21c8:	08 95       	ret

000021ca <__mulsi3>:
    21ca:	db 01       	movw	r26, r22
    21cc:	8f 93       	push	r24
    21ce:	9f 93       	push	r25
    21d0:	0e 94 f5 10 	call	0x21ea	; 0x21ea <__muluhisi3>
    21d4:	bf 91       	pop	r27
    21d6:	af 91       	pop	r26
    21d8:	a2 9f       	mul	r26, r18
    21da:	80 0d       	add	r24, r0
    21dc:	91 1d       	adc	r25, r1
    21de:	a3 9f       	mul	r26, r19
    21e0:	90 0d       	add	r25, r0
    21e2:	b2 9f       	mul	r27, r18
    21e4:	90 0d       	add	r25, r0
    21e6:	11 24       	eor	r1, r1
    21e8:	08 95       	ret

000021ea <__muluhisi3>:
    21ea:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__umulhisi3>
    21ee:	a5 9f       	mul	r26, r21
    21f0:	90 0d       	add	r25, r0
    21f2:	b4 9f       	mul	r27, r20
    21f4:	90 0d       	add	r25, r0
    21f6:	a4 9f       	mul	r26, r20
    21f8:	80 0d       	add	r24, r0
    21fa:	91 1d       	adc	r25, r1
    21fc:	11 24       	eor	r1, r1
    21fe:	08 95       	ret

00002200 <__prologue_saves__>:
    2200:	2f 92       	push	r2
    2202:	3f 92       	push	r3
    2204:	4f 92       	push	r4
    2206:	5f 92       	push	r5
    2208:	6f 92       	push	r6
    220a:	7f 92       	push	r7
    220c:	8f 92       	push	r8
    220e:	9f 92       	push	r9
    2210:	af 92       	push	r10
    2212:	bf 92       	push	r11
    2214:	cf 92       	push	r12
    2216:	df 92       	push	r13
    2218:	ef 92       	push	r14
    221a:	ff 92       	push	r15
    221c:	0f 93       	push	r16
    221e:	1f 93       	push	r17
    2220:	cf 93       	push	r28
    2222:	df 93       	push	r29
    2224:	cd b7       	in	r28, 0x3d	; 61
    2226:	de b7       	in	r29, 0x3e	; 62
    2228:	ca 1b       	sub	r28, r26
    222a:	db 0b       	sbc	r29, r27
    222c:	cd bf       	out	0x3d, r28	; 61
    222e:	de bf       	out	0x3e, r29	; 62
    2230:	09 94       	ijmp

00002232 <__epilogue_restores__>:
    2232:	2a 88       	ldd	r2, Y+18	; 0x12
    2234:	39 88       	ldd	r3, Y+17	; 0x11
    2236:	48 88       	ldd	r4, Y+16	; 0x10
    2238:	5f 84       	ldd	r5, Y+15	; 0x0f
    223a:	6e 84       	ldd	r6, Y+14	; 0x0e
    223c:	7d 84       	ldd	r7, Y+13	; 0x0d
    223e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2240:	9b 84       	ldd	r9, Y+11	; 0x0b
    2242:	aa 84       	ldd	r10, Y+10	; 0x0a
    2244:	b9 84       	ldd	r11, Y+9	; 0x09
    2246:	c8 84       	ldd	r12, Y+8	; 0x08
    2248:	df 80       	ldd	r13, Y+7	; 0x07
    224a:	ee 80       	ldd	r14, Y+6	; 0x06
    224c:	fd 80       	ldd	r15, Y+5	; 0x05
    224e:	0c 81       	ldd	r16, Y+4	; 0x04
    2250:	1b 81       	ldd	r17, Y+3	; 0x03
    2252:	aa 81       	ldd	r26, Y+2	; 0x02
    2254:	b9 81       	ldd	r27, Y+1	; 0x01
    2256:	ce 0f       	add	r28, r30
    2258:	d1 1d       	adc	r29, r1
    225a:	cd bf       	out	0x3d, r28	; 61
    225c:	de bf       	out	0x3e, r29	; 62
    225e:	ed 01       	movw	r28, r26
    2260:	08 95       	ret

00002262 <_exit>:
    2262:	f8 94       	cli

00002264 <__stop_program>:
    2264:	ff cf       	rjmp	.-2      	; 0x2264 <__stop_program>
