

================================================================
== Vitis HLS Report for 'convolution_1_1'
================================================================
* Date:           Wed May 14 20:37:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_8_2  |        ?|        ?|    8 ~ 62|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 25 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 35 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 45 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 55 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 65 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%pos_y = alloca i32 1" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 67 'alloca' 'pos_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 69 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%img_width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_width" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 70 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%img_height_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %img_height" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 71 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 72 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%sub = add i32 %img_height_read, i32 4294967295" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 73 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.55ns)   --->   "%sub2 = add i32 %img_width_read, i32 4294967295" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 74 'add' 'sub2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %img_width_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 75 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %img_width_read, i1 0" [HLSEindoefening/hls_process_images.c:4]   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i33 %tmp" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 77 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln13 = store i31 1, i31 %pos_y" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 78 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_8_2" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 79 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%y = load i31 %pos_y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 80 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i31 %y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 81 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.55ns)   --->   "%icmp_ln7 = icmp_slt  i32 %zext_ln7, i32 %sub" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 82 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end50.loopexit, void %VITIS_LOOP_8_2.split" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 83 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i31 %y" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 84 'zext' 'zext_ln7_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (8.51ns)   --->   "%empty = mul i63 %sext_ln7, i63 %zext_ln7_1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 85 'mul' 'empty' <Predicate = (icmp_ln7)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i63 %empty" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 86 'trunc' 'trunc_ln7' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.52ns)   --->   "%add_ln7 = add i31 %y, i31 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 87 'add' 'add_ln7' <Predicate = (icmp_ln7)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln7_cast = zext i31 %add_ln7" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 88 'zext' 'add_ln7_cast' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%cmp20 = icmp_sgt  i32 %zext_ln7, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 89 'icmp' 'cmp20' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %zext_ln7, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 90 'icmp' 'slt' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "%rev = xor i1 %slt, i1 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 91 'xor' 'rev' <Predicate = (icmp_ln7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.55ns)   --->   "%slt46 = icmp_slt  i32 %add_ln7_cast, i32 %img_height_read" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 92 'icmp' 'slt46' <Predicate = (icmp_ln7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.97ns)   --->   "%rev47 = xor i1 %slt46, i1 1" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 93 'xor' 'rev47' <Predicate = (icmp_ln7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [HLSEindoefening/hls_process_images.c:24]   --->   Operation 94 'ret' 'ret_ln24' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 95 [1/1] (3.49ns)   --->   "%empty_55 = sub i63 %empty, i63 %sext_ln7" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 95 'sub' 'empty_55' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 96 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln7_2 = sext i63 %empty" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 97 'sext' 'sext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_cast7 = sext i63 %empty_55" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 98 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_6 = add i64 %p_cast7, i64 %sext_ln7_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 99 'add' 'add_ln15_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i64 %add_ln15_6, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 100 'add' 'add_ln15' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln15_1 = add i64 %sext_ln7_2, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 101 'add' 'add_ln15_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln15_2 = add i64 %p_cast7, i64 %input_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 102 'add' 'add_ln15_2' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 103 'br' 'br_ln8' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.04>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%x = phi i31 1, void %VITIS_LOOP_8_2.split, i31 %add_ln12_1, void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 104 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i31 %x" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 105 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln8 = icmp_slt  i32 %zext_ln8, i32 %sub2" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 106 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc48.loopexit, void %VITIS_LOOP_10_3.split" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 107 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i31 %x" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 108 'trunc' 'trunc_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 109 'specloopname' 'specloopname_ln8' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.52ns)   --->   "%add_ln12 = add i31 %x, i31 2147483647" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 110 'add' 'add_ln12' <Predicate = (icmp_ln8)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i31 %add_ln12" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 111 'zext' 'zext_ln14' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (2.55ns)   --->   "%icmp_ln14 = icmp_sgt  i32 %zext_ln8, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 112 'icmp' 'icmp_ln14' <Predicate = (icmp_ln8)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns)   --->   "%or_ln14 = or i1 %icmp_ln14, i1 %cmp20" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 113 'or' 'or_ln14' <Predicate = (icmp_ln8)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14, void %if.then, void %for.inc.126" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 114 'br' 'br_ln14' <Predicate = (icmp_ln8)> <Delay = 1.58>
ST_5 : Operation 115 [1/1] (3.52ns)   --->   "%add_ln15_3 = add i64 %add_ln15_2, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 115 'add' 'add_ln15_3' <Predicate = (icmp_ln8 & !or_ln14)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln15_3" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 116 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln8 & !or_ln14)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln13 = store i31 %add_ln7, i31 %pos_y" [HLSEindoefening/hls_process_images.c:13]   --->   Operation 117 'store' 'store_ln13' <Predicate = (!icmp_ln8)> <Delay = 1.58>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln7 = br void %VITIS_LOOP_8_2" [HLSEindoefening/hls_process_images.c:7]   --->   Operation 118 'br' 'br_ln7' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.76>
ST_6 : Operation 119 [8/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 119 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.76>
ST_7 : Operation 120 [7/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 120 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.76>
ST_8 : Operation 121 [6/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 121 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.76>
ST_9 : Operation 122 [5/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 122 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.76>
ST_10 : Operation 123 [4/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 123 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.76>
ST_11 : Operation 124 [3/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 124 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.76>
ST_12 : Operation 125 [2/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 125 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.76>
ST_13 : Operation 126 [1/8] (8.76ns)   --->   "%sum_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 126 'readreq' 'sum_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.76>
ST_14 : Operation 127 [1/1] (8.76ns)   --->   "%sum = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 127 'read' 'sum' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.61>
ST_15 : Operation 128 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.126" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 128 'br' 'br_ln16' <Predicate = (!or_ln14)> <Delay = 1.58>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%sum_1 = phi i8 %sum, void %if.then, i8 0, void %VITIS_LOOP_10_3.split"   --->   Operation 129 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i8 %sum_1" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 130 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (2.52ns)   --->   "%add_ln12_1 = add i31 %x, i31 1" [HLSEindoefening/hls_process_images.c:12]   --->   Operation 131 'add' 'add_ln12_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i31 %add_ln12_1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 132 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i31 %add_ln12_1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 133 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (2.55ns)   --->   "%icmp_ln14_1 = icmp_slt  i32 %zext_ln14_2, i32 %img_width_read" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 134 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.97ns)   --->   "%xor_ln14 = xor i1 %icmp_ln14_1, i1 1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 135 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.97ns)   --->   "%or_ln14_1 = or i1 %xor_ln14, i1 %cmp20" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 136 'or' 'or_ln14_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_1, void %if.then.239, void %for.inc.241" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 137 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 138 [1/1] (3.52ns)   --->   "%add_ln15_4 = add i64 %add_ln15_2, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 138 'add' 'add_ln15_4' <Predicate = (!or_ln14_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i8 %gmem, i64 %add_ln15_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 139 'getelementptr' 'gmem_addr_4' <Predicate = (!or_ln14_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.76>
ST_16 : Operation 140 [8/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.76>
ST_17 : Operation 141 [7/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.76>
ST_18 : Operation 142 [6/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.76>
ST_19 : Operation 143 [5/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.76>
ST_20 : Operation 144 [4/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.76>
ST_21 : Operation 145 [3/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.76>
ST_22 : Operation 146 [2/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.76>
ST_23 : Operation 147 [1/8] (8.76ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_4, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.76>
ST_24 : Operation 148 [1/1] (8.76ns)   --->   "%gmem_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 148 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.52>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %gmem_addr_4_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 149 'zext' 'zext_ln15' <Predicate = (!or_ln14_1)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.91ns)   --->   "%sum_2 = sub i9 %zext_ln9, i9 %zext_ln15" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 150 'sub' 'sum_2' <Predicate = (!or_ln14_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.241" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 151 'br' 'br_ln16' <Predicate = (!or_ln14_1)> <Delay = 1.58>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%sum_3 = phi i9 %sum_2, void %if.then.239, i9 %zext_ln9, void %for.inc.126"   --->   Operation 152 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i9 %sum_3" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 153 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln14_2 = or i1 %icmp_ln14, i1 %rev" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 154 'or' 'or_ln14_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 155 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_2, void %if.then.1, void %for.inc.1.1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 155 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 156 [1/1] (3.52ns)   --->   "%add_ln15_5 = add i64 %add_ln15_1, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 156 'add' 'add_ln15_5' <Predicate = (!or_ln14_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i8 %gmem, i64 %add_ln15_5" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 157 'getelementptr' 'gmem_addr_5' <Predicate = (!or_ln14_2)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.76>
ST_26 : Operation 158 [8/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 158 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.76>
ST_27 : Operation 159 [7/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.76>
ST_28 : Operation 160 [6/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 160 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.76>
ST_29 : Operation 161 [5/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.76>
ST_30 : Operation 162 [4/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 162 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.76>
ST_31 : Operation 163 [3/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.76>
ST_32 : Operation 164 [2/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.76>
ST_33 : Operation 165 [1/8] (8.76ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_5, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.76>
ST_34 : Operation 166 [1/1] (8.76ns)   --->   "%gmem_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_5" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 166 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.52>
ST_35 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %gmem_addr_5_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 167 'zext' 'zext_ln15_1' <Predicate = (!or_ln14_2)> <Delay = 0.00>
ST_35 : Operation 168 [1/1] (1.82ns)   --->   "%sum_4 = add i10 %sext_ln9, i10 %zext_ln15_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 168 'add' 'sum_4' <Predicate = (!or_ln14_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.1.1" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 169 'br' 'br_ln16' <Predicate = (!or_ln14_2)> <Delay = 1.58>
ST_35 : Operation 170 [1/1] (0.00ns)   --->   "%sum_5 = phi i10 %sum_4, void %if.then.1, i10 %sext_ln9, void %for.inc.241"   --->   Operation 170 'phi' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln14_3 = or i1 %xor_ln14, i1 %rev" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 171 'or' 'or_ln14_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_3, void %if.then.1.2, void %for.inc.1.2" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 172 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_35 : Operation 173 [1/1] (3.52ns)   --->   "%add_ln15_7 = add i64 %add_ln15_1, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 173 'add' 'add_ln15_7' <Predicate = (!or_ln14_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i8 %gmem, i64 %add_ln15_7" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 174 'getelementptr' 'gmem_addr_6' <Predicate = (!or_ln14_3)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 8.76>
ST_36 : Operation 175 [8/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.76>
ST_37 : Operation 176 [7/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 176 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.76>
ST_38 : Operation 177 [6/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 177 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.76>
ST_39 : Operation 178 [5/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 178 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.76>
ST_40 : Operation 179 [4/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 179 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.76>
ST_41 : Operation 180 [3/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.76>
ST_42 : Operation 181 [2/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 181 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.76>
ST_43 : Operation 182 [1/8] (8.76ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_6, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 182 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.76>
ST_44 : Operation 183 [1/1] (8.76ns)   --->   "%gmem_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_6" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 183 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.52>
ST_45 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i8 %gmem_addr_6_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 184 'zext' 'zext_ln15_2' <Predicate = (!or_ln14_3)> <Delay = 0.00>
ST_45 : Operation 185 [1/1] (1.73ns)   --->   "%sum_6 = sub i10 %sum_5, i10 %zext_ln15_2" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 185 'sub' 'sum_6' <Predicate = (!or_ln14_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.1.2" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 186 'br' 'br_ln16' <Predicate = (!or_ln14_3)> <Delay = 1.58>
ST_45 : Operation 187 [1/1] (0.00ns)   --->   "%sum_7 = phi i10 %sum_6, void %if.then.1.2, i10 %sum_5, void %for.inc.1.1"   --->   Operation 187 'phi' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i10 %sum_7" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 188 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 189 [1/1] (0.97ns)   --->   "%or_ln14_4 = or i1 %icmp_ln14, i1 %rev47" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 189 'or' 'or_ln14_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_4, void %if.then.2, void %for.inc.2.1" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 190 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 191 [1/1] (3.52ns)   --->   "%add_ln15_8 = add i64 %add_ln15, i64 %zext_ln14" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 191 'add' 'add_ln15_8' <Predicate = (!or_ln14_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i8 %gmem, i64 %add_ln15_8" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 192 'getelementptr' 'gmem_addr_7' <Predicate = (!or_ln14_4)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 8.76>
ST_46 : Operation 193 [8/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 193 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.76>
ST_47 : Operation 194 [7/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.76>
ST_48 : Operation 195 [6/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 195 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 8.76>
ST_49 : Operation 196 [5/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 196 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 8.76>
ST_50 : Operation 197 [4/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 197 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.76>
ST_51 : Operation 198 [3/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 198 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.76>
ST_52 : Operation 199 [2/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 199 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 8.76>
ST_53 : Operation 200 [1/8] (8.76ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_7, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 200 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 8.76>
ST_54 : Operation 201 [1/1] (8.76ns)   --->   "%gmem_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_7" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 201 'read' 'gmem_addr_7_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.52>
ST_55 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i8 %gmem_addr_7_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 202 'zext' 'zext_ln15_3' <Predicate = (!or_ln14_4)> <Delay = 0.00>
ST_55 : Operation 203 [1/1] (1.73ns)   --->   "%sum_8 = add i11 %sext_ln9_1, i11 %zext_ln15_3" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 203 'add' 'sum_8' <Predicate = (!or_ln14_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.2.1" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 204 'br' 'br_ln16' <Predicate = (!or_ln14_4)> <Delay = 1.58>
ST_55 : Operation 205 [1/1] (0.00ns)   --->   "%sum_9 = phi i11 %sum_8, void %if.then.2, i11 %sext_ln9_1, void %for.inc.1.2"   --->   Operation 205 'phi' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 206 [1/1] (0.97ns)   --->   "%or_ln14_5 = or i1 %xor_ln14, i1 %rev47" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 206 'or' 'or_ln14_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 207 [1/1] (1.58ns)   --->   "%br_ln14 = br i1 %or_ln14_5, void %if.then.2.2, void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:14]   --->   Operation 207 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>
ST_55 : Operation 208 [1/1] (3.52ns)   --->   "%add_ln15_10 = add i64 %add_ln15, i64 %zext_ln14_1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 208 'add' 'add_ln15_10' <Predicate = (!or_ln14_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 209 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i8 %gmem, i64 %add_ln15_10" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 209 'getelementptr' 'gmem_addr_8' <Predicate = (!or_ln14_5)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 8.76>
ST_56 : Operation 210 [8/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 210 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 8.76>
ST_57 : Operation 211 [7/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 211 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 8.76>
ST_58 : Operation 212 [6/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 212 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 8.76>
ST_59 : Operation 213 [5/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 213 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 8.76>
ST_60 : Operation 214 [4/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 214 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 8.76>
ST_61 : Operation 215 [3/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 215 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 8.76>
ST_62 : Operation 216 [2/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 216 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 8.76>
ST_63 : Operation 217 [1/8] (8.76ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_8, i64 1" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 217 'readreq' 'gmem_load_4_req' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 8.76>
ST_64 : Operation 218 [1/1] (8.76ns)   --->   "%gmem_addr_8_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_8" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 218 'read' 'gmem_addr_8_read' <Predicate = true> <Delay = 8.76> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.25>
ST_65 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i8 %gmem_addr_8_read" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 219 'zext' 'zext_ln15_4' <Predicate = (!or_ln14_5)> <Delay = 0.00>
ST_65 : Operation 220 [1/1] (1.63ns)   --->   "%sum_10 = sub i11 %sum_9, i11 %zext_ln15_4" [HLSEindoefening/hls_process_images.c:15]   --->   Operation 220 'sub' 'sum_10' <Predicate = (!or_ln14_5)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 221 [1/1] (1.58ns)   --->   "%br_ln16 = br void %for.inc.2.2" [HLSEindoefening/hls_process_images.c:16]   --->   Operation 221 'br' 'br_ln16' <Predicate = (!or_ln14_5)> <Delay = 1.58>
ST_65 : Operation 222 [1/1] (2.25ns)   --->   "%add_ln21 = add i22 %trunc_ln8, i22 %trunc_ln7" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 222 'add' 'add_ln21' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.75>
ST_66 : Operation 223 [1/1] (0.00ns)   --->   "%sum_11 = phi i11 %sum_10, void %if.then.2.2, i11 %sum_9, void %for.inc.2.1"   --->   Operation 223 'phi' 'sum_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i11 %sum_11" [HLSEindoefening/hls_process_images.c:9]   --->   Operation 224 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sum_11, i32 10" [HLSEindoefening/hls_process_images.c:19]   --->   Operation 225 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 226 [1/1] (0.68ns)   --->   "%sum_12 = select i1 %tmp_4, i10 0, i10 %trunc_ln9" [HLSEindoefening/hls_process_images.c:19]   --->   Operation 226 'select' 'sum_12' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %sum_12, i32 8, i32 9" [HLSEindoefening/hls_process_images.c:20]   --->   Operation 227 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 228 [1/1] (1.56ns)   --->   "%icmp_ln20 = icmp_ne  i2 %tmp_5, i2 0" [HLSEindoefening/hls_process_images.c:20]   --->   Operation 228 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i10 %sum_12" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 229 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 230 [1/1] (1.24ns)   --->   "%select_ln21 = select i1 %icmp_ln20, i8 255, i8 %trunc_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 230 'select' 'select_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i22 %add_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 231 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 232 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln21" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 232 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 233 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln21 = store i8 %select_ln21, i22 %output_addr" [HLSEindoefening/hls_process_images.c:21]   --->   Operation 233 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4194304> <RAM>
ST_66 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [HLSEindoefening/hls_process_images.c:8]   --->   Operation 234 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ img_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos_y             (alloca        ) [ 0111111111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0 (specinterface ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln4  (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
img_width_read    (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
img_height_read   (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
input_read        (read          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
sub               (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
sub2              (add           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
sext_ln7          (sext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
tmp               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln7_1        (sext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
store_ln13        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln7            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
y                 (load          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln7          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln7          (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln7            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln7_1        (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty             (mul           ) [ 0001100000000000000000000000000000000000000000000000000000000000000]
trunc_ln7         (trunc         ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
add_ln7           (add           ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
add_ln7_cast      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
cmp20             (icmp          ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
slt               (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
rev               (xor           ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
slt46             (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
rev47             (xor           ) [ 0001111111111111111111111111111111111111111111111111111111111111111]
ret_ln24          (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
empty_55          (sub           ) [ 0000100000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7  (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sext_ln7_2        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
p_cast7           (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln15_6        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln15          (add           ) [ 0000011111111111111111111111111111111111111111111111111111111111111]
add_ln15_1        (add           ) [ 0000011111111111111111111111111111111111111111111111111111111111111]
add_ln15_2        (add           ) [ 0000011111111111111111111111111111111111111111111111111111111111111]
br_ln8            (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
x                 (phi           ) [ 0000011111111111000000000000000000000000000000000000000000000000000]
zext_ln8          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln8          (icmp          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln8            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8         (trunc         ) [ 0000001111111111111111111111111111111111111111111111111111111111110]
specloopname_ln8  (specloopname  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
add_ln12          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14         (zext          ) [ 0000001111111111111111111111111111111111111111000000000000000000000]
icmp_ln14         (icmp          ) [ 0000001111111111111111111111111111111111111111000000000000000000000]
or_ln14           (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_3        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr ) [ 0000001111111110000000000000000000000000000000000000000000000000000]
store_ln13        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln7            (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_req           (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum               (read          ) [ 0011110000000001111111111111111111111111111111111111111111111111111]
br_ln16           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_1             (phi           ) [ 0000000000000001000000000000000000000000000000000000000000000000000]
zext_ln9          (zext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln12_1        (add           ) [ 0011110000000000111111111111111111111111111111111111111111111111111]
zext_ln14_1       (zext          ) [ 0000000000000000111111111111111111111111111111111111111100000000000]
zext_ln14_2       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln14_1       (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
xor_ln14          (xor           ) [ 0000000000000000111111111111111111111111111111111111111100000000000]
or_ln14_1         (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_4        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4       (getelementptr ) [ 0000000000000000111111111000000000000000000000000000000000000000000]
gmem_load_req     (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read  (read          ) [ 0011111111111111000000000111111111111111111111111111111111111111111]
zext_ln15         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_2             (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_3             (phi           ) [ 0000000000000000000000000100000000000000000000000000000000000000000]
sext_ln9          (sext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
or_ln14_2         (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_5        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5       (getelementptr ) [ 0000000000000000000000000011111111100000000000000000000000000000000]
gmem_load_1_req   (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5_read  (read          ) [ 0011111111111111111111111100000000011111111111111111111111111111111]
zext_ln15_1       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_4             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_5             (phi           ) [ 0000000000000000000000000011111111111111111111000000000000000000000]
or_ln14_3         (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_7        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6       (getelementptr ) [ 0000000000000000000000000000000000001111111110000000000000000000000]
gmem_load_2_req   (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6_read  (read          ) [ 0011111111111111111111111111111111110000000001111111111111111111111]
zext_ln15_2       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_6             (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_7             (phi           ) [ 0000000000000000000000000000000000000000000001000000000000000000000]
sext_ln9_1        (sext          ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
or_ln14_4         (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_8        (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_7       (getelementptr ) [ 0000000000000000000000000000000000000000000000111111111000000000000]
gmem_load_3_req   (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_7_read  (read          ) [ 0011111111111111111111111111111111111111111111000000000111111111111]
zext_ln15_3       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_8             (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln16           (br            ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_9             (phi           ) [ 0000000000000000000000000000000000000000000000111111111111111111111]
or_ln14_5         (or            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln14           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln15_10       (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_8       (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000011111111100]
gmem_load_4_req   (readreq       ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_8_read  (read          ) [ 0011111111111111111111111111111111111111111111111111111100000000011]
zext_ln15_4       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_10            (sub           ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
br_ln16           (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
add_ln21          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000001]
sum_11            (phi           ) [ 0000000000000000000000000000000000000000000000000000000000000000001]
trunc_ln9         (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_12            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
tmp_5             (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln20         (icmp          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21        (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
select_ln21       (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21         (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
output_addr       (getelementptr ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
store_ln21        (store         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
br_ln8            (br            ) [ 0011111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="pos_y_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pos_y/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="img_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="img_height_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_height_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_readreq_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="1"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="sum_req/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sum_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="9"/>
<pin id="108" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum/14 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="1"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/16 "/>
</bind>
</comp>

<comp id="117" class="1004" name="gmem_addr_4_read_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="9"/>
<pin id="120" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/24 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/26 "/>
</bind>
</comp>

<comp id="129" class="1004" name="gmem_addr_5_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="9"/>
<pin id="132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/34 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_readreq_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="1"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/36 "/>
</bind>
</comp>

<comp id="141" class="1004" name="gmem_addr_6_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="9"/>
<pin id="144" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/44 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_readreq_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="1"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/46 "/>
</bind>
</comp>

<comp id="153" class="1004" name="gmem_addr_7_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="9"/>
<pin id="156" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/54 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="1"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/56 "/>
</bind>
</comp>

<comp id="165" class="1004" name="gmem_addr_8_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="9"/>
<pin id="168" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/64 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="22" slack="0"/>
<pin id="174" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/66 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln21_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="22" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/66 "/>
</bind>
</comp>

<comp id="183" class="1005" name="x_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="1"/>
<pin id="185" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="31" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="sum_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="10"/>
<pin id="197" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="10"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="206" class="1005" name="sum_3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="208" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_3 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="sum_3_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="8" slack="10"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_3/25 "/>
</bind>
</comp>

<comp id="215" class="1005" name="sum_5_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="10"/>
<pin id="217" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="sum_5 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_5_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="9" slack="10"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_5/35 "/>
</bind>
</comp>

<comp id="225" class="1005" name="sum_7_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="227" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_7 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="sum_7_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="10" slack="10"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_7/45 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_9_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="10"/>
<pin id="237" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="sum_9 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="sum_9_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="10" slack="10"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_9/55 "/>
</bind>
</comp>

<comp id="245" class="1005" name="sum_11_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="247" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_11 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="sum_11_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="11" slack="11"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_11/66 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="31" slack="0"/>
<pin id="258" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln7_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="33" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sext_ln7_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="33" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln13_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="31" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="y_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="1"/>
<pin id="294" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln7_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="0"/>
<pin id="306" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln7_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="63" slack="0"/>
<pin id="311" dir="1" index="1" bw="22" slack="63"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln7_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln7_cast/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="cmp20_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="1"/>
<pin id="326" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp20/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="slt_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="rev_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="slt46_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt46/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="rev47_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="43"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev47/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="empty_55_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="63" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="2"/>
<pin id="353" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_55/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln7_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="63" slack="2"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_cast7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="63" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast7/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln15_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="63" slack="0"/>
<pin id="362" dir="0" index="1" bw="33" slack="3"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_6/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln15_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="3"/>
<pin id="368" dir="1" index="2" bw="64" slack="41"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln15_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="63" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="3"/>
<pin id="373" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln15_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="63" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="3"/>
<pin id="378" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln8_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="4"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln8_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="31" slack="0"/>
<pin id="391" dir="1" index="1" bw="22" slack="60"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln12_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln14_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln14_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="4"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="or_ln14_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="3"/>
<pin id="411" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln15_3_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="1"/>
<pin id="415" dir="0" index="1" bw="31" slack="0"/>
<pin id="416" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_3/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="gmem_addr_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln13_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="3"/>
<pin id="426" dir="0" index="1" bw="31" slack="4"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/15 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln12_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="31" slack="10"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/15 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln14_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln14_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln14_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="14"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/15 "/>
</bind>
</comp>

<comp id="451" class="1004" name="xor_ln14_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/15 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln14_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="13"/>
<pin id="460" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln15_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="11"/>
<pin id="464" dir="0" index="1" bw="31" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_4/15 "/>
</bind>
</comp>

<comp id="467" class="1004" name="gmem_addr_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/15 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln15_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/25 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sum_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="10"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_2/25 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/25 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln14_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="20"/>
<pin id="488" dir="0" index="1" bw="1" slack="23"/>
<pin id="489" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/25 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln15_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="21"/>
<pin id="492" dir="0" index="1" bw="31" slack="20"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_5/25 "/>
</bind>
</comp>

<comp id="494" class="1004" name="gmem_addr_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/25 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln15_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/35 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sum_4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="10"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/35 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln14_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="20"/>
<pin id="511" dir="0" index="1" bw="1" slack="33"/>
<pin id="512" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_3/35 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln15_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="31"/>
<pin id="515" dir="0" index="1" bw="31" slack="20"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_7/35 "/>
</bind>
</comp>

<comp id="517" class="1004" name="gmem_addr_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="64" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/35 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln15_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/45 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sum_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="10"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_6/45 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln9_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/45 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln14_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="40"/>
<pin id="539" dir="0" index="1" bw="1" slack="43"/>
<pin id="540" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_4/45 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln15_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="41"/>
<pin id="543" dir="0" index="1" bw="31" slack="40"/>
<pin id="544" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_8/45 "/>
</bind>
</comp>

<comp id="545" class="1004" name="gmem_addr_7_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/45 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln15_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/55 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sum_8_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="10"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_8/55 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln14_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="40"/>
<pin id="562" dir="0" index="1" bw="1" slack="53"/>
<pin id="563" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_5/55 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln15_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="51"/>
<pin id="566" dir="0" index="1" bw="31" slack="40"/>
<pin id="567" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_10/55 "/>
</bind>
</comp>

<comp id="568" class="1004" name="gmem_addr_8_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/55 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln15_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/65 "/>
</bind>
</comp>

<comp id="577" class="1004" name="sum_10_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="10"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_10/65 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln21_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="22" slack="60"/>
<pin id="585" dir="0" index="1" bw="22" slack="63"/>
<pin id="586" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/65 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln9_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="11" slack="0"/>
<pin id="589" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/66 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="11" slack="0"/>
<pin id="594" dir="0" index="2" bw="5" slack="0"/>
<pin id="595" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/66 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sum_12_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="10" slack="0"/>
<pin id="603" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_12/66 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="5" slack="0"/>
<pin id="612" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/66 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln20_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/66 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln21_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/66 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln21_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/66 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln21_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="22" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/66 "/>
</bind>
</comp>

<comp id="640" class="1005" name="pos_y_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="31" slack="0"/>
<pin id="642" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="pos_y "/>
</bind>
</comp>

<comp id="647" class="1005" name="img_width_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="4"/>
<pin id="649" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="img_width_read "/>
</bind>
</comp>

<comp id="653" class="1005" name="img_height_read_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="img_height_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="input_read_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="3"/>
<pin id="662" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="sub_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="672" class="1005" name="sub2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="4"/>
<pin id="674" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sub2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="sext_ln7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="63" slack="1"/>
<pin id="679" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln7 "/>
</bind>
</comp>

<comp id="683" class="1005" name="sext_ln7_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="3"/>
<pin id="685" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln7_1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="empty_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="63" slack="1"/>
<pin id="693" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="697" class="1005" name="trunc_ln7_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="22" slack="63"/>
<pin id="699" dir="1" index="1" bw="22" slack="63"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln7_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="31" slack="3"/>
<pin id="704" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="707" class="1005" name="cmp20_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="3"/>
<pin id="709" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp20 "/>
</bind>
</comp>

<comp id="713" class="1005" name="rev_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="23"/>
<pin id="715" dir="1" index="1" bw="1" slack="23"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="719" class="1005" name="rev47_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="43"/>
<pin id="721" dir="1" index="1" bw="1" slack="43"/>
</pin_list>
<bind>
<opset="rev47 "/>
</bind>
</comp>

<comp id="725" class="1005" name="empty_55_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="63" slack="1"/>
<pin id="727" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="empty_55 "/>
</bind>
</comp>

<comp id="730" class="1005" name="add_ln15_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="64" slack="41"/>
<pin id="732" dir="1" index="1" bw="64" slack="41"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln15_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="64" slack="21"/>
<pin id="738" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln15_2_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="trunc_ln8_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="22" slack="60"/>
<pin id="753" dir="1" index="1" bw="22" slack="60"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="756" class="1005" name="zext_ln14_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="64" slack="20"/>
<pin id="758" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="762" class="1005" name="icmp_ln14_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="20"/>
<pin id="764" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="768" class="1005" name="or_ln14_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="10"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="772" class="1005" name="gmem_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="sum_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="10"/>
<pin id="785" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln12_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="31" slack="1"/>
<pin id="791" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="zext_ln14_1_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="20"/>
<pin id="796" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln14_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="xor_ln14_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="20"/>
<pin id="802" dir="1" index="1" bw="1" slack="20"/>
</pin_list>
<bind>
<opset="xor_ln14 "/>
</bind>
</comp>

<comp id="806" class="1005" name="or_ln14_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="10"/>
<pin id="808" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="gmem_addr_4_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="816" class="1005" name="gmem_addr_4_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="sext_ln9_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="10"/>
<pin id="823" dir="1" index="1" bw="10" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln9 "/>
</bind>
</comp>

<comp id="827" class="1005" name="or_ln14_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="10"/>
<pin id="829" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14_2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="gmem_addr_5_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="1"/>
<pin id="833" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="837" class="1005" name="gmem_addr_5_read_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="1"/>
<pin id="839" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="or_ln14_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="10"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14_3 "/>
</bind>
</comp>

<comp id="846" class="1005" name="gmem_addr_6_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="852" class="1005" name="gmem_addr_6_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="1"/>
<pin id="854" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="sext_ln9_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="11" slack="10"/>
<pin id="859" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln9_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="or_ln14_4_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="10"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14_4 "/>
</bind>
</comp>

<comp id="867" class="1005" name="gmem_addr_7_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="1"/>
<pin id="869" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="873" class="1005" name="gmem_addr_7_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="1"/>
<pin id="875" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="or_ln14_5_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="10"/>
<pin id="880" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="gmem_addr_8_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="1"/>
<pin id="884" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="888" class="1005" name="gmem_addr_8_read_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="1"/>
<pin id="890" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="893" class="1005" name="sum_10_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="11" slack="1"/>
<pin id="895" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_10 "/>
</bind>
</comp>

<comp id="898" class="1005" name="add_ln21_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="22" slack="1"/>
<pin id="900" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="52" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="54" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="74" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="224"><net_src comp="218" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="234"><net_src comp="215" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="244"><net_src comp="238" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="254"><net_src comp="235" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="263"><net_src comp="86" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="80" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="80" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="80" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="292" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="312"><net_src comp="255" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="292" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="38" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="295" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="295" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="319" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="357" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="187" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="187" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="187" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="48" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="380" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="399" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="431"><net_src comp="199" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="183" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="38" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="432" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="438" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="0" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="481"><net_src comp="476" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="485"><net_src comp="209" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="498"><net_src comp="0" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="508"><net_src comp="503" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="521"><net_src comp="0" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="215" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="536"><net_src comp="228" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="549"><net_src comp="0" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="559"><net_src comp="554" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="572"><net_src comp="0" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="581"><net_src comp="235" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="590"><net_src comp="248" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="58" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="248" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="62" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="587" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="613"><net_src comp="64" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="599" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="66" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="621"><net_src comp="607" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="70" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="599" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="617" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="72" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="623" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="627" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="639"><net_src comp="636" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="643"><net_src comp="76" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="650"><net_src comp="80" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="656"><net_src comp="86" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="663"><net_src comp="92" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="670"><net_src comp="259" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="675"><net_src comp="265" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="680"><net_src comp="271" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="686"><net_src comp="283" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="694"><net_src comp="255" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="700"><net_src comp="309" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="705"><net_src comp="313" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="710"><net_src comp="323" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="716"><net_src comp="333" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="722"><net_src comp="344" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="728"><net_src comp="350" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="733"><net_src comp="365" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="739"><net_src comp="370" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="745"><net_src comp="375" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="754"><net_src comp="389" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="759"><net_src comp="399" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="765"><net_src comp="403" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="771"><net_src comp="408" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="418" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="781"><net_src comp="105" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="786"><net_src comp="428" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="792"><net_src comp="432" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="797"><net_src comp="438" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="803"><net_src comp="451" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="809"><net_src comp="457" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="813"><net_src comp="467" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="819"><net_src comp="117" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="824"><net_src comp="482" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="830"><net_src comp="486" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="494" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="840"><net_src comp="129" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="845"><net_src comp="509" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="517" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="855"><net_src comp="141" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="860"><net_src comp="533" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="866"><net_src comp="537" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="545" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="876"><net_src comp="153" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="881"><net_src comp="560" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="568" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="891"><net_src comp="165" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="896"><net_src comp="577" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="901"><net_src comp="583" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="636" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {66 }
 - Input state : 
	Port: convolution.1.1 : gmem | {6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 24 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 46 47 48 49 50 51 52 53 54 56 57 58 59 60 61 62 63 64 }
	Port: convolution.1.1 : input_r | {1 }
	Port: convolution.1.1 : img_height | {1 }
	Port: convolution.1.1 : img_width | {1 }
  - Chain level:
	State 1
		sext_ln7_1 : 1
		store_ln13 : 1
	State 2
		zext_ln7 : 1
		icmp_ln7 : 2
		br_ln7 : 3
		zext_ln7_1 : 1
		empty : 2
		trunc_ln7 : 3
		add_ln7 : 1
		add_ln7_cast : 2
		cmp20 : 2
		slt : 2
		rev : 3
		slt46 : 3
		rev47 : 4
	State 3
	State 4
		add_ln15_6 : 1
		add_ln15 : 2
		add_ln15_1 : 1
		add_ln15_2 : 1
	State 5
		zext_ln8 : 1
		icmp_ln8 : 2
		br_ln8 : 3
		trunc_ln8 : 1
		add_ln12 : 1
		zext_ln14 : 2
		icmp_ln14 : 2
		or_ln14 : 3
		br_ln14 : 3
		add_ln15_3 : 3
		gmem_addr : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		sum_1 : 1
		zext_ln9 : 2
		zext_ln14_1 : 1
		zext_ln14_2 : 1
		icmp_ln14_1 : 2
		xor_ln14 : 3
		or_ln14_1 : 3
		br_ln14 : 3
		add_ln15_4 : 2
		gmem_addr_4 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		sum_2 : 1
		sum_3 : 2
		sext_ln9 : 3
		gmem_addr_5 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		sum_4 : 1
		sum_5 : 2
		gmem_addr_6 : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		sum_6 : 1
		sum_7 : 2
		sext_ln9_1 : 3
		gmem_addr_7 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		sum_8 : 1
		sum_9 : 2
		gmem_addr_8 : 1
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		sum_10 : 1
	State 66
		trunc_ln9 : 1
		tmp_4 : 1
		sum_12 : 2
		tmp_5 : 3
		icmp_ln20 : 4
		trunc_ln21 : 3
		select_ln21 : 5
		output_addr : 1
		store_ln21 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          sub_fu_259          |    0    |    0    |    39   |
|          |          sub2_fu_265         |    0    |    0    |    39   |
|          |        add_ln7_fu_313        |    0    |    0    |    38   |
|          |       add_ln15_6_fu_360      |    0    |    0    |    63   |
|          |        add_ln15_fu_365       |    0    |    0    |    64   |
|          |       add_ln15_1_fu_370      |    0    |    0    |    71   |
|          |       add_ln15_2_fu_375      |    0    |    0    |    71   |
|          |        add_ln12_fu_393       |    0    |    0    |    38   |
|    add   |       add_ln15_3_fu_413      |    0    |    0    |    71   |
|          |       add_ln12_1_fu_432      |    0    |    0    |    38   |
|          |       add_ln15_4_fu_462      |    0    |    0    |    71   |
|          |       add_ln15_5_fu_490      |    0    |    0    |    71   |
|          |         sum_4_fu_503         |    0    |    0    |    14   |
|          |       add_ln15_7_fu_513      |    0    |    0    |    71   |
|          |       add_ln15_8_fu_541      |    0    |    0    |    71   |
|          |         sum_8_fu_554         |    0    |    0    |    13   |
|          |      add_ln15_10_fu_564      |    0    |    0    |    71   |
|          |        add_ln21_fu_583       |    0    |    0    |    29   |
|----------|------------------------------|---------|---------|---------|
|          |        icmp_ln7_fu_299       |    0    |    0    |    39   |
|          |         cmp20_fu_323         |    0    |    0    |    39   |
|          |          slt_fu_328          |    0    |    0    |    39   |
|   icmp   |         slt46_fu_339         |    0    |    0    |    39   |
|          |        icmp_ln8_fu_384       |    0    |    0    |    39   |
|          |       icmp_ln14_fu_403       |    0    |    0    |    39   |
|          |      icmp_ln14_1_fu_446      |    0    |    0    |    39   |
|          |       icmp_ln20_fu_617       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |        empty_55_fu_350       |    0    |    0    |    70   |
|    sub   |         sum_2_fu_476         |    0    |    0    |    15   |
|          |         sum_6_fu_526         |    0    |    0    |    13   |
|          |         sum_10_fu_577        |    0    |    0    |    12   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         empty_fu_255         |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|  select  |         sum_12_fu_599        |    0    |    0    |    10   |
|          |      select_ln21_fu_627      |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln14_fu_408        |    0    |    0    |    2    |
|          |       or_ln14_1_fu_457       |    0    |    0    |    2    |
|    or    |       or_ln14_2_fu_486       |    0    |    0    |    2    |
|          |       or_ln14_3_fu_509       |    0    |    0    |    2    |
|          |       or_ln14_4_fu_537       |    0    |    0    |    2    |
|          |       or_ln14_5_fu_560       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          rev_fu_333          |    0    |    0    |    2    |
|    xor   |         rev47_fu_344         |    0    |    0    |    2    |
|          |        xor_ln14_fu_451       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |   img_width_read_read_fu_80  |    0    |    0    |    0    |
|          |  img_height_read_read_fu_86  |    0    |    0    |    0    |
|          |     input_read_read_fu_92    |    0    |    0    |    0    |
|          |        sum_read_fu_105       |    0    |    0    |    0    |
|   read   | gmem_addr_4_read_read_fu_117 |    0    |    0    |    0    |
|          | gmem_addr_5_read_read_fu_129 |    0    |    0    |    0    |
|          | gmem_addr_6_read_read_fu_141 |    0    |    0    |    0    |
|          | gmem_addr_7_read_read_fu_153 |    0    |    0    |    0    |
|          | gmem_addr_8_read_read_fu_165 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_98      |    0    |    0    |    0    |
|          |      grp_readreq_fu_110      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_122      |    0    |    0    |    0    |
|          |      grp_readreq_fu_134      |    0    |    0    |    0    |
|          |      grp_readreq_fu_146      |    0    |    0    |    0    |
|          |      grp_readreq_fu_158      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        sext_ln7_fu_271       |    0    |    0    |    0    |
|          |       sext_ln7_1_fu_283      |    0    |    0    |    0    |
|   sext   |       sext_ln7_2_fu_354      |    0    |    0    |    0    |
|          |        p_cast7_fu_357        |    0    |    0    |    0    |
|          |        sext_ln9_fu_482       |    0    |    0    |    0    |
|          |       sext_ln9_1_fu_533      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_fu_275          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        zext_ln7_fu_295       |    0    |    0    |    0    |
|          |       zext_ln7_1_fu_304      |    0    |    0    |    0    |
|          |      add_ln7_cast_fu_319     |    0    |    0    |    0    |
|          |        zext_ln8_fu_380       |    0    |    0    |    0    |
|          |       zext_ln14_fu_399       |    0    |    0    |    0    |
|          |        zext_ln9_fu_428       |    0    |    0    |    0    |
|   zext   |      zext_ln14_1_fu_438      |    0    |    0    |    0    |
|          |      zext_ln14_2_fu_442      |    0    |    0    |    0    |
|          |       zext_ln15_fu_473       |    0    |    0    |    0    |
|          |      zext_ln15_1_fu_500      |    0    |    0    |    0    |
|          |      zext_ln15_2_fu_523      |    0    |    0    |    0    |
|          |      zext_ln15_3_fu_551      |    0    |    0    |    0    |
|          |      zext_ln15_4_fu_574      |    0    |    0    |    0    |
|          |       zext_ln21_fu_636       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln7_fu_309       |    0    |    0    |    0    |
|   trunc  |       trunc_ln8_fu_389       |    0    |    0    |    0    |
|          |       trunc_ln9_fu_587       |    0    |    0    |    0    |
|          |       trunc_ln21_fu_623      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_4_fu_591         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_5_fu_607         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   1392  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln12_1_reg_789   |   31   |
|   add_ln15_1_reg_736   |   64   |
|   add_ln15_2_reg_742   |   64   |
|    add_ln15_reg_730    |   64   |
|    add_ln21_reg_898    |   22   |
|     add_ln7_reg_702    |   31   |
|      cmp20_reg_707     |    1   |
|    empty_55_reg_725    |   63   |
|      empty_reg_691     |   63   |
|gmem_addr_4_read_reg_816|    8   |
|   gmem_addr_4_reg_810  |    8   |
|gmem_addr_5_read_reg_837|    8   |
|   gmem_addr_5_reg_831  |    8   |
|gmem_addr_6_read_reg_852|    8   |
|   gmem_addr_6_reg_846  |    8   |
|gmem_addr_7_read_reg_873|    8   |
|   gmem_addr_7_reg_867  |    8   |
|gmem_addr_8_read_reg_888|    8   |
|   gmem_addr_8_reg_882  |    8   |
|    gmem_addr_reg_772   |    8   |
|    icmp_ln14_reg_762   |    1   |
| img_height_read_reg_653|   32   |
| img_width_read_reg_647 |   32   |
|   input_read_reg_660   |   64   |
|    or_ln14_1_reg_806   |    1   |
|    or_ln14_2_reg_827   |    1   |
|    or_ln14_3_reg_842   |    1   |
|    or_ln14_4_reg_863   |    1   |
|    or_ln14_5_reg_878   |    1   |
|     or_ln14_reg_768    |    1   |
|      pos_y_reg_640     |   31   |
|      rev47_reg_719     |    1   |
|       rev_reg_713      |    1   |
|   sext_ln7_1_reg_683   |   64   |
|    sext_ln7_reg_677    |   63   |
|   sext_ln9_1_reg_857   |   11   |
|    sext_ln9_reg_821    |   10   |
|      sub2_reg_672      |   32   |
|       sub_reg_667      |   32   |
|     sum_10_reg_893     |   11   |
|     sum_11_reg_245     |   11   |
|      sum_1_reg_195     |    8   |
|      sum_3_reg_206     |    9   |
|      sum_5_reg_215     |   10   |
|      sum_7_reg_225     |   10   |
|      sum_9_reg_235     |   11   |
|       sum_reg_778      |    8   |
|    trunc_ln7_reg_697   |   22   |
|    trunc_ln8_reg_751   |   22   |
|        x_reg_183       |   31   |
|    xor_ln14_reg_800    |    1   |
|   zext_ln14_1_reg_794  |   64   |
|    zext_ln14_reg_756   |   64   |
|    zext_ln9_reg_783    |    9   |
+------------------------+--------+
|          Total         |  1162  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------|------|------|------|--------||---------||---------||---------|
| x_reg_183 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|-----------|------|------|------|--------||---------||---------||---------|
|   Total   |      |      |      |   62   ||  1.588  ||    0    ||    9    |
|-----------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |  1392  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |  1162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |  1162  |  1401  |
+-----------+--------+--------+--------+--------+
