<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAPSENSE™ Middleware Library 6.10.0: cy_stc_capsense_common_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAPSENSE™ Middleware Library 6.10.0</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__capsense__common__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_capsense_common_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__capsense__data__structure.html">Data Structure</a> &raquo; <a class="el" href="group__group__capsense__structures.html">Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Common configuration structure. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a53051c09692058cebfe2d5a4faa935c8"><td class="memItemLeft" align="right" valign="top"><a id="a53051c09692058cebfe2d5a4faa935c8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a53051c09692058cebfe2d5a4faa935c8">cpuClkHz</a></td></tr>
<tr class="memdesc:a53051c09692058cebfe2d5a4faa935c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock in Hz. <br /></td></tr>
<tr class="separator:a53051c09692058cebfe2d5a4faa935c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a885d6f703d5687e6585b929f61265f9c"><td class="memItemLeft" align="right" valign="top"><a id="a885d6f703d5687e6585b929f61265f9c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a885d6f703d5687e6585b929f61265f9c">periClkHz</a></td></tr>
<tr class="memdesc:a885d6f703d5687e6585b929f61265f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock in Hz. <br /></td></tr>
<tr class="separator:a885d6f703d5687e6585b929f61265f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f74f43222dc438d39bfffa7f865a3e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcy__stc__capsense__idac__gain__table__t.html">cy_stc_capsense_idac_gain_table_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9f74f43222dc438d39bfffa7f865a3e0">idacGainTable</a> [<a class="el" href="group__group__capsense__macros__miscellaneous.html#ga727a7887d370317742b9a01d2fc428d5">CY_CAPSENSE_IDAC_GAIN_TABLE_SIZE</a>]</td></tr>
<tr class="memdesc:a9f74f43222dc438d39bfffa7f865a3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Table with the supported IDAC gains and corresponding register values.  <a href="#a9f74f43222dc438d39bfffa7f865a3e0">More...</a><br /></td></tr>
<tr class="separator:a9f74f43222dc438d39bfffa7f865a3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314b8ab78e6a189daeb4d150d3f51512"><td class="memItemLeft" align="right" valign="top">CSD_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a314b8ab78e6a189daeb4d150d3f51512">ptrCsdBase</a></td></tr>
<tr class="memdesc:a314b8ab78e6a189daeb4d150d3f51512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the CSD HW block register.  <a href="#a314b8ab78e6a189daeb4d150d3f51512">More...</a><br /></td></tr>
<tr class="separator:a314b8ab78e6a189daeb4d150d3f51512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633cc2ca6a5528f5a82074e889287b1c"><td class="memItemLeft" align="right" valign="top">cy_stc_csd_context_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a633cc2ca6a5528f5a82074e889287b1c">ptrCsdContext</a></td></tr>
<tr class="memdesc:a633cc2ca6a5528f5a82074e889287b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the CSD driver context.  <a href="#a633cc2ca6a5528f5a82074e889287b1c">More...</a><br /></td></tr>
<tr class="separator:a633cc2ca6a5528f5a82074e889287b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76476aba113baea0f471f559a36a99c"><td class="memItemLeft" align="right" valign="top">GPIO_PRT_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab76476aba113baea0f471f559a36a99c">portCmod</a></td></tr>
<tr class="memdesc:ab76476aba113baea0f471f559a36a99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the base port register of the Cmod pin.  <a href="#ab76476aba113baea0f471f559a36a99c">More...</a><br /></td></tr>
<tr class="separator:ab76476aba113baea0f471f559a36a99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b3fc9607ea9d6a5902e69f6fa555eb"><td class="memItemLeft" align="right" valign="top">GPIO_PRT_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab8b3fc9607ea9d6a5902e69f6fa555eb">portCsh</a></td></tr>
<tr class="memdesc:ab8b3fc9607ea9d6a5902e69f6fa555eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the base port register of the Csh pin.  <a href="#ab8b3fc9607ea9d6a5902e69f6fa555eb">More...</a><br /></td></tr>
<tr class="separator:ab8b3fc9607ea9d6a5902e69f6fa555eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325bae184f92fdb4eface75f45491a0a"><td class="memItemLeft" align="right" valign="top">GPIO_PRT_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a325bae184f92fdb4eface75f45491a0a">portCintA</a></td></tr>
<tr class="memdesc:a325bae184f92fdb4eface75f45491a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the base port register of the CintA pin.  <a href="#a325bae184f92fdb4eface75f45491a0a">More...</a><br /></td></tr>
<tr class="separator:a325bae184f92fdb4eface75f45491a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e8c568ea38fc8fde93b2dadc5e83f9"><td class="memItemLeft" align="right" valign="top">GPIO_PRT_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae8e8c568ea38fc8fde93b2dadc5e83f9">portCintB</a></td></tr>
<tr class="memdesc:ae8e8c568ea38fc8fde93b2dadc5e83f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the base port register of the CintB pin.  <a href="#ae8e8c568ea38fc8fde93b2dadc5e83f9">More...</a><br /></td></tr>
<tr class="separator:ae8e8c568ea38fc8fde93b2dadc5e83f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e20529dc411eb8b1ef0cd691c1bf88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structcy__stc__capsense__channel__config__t.html">cy_stc_capsense_channel_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a57e20529dc411eb8b1ef0cd691c1bf88">ptrChConfig</a></td></tr>
<tr class="memdesc:a57e20529dc411eb8b1ef0cd691c1bf88"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pointer to the CAPSENSE&trade; enabled channel (HW block) configuration.  <a href="#a57e20529dc411eb8b1ef0cd691c1bf88">More...</a><br /></td></tr>
<tr class="separator:a57e20529dc411eb8b1ef0cd691c1bf88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1c6dd599cbc74658de7bdb4cf8290a"><td class="memItemLeft" align="right" valign="top">DMAC_Type *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aee1c6dd599cbc74658de7bdb4cf8290a">ptrDmacBase</a></td></tr>
<tr class="memdesc:aee1c6dd599cbc74658de7bdb4cf8290a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the DMAC HW block base register.  <a href="#aee1c6dd599cbc74658de7bdb4cf8290a">More...</a><br /></td></tr>
<tr class="separator:aee1c6dd599cbc74658de7bdb4cf8290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd4173a0488a4eb0c663e4dfd4d288c"><td class="memItemLeft" align="right" valign="top">const uint32_t *const  *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a5bd4173a0488a4eb0c663e4dfd4d288c">ptrDmaWrChSnsCfgAddr</a></td></tr>
<tr class="memdesc:a5bd4173a0488a4eb0c663e4dfd4d288c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Write channel.  <a href="#a5bd4173a0488a4eb0c663e4dfd4d288c">More...</a><br /></td></tr>
<tr class="separator:a5bd4173a0488a4eb0c663e4dfd4d288c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b0f48c3101f30ea3981e496cf3bf20"><td class="memItemLeft" align="right" valign="top">const uint16_t *const  *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a24b0f48c3101f30ea3981e496cf3bf20">ptrDmaRdChSnsCfgAddr</a></td></tr>
<tr class="memdesc:a24b0f48c3101f30ea3981e496cf3bf20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Read channel.  <a href="#a24b0f48c3101f30ea3981e496cf3bf20">More...</a><br /></td></tr>
<tr class="separator:a24b0f48c3101f30ea3981e496cf3bf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac531c77dc1c16a1449186b099385a115"><td class="memItemLeft" align="right" valign="top">const uint32_t **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ac531c77dc1c16a1449186b099385a115">ptrDmaWrChSnsCfgAddrLocal</a></td></tr>
<tr class="memdesc:ac531c77dc1c16a1449186b099385a115"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Write channel.  <a href="#ac531c77dc1c16a1449186b099385a115">More...</a><br /></td></tr>
<tr class="separator:ac531c77dc1c16a1449186b099385a115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a514b1bcf4cd0f2e14d1985670ab7d"><td class="memItemLeft" align="right" valign="top">const uint16_t **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a78a514b1bcf4cd0f2e14d1985670ab7d">ptrDmaRdChSnsCfgAddrLocal</a></td></tr>
<tr class="memdesc:a78a514b1bcf4cd0f2e14d1985670ab7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Read channel.  <a href="#a78a514b1bcf4cd0f2e14d1985670ab7d">More...</a><br /></td></tr>
<tr class="separator:a78a514b1bcf4cd0f2e14d1985670ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e06b99029468a6339e9e595b4961c4"><td class="memItemLeft" align="right" valign="top">uint16_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a95e06b99029468a6339e9e595b4961c4">ptrEmptyRawCount</a></td></tr>
<tr class="memdesc:a95e06b99029468a6339e9e595b4961c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the empty storage for raw count in case widget is disabled.  <a href="#a95e06b99029468a6339e9e595b4961c4">More...</a><br /></td></tr>
<tr class="separator:a95e06b99029468a6339e9e595b4961c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b66d5becece2209af864547ac16c65"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#af1b66d5becece2209af864547ac16c65">numPin</a></td></tr>
<tr class="memdesc:af1b66d5becece2209af864547ac16c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of IOs.  <a href="#af1b66d5becece2209af864547ac16c65">More...</a><br /></td></tr>
<tr class="separator:af1b66d5becece2209af864547ac16c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d3bc1dab9651fed220ebdfead85453"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a21d3bc1dab9651fed220ebdfead85453">numSns</a></td></tr>
<tr class="memdesc:a21d3bc1dab9651fed220ebdfead85453"><td class="mdescLeft">&#160;</td><td class="mdescRight">The total number of sensors.  <a href="#a21d3bc1dab9651fed220ebdfead85453">More...</a><br /></td></tr>
<tr class="separator:a21d3bc1dab9651fed220ebdfead85453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af700535efc4ea5d745cad94153d1d9a6"><td class="memItemLeft" align="right" valign="top"><a id="af700535efc4ea5d745cad94153d1d9a6"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#af700535efc4ea5d745cad94153d1d9a6">proxTouchCoeff</a></td></tr>
<tr class="memdesc:af700535efc4ea5d745cad94153d1d9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Proximity touch coefficient in percentage used in smart sensing algorithm. <br /></td></tr>
<tr class="separator:af700535efc4ea5d745cad94153d1d9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3023ed9a75800748f3af86571b42a5b0"><td class="memItemLeft" align="right" valign="top"><a id="a3023ed9a75800748f3af86571b42a5b0"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a3023ed9a75800748f3af86571b42a5b0">csdRConst</a></td></tr>
<tr class="memdesc:a3023ed9a75800748f3af86571b42a5b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor resistance in series used by smart sensing algorithm. <br /></td></tr>
<tr class="separator:a3023ed9a75800748f3af86571b42a5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04857de80018693091a81dce3b19bd66"><td class="memItemLeft" align="right" valign="top"><a id="a04857de80018693091a81dce3b19bd66"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a04857de80018693091a81dce3b19bd66">vdda</a></td></tr>
<tr class="memdesc:a04857de80018693091a81dce3b19bd66"><td class="mdescLeft">&#160;</td><td class="mdescRight">VDDA in mV. <br /></td></tr>
<tr class="separator:a04857de80018693091a81dce3b19bd66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab982977927531f92c5ac748fa316c06f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab982977927531f92c5ac748fa316c06f">csdVref</a></td></tr>
<tr class="memdesc:ab982977927531f92c5ac748fa316c06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vref for CSD method.  <a href="#ab982977927531f92c5ac748fa316c06f">More...</a><br /></td></tr>
<tr class="separator:ab982977927531f92c5ac748fa316c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0d703959ecf591d93fead29797ef0b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a2f0d703959ecf591d93fead29797ef0b">numEpiCycles</a></td></tr>
<tr class="memdesc:a2f0d703959ecf591d93fead29797ef0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of clk_mod cycles to be run during EPILOGUE.  <a href="#a2f0d703959ecf591d93fead29797ef0b">More...</a><br /></td></tr>
<tr class="separator:a2f0d703959ecf591d93fead29797ef0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca02d6ad7d90825996c9c07a1c7e5656"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aca02d6ad7d90825996c9c07a1c7e5656">numCoarseInitChargeCycles</a></td></tr>
<tr class="memdesc:aca02d6ad7d90825996c9c07a1c7e5656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure duration of Cmod initialization, phase 1.  <a href="#aca02d6ad7d90825996c9c07a1c7e5656">More...</a><br /></td></tr>
<tr class="separator:aca02d6ad7d90825996c9c07a1c7e5656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b13d1df8ccf3ee3cda514b76a1e2c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a3b5b13d1df8ccf3ee3cda514b76a1e2c">numCoarseInitSettleCycles</a></td></tr>
<tr class="memdesc:a3b5b13d1df8ccf3ee3cda514b76a1e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure duration of Cmod initialization, phase 2.  <a href="#a3b5b13d1df8ccf3ee3cda514b76a1e2c">More...</a><br /></td></tr>
<tr class="separator:a3b5b13d1df8ccf3ee3cda514b76a1e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6966abfdbf32eee5caa1ab8f69dc04"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9f6966abfdbf32eee5caa1ab8f69dc04">numSlots</a></td></tr>
<tr class="memdesc:a9f6966abfdbf32eee5caa1ab8f69dc04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of slots.  <a href="#a9f6966abfdbf32eee5caa1ab8f69dc04">More...</a><br /></td></tr>
<tr class="separator:a9f6966abfdbf32eee5caa1ab8f69dc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c66e5e789c1289aba91c287a1e62e36"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9c66e5e789c1289aba91c287a1e62e36">numProWaitKrefDelayPrs</a></td></tr>
<tr class="memdesc:a9c66e5e789c1289aba91c287a1e62e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 ProDummy Wait Cycles if PRS is enabled.  <a href="#a9c66e5e789c1289aba91c287a1e62e36">More...</a><br /></td></tr>
<tr class="separator:a9c66e5e789c1289aba91c287a1e62e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a6e1ee6c1b95b92f69b56471e90198"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a25a6e1ee6c1b95b92f69b56471e90198">numProWaitKrefDelay</a></td></tr>
<tr class="memdesc:a25a6e1ee6c1b95b92f69b56471e90198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 ProDummy Wait Cycles if PRS is disabled.  <a href="#a25a6e1ee6c1b95b92f69b56471e90198">More...</a><br /></td></tr>
<tr class="separator:a25a6e1ee6c1b95b92f69b56471e90198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58ffcf4a7ca63e1ffad0b1333ab88dc"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aa58ffcf4a7ca63e1ffad0b1333ab88dc">numEpiKrefDelayPrs</a></td></tr>
<tr class="memdesc:aa58ffcf4a7ca63e1ffad0b1333ab88dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 cycles to be run during EPILOGUE if PRS is enabled.  <a href="#aa58ffcf4a7ca63e1ffad0b1333ab88dc">More...</a><br /></td></tr>
<tr class="separator:aa58ffcf4a7ca63e1ffad0b1333ab88dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b1f3c3189864d5677433b4ba6eb8a8"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae0b1f3c3189864d5677433b4ba6eb8a8">numEpiKrefDelay</a></td></tr>
<tr class="memdesc:ae0b1f3c3189864d5677433b4ba6eb8a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Kref/4 cycles to be run during EPILOGUE if PRS is disabled.  <a href="#ae0b1f3c3189864d5677433b4ba6eb8a8">More...</a><br /></td></tr>
<tr class="separator:ae0b1f3c3189864d5677433b4ba6eb8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2745560f410d1a0dc70797aeec3fab"><td class="memItemLeft" align="right" valign="top"><a id="a4b2745560f410d1a0dc70797aeec3fab"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a4b2745560f410d1a0dc70797aeec3fab">numWd</a></td></tr>
<tr class="memdesc:a4b2745560f410d1a0dc70797aeec3fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of widgets. <br /></td></tr>
<tr class="separator:a4b2745560f410d1a0dc70797aeec3fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1171e77b08743ec9cb1a0751f3a8a24"><td class="memItemLeft" align="right" valign="top"><a id="ab1171e77b08743ec9cb1a0751f3a8a24"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab1171e77b08743ec9cb1a0751f3a8a24">periDividerType</a></td></tr>
<tr class="memdesc:ab1171e77b08743ec9cb1a0751f3a8a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock type (8- or 16-bit type) <br /></td></tr>
<tr class="separator:ab1171e77b08743ec9cb1a0751f3a8a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c7933702ebe6de8d7a51ead347f8dc"><td class="memItemLeft" align="right" valign="top"><a id="af4c7933702ebe6de8d7a51ead347f8dc"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#af4c7933702ebe6de8d7a51ead347f8dc">periDividerIndex</a></td></tr>
<tr class="memdesc:af4c7933702ebe6de8d7a51ead347f8dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral divider index. <br /></td></tr>
<tr class="separator:af4c7933702ebe6de8d7a51ead347f8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625ca1e473af912530d0da3225e0ca40"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a625ca1e473af912530d0da3225e0ca40">analogWakeupDelay</a></td></tr>
<tr class="memdesc:a625ca1e473af912530d0da3225e0ca40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time needed to establish correct operation of CAPSENSE&trade; HW block block after power up or System Deep Sleep.  <a href="#a625ca1e473af912530d0da3225e0ca40">More...</a><br /></td></tr>
<tr class="separator:a625ca1e473af912530d0da3225e0ca40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16001bf367c6118143ff1ec3511646fb"><td class="memItemLeft" align="right" valign="top"><a id="a16001bf367c6118143ff1ec3511646fb"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a16001bf367c6118143ff1ec3511646fb">swSensorAutoResetEn</a></td></tr>
<tr class="memdesc:a16001bf367c6118143ff1ec3511646fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor auto reset enabled. <br /></td></tr>
<tr class="separator:a16001bf367c6118143ff1ec3511646fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe52b6e2f195fc5f638808538c0c0df5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#abe52b6e2f195fc5f638808538c0c0df5">csdInactiveSnsConnection</a></td></tr>
<tr class="memdesc:abe52b6e2f195fc5f638808538c0c0df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inactive sensor connection for CSD scan:  <a href="#abe52b6e2f195fc5f638808538c0c0df5">More...</a><br /></td></tr>
<tr class="separator:abe52b6e2f195fc5f638808538c0c0df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12b62511a5127255fe4c24775f5eaca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab12b62511a5127255fe4c24775f5eaca">csxInactiveSnsConnection</a></td></tr>
<tr class="memdesc:ab12b62511a5127255fe4c24775f5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inactive sensor connection for CSX scan:  <a href="#ab12b62511a5127255fe4c24775f5eaca">More...</a><br /></td></tr>
<tr class="separator:ab12b62511a5127255fe4c24775f5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11d43954cd2a5bd2d2be0dc3ef349c6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae11d43954cd2a5bd2d2be0dc3ef349c6">isxInactiveSnsConnection</a></td></tr>
<tr class="memdesc:ae11d43954cd2a5bd2d2be0dc3ef349c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inactive sensor connection for ISX scan:  <a href="#ae11d43954cd2a5bd2d2be0dc3ef349c6">More...</a><br /></td></tr>
<tr class="separator:ae11d43954cd2a5bd2d2be0dc3ef349c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add23287dd34a8fdbf49d4e4bfaf9600a"><td class="memItemLeft" align="right" valign="top"><a id="add23287dd34a8fdbf49d4e4bfaf9600a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#add23287dd34a8fdbf49d4e4bfaf9600a">csdShieldNumPin</a></td></tr>
<tr class="memdesc:add23287dd34a8fdbf49d4e4bfaf9600a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of shield IOs. <br /></td></tr>
<tr class="separator:add23287dd34a8fdbf49d4e4bfaf9600a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5656822ae92239213960e8c8e8e5d8e"><td class="memItemLeft" align="right" valign="top"><a id="aa5656822ae92239213960e8c8e8e5d8e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aa5656822ae92239213960e8c8e8e5d8e">csxRawTarget</a></td></tr>
<tr class="memdesc:aa5656822ae92239213960e8c8e8e5d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw count target in percentage for CSX calibration. <br /></td></tr>
<tr class="separator:aa5656822ae92239213960e8c8e8e5d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be983572fd16014ccef16c90b3521e7"><td class="memItemLeft" align="right" valign="top"><a id="a0be983572fd16014ccef16c90b3521e7"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a0be983572fd16014ccef16c90b3521e7">csxCalibrationError</a></td></tr>
<tr class="memdesc:a0be983572fd16014ccef16c90b3521e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptable calibration error. <br /></td></tr>
<tr class="separator:a0be983572fd16014ccef16c90b3521e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab21e95353a8fa1abae498d2a110db030"><td class="memItemLeft" align="right" valign="top"><a id="ab21e95353a8fa1abae498d2a110db030"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab21e95353a8fa1abae498d2a110db030">csdRawTarget</a></td></tr>
<tr class="memdesc:ab21e95353a8fa1abae498d2a110db030"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw count target in percentage for CSD calibration. <br /></td></tr>
<tr class="separator:ab21e95353a8fa1abae498d2a110db030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83913223b272b76642a87af8b4e78153"><td class="memItemLeft" align="right" valign="top"><a id="a83913223b272b76642a87af8b4e78153"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a83913223b272b76642a87af8b4e78153">csdCalibrationError</a></td></tr>
<tr class="memdesc:a83913223b272b76642a87af8b4e78153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptable calibration error. <br /></td></tr>
<tr class="separator:a83913223b272b76642a87af8b4e78153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c80e26b5fe28518248152c5c9c6681a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a0c80e26b5fe28518248152c5c9c6681a">ssIrefSource</a></td></tr>
<tr class="memdesc:a0c80e26b5fe28518248152c5c9c6681a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Iref source.  <a href="#a0c80e26b5fe28518248152c5c9c6681a">More...</a><br /></td></tr>
<tr class="separator:a0c80e26b5fe28518248152c5c9c6681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d4938569f715d511d5a92c65337903a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9d4938569f715d511d5a92c65337903a">ssVrefSource</a></td></tr>
<tr class="memdesc:a9d4938569f715d511d5a92c65337903a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vref source.  <a href="#a9d4938569f715d511d5a92c65337903a">More...</a><br /></td></tr>
<tr class="separator:a9d4938569f715d511d5a92c65337903a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4176f5f4c3a0674e8db380c1cd53b077"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a4176f5f4c3a0674e8db380c1cd53b077">portCmodPadNum</a></td></tr>
<tr class="memdesc:a4176f5f4c3a0674e8db380c1cd53b077"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of dedicated Cmod pad.  <a href="#a4176f5f4c3a0674e8db380c1cd53b077">More...</a><br /></td></tr>
<tr class="separator:a4176f5f4c3a0674e8db380c1cd53b077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5115d84073d7d01cb4885798dcd8e0eb"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a5115d84073d7d01cb4885798dcd8e0eb">pinCmodPad</a></td></tr>
<tr class="memdesc:a5115d84073d7d01cb4885798dcd8e0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the dedicated Cmod pad in the port.  <a href="#a5115d84073d7d01cb4885798dcd8e0eb">More...</a><br /></td></tr>
<tr class="separator:a5115d84073d7d01cb4885798dcd8e0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f12b37bfb79c92ac49be9d9a10e1c85"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a6f12b37bfb79c92ac49be9d9a10e1c85">portCshPadNum</a></td></tr>
<tr class="memdesc:a6f12b37bfb79c92ac49be9d9a10e1c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of dedicated Csh pad.  <a href="#a6f12b37bfb79c92ac49be9d9a10e1c85">More...</a><br /></td></tr>
<tr class="separator:a6f12b37bfb79c92ac49be9d9a10e1c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affacfb2ff9e57a616462f673603d2da9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#affacfb2ff9e57a616462f673603d2da9">pinCshPad</a></td></tr>
<tr class="memdesc:affacfb2ff9e57a616462f673603d2da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the dedicated Csh pad in the port.  <a href="#affacfb2ff9e57a616462f673603d2da9">More...</a><br /></td></tr>
<tr class="separator:affacfb2ff9e57a616462f673603d2da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0757058df63bf046d385f86f141235f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a0757058df63bf046d385f86f141235f2">portShieldPadNum</a></td></tr>
<tr class="memdesc:a0757058df63bf046d385f86f141235f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of dedicated Shield pad.  <a href="#a0757058df63bf046d385f86f141235f2">More...</a><br /></td></tr>
<tr class="separator:a0757058df63bf046d385f86f141235f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a408b1a89c4eb3f5aec4a24ba2d9942d2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a408b1a89c4eb3f5aec4a24ba2d9942d2">pinShieldPad</a></td></tr>
<tr class="memdesc:a408b1a89c4eb3f5aec4a24ba2d9942d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the dedicated Shield pad in the port.  <a href="#a408b1a89c4eb3f5aec4a24ba2d9942d2">More...</a><br /></td></tr>
<tr class="separator:a408b1a89c4eb3f5aec4a24ba2d9942d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd41888daad97f1aa24dfbca213431a6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#acd41888daad97f1aa24dfbca213431a6">portVrefExtPadNum</a></td></tr>
<tr class="memdesc:acd41888daad97f1aa24dfbca213431a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of dedicated VrefExt pad.  <a href="#acd41888daad97f1aa24dfbca213431a6">More...</a><br /></td></tr>
<tr class="separator:acd41888daad97f1aa24dfbca213431a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff2a6b86b567e1b1c7328dae74aa4c0d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aff2a6b86b567e1b1c7328dae74aa4c0d">pinVrefExtPad</a></td></tr>
<tr class="memdesc:aff2a6b86b567e1b1c7328dae74aa4c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the dedicated VrefExt pad in the port.  <a href="#aff2a6b86b567e1b1c7328dae74aa4c0d">More...</a><br /></td></tr>
<tr class="separator:aff2a6b86b567e1b1c7328dae74aa4c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11a796b0265b7de228505259d4b8a98"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae11a796b0265b7de228505259d4b8a98">portCmodNum</a></td></tr>
<tr class="memdesc:ae11a796b0265b7de228505259d4b8a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of Cmod pin.  <a href="#ae11a796b0265b7de228505259d4b8a98">More...</a><br /></td></tr>
<tr class="separator:ae11a796b0265b7de228505259d4b8a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552e76fb483b1aef4e079c6a08343622"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a552e76fb483b1aef4e079c6a08343622">pinCmod</a></td></tr>
<tr class="memdesc:a552e76fb483b1aef4e079c6a08343622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the Cmod pin in the port.  <a href="#a552e76fb483b1aef4e079c6a08343622">More...</a><br /></td></tr>
<tr class="separator:a552e76fb483b1aef4e079c6a08343622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72dcc792179198a2c8a7a92b38c5af15"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a72dcc792179198a2c8a7a92b38c5af15">portCshNum</a></td></tr>
<tr class="memdesc:a72dcc792179198a2c8a7a92b38c5af15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of port of Csh pin.  <a href="#a72dcc792179198a2c8a7a92b38c5af15">More...</a><br /></td></tr>
<tr class="separator:a72dcc792179198a2c8a7a92b38c5af15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1894d1621d3d0b85dcecb541580086b2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a1894d1621d3d0b85dcecb541580086b2">pinCsh</a></td></tr>
<tr class="memdesc:a1894d1621d3d0b85dcecb541580086b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the Csh pin in the port.  <a href="#a1894d1621d3d0b85dcecb541580086b2">More...</a><br /></td></tr>
<tr class="separator:a1894d1621d3d0b85dcecb541580086b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511bdf3dac96f6d21a99570a0d631a18"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a511bdf3dac96f6d21a99570a0d631a18">pinCintA</a></td></tr>
<tr class="memdesc:a511bdf3dac96f6d21a99570a0d631a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the CintA pin in the port.  <a href="#a511bdf3dac96f6d21a99570a0d631a18">More...</a><br /></td></tr>
<tr class="separator:a511bdf3dac96f6d21a99570a0d631a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19eb70caeeb497808e72757c4dc4d97"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae19eb70caeeb497808e72757c4dc4d97">pinCintB</a></td></tr>
<tr class="memdesc:ae19eb70caeeb497808e72757c4dc4d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position of the CintB pin in the port.  <a href="#ae19eb70caeeb497808e72757c4dc4d97">More...</a><br /></td></tr>
<tr class="separator:ae19eb70caeeb497808e72757c4dc4d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bc5430219c2d2613941168464acc96"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae4bc5430219c2d2613941168464acc96">csdShieldDelay</a></td></tr>
<tr class="memdesc:ae4bc5430219c2d2613941168464acc96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shield signal delay.  <a href="#ae4bc5430219c2d2613941168464acc96">More...</a><br /></td></tr>
<tr class="separator:ae4bc5430219c2d2613941168464acc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d116265ff9d889b1b76fa80ff292e32"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9d116265ff9d889b1b76fa80ff292e32">csdShieldSwRes</a></td></tr>
<tr class="memdesc:a9d116265ff9d889b1b76fa80ff292e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shield switch resistance.  <a href="#a9d116265ff9d889b1b76fa80ff292e32">More...</a><br /></td></tr>
<tr class="separator:a9d116265ff9d889b1b76fa80ff292e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc75f58a3536e80f4aeddbd1b749ff7b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#adc75f58a3536e80f4aeddbd1b749ff7b">csdInitSwRes</a></td></tr>
<tr class="memdesc:adc75f58a3536e80f4aeddbd1b749ff7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch resistance at coarse initialization.  <a href="#adc75f58a3536e80f4aeddbd1b749ff7b">More...</a><br /></td></tr>
<tr class="separator:adc75f58a3536e80f4aeddbd1b749ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e64ba40e4bc04161f1cfff08365b55b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a5e64ba40e4bc04161f1cfff08365b55b">csdChargeTransfer</a></td></tr>
<tr class="memdesc:a5e64ba40e4bc04161f1cfff08365b55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDAC sensing configuration.  <a href="#a5e64ba40e4bc04161f1cfff08365b55b">More...</a><br /></td></tr>
<tr class="separator:a5e64ba40e4bc04161f1cfff08365b55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f450472fd4ff69bbfcc992cd1e0a03"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a50f450472fd4ff69bbfcc992cd1e0a03">csdIdacGainInitIndex</a></td></tr>
<tr class="memdesc:a50f450472fd4ff69bbfcc992cd1e0a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDAC gain index per <a class="el" href="structcy__stc__capsense__common__config__t.html#a9f74f43222dc438d39bfffa7f865a3e0">idacGainTable</a>.  <a href="#a50f450472fd4ff69bbfcc992cd1e0a03">More...</a><br /></td></tr>
<tr class="separator:a50f450472fd4ff69bbfcc992cd1e0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbf20312d5350474cd3b1c6c90c1ce8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a4fbf20312d5350474cd3b1c6c90c1ce8">csdIdacMin</a></td></tr>
<tr class="memdesc:a4fbf20312d5350474cd3b1c6c90c1ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Min acceptable IDAC value in CSD calibration.  <a href="#a4fbf20312d5350474cd3b1c6c90c1ce8">More...</a><br /></td></tr>
<tr class="separator:a4fbf20312d5350474cd3b1c6c90c1ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937ca9a7b6a86c4eb8969b4ea1b9fa8f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a937ca9a7b6a86c4eb8969b4ea1b9fa8f">csdFineInitTime</a></td></tr>
<tr class="memdesc:a937ca9a7b6a86c4eb8969b4ea1b9fa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dummy SnsClk periods at fine initialization.  <a href="#a937ca9a7b6a86c4eb8969b4ea1b9fa8f">More...</a><br /></td></tr>
<tr class="separator:a937ca9a7b6a86c4eb8969b4ea1b9fa8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2086ec7840bcff2a38a1f4dbc96297ee"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a2086ec7840bcff2a38a1f4dbc96297ee">csdMfsDividerOffsetF1</a></td></tr>
<tr class="memdesc:a2086ec7840bcff2a38a1f4dbc96297ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency divider offset for channel 1.  <a href="#a2086ec7840bcff2a38a1f4dbc96297ee">More...</a><br /></td></tr>
<tr class="separator:a2086ec7840bcff2a38a1f4dbc96297ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84b54901b2a622357902f34444502ca"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ae84b54901b2a622357902f34444502ca">csdMfsDividerOffsetF2</a></td></tr>
<tr class="memdesc:ae84b54901b2a622357902f34444502ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency divider offset for channel 2.  <a href="#ae84b54901b2a622357902f34444502ca">More...</a><br /></td></tr>
<tr class="separator:ae84b54901b2a622357902f34444502ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc5e888dc56992a0c194b4c425a8a5d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a5fc5e888dc56992a0c194b4c425a8a5d">csxFineInitTime</a></td></tr>
<tr class="memdesc:a5fc5e888dc56992a0c194b4c425a8a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dummy TX periods at fine initialization.  <a href="#a5fc5e888dc56992a0c194b4c425a8a5d">More...</a><br /></td></tr>
<tr class="separator:a5fc5e888dc56992a0c194b4c425a8a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa99b5e4cc5ed3211dc14941064a082a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aaa99b5e4cc5ed3211dc14941064a082a">csxInitSwRes</a></td></tr>
<tr class="memdesc:aaa99b5e4cc5ed3211dc14941064a082a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch resistance at fine initialization.  <a href="#aaa99b5e4cc5ed3211dc14941064a082a">More...</a><br /></td></tr>
<tr class="separator:aaa99b5e4cc5ed3211dc14941064a082a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c2adce03bd2616b2d1c7acd13a158d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a01c2adce03bd2616b2d1c7acd13a158d">csxScanSwRes</a></td></tr>
<tr class="memdesc:a01c2adce03bd2616b2d1c7acd13a158d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch resistance at scanning.  <a href="#a01c2adce03bd2616b2d1c7acd13a158d">More...</a><br /></td></tr>
<tr class="separator:a01c2adce03bd2616b2d1c7acd13a158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde18fd9f1dfb9d859cd24ec0814a57c"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#afde18fd9f1dfb9d859cd24ec0814a57c">csxInitShieldSwRes</a></td></tr>
<tr class="memdesc:afde18fd9f1dfb9d859cd24ec0814a57c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch resistance at fine initialization.  <a href="#afde18fd9f1dfb9d859cd24ec0814a57c">More...</a><br /></td></tr>
<tr class="separator:afde18fd9f1dfb9d859cd24ec0814a57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6917c3c8a71cb3c44e47cbe32742de5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aa6917c3c8a71cb3c44e47cbe32742de5">csxScanShieldSwRes</a></td></tr>
<tr class="memdesc:aa6917c3c8a71cb3c44e47cbe32742de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch resistance at scanning.  <a href="#aa6917c3c8a71cb3c44e47cbe32742de5">More...</a><br /></td></tr>
<tr class="separator:aa6917c3c8a71cb3c44e47cbe32742de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e6050b71ba83dd4a5baf3e1380956f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a07e6050b71ba83dd4a5baf3e1380956f">csxMfsDividerOffsetF1</a></td></tr>
<tr class="memdesc:a07e6050b71ba83dd4a5baf3e1380956f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency divider offset for channel 1.  <a href="#a07e6050b71ba83dd4a5baf3e1380956f">More...</a><br /></td></tr>
<tr class="separator:a07e6050b71ba83dd4a5baf3e1380956f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7eca3dd5ff0f135ce8785fa3fd4f2f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a9b7eca3dd5ff0f135ce8785fa3fd4f2f">csxMfsDividerOffsetF2</a></td></tr>
<tr class="memdesc:a9b7eca3dd5ff0f135ce8785fa3fd4f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frequency divider offset for channel 2.  <a href="#a9b7eca3dd5ff0f135ce8785fa3fd4f2f">More...</a><br /></td></tr>
<tr class="separator:a9b7eca3dd5ff0f135ce8785fa3fd4f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e0de779c3a1f759e349210dbd3d2a4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a12e0de779c3a1f759e349210dbd3d2a4">isxRawTarget</a></td></tr>
<tr class="memdesc:a12e0de779c3a1f759e349210dbd3d2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Raw count target in percentage for ISX calibration.  <a href="#a12e0de779c3a1f759e349210dbd3d2a4">More...</a><br /></td></tr>
<tr class="separator:a12e0de779c3a1f759e349210dbd3d2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d97e88c598f8f2f9caf844d652b2cc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a51d97e88c598f8f2f9caf844d652b2cc">isxCalibrationError</a></td></tr>
<tr class="memdesc:a51d97e88c598f8f2f9caf844d652b2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptable calibration error.  <a href="#a51d97e88c598f8f2f9caf844d652b2cc">More...</a><br /></td></tr>
<tr class="separator:a51d97e88c598f8f2f9caf844d652b2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb79c58604dc20c98dcebda8ae1d9a1e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#abb79c58604dc20c98dcebda8ae1d9a1e">csdShieldMode</a></td></tr>
<tr class="memdesc:abb79c58604dc20c98dcebda8ae1d9a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shield mode.  <a href="#abb79c58604dc20c98dcebda8ae1d9a1e">More...</a><br /></td></tr>
<tr class="separator:abb79c58604dc20c98dcebda8ae1d9a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf21a13ce2b0961682f6c4a27e2cab8"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a4bf21a13ce2b0961682f6c4a27e2cab8">numProOffsetCycles</a></td></tr>
<tr class="memdesc:a4bf21a13ce2b0961682f6c4a27e2cab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of clk_mod cycles for the PRO_OFFSET state.  <a href="#a4bf21a13ce2b0961682f6c4a27e2cab8">More...</a><br /></td></tr>
<tr class="separator:a4bf21a13ce2b0961682f6c4a27e2cab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54e06d38473566cafcf6e7a735eafe4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ac54e06d38473566cafcf6e7a735eafe4">proOffsetCdacComp</a></td></tr>
<tr class="memdesc:ac54e06d38473566cafcf6e7a735eafe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compensation CAPDAC size during PRO_OFFSET.  <a href="#ac54e06d38473566cafcf6e7a735eafe4">More...</a><br /></td></tr>
<tr class="separator:ac54e06d38473566cafcf6e7a735eafe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa7080d2cfb50d41a453421d668f5f7b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aaa7080d2cfb50d41a453421d668f5f7b">chopPolarity</a></td></tr>
<tr class="memdesc:aaa7080d2cfb50d41a453421d668f5f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select polarity for system level chopping.  <a href="#aaa7080d2cfb50d41a453421d668f5f7b">More...</a><br /></td></tr>
<tr class="separator:aaa7080d2cfb50d41a453421d668f5f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8710c21be1223cfc8b6caf158bd50ff"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#ab8710c21be1223cfc8b6caf158bd50ff">numBadScans</a></td></tr>
<tr class="memdesc:ab8710c21be1223cfc8b6caf158bd50ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 to 7, repeat scan upon "bad" scan.  <a href="#ab8710c21be1223cfc8b6caf158bd50ff">More...</a><br /></td></tr>
<tr class="separator:ab8710c21be1223cfc8b6caf158bd50ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b95b2bc4ed8eee7ba9f8e02aded59d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a61b95b2bc4ed8eee7ba9f8e02aded59d">counterMode</a></td></tr>
<tr class="memdesc:a61b95b2bc4ed8eee7ba9f8e02aded59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select overflow or saturate mode for raw count:  <a href="#a61b95b2bc4ed8eee7ba9f8e02aded59d">More...</a><br /></td></tr>
<tr class="separator:a61b95b2bc4ed8eee7ba9f8e02aded59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ac09b694a33a673b6212ff746e1405"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#af1ac09b694a33a673b6212ff746e1405">sensorConnection</a></td></tr>
<tr class="memdesc:af1ac09b694a33a673b6212ff746e1405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor Connection.  <a href="#af1ac09b694a33a673b6212ff746e1405">More...</a><br /></td></tr>
<tr class="separator:af1ac09b694a33a673b6212ff746e1405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a7933f4724093478a9434d5a7442aac"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a1a7933f4724093478a9434d5a7442aac">syncClockEn</a></td></tr>
<tr class="memdesc:a1a7933f4724093478a9434d5a7442aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external synchronization signals.  <a href="#a1a7933f4724093478a9434d5a7442aac">More...</a><br /></td></tr>
<tr class="separator:a1a7933f4724093478a9434d5a7442aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6656386d576886a6f2d1d1b6c3f681"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#aec6656386d576886a6f2d1d1b6c3f681">syncMode</a></td></tr>
<tr class="memdesc:aec6656386d576886a6f2d1d1b6c3f681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronization mode:  <a href="#aec6656386d576886a6f2d1d1b6c3f681">More...</a><br /></td></tr>
<tr class="separator:aec6656386d576886a6f2d1d1b6c3f681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83193308eed26797a1ea8c9316a1614a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a83193308eed26797a1ea8c9316a1614a">masterChannelId</a></td></tr>
<tr class="memdesc:a83193308eed26797a1ea8c9316a1614a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ID of the Master channel MULTI-CHIP solution.  <a href="#a83193308eed26797a1ea8c9316a1614a">More...</a><br /></td></tr>
<tr class="separator:a83193308eed26797a1ea8c9316a1614a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192101f96101897abb7ab8a0767532ad"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a192101f96101897abb7ab8a0767532ad">numChannels</a></td></tr>
<tr class="memdesc:a192101f96101897abb7ab8a0767532ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of CAPSENSE&trade; enabled MSCv3 blocks in the current chip.  <a href="#a192101f96101897abb7ab8a0767532ad">More...</a><br /></td></tr>
<tr class="separator:a192101f96101897abb7ab8a0767532ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ae13ecd0378411c29e1c611f7a1adc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#af4ae13ecd0378411c29e1c611f7a1adc">channelOffset</a></td></tr>
<tr class="memdesc:af4ae13ecd0378411c29e1c611f7a1adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ID of the first channel that belongs to the current chip.  <a href="#af4ae13ecd0378411c29e1c611f7a1adc">More...</a><br /></td></tr>
<tr class="separator:af4ae13ecd0378411c29e1c611f7a1adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f8d65e5d8e38368a8c8afd643a1f5b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__capsense__common__config__t.html#a81f8d65e5d8e38368a8c8afd643a1f5b">syncFrameStartEn</a></td></tr>
<tr class="memdesc:a81f8d65e5d8e38368a8c8afd643a1f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external synchronization signals.  <a href="#a81f8d65e5d8e38368a8c8afd643a1f5b">More...</a><br /></td></tr>
<tr class="separator:a81f8d65e5d8e38368a8c8afd643a1f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a9f74f43222dc438d39bfffa7f865a3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f74f43222dc438d39bfffa7f865a3e0">&#9670;&nbsp;</a></span>idacGainTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcy__stc__capsense__idac__gain__table__t.html">cy_stc_capsense_idac_gain_table_t</a> cy_stc_capsense_common_config_t::idacGainTable[<a class="el" href="group__group__capsense__macros__miscellaneous.html#ga727a7887d370317742b9a01d2fc428d5">CY_CAPSENSE_IDAC_GAIN_TABLE_SIZE</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Table with the supported IDAC gains and corresponding register values. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a314b8ab78e6a189daeb4d150d3f51512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314b8ab78e6a189daeb4d150d3f51512">&#9670;&nbsp;</a></span>ptrCsdBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CSD_Type* cy_stc_capsense_common_config_t::ptrCsdBase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the CSD HW block register. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a633cc2ca6a5528f5a82074e889287b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633cc2ca6a5528f5a82074e889287b1c">&#9670;&nbsp;</a></span>ptrCsdContext</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">cy_stc_csd_context_t* cy_stc_capsense_common_config_t::ptrCsdContext</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the CSD driver context. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ab76476aba113baea0f471f559a36a99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76476aba113baea0f471f559a36a99c">&#9670;&nbsp;</a></span>portCmod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_PRT_Type* cy_stc_capsense_common_config_t::portCmod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the base port register of the Cmod pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ab8b3fc9607ea9d6a5902e69f6fa555eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b3fc9607ea9d6a5902e69f6fa555eb">&#9670;&nbsp;</a></span>portCsh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_PRT_Type* cy_stc_capsense_common_config_t::portCsh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the base port register of the Csh pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a325bae184f92fdb4eface75f45491a0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325bae184f92fdb4eface75f45491a0a">&#9670;&nbsp;</a></span>portCintA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_PRT_Type* cy_stc_capsense_common_config_t::portCintA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the base port register of the CintA pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae8e8c568ea38fc8fde93b2dadc5e83f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e8c568ea38fc8fde93b2dadc5e83f9">&#9670;&nbsp;</a></span>portCintB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_PRT_Type* cy_stc_capsense_common_config_t::portCintB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the base port register of the CintB pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a57e20529dc411eb8b1ef0cd691c1bf88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e20529dc411eb8b1ef0cd691c1bf88">&#9670;&nbsp;</a></span>ptrChConfig</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structcy__stc__capsense__channel__config__t.html">cy_stc_capsense_channel_config_t</a>* cy_stc_capsense_common_config_t::ptrChConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The pointer to the CAPSENSE&trade; enabled channel (HW block) configuration. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aee1c6dd599cbc74658de7bdb4cf8290a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1c6dd599cbc74658de7bdb4cf8290a">&#9670;&nbsp;</a></span>ptrDmacBase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMAC_Type* cy_stc_capsense_common_config_t::ptrDmacBase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the DMAC HW block base register. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5bd4173a0488a4eb0c663e4dfd4d288c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd4173a0488a4eb0c663e4dfd4d288c">&#9670;&nbsp;</a></span>ptrDmaWrChSnsCfgAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t* const* cy_stc_capsense_common_config_t::ptrDmaWrChSnsCfgAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Write channel. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a24b0f48c3101f30ea3981e496cf3bf20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b0f48c3101f30ea3981e496cf3bf20">&#9670;&nbsp;</a></span>ptrDmaRdChSnsCfgAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t* const* cy_stc_capsense_common_config_t::ptrDmaRdChSnsCfgAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Read channel. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ac531c77dc1c16a1449186b099385a115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac531c77dc1c16a1449186b099385a115">&#9670;&nbsp;</a></span>ptrDmaWrChSnsCfgAddrLocal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t** cy_stc_capsense_common_config_t::ptrDmaWrChSnsCfgAddrLocal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Write channel. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a78a514b1bcf4cd0f2e14d1985670ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a514b1bcf4cd0f2e14d1985670ab7d">&#9670;&nbsp;</a></span>ptrDmaRdChSnsCfgAddrLocal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t** cy_stc_capsense_common_config_t::ptrDmaRdChSnsCfgAddrLocal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the array containing the addresses of sensor configurations used as a source for the DMA Chain Read channel. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a95e06b99029468a6339e9e595b4961c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e06b99029468a6339e9e595b4961c4">&#9670;&nbsp;</a></span>ptrEmptyRawCount</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t* cy_stc_capsense_common_config_t::ptrEmptyRawCount</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pointer to the empty storage for raw count in case widget is disabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="af1b66d5becece2209af864547ac16c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1b66d5becece2209af864547ac16c65">&#9670;&nbsp;</a></span>numPin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numPin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of IOs. </p>

</div>
</div>
<a id="a21d3bc1dab9651fed220ebdfead85453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d3bc1dab9651fed220ebdfead85453">&#9670;&nbsp;</a></span>numSns</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numSns</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The total number of sensors. </p>
<p>It is equal to the number of objects with raw count.</p><ul>
<li>For CSD widgets: WD_NUM_ROWS + WD_NUM_COLS</li>
<li>For CSX widgets: WD_NUM_ROWS * WD_NUM_COLS </li>
</ul>

</div>
</div>
<a id="ab982977927531f92c5ac748fa316c06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab982977927531f92c5ac748fa316c06f">&#9670;&nbsp;</a></span>csdVref</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::csdVref</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vref for CSD method. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a2f0d703959ecf591d93fead29797ef0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f0d703959ecf591d93fead29797ef0b">&#9670;&nbsp;</a></span>numEpiCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numEpiCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of clk_mod cycles to be run during EPILOGUE. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aca02d6ad7d90825996c9c07a1c7e5656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca02d6ad7d90825996c9c07a1c7e5656">&#9670;&nbsp;</a></span>numCoarseInitChargeCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numCoarseInitChargeCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure duration of Cmod initialization, phase 1. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a3b5b13d1df8ccf3ee3cda514b76a1e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5b13d1df8ccf3ee3cda514b76a1e2c">&#9670;&nbsp;</a></span>numCoarseInitSettleCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numCoarseInitSettleCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure duration of Cmod initialization, phase 2. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9f6966abfdbf32eee5caa1ab8f69dc04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6966abfdbf32eee5caa1ab8f69dc04">&#9670;&nbsp;</a></span>numSlots</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numSlots</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of slots. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9c66e5e789c1289aba91c287a1e62e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c66e5e789c1289aba91c287a1e62e36">&#9670;&nbsp;</a></span>numProWaitKrefDelayPrs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numProWaitKrefDelayPrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 ProDummy Wait Cycles if PRS is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a25a6e1ee6c1b95b92f69b56471e90198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a6e1ee6c1b95b92f69b56471e90198">&#9670;&nbsp;</a></span>numProWaitKrefDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numProWaitKrefDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 ProDummy Wait Cycles if PRS is disabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa58ffcf4a7ca63e1ffad0b1333ab88dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa58ffcf4a7ca63e1ffad0b1333ab88dc">&#9670;&nbsp;</a></span>numEpiKrefDelayPrs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numEpiKrefDelayPrs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 cycles to be run during EPILOGUE if PRS is enabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae0b1f3c3189864d5677433b4ba6eb8a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b1f3c3189864d5677433b4ba6eb8a8">&#9670;&nbsp;</a></span>numEpiKrefDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cy_stc_capsense_common_config_t::numEpiKrefDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Kref/4 cycles to be run during EPILOGUE if PRS is disabled. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation pow power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a625ca1e473af912530d0da3225e0ca40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625ca1e473af912530d0da3225e0ca40">&#9670;&nbsp;</a></span>analogWakeupDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::analogWakeupDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Time needed to establish correct operation of CAPSENSE&trade; HW block block after power up or System Deep Sleep. </p>

</div>
</div>
<a id="abe52b6e2f195fc5f638808538c0c0df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe52b6e2f195fc5f638808538c0c0df5">&#9670;&nbsp;</a></span>csdInactiveSnsConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdInactiveSnsConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inactive sensor connection for CSD scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
<li>CY_CAPSENSE_SNS_CONNECTION_SHIELD</li>
<li>CY_CAPSENSE_SNS_CONNECTION_GROUND </li>
</ul>

</div>
</div>
<a id="ab12b62511a5127255fe4c24775f5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12b62511a5127255fe4c24775f5eaca">&#9670;&nbsp;</a></span>csxInactiveSnsConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxInactiveSnsConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inactive sensor connection for CSX scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
<li>CY_CAPSENSE_SNS_CONNECTION_GROUND</li>
<li>CY_CAPSENSE_SNS_CONNECTION_VDDA_BY_2</li>
</ul>
<p>CY_CAPSENSE_SNS_CONNECTION_VDDA_BY_2 is only available for fifth-generation and fifth-generation low power CAPSENSE&trade;. </p>

</div>
</div>
<a id="ae11d43954cd2a5bd2d2be0dc3ef349c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11d43954cd2a5bd2d2be0dc3ef349c6">&#9670;&nbsp;</a></span>isxInactiveSnsConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::isxInactiveSnsConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inactive sensor connection for ISX scan: </p>
<ul>
<li>CY_CAPSENSE_SNS_CONNECTION_HIGHZ</li>
</ul>
<p>Applicable only for fifth-generation low power CAPSENSE&trade;. </p>

</div>
</div>
<a id="a0c80e26b5fe28518248152c5c9c6681a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c80e26b5fe28518248152c5c9c6681a">&#9670;&nbsp;</a></span>ssIrefSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::ssIrefSource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Iref source. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9d4938569f715d511d5a92c65337903a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d4938569f715d511d5a92c65337903a">&#9670;&nbsp;</a></span>ssVrefSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::ssVrefSource</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vref source. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4176f5f4c3a0674e8db380c1cd53b077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4176f5f4c3a0674e8db380c1cd53b077">&#9670;&nbsp;</a></span>portCmodPadNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portCmodPadNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of dedicated Cmod pad. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5115d84073d7d01cb4885798dcd8e0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5115d84073d7d01cb4885798dcd8e0eb">&#9670;&nbsp;</a></span>pinCmodPad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCmodPad</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the dedicated Cmod pad in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a6f12b37bfb79c92ac49be9d9a10e1c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f12b37bfb79c92ac49be9d9a10e1c85">&#9670;&nbsp;</a></span>portCshPadNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portCshPadNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of dedicated Csh pad. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="affacfb2ff9e57a616462f673603d2da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affacfb2ff9e57a616462f673603d2da9">&#9670;&nbsp;</a></span>pinCshPad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCshPad</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the dedicated Csh pad in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a0757058df63bf046d385f86f141235f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0757058df63bf046d385f86f141235f2">&#9670;&nbsp;</a></span>portShieldPadNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portShieldPadNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of dedicated Shield pad. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a408b1a89c4eb3f5aec4a24ba2d9942d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a408b1a89c4eb3f5aec4a24ba2d9942d2">&#9670;&nbsp;</a></span>pinShieldPad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinShieldPad</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the dedicated Shield pad in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="acd41888daad97f1aa24dfbca213431a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd41888daad97f1aa24dfbca213431a6">&#9670;&nbsp;</a></span>portVrefExtPadNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portVrefExtPadNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of dedicated VrefExt pad. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aff2a6b86b567e1b1c7328dae74aa4c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff2a6b86b567e1b1c7328dae74aa4c0d">&#9670;&nbsp;</a></span>pinVrefExtPad</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinVrefExtPad</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the dedicated VrefExt pad in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae11a796b0265b7de228505259d4b8a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11a796b0265b7de228505259d4b8a98">&#9670;&nbsp;</a></span>portCmodNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portCmodNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of Cmod pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a552e76fb483b1aef4e079c6a08343622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552e76fb483b1aef4e079c6a08343622">&#9670;&nbsp;</a></span>pinCmod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCmod</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the Cmod pin in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a72dcc792179198a2c8a7a92b38c5af15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72dcc792179198a2c8a7a92b38c5af15">&#9670;&nbsp;</a></span>portCshNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::portCshNum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of port of Csh pin. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a1894d1621d3d0b85dcecb541580086b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1894d1621d3d0b85dcecb541580086b2">&#9670;&nbsp;</a></span>pinCsh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCsh</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the Csh pin in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a511bdf3dac96f6d21a99570a0d631a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511bdf3dac96f6d21a99570a0d631a18">&#9670;&nbsp;</a></span>pinCintA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCintA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the CintA pin in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae19eb70caeeb497808e72757c4dc4d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19eb70caeeb497808e72757c4dc4d97">&#9670;&nbsp;</a></span>pinCintB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::pinCintB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position of the CintB pin in the port. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae4bc5430219c2d2613941168464acc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bc5430219c2d2613941168464acc96">&#9670;&nbsp;</a></span>csdShieldDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdShieldDelay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shield signal delay. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9d116265ff9d889b1b76fa80ff292e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d116265ff9d889b1b76fa80ff292e32">&#9670;&nbsp;</a></span>csdShieldSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdShieldSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shield switch resistance. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="adc75f58a3536e80f4aeddbd1b749ff7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc75f58a3536e80f4aeddbd1b749ff7b">&#9670;&nbsp;</a></span>csdInitSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdInitSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch resistance at coarse initialization. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5e64ba40e4bc04161f1cfff08365b55b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e64ba40e4bc04161f1cfff08365b55b">&#9670;&nbsp;</a></span>csdChargeTransfer</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdChargeTransfer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDAC sensing configuration. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a50f450472fd4ff69bbfcc992cd1e0a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f450472fd4ff69bbfcc992cd1e0a03">&#9670;&nbsp;</a></span>csdIdacGainInitIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdIdacGainInitIndex</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDAC gain index per <a class="el" href="structcy__stc__capsense__common__config__t.html#a9f74f43222dc438d39bfffa7f865a3e0">idacGainTable</a>. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a4fbf20312d5350474cd3b1c6c90c1ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fbf20312d5350474cd3b1c6c90c1ce8">&#9670;&nbsp;</a></span>csdIdacMin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdIdacMin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Min acceptable IDAC value in CSD calibration. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a937ca9a7b6a86c4eb8969b4ea1b9fa8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937ca9a7b6a86c4eb8969b4ea1b9fa8f">&#9670;&nbsp;</a></span>csdFineInitTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdFineInitTime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of dummy SnsClk periods at fine initialization. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a2086ec7840bcff2a38a1f4dbc96297ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2086ec7840bcff2a38a1f4dbc96297ee">&#9670;&nbsp;</a></span>csdMfsDividerOffsetF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdMfsDividerOffsetF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency divider offset for channel 1. </p>
<p>This value is added to base (channel 0) SnsClk divider to form channel 1 frequency </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ae84b54901b2a622357902f34444502ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84b54901b2a622357902f34444502ca">&#9670;&nbsp;</a></span>csdMfsDividerOffsetF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdMfsDividerOffsetF2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency divider offset for channel 2. </p>
<p>This value is added to base (channel 0) SnsClk divider to form channel 2 frequency </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a5fc5e888dc56992a0c194b4c425a8a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc5e888dc56992a0c194b4c425a8a5d">&#9670;&nbsp;</a></span>csxFineInitTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxFineInitTime</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of dummy TX periods at fine initialization. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aaa99b5e4cc5ed3211dc14941064a082a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa99b5e4cc5ed3211dc14941064a082a">&#9670;&nbsp;</a></span>csxInitSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxInitSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch resistance at fine initialization. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a01c2adce03bd2616b2d1c7acd13a158d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c2adce03bd2616b2d1c7acd13a158d">&#9670;&nbsp;</a></span>csxScanSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxScanSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch resistance at scanning. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="afde18fd9f1dfb9d859cd24ec0814a57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde18fd9f1dfb9d859cd24ec0814a57c">&#9670;&nbsp;</a></span>csxInitShieldSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxInitShieldSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch resistance at fine initialization. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aa6917c3c8a71cb3c44e47cbe32742de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6917c3c8a71cb3c44e47cbe32742de5">&#9670;&nbsp;</a></span>csxScanShieldSwRes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxScanShieldSwRes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch resistance at scanning. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a07e6050b71ba83dd4a5baf3e1380956f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e6050b71ba83dd4a5baf3e1380956f">&#9670;&nbsp;</a></span>csxMfsDividerOffsetF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxMfsDividerOffsetF1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency divider offset for channel 1. </p>
<p>This value is added to base (channel 0) Tx divider to form channel 1 frequency </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a9b7eca3dd5ff0f135ce8785fa3fd4f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7eca3dd5ff0f135ce8785fa3fd4f2f">&#9670;&nbsp;</a></span>csxMfsDividerOffsetF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csxMfsDividerOffsetF2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frequency divider offset for channel 2. </p>
<p>This value is added to base (channel 0) Tx divider to form channel 2 frequency </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fourth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a12e0de779c3a1f759e349210dbd3d2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12e0de779c3a1f759e349210dbd3d2a4">&#9670;&nbsp;</a></span>isxRawTarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::isxRawTarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Raw count target in percentage for ISX calibration. </p>
<dl class="section note"><dt>Note</dt><dd>This structure is available only for the fifth-generation low power CAPSENSE&trade; </dd></dl>

</div>
</div>
<a id="a51d97e88c598f8f2f9caf844d652b2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d97e88c598f8f2f9caf844d652b2cc">&#9670;&nbsp;</a></span>isxCalibrationError</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::isxCalibrationError</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acceptable calibration error. </p>
<dl class="section note"><dt>Note</dt><dd>This structure is available only for the fifth-generation low power CAPSENSE&trade; </dd></dl>

</div>
</div>
<a id="abb79c58604dc20c98dcebda8ae1d9a1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb79c58604dc20c98dcebda8ae1d9a1e">&#9670;&nbsp;</a></span>csdShieldMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::csdShieldMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shield mode. </p>
<ul>
<li>CY_CAPSENSE_SHIELD_DISABLED</li>
<li>CY_CAPSENSE_SHIELD_ACTIVE</li>
<li>CY_CAPSENSE_SHIELD_PASSIVE <dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a4bf21a13ce2b0961682f6c4a27e2cab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf21a13ce2b0961682f6c4a27e2cab8">&#9670;&nbsp;</a></span>numProOffsetCycles</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::numProOffsetCycles</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of clk_mod cycles for the PRO_OFFSET state. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ac54e06d38473566cafcf6e7a735eafe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54e06d38473566cafcf6e7a735eafe4">&#9670;&nbsp;</a></span>proOffsetCdacComp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::proOffsetCdacComp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compensation CAPDAC size during PRO_OFFSET. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aaa7080d2cfb50d41a453421d668f5f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa7080d2cfb50d41a453421d668f5f7b">&#9670;&nbsp;</a></span>chopPolarity</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::chopPolarity</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select polarity for system level chopping. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="ab8710c21be1223cfc8b6caf158bd50ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8710c21be1223cfc8b6caf158bd50ff">&#9670;&nbsp;</a></span>numBadScans</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::numBadScans</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 to 7, repeat scan upon "bad" scan. </p>
<p>Disabled = 0. </p><dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a61b95b2bc4ed8eee7ba9f8e02aded59d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b95b2bc4ed8eee7ba9f8e02aded59d">&#9670;&nbsp;</a></span>counterMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::counterMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select overflow or saturate mode for raw count: </p>
<ul>
<li>0 - CY_CAPSENSE_COUNTER_MODE_SATURATE</li>
<li>1 - CY_CAPSENSE_COUNTER_MODE_OVERFLOW <dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="af1ac09b694a33a673b6212ff746e1405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ac09b694a33a673b6212ff746e1405">&#9670;&nbsp;</a></span>sensorConnection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::sensorConnection</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sensor Connection. </p>
<p>In CS-DMA mode, sensor connection always set to CTRLMUX.</p><ul>
<li>0 - CY_CAPSENSE_AMUX_SENSOR_CONNECTION_METHOD: All AMUX capable GPIOs available as sensor.</li>
<li>1 - CY_CAPSENSE_CTRLMUX_SENSOR_CONNECTION_METHOD: Only dedicated GPIO available as sensor. <dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a1a7933f4724093478a9434d5a7442aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a7933f4724093478a9434d5a7442aac">&#9670;&nbsp;</a></span>syncClockEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::syncClockEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable external synchronization signals. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="aec6656386d576886a6f2d1d1b6c3f681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6656386d576886a6f2d1d1b6c3f681">&#9670;&nbsp;</a></span>syncMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::syncMode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Synchronization mode: </p>
<ul>
<li>0 - CY_CAPSENSE_SYNC_MODE_OFF</li>
<li>1 - CY_CAPSENSE_SYNC_EXTERNAL</li>
<li>2 - CY_CAPSENSE_SYNC_INTERNAL <dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>
</li>
</ul>

</div>
</div>
<a id="a83193308eed26797a1ea8c9316a1614a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83193308eed26797a1ea8c9316a1614a">&#9670;&nbsp;</a></span>masterChannelId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::masterChannelId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ID of the Master channel MULTI-CHIP solution. </p>
<p>This channel will generate msc_ext_frm_start_out and msc_ext_sync_clk_out signals </p><dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a192101f96101897abb7ab8a0767532ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192101f96101897abb7ab8a0767532ad">&#9670;&nbsp;</a></span>numChannels</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::numChannels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The number of CAPSENSE&trade; enabled MSCv3 blocks in the current chip. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="af4ae13ecd0378411c29e1c611f7a1adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ae13ecd0378411c29e1c611f7a1adc">&#9670;&nbsp;</a></span>channelOffset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::channelOffset</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The ID of the first channel that belongs to the current chip. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available only for the fifth-generation CAPSENSE&trade;. </dd></dl>

</div>
</div>
<a id="a81f8d65e5d8e38368a8c8afd643a1f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f8d65e5d8e38368a8c8afd643a1f5b">&#9670;&nbsp;</a></span>syncFrameStartEn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cy_stc_capsense_common_config_t::syncFrameStartEn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable external synchronization signals. </p>
<dl class="section note"><dt>Note</dt><dd>This field is available for the fifth-generation CAPSENSE&trade; and fifth-generation low power CAPSENSE&trade;. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAPSENSE™ Middleware Library 6.10.0</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
