#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Mar  5 13:59:12 2022
# Process ID: 17288
# Current directory: D:/Dismas/ITB/SemesterVIII/TA2/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9040 D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.xpr
# Log file: D:/Dismas/ITB/SemesterVIII/TA2/intelight/vivado.log
# Journal file: D:/Dismas/ITB/SemesterVIII/TA2/intelight\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.xpr
IINFO: [Project 1-313] Project file moved from 'D:/intelight/intelight' since last save.WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0', nor could it be found using path 'D:/intelight/ip_repo/intelight_ip_1.0'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Dismas/ITB/SemesterVIII/TA2/PYNQ-Z1_C.xdc', nor could it be found using path 'D:/intelight/PYNQ-Z1_C.xdc'.
CCRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg', nor could it be found using path 'D:/intelight/intelight/sim_result/AGENT_tb_behav.wcfg'.CCRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg', nor could it be found using path 'D:/intelight/intelight/sim_result/bram_tb_behav.wcfg'.SScanning sources...FFinished scanning sourcesCCRITICAL WARNING: [Board 49-67] The board_part definition was not found for www.digilentinc.com:pynq-z1:part0:1.0. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.IINFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.1/data/ip'.
oopen_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.387 ; gain = 0.000update_compile_order -fileset sources_1
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd}
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bram_stand_alone
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_15_4bit
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - bram_bram_controller
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_1
Successfully read diagram <bram> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1220.641 ; gain = 0.000
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd}
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:reg_2bit:1.0 - reg_2bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_1
Successfully read diagram <action_ram> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd>
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd}
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:reg_2bit:1.0 - reg_2bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <BRAM_QA> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd>
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd}
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd>...
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:reg_2bit:1.0 - reg_2bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <AGENT> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd>
current_bd_design [get_bd_designs BRAM_QA]
set_property top plus_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'plus_tb'
INFO: [Vivado 12-12490] The selected simulation model for 'system_Action_RAM_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'plus_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj plus_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/plus_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1220.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot plus_tb_behav xil_defaultlib.plus_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot plus_tb_behav xil_defaultlib.plus_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.plus_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot plus_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/plus_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/plus_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar  5 14:58:36 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.969 ; gain = 17.828
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  5 14:58:36 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1220.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "plus_tb_behav -key {Behavioral:sim_1:Functional:plus_tb} -tclbatch {plus_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source plus_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'plus_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1220.641 ; gain = 0.000
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EV/SD_0/start

Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1355.184 ; gain = 134.543
current_bd_design [get_bd_designs BRAM_QA]
add_files -norecurse D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA
ERROR: [Vivado 12-172] File or Directory 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA' does not exist
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EV/SD_0/start

VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
current_bd_design [get_bd_designs BRAM_QA]
add_files -norecurse D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA
ERROR: [Vivado 12-172] File or Directory 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/BRAM_QA' does not exist
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/EV/SD_0/start

VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_0_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_2bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
current_bd_design [get_bd_designs BRAM_QA]
catch { config_ip_cache -export [get_ips -all system_Action_RAM_0_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_2_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_3_0] }
catch { config_ip_cache -export [get_ips -all system_Action_RAM_1_0] }
catch { config_ip_cache -export [get_ips -all system_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_2bit_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_32bit_0_1] }
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_reg_32bit_0_3] }
catch { config_ip_cache -export [get_ips -all system_PG_0_0] }
catch { config_ip_cache -export [get_ips -all system_QA_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_Action_RAM_0_0_synth_1 system_Action_RAM_2_0_synth_1 system_Action_RAM_3_0_synth_1 system_Action_RAM_1_0_synth_1 system_decoder_0_0_synth_1 system_reg_2bit_0_0_synth_1 system_reg_32bit_0_1_synth_1 system_SD_0_0_synth_1 system_RD_0_0_synth_1 system_reg_32bit_0_3_synth_1 system_PG_0_0_synth_1 system_QA_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 15:16:37 2022] Launched system_Action_RAM_0_0_synth_1, system_Action_RAM_2_0_synth_1, system_Action_RAM_3_0_synth_1, system_Action_RAM_1_0_synth_1, system_decoder_0_0_synth_1, system_reg_2bit_0_0_synth_1, system_reg_32bit_0_1_synth_1, system_SD_0_0_synth_1, system_RD_0_0_synth_1, system_reg_32bit_0_3_synth_1, system_PG_0_0_synth_1, system_QA_0_0_synth_1, system_CU_0_0_synth_1...
Run output will be captured here:
system_Action_RAM_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_Action_RAM_0_0_synth_1/runme.log
system_Action_RAM_2_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_Action_RAM_2_0_synth_1/runme.log
system_Action_RAM_3_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_Action_RAM_3_0_synth_1/runme.log
system_Action_RAM_1_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_Action_RAM_1_0_synth_1/runme.log
system_decoder_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_decoder_0_0_synth_1/runme.log
system_reg_2bit_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_reg_2bit_0_0_synth_1/runme.log
system_reg_32bit_0_1_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_reg_32bit_0_1_synth_1/runme.log
system_SD_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_SD_0_0_synth_1/runme.log
system_RD_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_reg_32bit_0_3_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_reg_32bit_0_3_synth_1/runme.log
system_PG_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_PG_0_0_synth_1/runme.log
system_QA_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_QA_0_0_synth_1/runme.log
system_CU_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1403.047 ; gain = 22.145
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_0_4bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - Action_RAM_1
Adding component instance block -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding component instance block -- xilinx.com:module_ref:reg_2bit:1.0 - reg_2bit_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:reg_32bit:1.0 - reg_32bit_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - cnst_1_1bit
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Successfully read diagram <system> from block design file <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1416.223 ; gain = 5.832
connect_bd_net [get_bd_ports rst] [get_bd_pins EV/SD_0/start]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports rst] [get_bd_pins EV/SD_0/start]'
connect_bd_net [get_bd_ports start] [get_bd_pins EV/SD_0/start]
save_bd_design
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 15:27:37 2022] Launched system_CU_0_0_synth_1...
Run output will be captured here: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1436.727 ; gain = 0.000
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference AGENT_PG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd'
INFO: [IP_Flow 19-3420] Updated AGENT_PG_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\AGENT\AGENT.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/ui/bd_2c8adec5.ui> 
update_module_reference AGENT_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd'
INFO: [IP_Flow 19-3420] Updated AGENT_decoder_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\AGENT\AGENT.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1452.395 ; gain = 0.809
update_module_reference AGENT_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd'
INFO: [IP_Flow 19-3420] Updated AGENT_QA_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\AGENT\AGENT.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/ui/bd_2c8adec5.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1455.973 ; gain = 3.578
update_module_reference BRAM_QA_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd'
INFO: [IP_Flow 19-3420] Updated BRAM_QA_decoder_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\BRAM_QA\BRAM_QA.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/ui/bd_c21e0373.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1455.973 ; gain = 0.000
update_module_reference BRAM_QA_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd'
INFO: [IP_Flow 19-3420] Updated BRAM_QA_QA_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\BRAM_QA\BRAM_QA.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1455.973 ; gain = 0.000
update_module_reference system_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_decoder_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1455.973 ; gain = 0.000
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_SD_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1455.973 ; gain = 0.000
update_module_reference system_RD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_RD_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1455.973 ; gain = 0.000
update_module_reference system_PG_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_PG_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1467.355 ; gain = 11.383
update_module_reference system_QA_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_QA_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1467.430 ; gain = 0.074
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_CU_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1470.852 ; gain = 3.422
update_module_reference action_ram_decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd'
INFO: [IP_Flow 19-3420] Updated action_ram_decoder_0_0 to use current project options
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\action_ram\action_ram.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_a132b655.ui> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_961c96ea.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1470.852 ; gain = 0.000
current_bd_design [get_bd_designs BRAM_QA]
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AGENT/QA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_decoder_0_0] }
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_PG_0_0] }
catch { config_ip_cache -export [get_ips -all system_QA_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_decoder_0_0_synth_1 system_SD_0_0_synth_1 system_RD_0_0_synth_1 system_PG_0_0_synth_1 system_QA_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 15:34:38 2022] Launched system_decoder_0_0_synth_1, system_SD_0_0_synth_1, system_RD_0_0_synth_1, system_PG_0_0_synth_1, system_QA_0_0_synth_1, system_CU_0_0_synth_1...
Run output will be captured here:
system_decoder_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_decoder_0_0_synth_1/runme.log
system_SD_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_SD_0_0_synth_1/runme.log
system_RD_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_PG_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_PG_0_0_synth_1/runme.log
system_QA_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_QA_0_0_synth_1/runme.log
system_CU_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1470.852 ; gain = 0.000
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
current_bd_design [get_bd_designs system]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v w ]
add_files -fileset sim_1 D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v
update_compile_order -fileset sim_1
set_property top system_wrapper_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1525.738 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
WARNING: [VRFC 10-8497] literal value 'd11 truncated to fit in 2 bits [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v:48]
WARNING: [VRFC 10-8497] literal value 'd10 truncated to fit in 2 bits [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2458] undeclared symbol o_lsfr, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:43]
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:56]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'o_lsfr' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:112]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'o_lsfr' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:113]
ERROR: [VRFC 10-2865] module 'CU' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:7]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1525.738 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1525.738 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
WARNING: [VRFC 10-8497] literal value 'd11 truncated to fit in 2 bits [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v:48]
WARNING: [VRFC 10-8497] literal value 'd10 truncated to fit in 2 bits [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2458] undeclared symbol o_lsfr, assumed default net type wire [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:43]
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:56]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'o_lsfr' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:112]
ERROR: [VRFC 10-3186] cannot index into non-array type wire for 'o_lsfr' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:113]
ERROR: [VRFC 10-2865] module 'CU' ignored due to previous errors [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:7]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\BRAM_QA\BRAM_QA.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/ui/bd_c21e0373.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/synth/BRAM_QA.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/sim/BRAM_QA.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/hdl/BRAM_QA_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_0_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_2bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QA_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/hw_handoff/BRAM_QA.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/hw_handoff/BRAM_QA_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/BRAM_QA/synth/BRAM_QA.hwdef
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_Action_RAM_0_0, cache-ID = a567eee0e893c17a; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_Action_RAM_1_0, cache-ID = a567eee0e893c17a; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_Action_RAM_2_0, cache-ID = a567eee0e893c17a; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_Action_RAM_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_Action_RAM_0_1, cache-ID = a567eee0e893c17a; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_decoder_0_0, cache-ID = edf85ad9f6dd20a4; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_reg_2bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_reg_2bit_0_0, cache-ID = 65258048b19312e1; cache size = 2.764 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_reg_32bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_reg_32bit_0_0, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all BRAM_QA_QA_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM_QA_QA_0_0, cache-ID = f26636368417e47a; cache size = 2.765 MB.
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/BRAM_QA/BRAM_QA.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\AGENT\AGENT.bd> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/synth/AGENT.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/sim/AGENT.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/hdl/AGENT_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_0_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_2bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QA_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/hw_handoff/AGENT.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/hw_handoff/AGENT_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/AGENT/synth/AGENT.hwdef
catch { config_ip_cache -export [get_ips -all AGENT_PG_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_PG_0_0, cache-ID = 511f4d6c5fd48fd1; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_Action_RAM_0_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_Action_RAM_2_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_Action_RAM_3_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_Action_RAM_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_Action_RAM_1_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_decoder_0_0, cache-ID = edf85ad9f6dd20a4; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_reg_2bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_reg_2bit_0_0, cache-ID = 65258048b19312e1; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_reg_32bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_reg_32bit_0_0, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all AGENT_QA_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AGENT_QA_0_0, cache-ID = f26636368417e47a; cache size = 2.765 MB.
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/AGENT/AGENT.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\action_ram\action_ram.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_a132b655.ui> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_961c96ea.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/synth/action_ram.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/sim/action_ram.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_a132b655.ui> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/ui/bd_961c96ea.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_0_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/Action_RAM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_2bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Action_RAM/reg_32bit_1 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/hw_handoff/action_ram.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/hw_handoff/action_ram_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/action_ram/synth/action_ram.hwdef
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_Action_RAM_0_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_Action_RAM_2_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_3_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_Action_RAM_3_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_Action_RAM_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_Action_RAM_1_0, cache-ID = a567eee0e893c17a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_decoder_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_decoder_0_0, cache-ID = edf85ad9f6dd20a4; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_reg_2bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_reg_2bit_0_0, cache-ID = 65258048b19312e1; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_reg_32bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_reg_32bit_0_0, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all action_ram_reg_32bit_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP action_ram_reg_32bit_0_1, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd]
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/action_ram/action_ram.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\bram\bram.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/ui/bd_9330469c.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/synth/bram.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/sim/bram.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/hdl/bram_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_stand_alone .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnst_1_1bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnst_15_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cnst_0_4bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_bram_controller .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg_32bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg_32bit_1 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/hw_handoff/bram.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/hw_handoff/bram_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/bram/synth/bram.hwdef
catch { config_ip_cache -export [get_ips -all bram_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all bram_blk_mem_gen_1_0] }
catch { config_ip_cache -export [get_ips -all bram_reg_32bit_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bram_reg_32bit_0_0, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
catch { config_ip_cache -export [get_ips -all bram_reg_32bit_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bram_reg_32bit_0_1, cache-ID = 7d40101c3b5b570a; cache size = 2.765 MB.
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd]
launch_runs bram_blk_mem_gen_0_0_synth_1 bram_blk_mem_gen_1_0_synth_1 -jobs 4
[Sat Mar  5 17:35:10 2022] Launched bram_blk_mem_gen_0_0_synth_1, bram_blk_mem_gen_1_0_synth_1...
Run output will be captured here:
bram_blk_mem_gen_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/bram_blk_mem_gen_0_0_synth_1/runme.log
bram_blk_mem_gen_1_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/bram_blk_mem_gen_1_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1552.285 ; gain = 0.000
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/bram/bram.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference system_RD_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_RD_0_0 from RD_v1_0 1.0 to RD_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1604.738 ; gain = 0.219
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_RD_0_0] }
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_RD_0_0_synth_1 system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 17:55:28 2022] Launched system_RD_0_0_synth_1, system_CU_0_0_synth_1...
Run output will be captured here:
system_RD_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_RD_0_0_synth_1/runme.log
system_CU_0_0_synth_1: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1613.531 ; gain = 8.793
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1630.043 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.043 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.688 ; gain = 0.484
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.688 ; gain = 0.484
INFO: [IP_Flow 19-1972] Upgraded system_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1643.688 ; gain = 0.484
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1643.688 ; gain = 12.809
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 19:45:59 2022] Launched system_CU_0_0_synth_1...
Run output will be captured here: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.688 ; gain = 0.000
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.309 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/system_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/xsim.dir/system_wrapper_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Mar  5 19:47:25 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 86.250 ; gain = 4.504
INFO: [Common 17-206] Exiting Webtalk at Sat Mar  5 19:47:25 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1650.211 ; gain = 0.902
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_wrapper_tb_behav -key {Behavioral:sim_1:Functional:system_wrapper_tb} -tclbatch {system_wrapper_tb.tcl} -protoinst "protoinst_files/AGENT.protoinst" -protoinst "protoinst_files/BRAM_QA.protoinst" -protoinst "protoinst_files/system.protoinst" -protoinst "protoinst_files/bram.protoinst" -protoinst "protoinst_files/action_ram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
source system_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:34 ; elapsed = 00:29:01 . Memory (MB): peak = 1672.254 ; gain = 4.438
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:01:38 ; elapsed = 00:29:05 . Memory (MB): peak = 1672.254 ; gain = 22.043
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:01:43 ; elapsed = 00:29:36 . Memory (MB): peak = 1672.254 ; gain = 22.945
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top system_wrapper [current_fileset]
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1672.254 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1672.254 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.254 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1680.781 ; gain = 8.527
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1680.781 ; gain = 8.527
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_bd_design [get_bd_designs AGENT]
current_bd_design [get_bd_designs BRAM_QA]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.781 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-1771] potential always loop found [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_wrapper_tb_behav -key {Behavioral:sim_1:Functional:system_wrapper_tb} -tclbatch {system_wrapper_tb.tcl} -protoinst "protoinst_files/system.protoinst" -protoinst "protoinst_files/AGENT.protoinst" -protoinst "protoinst_files/BRAM_QA.protoinst" -protoinst "protoinst_files/bram.protoinst" -protoinst "protoinst_files/action_ram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
source system_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1728.238 ; gain = 0.031
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 1728.238 ; gain = 47.457
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1728.238 ; gain = 47.457
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_module_reference system_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_CU_0_0 from CU_v1_0 1.0 to CU_v1_0 1.0
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_CU_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_CU_0_0_synth_1 -jobs 4
[Sat Mar  5 20:47:48 2022] Launched system_CU_0_0_synth_1...
Run output will be captured here: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_CU_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 1745.445 ; gain = 17.207
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_wrapper_tb_behav -key {Behavioral:sim_1:Functional:system_wrapper_tb} -tclbatch {system_wrapper_tb.tcl} -protoinst "protoinst_files/system.protoinst" -protoinst "protoinst_files/AGENT.protoinst" -protoinst "protoinst_files/BRAM_QA.protoinst" -protoinst "protoinst_files/bram.protoinst" -protoinst "protoinst_files/action_ram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
source system_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1775.414 ; gain = 27.684
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:48]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_r3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w0' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w1' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w2' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'panjang_w3' is not allowed [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:55]
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1804.449 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.449 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1806.820 ; gain = 2.371
run 1500 ns
run 1500 ns
run 15 us
run 15 us
update_module_reference system_SD_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Dismas/ITB/SemesterVIII/TA2/ip_repo/intelight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Upgrading 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_SD_0_0_synth_1

delete_fileset: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1902.293 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1902.293 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded system_SD_0_0 from SD_v1_0 1.0 to SD_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_r0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_r1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_r2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_r3'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_w0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_w1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_w2'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'panjang_w3'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_SD_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_SD_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1902.293 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1902.293 ; gain = 0.000
generate_target all [get_files  D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Dismas\ITB\SemesterVIII\TA2\intelight\intelight.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block EV/SD_0 .
Exporting to file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_SD_0_0] }
export_ip_user_files -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_SD_0_0_synth_1 -jobs 4
[Sat Mar  5 21:08:12 2022] Launched system_SD_0_0_synth_1...
Run output will be captured here: D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.runs/system_SD_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1902.293 ; gain = 0.000
export_simulation -of_objects [get_files D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files -ipstatic_source_dir D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'system_wrapper_tb'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'system_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj system_wrapper_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/enable_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enabler_2bit
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module debit_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/arith_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module r_shift
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module minus
INFO: [VRFC 10-311] analyzing module lsfr_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/mux_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32bit
INFO: [VRFC 10-311] analyzing module mux2to1_32bit_sd
INFO: [VRFC 10-311] analyzing module mux2to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_2bit
INFO: [VRFC 10-311] analyzing module mux4to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SD
INFO: [VRFC 10-311] analyzing module comp_SD
INFO: [VRFC 10-311] analyzing module gsg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/max_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module max4to1_2bit
INFO: [VRFC 10-311] analyzing module min4to2_2bit
INFO: [VRFC 10-311] analyzing module comp_2bit
INFO: [VRFC 10-311] analyzing module min2to1_2bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/RD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RD
INFO: [VRFC 10-311] analyzing module analyzer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/PG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/QA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_0_0/sim/system_Action_RAM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_0_4bit_0/sim/system_cnst_0_4bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_0_4bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_2_0/sim/system_Action_RAM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_3_0/sim/system_Action_RAM_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_0/sim/system_cnst_1_1bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_Action_RAM_1_0/sim/system_Action_RAM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_Action_RAM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_decoder_0_0/sim/system_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_2bit_0_0/sim/system_reg_2bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_2bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_1/sim/system_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_SD_0_0/sim/system_SD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_SD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_RD_0_0/sim/system_RD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_RD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_reg_32bit_0_3/sim/system_reg_32bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_reg_32bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_PG_0_0/sim/system_PG_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_PG_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_QA_0_0/sim/system_QA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_QA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_cnst_1_1bit_1/sim/system_cnst_1_1bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_cnst_1_1bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/ip/system_CU_0_0/sim/system_CU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_CU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.ip_user_files/bd/system/sim/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGENT_imp_YX08AZ
INFO: [VRFC 10-311] analyzing module Action_RAM_imp_YJTKIJ
INFO: [VRFC 10-311] analyzing module EV_imp_1QWL980
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/system_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_wrapper_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1909.359 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
"xelab -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot system_wrapper_tb_behav xil_defaultlib.system_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in0' [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sources_1/new/SD.v:172]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.max2to1_32bit
Compiling module xil_defaultlib.max4to1_32bit
Compiling module xil_defaultlib.mux2to1_2bit
Compiling module xil_defaultlib.enabler_2bit
Compiling module xil_defaultlib.PG
Compiling module xil_defaultlib.system_PG_0_0
Compiling module xil_defaultlib.reg_32bit
Compiling module xil_defaultlib.mux4to1_32bit
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.QA
Compiling module xil_defaultlib.system_QA_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.system_cnst_1_1bit_1
Compiling module xil_defaultlib.AGENT_imp_YX08AZ
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.system_Action_RAM_0_0
Compiling module xil_defaultlib.system_Action_RAM_1_0
Compiling module xil_defaultlib.system_Action_RAM_2_0
Compiling module xil_defaultlib.system_Action_RAM_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.system_cnst_0_4bit_0
Compiling module xil_defaultlib.system_cnst_1_1bit_0
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.system_decoder_0_0
Compiling module xil_defaultlib.reg_2bit
Compiling module xil_defaultlib.system_reg_2bit_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_1
Compiling module xil_defaultlib.Action_RAM_imp_YJTKIJ
Compiling module xil_defaultlib.lsfr_16bit
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.system_CU_0_0
Compiling module xil_defaultlib.max4to1_2bit
Compiling module xil_defaultlib.comp_2bit
Compiling module xil_defaultlib.min2to1_2bit
Compiling module xil_defaultlib.min4to2_2bit
Compiling module xil_defaultlib.mux4to1_2bit
Compiling module xil_defaultlib.analyzer
Compiling module xil_defaultlib.RD
Compiling module xil_defaultlib.system_RD_0_0
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.mux2to1_32bit_sd
Compiling module xil_defaultlib.comp_SD
Compiling module xil_defaultlib.gsg
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.system_SD_0_0
Compiling module xil_defaultlib.system_reg_32bit_0_3
Compiling module xil_defaultlib.EV_imp_1QWL980
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.system_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_wrapper_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1909.359 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/AGENT_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Dismas/ITB/SemesterVIII/TA2/intelight/sim_result/bram_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "system_wrapper_tb_behav -key {Behavioral:sim_1:Functional:system_wrapper_tb} -tclbatch {system_wrapper_tb.tcl} -protoinst "protoinst_files/system.protoinst" -protoinst "protoinst_files/AGENT.protoinst" -protoinst "protoinst_files/BRAM_QA.protoinst" -protoinst "protoinst_files/bram.protoinst" -protoinst "protoinst_files/action_ram.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/AGENT.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/AGENT.protoinst for the following reason(s):
There are no instances of module "AGENT" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/BRAM_QA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/BRAM_QA.protoinst for the following reason(s):
There are no instances of module "BRAM_QA" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bram.protoinst for the following reason(s):
There are no instances of module "bram" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/action_ram.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/action_ram.protoinst for the following reason(s):
There are no instances of module "action_ram" in the design.

Time resolution is 1 ps
source system_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_1.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_2.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module system_wrapper_tb.dut.Action_RAM.Action_RAM_3.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'system_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1909.707 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  5 23:06:29 2022...
