Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_018.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3616156 heartbeat IPC: 2.76537 cumulative IPC: 2.76537 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7237142 heartbeat IPC: 2.76168 cumulative IPC: 2.76352 (Simulation time: 0 hr 6 min 38 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10712131 heartbeat IPC: 2.87771 cumulative IPC: 2.80056 (Simulation time: 0 hr 9 min 17 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14224266 heartbeat IPC: 2.84727 cumulative IPC: 2.8121 (Simulation time: 0 hr 12 min 25 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17841808 heartbeat IPC: 2.76431 cumulative IPC: 2.80241 (Simulation time: 0 hr 15 min 39 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17841808 (Simulation time: 0 hr 15 min 39 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35390917 heartbeat IPC: 0.569829 cumulative IPC: 0.569829 (Simulation time: 0 hr 19 min 27 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 52975974 heartbeat IPC: 0.568665 cumulative IPC: 0.569246 (Simulation time: 0 hr 23 min 31 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 70435561 heartbeat IPC: 0.572751 cumulative IPC: 0.57041 (Simulation time: 0 hr 27 min 9 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 87951894 heartbeat IPC: 0.570896 cumulative IPC: 0.570531 (Simulation time: 0 hr 29 min 5 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 105471182 heartbeat IPC: 0.570799 cumulative IPC: 0.570585 (Simulation time: 0 hr 29 min 48 sec) 
Finished CPU 0 instructions: 50000002 cycles: 87629376 cumulative IPC: 0.570585 (Simulation time: 0 hr 29 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.570585 instructions: 50000002 cycles: 87629376
L1D TOTAL     ACCESS:   18617288  HIT:   16399527  MISS:    2217761
L1D LOAD      ACCESS:    7044149  HIT:    6318748  MISS:     725401
L1D RFO       ACCESS:    5804420  HIT:    4852026  MISS:     952394
L1D PREFETCH  ACCESS:    5768719  HIT:    5228753  MISS:     539966
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7085785  ISSUED:    6882984  USEFUL:     200177  USELESS:     339878
L1D AVERAGE MISS LATENCY: 176.428 cycles
L1I TOTAL     ACCESS:   18193564  HIT:   15138663  MISS:    3054901
L1I LOAD      ACCESS:   10119104  HIT:   10075373  MISS:      43731
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8074460  HIT:    5063290  MISS:    3011170
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8689096  ISSUED:    8659153  USEFUL:    2564314  USELESS:     446781
L1I AVERAGE MISS LATENCY: 17.707 cycles
L2C TOTAL     ACCESS:    7763956  HIT:    5896499  MISS:    1867457
L2C LOAD      ACCESS:     534526  HIT:     271295  MISS:     263231
L2C RFO       ACCESS:     951754  HIT:      19327  MISS:     932427
L2C PREFETCH  ACCESS:    5107621  HIT:    4439367  MISS:     668254
L2C WRITEBACK ACCESS:    1170055  HIT:    1166510  MISS:       3545
L2C PREFETCH  REQUESTED:    4566486  ISSUED:    4561261  USEFUL:      21315  USELESS:     648057
L2C AVERAGE MISS LATENCY: 214.956 cycles
LLC TOTAL     ACCESS:    4200804  HIT:    2747479  MISS:    1453325
LLC LOAD      ACCESS:     263201  HIT:     165340  MISS:      97861
LLC RFO       ACCESS:     932425  HIT:     134618  MISS:     797807
LLC PREFETCH  ACCESS:    1902203  HIT:    1346801  MISS:     555402
LLC WRITEBACK ACCESS:    1102975  HIT:    1100720  MISS:       2255
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      29318  USELESS:     526101
LLC AVERAGE MISS LATENCY: 281.954 cycles
Major fault: 0 Minor fault: 22445
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     409667  ROW_BUFFER_MISS:    1041130
 DBUS_CONGESTED:    1453186
 WQ ROW_BUFFER_HIT:     259433  ROW_BUFFER_MISS:     637563  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 212.51

Branch types
NOT_BRANCH: 41740997 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930880 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

