{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 8000.0000"
  ],
  "cts__clock__skew__hold": -1133.4836,
  "cts__clock__skew__hold__post_repair": -1131.9417,
  "cts__clock__skew__hold__pre_repair": -1131.9417,
  "cts__clock__skew__setup": 1133.4836,
  "cts__clock__skew__setup__post_repair": 1131.9417,
  "cts__clock__skew__setup__pre_repair": 1131.9417,
  "cts__design__instance__area": 14904.3662,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 12641.084,
  "cts__design__instance__area__pre_repair": 12641.084,
  "cts__design__instance__area__stdcell": 14904.3662,
  "cts__design__instance__area__stdcell__post_repair": 12641.084,
  "cts__design__instance__area__stdcell__pre_repair": 12641.084,
  "cts__design__instance__count": 16520,
  "cts__design__instance__count__hold_buffer": 792.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 15728,
  "cts__design__instance__count__pre_repair": 15728,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 16520,
  "cts__design__instance__count__stdcell__post_repair": 15728,
  "cts__design__instance__count__stdcell__pre_repair": 15728,
  "cts__design__instance__displacement__max": 10.152,
  "cts__design__instance__displacement__mean": 0.304,
  "cts__design__instance__displacement__total": 5317.1635,
  "cts__design__instance__utilization": 0.4902,
  "cts__design__instance__utilization__post_repair": 0.4158,
  "cts__design__instance__utilization__pre_repair": 0.4158,
  "cts__design__instance__utilization__stdcell": 0.4902,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4158,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4158,
  "cts__design__io": 264,
  "cts__design__io__post_repair": 264,
  "cts__design__io__pre_repair": 264,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0021,
  "cts__power__internal__total__post_repair": 0.0021,
  "cts__power__internal__total__pre_repair": 0.0021,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.002,
  "cts__power__switching__total__post_repair": 0.002,
  "cts__power__switching__total__pre_repair": 0.002,
  "cts__power__total": 0.0041,
  "cts__power__total__post_repair": 0.0041,
  "cts__power__total__pre_repair": 0.0041,
  "cts__route__wirelength__estimated": 170394.0165,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 1,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9361,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9361,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9361,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.2528,
  "cts__timing__drv__max_slew_limit__post_repair": 0.2352,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.2352,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 508.69,
  "cts__timing__setup__ws__post_repair": 894.7,
  "cts__timing__setup__ws__pre_repair": 894.7,
  "detailedplace__cpu__total": 14.06,
  "detailedplace__design__instance__area": 12594.5439,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 12594.5439,
  "detailedplace__design__instance__count": 15652,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 15652,
  "detailedplace__design__instance__displacement__max": 8.589,
  "detailedplace__design__instance__displacement__mean": 0.8105,
  "detailedplace__design__instance__displacement__total": 13476.7525,
  "detailedplace__design__instance__utilization": 0.4143,
  "detailedplace__design__instance__utilization__stdcell": 0.4143,
  "detailedplace__design__io": 264,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 367024.0,
  "detailedplace__power__internal__total": 0.0021,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0019,
  "detailedplace__power__total": 0.0039,
  "detailedplace__route__wirelength__estimated": 157837.92,
  "detailedplace__runtime__total": "0:16.39",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9361,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.2364,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 2248.53,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 20907,
  "detailedroute__route__drc_errors__iter:10": 2,
  "detailedroute__route__drc_errors__iter:11": 2,
  "detailedroute__route__drc_errors__iter:12": 1,
  "detailedroute__route__drc_errors__iter:13": 1,
  "detailedroute__route__drc_errors__iter:14": 1,
  "detailedroute__route__drc_errors__iter:15": 1,
  "detailedroute__route__drc_errors__iter:16": 1,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 1,
  "detailedroute__route__drc_errors__iter:19": 1,
  "detailedroute__route__drc_errors__iter:2": 4667,
  "detailedroute__route__drc_errors__iter:20": 0,
  "detailedroute__route__drc_errors__iter:3": 4581,
  "detailedroute__route__drc_errors__iter:4": 626,
  "detailedroute__route__drc_errors__iter:5": 129,
  "detailedroute__route__drc_errors__iter:6": 36,
  "detailedroute__route__drc_errors__iter:7": 14,
  "detailedroute__route__drc_errors__iter:8": 4,
  "detailedroute__route__drc_errors__iter:9": 3,
  "detailedroute__route__net": 16679,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 170032,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 170032,
  "detailedroute__route__wirelength": 235828,
  "detailedroute__route__wirelength__iter:1": 237112,
  "detailedroute__route__wirelength__iter:10": 235829,
  "detailedroute__route__wirelength__iter:11": 235829,
  "detailedroute__route__wirelength__iter:12": 235828,
  "detailedroute__route__wirelength__iter:13": 235828,
  "detailedroute__route__wirelength__iter:14": 235828,
  "detailedroute__route__wirelength__iter:15": 235828,
  "detailedroute__route__wirelength__iter:16": 235828,
  "detailedroute__route__wirelength__iter:17": 235828,
  "detailedroute__route__wirelength__iter:18": 235828,
  "detailedroute__route__wirelength__iter:19": 235828,
  "detailedroute__route__wirelength__iter:2": 236726,
  "detailedroute__route__wirelength__iter:20": 235828,
  "detailedroute__route__wirelength__iter:3": 236192,
  "detailedroute__route__wirelength__iter:4": 235933,
  "detailedroute__route__wirelength__iter:5": 235868,
  "detailedroute__route__wirelength__iter:6": 235841,
  "detailedroute__route__wirelength__iter:7": 235834,
  "detailedroute__route__wirelength__iter:8": 235829,
  "detailedroute__route__wirelength__iter:9": 235829,
  "finish__clock__skew__hold": -269.8911,
  "finish__clock__skew__setup": 266.796,
  "finish__cpu__total": 51.16,
  "finish__design__instance__area": 14904.3662,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 14904.3662,
  "finish__design__instance__count": 16520,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 16520,
  "finish__design__instance__utilization": 0.4902,
  "finish__design__instance__utilization__stdcell": 0.4902,
  "finish__design__io": 264,
  "finish__mem__peak": 1473216.0,
  "finish__power__internal__total": 0.0024,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0011,
  "finish__power__total": 0.0034,
  "finish__runtime__total": "1:06.81",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9576,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.6855,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 2701.0,
  "finish__timing__wns_percent_delay": 73.019739,
  "floorplan__cpu__total": 3.59,
  "floorplan__design__instance__area": 8722.8643,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 8722.8643,
  "floorplan__design__instance__count": 15366,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 15366,
  "floorplan__design__instance__utilization": 0.2869,
  "floorplan__design__instance__utilization__stdcell": 0.2869,
  "floorplan__design__io": 264,
  "floorplan__mem__peak": 299748.0,
  "floorplan__power__internal__total": 0.0011,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0005,
  "floorplan__power__total": 0.0016,
  "floorplan__runtime__total": "0:04.17",
  "floorplan__timing__setup__tns": -2307514.75,
  "floorplan__timing__setup__ws": -2520.0801,
  "globalplace__design__instance__area": 8722.8643,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 8722.8643,
  "globalplace__design__instance__count": 15366,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 15366,
  "globalplace__design__instance__utilization": 0.2869,
  "globalplace__design__instance__utilization__stdcell": 0.2869,
  "globalplace__design__io": 264,
  "globalplace__power__internal__total": 0.0011,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0013,
  "globalplace__power__total": 0.0024,
  "globalplace__timing__setup__tns": -25055064.0,
  "globalplace__timing__setup__ws": -15431.0801,
  "globalroute__clock__skew__hold": -1160.8099,
  "globalroute__clock__skew__setup": 1160.8099,
  "globalroute__design__instance__area": 14904.3662,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 14904.3662,
  "globalroute__design__instance__count": 16520,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 16520,
  "globalroute__design__instance__utilization": 0.4902,
  "globalroute__design__instance__utilization__stdcell": 0.4902,
  "globalroute__design__io": 264,
  "globalroute__power__internal__total": 0.0024,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0022,
  "globalroute__power__total": 0.0045,
  "globalroute__timing__clock__slack": 252.457,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8813,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1978,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 252.46,
  "placeopt__cpu__total": 16.43,
  "placeopt__design__instance__area": 12594.5439,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 8722.8643,
  "placeopt__design__instance__area__stdcell": 12594.5439,
  "placeopt__design__instance__area__stdcell__pre_opt": 8722.8643,
  "placeopt__design__instance__count": 15652,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 15366,
  "placeopt__design__instance__count__stdcell": 15652,
  "placeopt__design__instance__count__stdcell__pre_opt": 15366,
  "placeopt__design__instance__utilization": 0.4143,
  "placeopt__design__instance__utilization__pre_opt": 0.2869,
  "placeopt__design__instance__utilization__stdcell": 0.4143,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2869,
  "placeopt__design__io": 264,
  "placeopt__design__io__pre_opt": 264,
  "placeopt__mem__peak": 386156.0,
  "placeopt__power__internal__total": 0.0021,
  "placeopt__power__internal__total__pre_opt": 0.0011,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0018,
  "placeopt__power__switching__total__pre_opt": 0.0013,
  "placeopt__power__total": 0.0039,
  "placeopt__power__total__pre_opt": 0.0024,
  "placeopt__runtime__total": "0:18.23",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9504,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.2562,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": -30.58,
  "placeopt__timing__setup__tns__pre_opt": -25055064.0,
  "placeopt__timing__setup__ws": 2226.6499,
  "placeopt__timing__setup__ws__pre_opt": -15431.0801,
  "run__flow__design": "ibex",
  "run__flow__generate_date": "2022-12-12 14:36",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6071-g5cc4fa644",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "d88be9a4f007c5f3a72d22a2aff36fad8b717eae",
  "run__flow__scripts_commit": "b03d9e081aa35f977aca64fac7586bb01f1a9abc",
  "run__flow__uuid": "073aaa87-56ea-4e94-9cc1-35dc9c42cd26",
  "run__flow__variant": "base",
  "synth__cpu__total": 133.31,
  "synth__design__instance__area__stdcell": 9184.3794,
  "synth__design__instance__count__stdcell": 16702.0,
  "synth__mem__peak": 319932.0,
  "synth__runtime__total": "2:20.27",
  "total_time": "0:04:05.870000"
}