Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B37E022C525
	for <lists+qemu-devel@lfdr.de>; Fri, 24 Jul 2020 14:28:22 +0200 (CEST)
Received: from localhost ([::1]:49272 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jywoH-0007wV-JJ
	for lists+qemu-devel@lfdr.de; Fri, 24 Jul 2020 08:28:21 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:56120)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <mst@redhat.com>) id 1jywnI-0007Nm-6H
 for qemu-devel@nongnu.org; Fri, 24 Jul 2020 08:27:20 -0400
Received: from us-smtp-1.mimecast.com ([205.139.110.61]:26769
 helo=us-smtp-delivery-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_CBC_SHA1:256)
 (Exim 4.90_1) (envelope-from <mst@redhat.com>) id 1jywnF-000148-QC
 for qemu-devel@nongnu.org; Fri, 24 Jul 2020 08:27:19 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1595593635;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 in-reply-to:in-reply-to:references:references;
 bh=v2Ut5/KHzy8whBOo4j/QH2sctvwGRnPSGszqiohhhvc=;
 b=fWhTSV2Ptw71NqShmLOdBw6T/SSTaVO24T4fIKVDGNYxrHDig4R+o0zq0skAxScqMw+TtF
 l6P5jdBdSBZeBXX1Y77f8xQrO09OKPyMoJ534KVCr3CpTNZzFm39DQEk8aoAnm529h8A6a
 X0yklkcWSZWsndzqrMxZEN+5TMln3Q4=
Received: from mail-wr1-f69.google.com (mail-wr1-f69.google.com
 [209.85.221.69]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-326-ligmZD4GMEejAqQFirWoFA-1; Fri, 24 Jul 2020 08:27:13 -0400
X-MC-Unique: ligmZD4GMEejAqQFirWoFA-1
Received: by mail-wr1-f69.google.com with SMTP id w1so76306wro.4
 for <qemu-devel@nongnu.org>; Fri, 24 Jul 2020 05:27:13 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:to:cc:subject:message-id:references
 :mime-version:content-disposition:in-reply-to;
 bh=v2Ut5/KHzy8whBOo4j/QH2sctvwGRnPSGszqiohhhvc=;
 b=rP5rdOmLRwwPicd1szvLTYr6/FsLVJsKL2N/BJCp2apt1BVHG7D8kGhIIUrWplS0v5
 0ucGi9biSg1/NTpUPDw+vfc7E5HJXCBZaU8Bp0LS8gGh14Y+ToQxCFCvdDkpNzop15Ak
 6bpcJVl4bPvgkoYuwMThu2CSEvgKAW7AuKjcEzb7o6/Rbw044nspBPQBIQUZ0lFq7xAQ
 CG+BNr6BSe22KcokxQ6xdGRDbWPMrV/AKv0IvV3ZCeXaJjNmd2ooiU8ooETUWXQ2A3Kj
 5UQoEQv0wGno6xrGYzn8sBiKNN2Tv9VRa3+tIJMUOnAg/sU+n24o3cNHLYx8Yy5OyQUn
 S38g==
X-Gm-Message-State: AOAM531hzClBl91hEE+N8abhqamB9o2+LIbTszNXO28I6IaApljLq0Dk
 GpkBUFo9ZmC+Emn2bLEKTOL7EFKgb2JJTEFIxTy/FwiW/tWfu7RutYPhG4v+E231CxHV6CNknqT
 2bSxmwWsHpzMhBwo=
X-Received: by 2002:a05:600c:218f:: with SMTP id
 e15mr8318688wme.187.1595593632078; 
 Fri, 24 Jul 2020 05:27:12 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJzkaTknnGlzWPzbsqBpbLlUE0G+MEv5GwLi+nJQi19b9cNM4ZOFPgQuCoWCH5qIhe8fN/3SlQ==
X-Received: by 2002:a05:600c:218f:: with SMTP id
 e15mr8318663wme.187.1595593631797; 
 Fri, 24 Jul 2020 05:27:11 -0700 (PDT)
Received: from redhat.com (bzq-79-179-105-63.red.bezeqint.net. [79.179.105.63])
 by smtp.gmail.com with ESMTPSA id 78sm7347180wma.31.2020.07.24.05.27.10
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 24 Jul 2020 05:27:10 -0700 (PDT)
Date: Fri, 24 Jul 2020 08:27:08 -0400
From: "Michael S. Tsirkin" <mst@redhat.com>
To: "Wangjing (Hogan,
 Cloud Infrastructure Service Product Dept.)" <king.wang@huawei.com>
Subject: Re: =?utf-8?B?562U5aSNOiBbUEFUQw==?= =?utf-8?Q?H?= v1] hw/pci-host:
 save/restore pci host config register
Message-ID: <20200723115933-mutt-send-email-mst@kernel.org>
References: <20200723125303.2390-1-king.wang@huawei.com>
 <20200723085516-mutt-send-email-mst@kernel.org>
 <20200723130923.GK2621@work-vm>
 <5b45808d05384d72beae7915506301e4@huawei.com>
MIME-Version: 1.0
In-Reply-To: <5b45808d05384d72beae7915506301e4@huawei.com>
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Received-SPF: pass client-ip=205.139.110.61; envelope-from=mst@redhat.com;
 helo=us-smtp-delivery-1.mimecast.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/07/24 06:44:00
X-ACL-Warn: Detected OS   = Linux 2.2.x-3.x [generic] [fuzzy]
X-Spam_score_int: -40
X-Spam_score: -4.1
X-Spam_bar: ----
X-Spam_report: (-4.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-1,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-1, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "Huangweidong \(C\)" <weidong.huang@huawei.com>,
 "Wangxin \(Alexander\)" <wangxinxin.wang@huawei.com>,
 "jusual@redhat.com" <jusual@redhat.com>,
 "Dr. David Alan Gilbert" <dgilbert@redhat.com>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Thu, Jul 23, 2020 at 02:29:36PM +0000, Wangjing (Hogan, Cloud Infrastructure Service Product Dept.) wrote:
> Wang King wrote:
> > * Michael S. Tsirkin (mst@redhat.com) wrote:
> > > On Thu, Jul 23, 2020 at 08:53:03PM +0800, Wang King wrote:
> > > > From: Hogan Wang <king.wang@huawei.com>
> > > > 
> > > > The pci host config register is used to save PCI address for 
> > > > read/write config data. If guest write a value to config register, 
> > > > and then pause the vcpu to migrate, After the migration, the guest 
> > > > continue to write pci config data, and the write data will be 
> > > > ignored because of new qemu process lost the config register state.
> > > > 
> > > > Reproduction steps are:
> > > > 1. guest booting in seabios.
> > > > 2. guest enable the SMRAM in seabios:piix4_apmc_smm_setup, and then
> > > >    expect to disable the SMRAM by pci_config_writeb.
> > > > 3. after guest write the pci host config register, and then pasued vcpu
> > > >    to finish migration.
> > > > 4. guest write config data(0x0A) fail to disable the SMRAM becasue of
> > > >    config register state lost.
> > > > 5. guest continue to boot and crash in ipxe option ROM due to SMRAM in
> > > >    enabled state.
> > > > 
> > > > Signed-off-by: Hogan Wang <king.wang@huawei.com>
> > > 
> > > I guess this is like v3 right?
> > > 
> > > thanks a lot for the patch!
> > > 
> > > My question stands : does anyone see a way to pass this info around 
> > > without breaking migration for all existing machine types?
> > 
> > You need a .needed clause in the vmstate_i440fx_pcihost and vmstate_q35_pcihost which is a pointer to a function which enables it on new machine types and ignores it on old ones.
> > 
> > Or, if it always crashes if the SMRAM is enabled, then the migration is dead anyway; so you could make the .needed only save the config if the SMRAM is opened, so you'd get a unknown section error, which is nasty but it would only happen in the case it would crash anyway.
> > 
> > Dave
> > 
> 
> It always crashes if the SMRAM is enabled, but it's just one case, config register
> state lost may cause other uncertain errors, so it's need on new machine types.

Well, let's limit this to new machine types for now?
Declaring all machine types broken is unattractive ...

> > > 
> > > > ---
> > > >  hw/pci-host/i440fx.c       | 11 +++++++++++
> > > >  hw/pci-host/q35.c          | 11 +++++++++++
> > > >  hw/pci/pci_host.c          | 11 +++++++++++
> > > >  hw/pci/pcie_host.c         | 11 +++++++++++
> > > >  include/hw/pci/pci_host.h  | 10 ++++++++++  
> > > > include/hw/pci/pcie_host.h | 10 ++++++++++
> > > >  6 files changed, 64 insertions(+)
> > > > 
> > > > diff --git a/hw/pci-host/i440fx.c b/hw/pci-host/i440fx.c index 
> > > > 8ed2417f0c..17705bb025 100644
> > > > --- a/hw/pci-host/i440fx.c
> > > > +++ b/hw/pci-host/i440fx.c
> > > > @@ -118,6 +118,16 @@ static const VMStateDescription vmstate_i440fx = {
> > > >      }
> > > >  };
> > > >  
> > > > +static const VMStateDescription vmstate_i440fx_pcihost = {
> > > > +    .name = "I440FX_PCIHost",
> > > > +    .version_id = 1,
> > > > +    .minimum_version_id = 1,
> > > > +    .fields = (VMStateField[]) {
> > > > +        VMSTATE_PCI_HOST(parent_obj, I440FXState),
> > > > +        VMSTATE_END_OF_LIST()
> > > > +    }
> > > > +};
> > > > +
> > > >  static void i440fx_pcihost_get_pci_hole_start(Object *obj, Visitor *v,
> > > >                                                const char *name, void *opaque,
> > > >                                                Error **errp) @@ 
> > > > -398,6 +408,7 @@ static void i440fx_pcihost_class_init(ObjectClass *klass, void *data)
> > > >      hc->root_bus_path = i440fx_pcihost_root_bus_path;
> > > >      dc->realize = i440fx_pcihost_realize;
> > > >      dc->fw_name = "pci";
> > > > +    dc->vmsd = &vmstate_i440fx_pcihost;
> > > >      device_class_set_props(dc, i440fx_props);
> > > >      /* Reason: needs to be wired up by pc_init1 */
> > > >      dc->user_creatable = false;
> > > > diff --git a/hw/pci-host/q35.c b/hw/pci-host/q35.c index 
> > > > b67cb9c29f..5e323be2e3 100644
> > > > --- a/hw/pci-host/q35.c
> > > > +++ b/hw/pci-host/q35.c
> > > > @@ -165,6 +165,16 @@ static void q35_host_get_pci_hole64_end(Object *obj, Visitor *v,
> > > >      visit_type_uint64(v, name, &value, errp);  }
> > > >  
> > > > +static const VMStateDescription vmstate_q35_pcihost = {
> > > > +    .name = "Q35_PCIHost",
> > > > +    .version_id = 1,
> > > > +    .minimum_version_id = 1,
> > > > +    .fields = (VMStateField[]) {
> > > > +        VMSTATE_PCIE_HOST(parent_obj, Q35PCIHost),
> > > > +        VMSTATE_END_OF_LIST()
> > > > +    }
> > > > +};
> > > > +
> > > >  /*
> > > >   * NOTE: setting defaults for the mch.* fields in this table
> > > >   * doesn't work, because mch is a separate QOM object that is @@ 
> > > > -194,6 +204,7 @@ static void q35_host_class_init(ObjectClass *klass, 
> > > > void *data)
> > > >  
> > > >      hc->root_bus_path = q35_host_root_bus_path;
> > > >      dc->realize = q35_host_realize;
> > > > +    dc->vmsd = &vmstate_q35_pcihost;
> > > >      device_class_set_props(dc, q35_host_props);
> > > >      /* Reason: needs to be wired up by pc_q35_init */
> > > >      dc->user_creatable = false;
> > > > diff --git a/hw/pci/pci_host.c b/hw/pci/pci_host.c index 
> > > > ce7bcdb1d5..7cdd5a3ea3 100644
> > > > --- a/hw/pci/pci_host.c
> > > > +++ b/hw/pci/pci_host.c
> > > > @@ -24,6 +24,7 @@
> > > >  #include "hw/pci/pci_host.h"
> > > >  #include "qemu/module.h"
> > > >  #include "hw/pci/pci_bus.h"
> > > > +#include "migration/vmstate.h"
> > > >  #include "trace.h"
> > > >  
> > > >  /* debug PCI */
> > > > @@ -200,6 +201,16 @@ const MemoryRegionOps pci_host_data_be_ops = {
> > > >      .endianness = DEVICE_BIG_ENDIAN,  };
> > > >  
> > > > +const VMStateDescription vmstate_pcihost = {
> > > > +    .name = "PCIHost",
> > > > +    .version_id = 1,
> > > > +    .minimum_version_id = 1,
> > > > +    .fields = (VMStateField[]) {
> > > > +        VMSTATE_UINT32(config_reg, PCIHostState),
> > > > +        VMSTATE_END_OF_LIST()
> > > > +    }
> > > > +};
> > > > +
> > > >  static const TypeInfo pci_host_type_info = {
> > > >      .name = TYPE_PCI_HOST_BRIDGE,
> > > >      .parent = TYPE_SYS_BUS_DEVICE,
> > > > diff --git a/hw/pci/pcie_host.c b/hw/pci/pcie_host.c index 
> > > > 3534006f99..a653c39bb7 100644
> > > > --- a/hw/pci/pcie_host.c
> > > > +++ b/hw/pci/pcie_host.c
> > > > @@ -24,6 +24,7 @@
> > > >  #include "hw/pci/pcie_host.h"
> > > >  #include "qemu/module.h"
> > > >  #include "exec/address-spaces.h"
> > > > +#include "migration/vmstate.h"
> > > >  
> > > >  /* a helper function to get a PCIDevice for a given mmconfig 
> > > > address */  static inline PCIDevice 
> > > > *pcie_dev_find_by_mmcfg_addr(PCIBus *s, @@ -121,6 +122,16 @@ void pcie_host_mmcfg_update(PCIExpressHost *e,
> > > >      memory_region_transaction_commit();
> > > >  }
> > > >  
> > > > +const VMStateDescription vmstate_pciehost = {
> > > > +    .name = "PCIEHost",
> > > > +    .version_id = 1,
> > > > +    .minimum_version_id = 1,
> > > > +    .fields = (VMStateField[]) {
> > > > +        VMSTATE_PCI_HOST(pci, PCIExpressHost),
> > > > +        VMSTATE_END_OF_LIST()
> > > > +    }
> > > > +};
> > > > +
> > > >  static const TypeInfo pcie_host_type_info = {
> > > >      .name = TYPE_PCIE_HOST_BRIDGE,
> > > >      .parent = TYPE_PCI_HOST_BRIDGE, diff --git 
> > > > a/include/hw/pci/pci_host.h b/include/hw/pci/pci_host.h index 
> > > > 9ce088bd13..fc88305e04 100644
> > > > --- a/include/hw/pci/pci_host.h
> > > > +++ b/include/hw/pci/pci_host.h
> > > > @@ -70,4 +70,14 @@ extern const MemoryRegionOps 
> > > > pci_host_conf_be_ops;  extern const MemoryRegionOps 
> > > > pci_host_data_le_ops;  extern const MemoryRegionOps 
> > > > pci_host_data_be_ops;
> > > >  
> > > > +extern const VMStateDescription vmstate_pcihost;
> > > > +
> > > > +#define VMSTATE_PCI_HOST(_field, _state) {                           \
> > > > +    .name       = (stringify(_field)),                               \
> > > > +    .size       = sizeof(PCIHostState),                              \
> > > > +    .vmsd       = &vmstate_pcihost,                                  \
> > > > +    .flags      = VMS_STRUCT,                                        \
> > > > +    .offset     = vmstate_offset_value(_state, _field, PCIHostState),\
> > > > +}
> > > > +
> > > >  #endif /* PCI_HOST_H */
> > > > diff --git a/include/hw/pci/pcie_host.h b/include/hw/pci/pcie_host.h 
> > > > index 3f7b9886d1..e8856f03e9 100644
> > > > --- a/include/hw/pci/pcie_host.h
> > > > +++ b/include/hw/pci/pcie_host.h
> > > > @@ -78,4 +78,14 @@ void pcie_host_mmcfg_update(PCIExpressHost *e,
> > > >                                           PCIE_MMCFG_DEVFN_MASK)
> > > >  #define PCIE_MMCFG_CONFOFFSET(addr)     ((addr) & PCIE_MMCFG_CONFOFFSET_MASK)
> > > >  
> > > > +extern const VMStateDescription vmstate_pciehost;
> > > > +
> > > > +#define VMSTATE_PCIE_HOST(_field, _state) {                            \
> > > > +    .name       = (stringify(_field)),                                 \
> > > > +    .size       = sizeof(PCIExpressHost),                              \
> > > > +    .vmsd       = &vmstate_pciehost,                                   \
> > > > +    .flags      = VMS_STRUCT,                                          \
> > > > +    .offset     = vmstate_offset_value(_state, _field, PCIExpressHost),\
> > > > +}
> > > > +
> > > >  #endif /* PCIE_HOST_H */
> > > > --
> > > > 2.23.0
> > > > 
> > > 
> > --
> > Dr. David Alan Gilbert / dgilbert@redhat.com / Manchester, UK
> 


