Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Oct 21 09:02:58 2021

drc -z FPGAXC3_Test.ncd FPGAXC3_Test.pcf

WARNING:PhysDesignRules:367 - The signal <AD_SDO_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
