<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.462+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.458+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.455+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'fdataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.451+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'idataOutCtrl_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.447+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'idataOutCtrl_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.444+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'idataOutCtrl_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.441+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'idataOutCtrl_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:54:12.438+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_demo_test_top/AESL_inst_demo_test/demo_test_fadd_32bkb_U1/demo_test_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;355000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 395 ns : File &quot;G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.autotb.v&quot; Line 1067&#xD;&#xA;## quit" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:33.847+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set fdataOutCtrl_group [add_wave_group fdataOutCtrl(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_3 -into $fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_2 -into $fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_1 -into $fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_0 -into $fdataOutCtrl_group -radix hex&#xD;&#xA;## set idataOutCtrl_group [add_wave_group idataOutCtrl(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_3 -into $idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_2 -into $idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_1 -into $idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_0 -into $idataOutCtrl_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set fdataInCtrl_group [add_wave_group fdataInCtrl(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_3 -into $fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_2 -into $fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_1 -into $fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_0 -into $fdataInCtrl_group -radix hex&#xD;&#xA;## set idataInCtrl_group [add_wave_group idataInCtrl(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_3 -into $idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_2 -into $idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_1 -into $idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_0 -into $idataInCtrl_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_fdataOutCtrl_group [add_wave_group fdataOutCtrl(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataOutCtrl_3 -into $tb_fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataOutCtrl_2 -into $tb_fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataOutCtrl_1 -into $tb_fdataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataOutCtrl_0 -into $tb_fdataOutCtrl_group -radix hex&#xD;&#xA;## set tb_idataOutCtrl_group [add_wave_group idataOutCtrl(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/idataOutCtrl_3 -into $tb_idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataOutCtrl_2 -into $tb_idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataOutCtrl_1 -into $tb_idataOutCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataOutCtrl_0 -into $tb_idataOutCtrl_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_fdataInCtrl_group [add_wave_group fdataInCtrl(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataInCtrl_3 -into $tb_fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataInCtrl_2 -into $tb_fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataInCtrl_1 -into $tb_fdataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/fdataInCtrl_0 -into $tb_fdataInCtrl_group -radix hex&#xD;&#xA;## set tb_idataInCtrl_group [add_wave_group idataInCtrl(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_demo_test_top/idataInCtrl_3 -into $tb_idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataInCtrl_2 -into $tb_idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataInCtrl_1 -into $tb_idataInCtrl_group -radix hex&#xD;&#xA;## add_wave /apatb_demo_test_top/idataInCtrl_0 -into $tb_idataInCtrl_group -radix hex&#xD;&#xA;## save_wave_config demo_test.wcfg&#xD;&#xA;## run all" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:30.965+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/demo_test_ap_fadd_2_full_dsp_32.vhd:195]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg&#xD;&#xA;Compiling package floating_point_v7_1_7.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily=&quot;zynq&quot;,...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]&#xD;&#xA;Compiling architecture demo_test_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.demo_test_ap_fadd_2_full_dsp_32 [demo_test_ap_fadd_2_full_dsp_32_...]&#xD;&#xA;Compiling module xil_defaultlib.demo_test_fadd_32bkb&#xD;&#xA;Compiling module xil_defaultlib.demo_test_mux_42_cud(ID=1,din4_W...&#xD;&#xA;Compiling module xil_defaultlib.demo_test&#xD;&#xA;Compiling module xil_defaultlib.apatb_demo_test_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot demo_test&#xD;&#xA;&#xD;&#xA;****** Webtalk v2018.3 (64-bit)&#xD;&#xA;  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018&#xD;&#xA;    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/xsim.dir/demo_test/webtalk/xsim_webtalk.tcl -notrace" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:28.921+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:21.091+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:21.087+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.366+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.362+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.357+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.353+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.343+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.339+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.325+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.316+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.271+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.267+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.263+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.223+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.142+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:20.139+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]" projectName="demo_test" solutionName="solution1" date="2020-06-15T17:06:19.890+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'demo_test_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="demo_test" solutionName="solution1" date="2020-06-15T16:57:18.806+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
