<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:0f2027,50:203a43,100:2c5364&height=200&section=header&text=SHREYAS%20M&fontSize=40&fontColor=ffffff&animation=fadeIn" />
</p>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?color=00F7FF&size=24&center=true&vCenter=true&width=800&lines=Electronics+%26+Communication+Engineer;VLSI+%7C+Digital+Design+%7C+ASIC+Flow;RTL+%E2%86%92+Synthesis+%E2%86%92+Physical+Design+Explorer" />
</p>

---

## ğŸ‘¨â€ğŸ’» About Me

- ğŸ”¬ Focused on **VLSI & ASIC Design**
- ğŸ§  Exploring complete **RTL to GDSII Flow**
- âš™ï¸ Working with **Open-source EDA Tools**
- ğŸ—ï¸ Designing & Verifying Digital Blocks
- ğŸ¯ Aspiring **ASIC / Physical Design Engineer**

---

## ğŸ› ï¸ Tech Stack

### ğŸ”¹ HDL & Programming
![Verilog](https://img.shields.io/badge/Verilog-ED1C24?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-007ACC?style=for-the-badge)
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)

### ğŸ”¹ EDA Tools
![Yosys](https://img.shields.io/badge/Yosys-Synthesis-blue?style=for-the-badge)
![OpenROAD](https://img.shields.io/badge/OpenROAD-Physical%20Design-green?style=for-the-badge)
![OpenLANE](https://img.shields.io/badge/OpenLANE-RTL_to_GDS-orange?style=for-the-badge)
![Magic](https://img.shields.io/badge/Magic-Layout-purple?style=for-the-badge)
![GTKWave](https://img.shields.io/badge/GTKWave-Simulation-lightgrey?style=for-the-badge)

### ğŸ”¹ Environment
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)
![WSL](https://img.shields.io/badge/WSL-4EAA25?style=for-the-badge)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)

---

## ğŸ“‚ Featured Projects

### ğŸ”¹ Transistor-Level Design & Analysis of Vedic Multiplier  
*(Final Year Project â€“ Cadence Virtuoso)*

- Designed Vedic Multiplier using CMOS transistor-level implementation
- Created schematic designs in Cadence Virtuoso
- Performed transient and DC analysis simulations
- Analyzed propagation delay, power consumption, and switching behavior
- Compared performance with conventional multiplier architectures
- Optimized transistor sizing for better speed-power tradeoff
  
### ğŸ”¹ Verilog MUX Modeling
- 2:1, 4:1, 8:1 Multiplexer
- Behavioral, Dataflow & Structural modeling
- Testbench + Waveform verification using GTKWave

### ğŸ”¹ RTL to GDS Flow (Sky130 + OpenLANE)
- Synthesis using Yosys
- Floorplanning & Placement
- Routing & DRC verification
- GDS Layout generation

*(More ASIC flow projects coming soon...)*

---

## ğŸ“ˆ 2026 Learning Goals

- ğŸ“Œ Static Timing Analysis (STA)
- ğŸ“Œ Timing Closure Techniques
- ğŸ“Œ Low Power VLSI
- ğŸ“Œ Advanced SystemVerilog
- ğŸ“Œ Industry-Level ASIC Projects

---

## ğŸ“« Connect With Me

ğŸ“ Bangalore, India  
ğŸ“§ shreyasm52112@gmail.com  
ğŸ”— www.linkedin.com/in/shreyas-m-4a92503b1?trk

---

## ğŸ¯ Career Objective

To secure an internship in **VLSI / ASIC Design / Physical Design**, contributing to real silicon implementation projects while strengthening RTL-to-GDS expertise.

---

<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&color=0:2c5364,50:203a43,100:0f2027&height=120&section=footer&text=THANK%20OYU&fontSize=25&fontColor=ffffff&animation=fadeIn"/>
</p>
