#################################################################
# Makefile generated by Xilinx Platform Studio 
# Project:/home/iu42/hardware/trunk/FPGA/DigitalLLRF/perseus6010/edk/perseus6010_mo1000_mi125_bsdk.xmp
#
# WARNING : This file will be re-generated every time a command
# to run a make target is invoked. So, any changes made to this  
# file manually, will be lost when make is invoked next. 
#################################################################

XILINX_EDK_DIR = /dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK

SYSTEM = perseus6010_mo1000_mi125_bsdk

MHSFILE = perseus6010_mo1000_mi125_bsdk.mhs

FPGA_ARCH = virtex6

DEVICE = xc6vlx550tff1759-1

INTSTYLE = default

LANGUAGE = vhdl
GLOBAL_SEARCHPATHOPT = 
PROJECT_SEARCHPATHOPT =  -lp /home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/

SEARCHPATHOPT = $(PROJECT_SEARCHPATHOPT) $(GLOBAL_SEARCHPATHOPT)

SUBMODULE_OPT = 

PLATGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) -intstyle $(INTSTYLE) $(SEARCHPATHOPT) $(SUBMODULE_OPT) -msg __xps/ise/xmsgprops.lst

OBSERVE_PAR_OPTIONS = -error yes

MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
MICROBLAZE_BOOTLOOP_LE = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop_le.elf
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
BOOTLOOP_DIR = bootloops

MAIN_CPU_BOOTLOOP = $(BOOTLOOP_DIR)/main_cpu.elf
MAIN_CPU_ELF_IMP = ../../fpga/bin/perseus601x_default_linux.elf

BRAMINIT_ELF_IMP_FILES = $(MAIN_CPU_ELF_IMP)
BRAMINIT_ELF_IMP_FILE_ARGS = -pe main_cpu $(MAIN_CPU_ELF_IMP)

BRAMINIT_ELF_SIM_FILES = $(MAIN_CPU_BOOTLOOP)
BRAMINIT_ELF_SIM_FILE_ARGS = -pe main_cpu $(MAIN_CPU_BOOTLOOP)

SIM_CMD = vsim

BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM)_setup.do

STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM)_setup.do

TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM)_setup.do

DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)

SIMGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) -intstyle $(INTSTYLE) $(SEARCHPATHOPT) $(BRAMINIT_ELF_SIM_FILE_ARGS) -msg __xps/ise/xmsgprops.lst -s mgm


CORE_STATE_DEVELOPMENT_FILES = /home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mi125_v1_00_a/netlist/mi125_wrapper.ngc \
pcores/lyt_async_fifo_v1_00_a/netlist/async_fifo.ngc \
pcores/lyt_async_fifo_v1_00_a/netlist/async_fifo.ngc \
pcores/lyt_async_fifo_v1_00_a/netlist/async_fifo.ngc \
pcores/lyt_async_fifo_v1_00_a/netlist/async_fifo.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/v6Ddr3Controler64b.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_144_to_288.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_18_to_72.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_256_to_128.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_256_to_256.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_256_to_32.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_256_to_64.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_288_to_288.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_36_to_288.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_64_to_16.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_64_to_8.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_72_to_288.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_9_to_72.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo128_w32_r256_std_ff.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo64_w256_r32_std_ff.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/mem_controller.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_d16_w288_fwft_dist.ngc \
pcores/lyt_axi_record_playback_v1_00_a/netlist/fifo_d16_w288_fwft.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/rtdex_tx_core.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/rtdex_mux_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/rtdex_rx_core.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/rtdex_mux_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/rtdex_pause_req_gen.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo_w37_d16.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo_w37_d32.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo1k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo2k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo4k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo8k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo16k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo32k_w32_async_rx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo1k_w32_async_fwft_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo2k_w32_async_fwft_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo4k_w32_async_fwft_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo8k_w32_async_fwft_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo16k_w32_async_fwft_tx.ngc \
pcores/lyt_axi_emac_rtdex_v1_00_a/netlist/fifo32k_w32_async_fwft_tx.ngc \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd \
/dls_sw/FPGA/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd \
pcores/lyt_axi_perseus6010_regs_v1_00_a/hdl/vhdl/user_logic.vhd \
pcores/lyt_axi_perseus6010_regs_v1_00_a/hdl/vhdl/lyt_axi_perseus6010_regs.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/user_logic.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/axi_mo1000.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/MMCMExtended_V6.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/pulse2pulse.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/freq_cnt.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/freq_cnt_top.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/VariableDelayTrigger.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/dac_interface.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/mo1000_wrapper.vhd \
/home/iu42/hardware/trunk/FPGA/DigitalLLRF/fpga/Nutaq_ip_cores/pcores/lyt_axi_mo1000_v1_00_a/hdl/vhdl/lyt_axi_mo1000.vhd \
pcores/lyt_async_fifo_v1_00_a/hdl/vhdl/lyt_async_fifo.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/aquisition_packer.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/lyt_axi_record_playback.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/recplay_type_p.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/v6_ddr3_controler_64b_p.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/axi_record_playback.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/user_logic.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/rtdex_rx_fifo_interface.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/recplay_fifos_p.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/playback_unpacker.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/rec_play_dispatch_ddr3.vhd \
pcores/lyt_axi_record_playback_v1_00_a/hdl/vhdl/rtdex_tx_fifo_interface.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/rtdex_pkg.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/rtdex_defines.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/rtdex_rx.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/rr_arbiter.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/rtdex_tx.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/emac_rtdex_top.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/user_logic.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/axi_emac_rtdex.vhd \
pcores/lyt_axi_emac_rtdex_v1_00_a/hdl/vhdl/lyt_axi_emac_rtdex.vhd

WRAPPER_NGC_FILES = implementation/proc_sys_reset_0_wrapper.ngc \
implementation/i_lmb_wrapper.ngc \
implementation/i_bram_ctrl_wrapper.ngc \
implementation/d_lmb_wrapper.ngc \
implementation/d_bram_ctrl_wrapper.ngc \
implementation/bram_block0_wrapper.ngc \
implementation/main_cpu_wrapper.ngc \
implementation/debug_module_wrapper.ngc \
implementation/clock_generator_0_wrapper.ngc \
implementation/axi_lite_wrapper.ngc \
implementation/axi2axi_0x7_wrapper.ngc \
implementation/axi2axi_0x8_wrapper.ngc \
implementation/axi_lite_0x7_wrapper.ngc \
implementation/axi_lite_0x8_wrapper.ngc \
implementation/uart_switch_wrapper.ngc \
implementation/fp_uart_wrapper.ngc \
implementation/axi_mm_wrapper.ngc \
implementation/flash_wrapper.ngc \
implementation/util_vector_logic_0_wrapper.ngc \
implementation/hard_ethernet_mac_wrapper.ngc \
implementation/ethernet_dma_wrapper.ngc \
implementation/irq_ctlr_wrapper.ngc \
implementation/timer_wrapper.ngc \
implementation/ddr3_sdram_wrapper.ngc \
implementation/watchdog_wrapper.ngc \
implementation/ipmi_uart_wrapper.ngc \
implementation/fmc_i2c_wrapper.ngc \
implementation/axi_sysmon_adc_0_wrapper.ngc \
implementation/axi_perseus6010_regs_wrapper.ngc \
implementation/axi_mo1000_0_wrapper.ngc \
implementation/axi_mi125_top_wrapper.ngc \
implementation/dac_rdy_reduced_wrapper.ngc \
implementation/ff_dac_rdy_wrapper.ngc \
implementation/lyt_async_fifo_0_wrapper.ngc \
implementation/lyt_async_fifo_1_wrapper.ngc \
implementation/lyt_async_fifo_2_wrapper.ngc \
implementation/lyt_async_fifo_3_wrapper.ngc \
implementation/ff_mo1000dacdata_1_wrapper.ngc \
implementation/ff_mo1000dacdata_2_wrapper.ngc \
implementation/ff_mo1000dacdata_3_wrapper.ngc \
implementation/ff_mo1000dacdata_4_wrapper.ngc \
implementation/ff_mo1000dacdata_5_wrapper.ngc \
implementation/ff_mo1000dacdata_6_wrapper.ngc \
implementation/ff_mo1000dacdata_7_wrapper.ngc \
implementation/ff_mo1000dacdata_8_wrapper.ngc \
implementation/ff_trigger_wrapper.ngc \
implementation/axi_record_playback_wrapper.ngc \
implementation/axi_emac_rtdex_wrapper.ngc \
implementation/mainprogram_a_wrapper.ngc \
implementation/mainprogram_b_wrapper.ngc \
implementation/lyt_mestor_mbb1_0_wrapper.ngc \
implementation/iic_ddr3_wrapper.ngc

POSTSYN_NETLIST = implementation/$(SYSTEM).ngc

SYSTEM_BIT = implementation/$(SYSTEM).bit

DOWNLOAD_BIT = implementation/download.bit

SYSTEM_ACE = implementation/$(SYSTEM).ace

UCF_FILE = data/perseus6010_mo1000_mi125_bsdk.ucf

BMM_FILE = implementation/$(SYSTEM).bmm

BITGEN_UT_FILE = etc/bitgen.ut

XFLOW_OPT_FILE = etc/fast_runtime.opt
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)

XPLORER_DEPENDENCY = __xps/xplorer.opt
XPLORER_OPTIONS = -p $(DEVICE) -uc $(SYSTEM).ucf -bm $(SYSTEM).bmm -max_runs 7

FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(XFLOW_DEPENDENCY)

SDK_EXPORT_DIR = SDK/SDK_Export/hw
SYSTEM_HW_HANDOFF = $(SDK_EXPORT_DIR)/$(SYSTEM).xml
SYSTEM_HW_HANDOFF_BIT = $(SDK_EXPORT_DIR)/$(SYSTEM).bit
SYSTEM_HW_HANDOFF_BMM = $(SDK_EXPORT_DIR)/$(SYSTEM)_bd.bmm
SYSTEM_HW_HANDOFF_DEP = $(SYSTEM_HW_HANDOFF) $(SYSTEM_HW_HANDOFF_BIT) $(SYSTEM_HW_HANDOFF_BMM)
