
AtmelStart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011400  00004000  00004000  00004000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  00015400  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205ac  2**0
                  CONTENTS
  4 .bss          00014798  200005b0  000159b0  000205ac  2**4
                  ALLOC
  5 .stack        00010000  20014d48  0002a148  000205ac  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205ac  2**0
                  CONTENTS, READONLY
  7 .comment      000000a7  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY
  8 .debug_info   000be05e  00000000  00000000  00020681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 000145fe  00000000  00000000  000de6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_loc    00030d93  00000000  00000000  000f2cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00002b90  00000000  00000000  00123a70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00007df0  00000000  00000000  00126600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0004b870  00000000  00000000  0012e3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00056764  00000000  00000000  00179c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00121aa7  00000000  00000000  001d03c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_frame  00007884  00000000  00000000  002f1e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00004000 <exception_table>:
    4000:	48 4d 02 20 11 11 01 00 0d 11 01 00 0d 11 01 00     HM. ............
    4010:	0d 11 01 00 0d 11 01 00 0d 11 01 00 00 00 00 00     ................
	...
    402c:	0d 11 01 00 0d 11 01 00 00 00 00 00 0d 11 01 00     ................
    403c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    404c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    405c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    406c:	71 ec 00 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     q...............
    407c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    408c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    409c:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    40ac:	0d 11 01 00 0d 11 01 00 71 b6 00 00 9d b6 00 00     ........q.......
    40bc:	ad cd 00 00 b5 cd 00 00 bd cd 00 00 c5 cd 00 00     ................
    40cc:	cd cd 00 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    40dc:	0d 11 01 00 0d 11 01 00 0d 11 01 00 00 00 00 00     ................
	...
    40f4:	25 c9 00 00 e1 04 01 00 f1 04 01 00 f9 04 01 00     %...............
    4104:	01 05 01 00 09 05 01 00 19 05 01 00 21 05 01 00     ............!...
    4114:	29 05 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     )...............
    4124:	0d 11 01 00 31 05 01 00 75 05 01 00 7d 05 01 00     ....1...u...}...
    4134:	85 05 01 00 8d 05 01 00 9d 05 01 00 a5 05 01 00     ................
    4144:	ad 05 01 00 b5 05 01 00 45 06 01 00 4d 06 01 00     ........E...M...
    4154:	55 06 01 00 5d 06 01 00 6d 06 01 00 75 06 01 00     U...]...m...u...
    4164:	7d 06 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     }...............
    4174:	0d 11 01 00 00 00 00 00 00 00 00 00 31 c8 00 00     ............1...
    4184:	39 c8 00 00 41 c8 00 00 49 c8 00 00 00 00 00 00     9...A...I.......
    4194:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    41a4:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    41b4:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    41c4:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    41d4:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    41e4:	0d 11 01 00 0d 11 01 00 e1 1a 01 00 f1 1a 01 00     ................
    41f4:	01 1b 01 00 11 1b 01 00 0d 11 01 00 0d 11 01 00     ................
    4204:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    4214:	0d 11 01 00 dd 10 01 00 ed 10 01 00 f5 10 01 00     ................
    4224:	05 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    4234:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    4244:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................
    4254:	0d 11 01 00 0d 11 01 00 0d 11 01 00 0d 11 01 00     ................

00004264 <deregister_tm_clones>:
    4264:	4803      	ldr	r0, [pc, #12]	; (4274 <deregister_tm_clones+0x10>)
    4266:	4b04      	ldr	r3, [pc, #16]	; (4278 <deregister_tm_clones+0x14>)
    4268:	4283      	cmp	r3, r0
    426a:	d002      	beq.n	4272 <deregister_tm_clones+0xe>
    426c:	4b03      	ldr	r3, [pc, #12]	; (427c <deregister_tm_clones+0x18>)
    426e:	b103      	cbz	r3, 4272 <deregister_tm_clones+0xe>
    4270:	4718      	bx	r3
    4272:	4770      	bx	lr
    4274:	00015400 	.word	0x00015400
    4278:	00015400 	.word	0x00015400
    427c:	00000000 	.word	0x00000000

00004280 <register_tm_clones>:
    4280:	4805      	ldr	r0, [pc, #20]	; (4298 <register_tm_clones+0x18>)
    4282:	4906      	ldr	r1, [pc, #24]	; (429c <register_tm_clones+0x1c>)
    4284:	1a0b      	subs	r3, r1, r0
    4286:	0fd9      	lsrs	r1, r3, #31
    4288:	eb01 01a3 	add.w	r1, r1, r3, asr #2
    428c:	1049      	asrs	r1, r1, #1
    428e:	d002      	beq.n	4296 <register_tm_clones+0x16>
    4290:	4b03      	ldr	r3, [pc, #12]	; (42a0 <register_tm_clones+0x20>)
    4292:	b103      	cbz	r3, 4296 <register_tm_clones+0x16>
    4294:	4718      	bx	r3
    4296:	4770      	bx	lr
    4298:	00015400 	.word	0x00015400
    429c:	00015400 	.word	0x00015400
    42a0:	00000000 	.word	0x00000000

000042a4 <__do_global_dtors_aux>:
    42a4:	b510      	push	{r4, lr}
    42a6:	4c06      	ldr	r4, [pc, #24]	; (42c0 <__do_global_dtors_aux+0x1c>)
    42a8:	7823      	ldrb	r3, [r4, #0]
    42aa:	b943      	cbnz	r3, 42be <__do_global_dtors_aux+0x1a>
    42ac:	f7ff ffda 	bl	4264 <deregister_tm_clones>
    42b0:	4b04      	ldr	r3, [pc, #16]	; (42c4 <__do_global_dtors_aux+0x20>)
    42b2:	b113      	cbz	r3, 42ba <__do_global_dtors_aux+0x16>
    42b4:	4804      	ldr	r0, [pc, #16]	; (42c8 <__do_global_dtors_aux+0x24>)
    42b6:	f3af 8000 	nop.w
    42ba:	2301      	movs	r3, #1
    42bc:	7023      	strb	r3, [r4, #0]
    42be:	bd10      	pop	{r4, pc}
    42c0:	200005b0 	.word	0x200005b0
    42c4:	00000000 	.word	0x00000000
    42c8:	00015400 	.word	0x00015400

000042cc <frame_dummy>:
    42cc:	b508      	push	{r3, lr}
    42ce:	4b04      	ldr	r3, [pc, #16]	; (42e0 <frame_dummy+0x14>)
    42d0:	b11b      	cbz	r3, 42da <frame_dummy+0xe>
    42d2:	4904      	ldr	r1, [pc, #16]	; (42e4 <frame_dummy+0x18>)
    42d4:	4804      	ldr	r0, [pc, #16]	; (42e8 <frame_dummy+0x1c>)
    42d6:	f3af 8000 	nop.w
    42da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    42de:	e7cf      	b.n	4280 <register_tm_clones>
    42e0:	00000000 	.word	0x00000000
    42e4:	200005b4 	.word	0x200005b4
    42e8:	00015400 	.word	0x00015400

000042ec <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    42ec:	b410      	push	{r4}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    42ee:	780b      	ldrb	r3, [r1, #0]
    42f0:	2b81      	cmp	r3, #129	; 0x81
    42f2:	d110      	bne.n	4316 <audio_midi_req+0x2a>
    42f4:	4b1a      	ldr	r3, [pc, #104]	; (4360 <audio_midi_req+0x74>)
    42f6:	888a      	ldrh	r2, [r1, #4]
    42f8:	7919      	ldrb	r1, [r3, #4]
    42fa:	4291      	cmp	r1, r2
    42fc:	4619      	mov	r1, r3
    42fe:	d002      	beq.n	4306 <audio_midi_req+0x1a>
    4300:	795b      	ldrb	r3, [r3, #5]
    4302:	4293      	cmp	r3, r2
    4304:	d128      	bne.n	4358 <audio_midi_req+0x6c>
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    4306:	6809      	ldr	r1, [r1, #0]
    4308:	780a      	ldrb	r2, [r1, #0]
    430a:	2300      	movs	r3, #0
			switch (req->bRequest) {
				case 0x03: /* Get Protocol */
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
    430c:	4c15      	ldr	r4, [pc, #84]	; (4364 <audio_midi_req+0x78>)
    430e:	46a4      	mov	ip, r4
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    4310:	f85d 4b04 	ldr.w	r4, [sp], #4
				return usbdc_xfer(ep, NULL, 0, 0);
    4314:	4760      	bx	ip
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    4316:	f3c3 1341 	ubfx	r3, r3, #5, #2
    431a:	2b01      	cmp	r3, #1
    431c:	d11c      	bne.n	4358 <audio_midi_req+0x6c>
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    431e:	4b10      	ldr	r3, [pc, #64]	; (4360 <audio_midi_req+0x74>)
    4320:	888a      	ldrh	r2, [r1, #4]
    4322:	791c      	ldrb	r4, [r3, #4]
    4324:	4294      	cmp	r4, r2
    4326:	461c      	mov	r4, r3
    4328:	d002      	beq.n	4330 <audio_midi_req+0x44>
    432a:	795b      	ldrb	r3, [r3, #5]
    432c:	4293      	cmp	r3, r2
    432e:	d113      	bne.n	4358 <audio_midi_req+0x6c>
			switch (req->bRequest) {
    4330:	784b      	ldrb	r3, [r1, #1]
    4332:	2b03      	cmp	r3, #3
    4334:	d006      	beq.n	4344 <audio_midi_req+0x58>
    4336:	2b0b      	cmp	r3, #11
    4338:	d008      	beq.n	434c <audio_midi_req+0x60>
    433a:	f06f 000c 	mvn.w	r0, #12
}
    433e:	f85d 4b04 	ldr.w	r4, [sp], #4
    4342:	4770      	bx	lr
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    4344:	4908      	ldr	r1, [pc, #32]	; (4368 <audio_midi_req+0x7c>)
    4346:	2300      	movs	r3, #0
    4348:	2201      	movs	r2, #1
    434a:	e7df      	b.n	430c <audio_midi_req+0x20>
				_audiodf_midi_funcd.protocol = req->wValue;
    434c:	884b      	ldrh	r3, [r1, #2]
    434e:	7223      	strb	r3, [r4, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    4350:	2300      	movs	r3, #0
    4352:	461a      	mov	r2, r3
    4354:	4619      	mov	r1, r3
    4356:	e7d9      	b.n	430c <audio_midi_req+0x20>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    4358:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    435c:	e7ef      	b.n	433e <audio_midi_req+0x52>
    435e:	bf00      	nop
    4360:	200005cc 	.word	0x200005cc
    4364:	00011311 	.word	0x00011311
    4368:	200005d4 	.word	0x200005d4

0000436c <audio_midi_ctrl>:
	switch (ctrl) {
    436c:	2901      	cmp	r1, #1
{
    436e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4372:	460d      	mov	r5, r1
    4374:	4614      	mov	r4, r2
	switch (ctrl) {
    4376:	d079      	beq.n	446c <audio_midi_ctrl+0x100>
    4378:	2902      	cmp	r1, #2
    437a:	f000 809b 	beq.w	44b4 <audio_midi_ctrl+0x148>
    437e:	2900      	cmp	r1, #0
    4380:	f040 809b 	bne.w	44ba <audio_midi_ctrl+0x14e>
		return audio_midi_enable(drv, (struct usbd_descriptors *)param);
    4384:	6887      	ldr	r7, [r0, #8]
	ifc = desc->sod;
    4386:	f8df 9158 	ldr.w	r9, [pc, #344]	; 44e0 <audio_midi_ctrl+0x174>
    438a:	6810      	ldr	r0, [r2, #0]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    438c:	4e4f      	ldr	r6, [pc, #316]	; (44cc <audio_midi_ctrl+0x160>)
    438e:	f107 0804 	add.w	r8, r7, #4
		if (NULL == ifc) {
    4392:	b920      	cbnz	r0, 439e <audio_midi_ctrl+0x32>
			return ERR_NOT_FOUND;
    4394:	f06f 0009 	mvn.w	r0, #9
}
    4398:	b003      	add	sp, #12
    439a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    439e:	7943      	ldrb	r3, [r0, #5]
		ifc_desc.bInterfaceNumber = ifc[2];
    43a0:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    43a2:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    43a6:	2b01      	cmp	r3, #1
    43a8:	d1f4      	bne.n	4394 <audio_midi_ctrl+0x28>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    43aa:	f898 3000 	ldrb.w	r3, [r8]
    43ae:	429a      	cmp	r2, r3
    43b0:	f000 8086 	beq.w	44c0 <audio_midi_ctrl+0x154>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    43b4:	2bff      	cmp	r3, #255	; 0xff
    43b6:	f040 8086 	bne.w	44c6 <audio_midi_ctrl+0x15a>
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    43ba:	2d01      	cmp	r5, #1
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    43bc:	f808 2b01 	strb.w	r2, [r8], #1
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    43c0:	d009      	beq.n	43d6 <audio_midi_ctrl+0x6a>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    43c2:	6823      	ldr	r3, [r4, #0]
    43c4:	6861      	ldr	r1, [r4, #4]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    43c6:	7818      	ldrb	r0, [r3, #0]
    43c8:	2204      	movs	r2, #4
    43ca:	4418      	add	r0, r3
    43cc:	47c8      	blx	r9
	for (i=0; i<2; i++){
    43ce:	2d01      	cmp	r5, #1
    43d0:	d048      	beq.n	4464 <audio_midi_ctrl+0xf8>
    43d2:	2501      	movs	r5, #1
    43d4:	e7dd      	b.n	4392 <audio_midi_ctrl+0x26>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    43d6:	6861      	ldr	r1, [r4, #4]
    43d8:	f8df a108 	ldr.w	sl, [pc, #264]	; 44e4 <audio_midi_ctrl+0x178>
    43dc:	2205      	movs	r2, #5
    43de:	47c8      	blx	r9
    43e0:	4683      	mov	fp, r0
			while (NULL != ep) {
    43e2:	f1bb 0f00 	cmp.w	fp, #0
    43e6:	d0ec      	beq.n	43c2 <audio_midi_ctrl+0x56>
				ep_desc.bEndpointAddress = ep[2];
    43e8:	f89b 2002 	ldrb.w	r2, [fp, #2]
    43ec:	f88d 2002 	strb.w	r2, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    43f0:	f89b 2003 	ldrb.w	r2, [fp, #3]
    43f4:	f88d 2003 	strb.w	r2, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    43f8:	f89b 1005 	ldrb.w	r1, [fp, #5]
    43fc:	f89b 2004 	ldrb.w	r2, [fp, #4]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    4400:	4b33      	ldr	r3, [pc, #204]	; (44d0 <audio_midi_ctrl+0x164>)
    4402:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    4406:	b292      	uxth	r2, r2
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    4408:	f8ad 2004 	strh.w	r2, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    440c:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4410:	b2d2      	uxtb	r2, r2
    4412:	7132      	strb	r2, [r6, #4]
				usb_debug2[0] = i;
    4414:	2201      	movs	r2, #1
    4416:	7032      	strb	r2, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    4418:	f89d 0002 	ldrb.w	r0, [sp, #2]
    441c:	f89d 1003 	ldrb.w	r1, [sp, #3]
    4420:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4424:	b292      	uxth	r2, r2
    4426:	4798      	blx	r3
    4428:	b2c0      	uxtb	r0, r0
    442a:	7170      	strb	r0, [r6, #5]
    442c:	b130      	cbz	r0, 443c <audio_midi_ctrl+0xd0>
					usb_debug2[6] = - usb_debug2[5];
    442e:	7973      	ldrb	r3, [r6, #5]
    4430:	425b      	negs	r3, r3
    4432:	b2db      	uxtb	r3, r3
    4434:	71b3      	strb	r3, [r6, #6]
					return ERR_NOT_INITIALIZED;
    4436:	f06f 0013 	mvn.w	r0, #19
    443a:	e7ad      	b.n	4398 <audio_midi_ctrl+0x2c>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    443c:	f89d 2002 	ldrb.w	r2, [sp, #2]
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    4440:	f89d 0002 	ldrb.w	r0, [sp, #2]
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    4444:	0613      	lsls	r3, r2, #24
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    4446:	b2c0      	uxtb	r0, r0
    4448:	bf4c      	ite	mi
    444a:	71b8      	strbmi	r0, [r7, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    444c:	71f8      	strbpl	r0, [r7, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    444e:	47d0      	blx	sl
				desc->sod = ep;
    4450:	f8c4 b000 	str.w	fp, [r4]
	return (desc + usb_desc_len(desc));
    4454:	f89b 0000 	ldrb.w	r0, [fp]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    4458:	6861      	ldr	r1, [r4, #4]
    445a:	4b1e      	ldr	r3, [pc, #120]	; (44d4 <audio_midi_ctrl+0x168>)
    445c:	4458      	add	r0, fp
    445e:	4798      	blx	r3
    4460:	4683      	mov	fp, r0
    4462:	e7be      	b.n	43e2 <audio_midi_ctrl+0x76>
	_audiodf_midi_funcd.enabled = true;
    4464:	4b1c      	ldr	r3, [pc, #112]	; (44d8 <audio_midi_ctrl+0x16c>)
	return ERR_NONE;
    4466:	2000      	movs	r0, #0
	_audiodf_midi_funcd.enabled = true;
    4468:	735d      	strb	r5, [r3, #13]
	return ERR_NONE;
    446a:	e795      	b.n	4398 <audio_midi_ctrl+0x2c>
		return audio_midi_disable(drv, (struct usbd_descriptors *)param);
    446c:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    446e:	b12a      	cbz	r2, 447c <audio_midi_ctrl+0x110>
		ifc_desc.bInterfaceClass = desc->sod[5];
    4470:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    4472:	795b      	ldrb	r3, [r3, #5]
    4474:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4478:	2b01      	cmp	r3, #1
    447a:	d18b      	bne.n	4394 <audio_midi_ctrl+0x28>
	if (func_data->func_iface[0] != 0xFF) {
    447c:	792b      	ldrb	r3, [r5, #4]
	if (func_data->func_ep_in != 0xFF) {
    447e:	79a8      	ldrb	r0, [r5, #6]
	if (func_data->func_iface[0] != 0xFF) {
    4480:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    4482:	bf1c      	itt	ne
    4484:	23ff      	movne	r3, #255	; 0xff
    4486:	712b      	strbne	r3, [r5, #4]
	if (func_data->func_iface[1] != 0xFF) {
    4488:	796b      	ldrb	r3, [r5, #5]
    448a:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    448c:	bf1c      	itt	ne
    448e:	23ff      	movne	r3, #255	; 0xff
    4490:	716b      	strbne	r3, [r5, #5]
	if (func_data->func_ep_in != 0xFF) {
    4492:	28ff      	cmp	r0, #255	; 0xff
    4494:	d003      	beq.n	449e <audio_midi_ctrl+0x132>
		usb_d_ep_deinit(func_data->func_ep_in);
    4496:	4b11      	ldr	r3, [pc, #68]	; (44dc <audio_midi_ctrl+0x170>)
    4498:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    449a:	23ff      	movs	r3, #255	; 0xff
    449c:	71ab      	strb	r3, [r5, #6]
	if (func_data->func_ep_out != 0xFF) {
    449e:	79e8      	ldrb	r0, [r5, #7]
    44a0:	28ff      	cmp	r0, #255	; 0xff
    44a2:	d003      	beq.n	44ac <audio_midi_ctrl+0x140>
		usb_d_ep_deinit(func_data->func_ep_out);
    44a4:	4b0d      	ldr	r3, [pc, #52]	; (44dc <audio_midi_ctrl+0x170>)
    44a6:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    44a8:	23ff      	movs	r3, #255	; 0xff
    44aa:	71eb      	strb	r3, [r5, #7]
	_audiodf_midi_funcd.enabled = false;
    44ac:	4b0a      	ldr	r3, [pc, #40]	; (44d8 <audio_midi_ctrl+0x16c>)
    44ae:	2000      	movs	r0, #0
    44b0:	7358      	strb	r0, [r3, #13]
	return ERR_NONE;
    44b2:	e771      	b.n	4398 <audio_midi_ctrl+0x2c>
		return ERR_UNSUPPORTED_OP;
    44b4:	f06f 001a 	mvn.w	r0, #26
    44b8:	e76e      	b.n	4398 <audio_midi_ctrl+0x2c>
	switch (ctrl) {
    44ba:	f06f 000c 	mvn.w	r0, #12
    44be:	e76b      	b.n	4398 <audio_midi_ctrl+0x2c>
				return ERR_ALREADY_INITIALIZED;
    44c0:	f06f 0011 	mvn.w	r0, #17
    44c4:	e768      	b.n	4398 <audio_midi_ctrl+0x2c>
				return ERR_NO_RESOURCE;
    44c6:	f06f 001b 	mvn.w	r0, #27
    44ca:	e765      	b.n	4398 <audio_midi_ctrl+0x2c>
    44cc:	200010b8 	.word	0x200010b8
    44d0:	0000e039 	.word	0x0000e039
    44d4:	0000adef 	.word	0x0000adef
    44d8:	200005cc 	.word	0x200005cc
    44dc:	0000e09d 	.word	0x0000e09d
    44e0:	0000add5 	.word	0x0000add5
    44e4:	0000e0c9 	.word	0x0000e0c9

000044e8 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    44e8:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    44ea:	4b0a      	ldr	r3, [pc, #40]	; (4514 <audiodf_midi_init+0x2c>)
    44ec:	4798      	blx	r3
    44ee:	2801      	cmp	r0, #1
    44f0:	d80c      	bhi.n	450c <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    44f2:	4809      	ldr	r0, [pc, #36]	; (4518 <audiodf_midi_init+0x30>)
    44f4:	4b09      	ldr	r3, [pc, #36]	; (451c <audiodf_midi_init+0x34>)
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    44f6:	e9c0 3005 	strd	r3, r0, [r0, #20]
	
	usbdc_register_function(&_audiodf_midi);
    44fa:	4b09      	ldr	r3, [pc, #36]	; (4520 <audiodf_midi_init+0x38>)
    44fc:	3010      	adds	r0, #16
    44fe:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    4500:	2001      	movs	r0, #1
    4502:	4908      	ldr	r1, [pc, #32]	; (4524 <audiodf_midi_init+0x3c>)
    4504:	4b08      	ldr	r3, [pc, #32]	; (4528 <audiodf_midi_init+0x40>)
    4506:	4798      	blx	r3
	return ERR_NONE;
    4508:	2000      	movs	r0, #0
}
    450a:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    450c:	f06f 0010 	mvn.w	r0, #16
    4510:	e7fb      	b.n	450a <audiodf_midi_init+0x22>
    4512:	bf00      	nop
    4514:	00011749 	.word	0x00011749
    4518:	200005cc 	.word	0x200005cc
    451c:	0000436d 	.word	0x0000436d
    4520:	000116f1 	.word	0x000116f1
    4524:	20000000 	.word	0x20000000
    4528:	00011669 	.word	0x00011669

0000452c <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    452c:	b410      	push	{r4}
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	
	_audiodf_midi_funcd.midi_report[0] = byte0;
    452e:	4c07      	ldr	r4, [pc, #28]	; (454c <audiodf_midi_write+0x20>)
    4530:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    4532:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    4534:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    4536:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    4538:	79a0      	ldrb	r0, [r4, #6]
    453a:	f104 0109 	add.w	r1, r4, #9
    453e:	4c04      	ldr	r4, [pc, #16]	; (4550 <audiodf_midi_write+0x24>)
    4540:	2300      	movs	r3, #0
    4542:	46a4      	mov	ip, r4
    4544:	2204      	movs	r2, #4
	
}
    4546:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    454a:	4760      	bx	ip
    454c:	200005cc 	.word	0x200005cc
    4550:	00011311 	.word	0x00011311

00004554 <audiodf_midi_write_status>:

int32_t audiodf_midi_write_status(){
    4554:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	
	struct usb_d_ep_status epstat;
	return usb_d_ep_get_status(_audiodf_midi_funcd.func_ep_in, &epstat);
    4556:	4b04      	ldr	r3, [pc, #16]	; (4568 <audiodf_midi_write_status+0x14>)
    4558:	a901      	add	r1, sp, #4
    455a:	7998      	ldrb	r0, [r3, #6]
    455c:	4b03      	ldr	r3, [pc, #12]	; (456c <audiodf_midi_write_status+0x18>)
    455e:	4798      	blx	r3
	
}
    4560:	b005      	add	sp, #20
    4562:	f85d fb04 	ldr.w	pc, [sp], #4
    4566:	bf00      	nop
    4568:	200005cc 	.word	0x200005cc
    456c:	0000e1f1 	.word	0x0000e1f1

00004570 <audiodf_midi_read>:



int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
    4570:	b410      	push	{r4}
    4572:	460a      	mov	r2, r1
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    4574:	4c04      	ldr	r4, [pc, #16]	; (4588 <audiodf_midi_read+0x18>)
    4576:	4601      	mov	r1, r0
    4578:	4804      	ldr	r0, [pc, #16]	; (458c <audiodf_midi_read+0x1c>)
    457a:	46a4      	mov	ip, r4
    457c:	79c0      	ldrb	r0, [r0, #7]
}
    457e:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    4582:	2300      	movs	r3, #0
    4584:	4760      	bx	ip
    4586:	bf00      	nop
    4588:	00011311 	.word	0x00011311
    458c:	200005cc 	.word	0x200005cc

00004590 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
    4590:	b510      	push	{r4, lr}
    4592:	460a      	mov	r2, r1
	switch (cb_type) {
    4594:	b120      	cbz	r0, 45a0 <audiodf_midi_register_callback+0x10>
    4596:	2801      	cmp	r0, #1
    4598:	d009      	beq.n	45ae <audiodf_midi_register_callback+0x1e>
    459a:	f06f 000c 	mvn.w	r0, #12
		break;
		default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
}
    459e:	bd10      	pop	{r4, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    45a0:	4b05      	ldr	r3, [pc, #20]	; (45b8 <audiodf_midi_register_callback+0x28>)
    45a2:	79d8      	ldrb	r0, [r3, #7]
    45a4:	2102      	movs	r1, #2
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    45a6:	4b05      	ldr	r3, [pc, #20]	; (45bc <audiodf_midi_register_callback+0x2c>)
    45a8:	4798      	blx	r3
	return ERR_NONE;
    45aa:	2000      	movs	r0, #0
		break;
    45ac:	e7f7      	b.n	459e <audiodf_midi_register_callback+0xe>
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    45ae:	4b02      	ldr	r3, [pc, #8]	; (45b8 <audiodf_midi_register_callback+0x28>)
    45b0:	2102      	movs	r1, #2
    45b2:	7998      	ldrb	r0, [r3, #6]
    45b4:	e7f7      	b.n	45a6 <audiodf_midi_register_callback+0x16>
    45b6:	bf00      	nop
    45b8:	200005cc 	.word	0x200005cc
    45bc:	0000e2b1 	.word	0x0000e2b1

000045c0 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45c0:	b570      	push	{r4, r5, r6, lr}
	instance->buffer_depth = buffer_depth;
	
	instance->result_format = result_format;
	instance->result_resolution = result_resolution;
	
	instance->result_average = 0;
    45c2:	2500      	movs	r5, #0
	instance->result_format = result_format;
    45c4:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    45c6:	7183      	strb	r3, [r0, #6]
uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45c8:	4604      	mov	r4, r0
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45ca:	4b0a      	ldr	r3, [pc, #40]	; (45f4 <grid_ain_channel_init+0x34>)
	instance->buffer_depth = buffer_depth;
    45cc:	7101      	strb	r1, [r0, #4]
	instance->result_average = 0;
    45ce:	8145      	strh	r5, [r0, #10]
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45d0:	0048      	lsls	r0, r1, #1
uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45d2:	460e      	mov	r6, r1
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45d4:	4798      	blx	r3
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45d6:	462b      	mov	r3, r5
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45d8:	6020      	str	r0, [r4, #0]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45da:	462a      	mov	r2, r5
    45dc:	b2d9      	uxtb	r1, r3
    45de:	428e      	cmp	r6, r1
    45e0:	d803      	bhi.n	45ea <grid_ain_channel_init+0x2a>
		instance->buffer[i] = 0;
	}
	
	instance->result_changed = 0;
    45e2:	81a2      	strh	r2, [r4, #12]
	instance->result_value = 0;
    45e4:	8122      	strh	r2, [r4, #8]
		
	return 0;
}
    45e6:	2000      	movs	r0, #0
    45e8:	bd70      	pop	{r4, r5, r6, pc}
		instance->buffer[i] = 0;
    45ea:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45ee:	3301      	adds	r3, #1
    45f0:	e7f4      	b.n	45dc <grid_ain_channel_init+0x1c>
    45f2:	bf00      	nop
    45f4:	00012399 	.word	0x00012399

000045f8 <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    45f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    45fc:	4605      	mov	r5, r0
    45fe:	4699      	mov	r9, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    4600:	0100      	lsls	r0, r0, #4
    4602:	4b0b      	ldr	r3, [pc, #44]	; (4630 <grid_ain_init+0x38>)
    4604:	4e0b      	ldr	r6, [pc, #44]	; (4634 <grid_ain_init+0x3c>)

	for (uint8_t i=0; i<length; i++){
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    4606:	f8df a030 	ldr.w	sl, [pc, #48]	; 4638 <grid_ain_init+0x40>
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    460a:	460f      	mov	r7, r1
    460c:	4690      	mov	r8, r2
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    460e:	4798      	blx	r3
	for (uint8_t i=0; i<length; i++){
    4610:	2400      	movs	r4, #0
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    4612:	6030      	str	r0, [r6, #0]
	for (uint8_t i=0; i<length; i++){
    4614:	42a5      	cmp	r5, r4
    4616:	d102      	bne.n	461e <grid_ain_init+0x26>
	}

	return 0;
}
    4618:	2000      	movs	r0, #0
    461a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    461e:	6830      	ldr	r0, [r6, #0]
    4620:	464b      	mov	r3, r9
    4622:	eb00 1004 	add.w	r0, r0, r4, lsl #4
    4626:	4642      	mov	r2, r8
    4628:	4639      	mov	r1, r7
    462a:	47d0      	blx	sl
	for (uint8_t i=0; i<length; i++){
    462c:	3401      	adds	r4, #1
    462e:	e7f1      	b.n	4614 <grid_ain_init+0x1c>
    4630:	00012399 	.word	0x00012399
    4634:	20004020 	.word	0x20004020
    4638:	000045c1 	.word	0x000045c1

0000463c <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    463c:	4b30      	ldr	r3, [pc, #192]	; (4700 <grid_ain_add_sample+0xc4>)
uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    463e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    4642:	681a      	ldr	r2, [r3, #0]
    4644:	0104      	lsls	r4, r0, #4
    4646:	eb02 1300 	add.w	r3, r2, r0, lsl #4
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    464a:	5914      	ldr	r4, [r2, r4]
    464c:	f893 e004 	ldrb.w	lr, [r3, #4]
    4650:	2200      	movs	r2, #0
	uint8_t maximum_index = 0;
    4652:	4615      	mov	r5, r2
	uint8_t minimum_index = 0;
    4654:	4616      	mov	r6, r2
	uint16_t maximum = 0;
    4656:	4691      	mov	r9, r2
	uint16_t minimum = -1; // -1 trick to get the largest possible number
    4658:	f64f 78ff 	movw	r8, #65535	; 0xffff
	uint32_t sum = 0;
    465c:	4610      	mov	r0, r2
    465e:	fa5f fc82 	uxtb.w	ip, r2
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    4662:	45e6      	cmp	lr, ip
    4664:	d83c      	bhi.n	46e0 <grid_ain_add_sample+0xa4>
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
	
	if (value>average){		
    4666:	180a      	adds	r2, r1, r0
	uint16_t average = sum/instance->buffer_depth;
    4668:	fbb0 f0fe 	udiv	r0, r0, lr
	if (value>average){		
    466c:	b280      	uxth	r0, r0
    466e:	4288      	cmp	r0, r1
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    4670:	bf34      	ite	cc
    4672:	b230      	sxthcc	r0, r6
		instance->buffer[minimum_index] = value;		
	}else{
		// Replace maximum in the buffer and recalculate sum
		sum = sum - instance->buffer[maximum_index] + value;
    4674:	b228      	sxthcs	r0, r5
    4676:	f834 5010 	ldrh.w	r5, [r4, r0, lsl #1]
		instance->buffer[maximum_index] = value;
    467a:	f824 1010 	strh.w	r1, [r4, r0, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
    467e:	1b52      	subs	r2, r2, r5
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    4680:	7919      	ldrb	r1, [r3, #4]
    4682:	fbb2 f2f1 	udiv	r2, r2, r1
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    4686:	7999      	ldrb	r1, [r3, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    4688:	795c      	ldrb	r4, [r3, #5]
	
	uint16_t downsampled = average>>downscale_factor;
	uint16_t upscaled    = downsampled<<upscale_factor;
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    468a:	895e      	ldrh	r6, [r3, #10]
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    468c:	f8b3 e008 	ldrh.w	lr, [r3, #8]
	uint8_t downscale_factor = (16-instance->result_resolution);
    4690:	f1c1 0710 	rsb	r7, r1, #16
	uint16_t downsampled = average>>downscale_factor;
    4694:	b295      	uxth	r5, r2
    4696:	b2ff      	uxtb	r7, r7
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    4698:	1a61      	subs	r1, r4, r1
	uint16_t upscaled    = downsampled<<upscale_factor;
    469a:	b2c8      	uxtb	r0, r1
	uint16_t downsampled = average>>downscale_factor;
    469c:	fa45 f107 	asr.w	r1, r5, r7
	uint16_t upscaled    = downsampled<<upscale_factor;
    46a0:	b289      	uxth	r1, r1
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46a2:	1b76      	subs	r6, r6, r5
	uint16_t upscaled    = downsampled<<upscale_factor;
    46a4:	4081      	lsls	r1, r0
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46a6:	2e00      	cmp	r6, #0
	uint16_t upscaled    = downsampled<<upscale_factor;
    46a8:	fa1f fc81 	uxth.w	ip, r1
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46ac:	bfb8      	it	lt
    46ae:	4276      	neglt	r6, r6
    46b0:	2501      	movs	r5, #1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46b2:	45e6      	cmp	lr, ip
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46b4:	fa05 f707 	lsl.w	r7, r5, r7
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46b8:	d01f      	beq.n	46fa <grid_ain_add_sample+0xbe>
    46ba:	42be      	cmp	r6, r7
    46bc:	dc09      	bgt.n	46d2 <grid_ain_add_sample+0x96>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    46be:	fa05 f404 	lsl.w	r4, r5, r4
    46c2:	fa05 f000 	lsl.w	r0, r5, r0
    46c6:	1a20      	subs	r0, r4, r0
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46c8:	4560      	cmp	r0, ip
    46ca:	d002      	beq.n	46d2 <grid_ain_add_sample+0x96>
    46cc:	f1bc 0f00 	cmp.w	ip, #0
    46d0:	d113      	bne.n	46fa <grid_ain_add_sample+0xbe>
		
		instance->result_average = average;
		instance->result_value = upscaled;
		instance->result_changed = 1;
    46d2:	2001      	movs	r0, #1
	average = sum/instance->buffer_depth;
    46d4:	815a      	strh	r2, [r3, #10]
		instance->result_value = upscaled;
    46d6:	f8a3 c008 	strh.w	ip, [r3, #8]
		instance->result_changed = 1;
    46da:	8198      	strh	r0, [r3, #12]
		return 1;
	}else{		
		return 0;
	}
	
}
    46dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		uint16_t current = instance->buffer[i];
    46e0:	f834 7012 	ldrh.w	r7, [r4, r2, lsl #1]
		if (current > maximum){
    46e4:	45b9      	cmp	r9, r7
    46e6:	bf3c      	itt	cc
    46e8:	4665      	movcc	r5, ip
    46ea:	46b9      	movcc	r9, r7
		if (current < minimum){
    46ec:	45b8      	cmp	r8, r7
		sum += current;
    46ee:	4438      	add	r0, r7
		if (current < minimum){
    46f0:	bf84      	itt	hi
    46f2:	4666      	movhi	r6, ip
    46f4:	46b8      	movhi	r8, r7
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    46f6:	3201      	adds	r2, #1
    46f8:	e7b1      	b.n	465e <grid_ain_add_sample+0x22>
		return 0;
    46fa:	2000      	movs	r0, #0
    46fc:	e7ee      	b.n	46dc <grid_ain_add_sample+0xa0>
    46fe:	bf00      	nop
    4700:	20004020 	.word	0x20004020

00004704 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    4704:	4b02      	ldr	r3, [pc, #8]	; (4710 <grid_ain_get_changed+0xc>)
    4706:	681b      	ldr	r3, [r3, #0]
    4708:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    470c:	7b00      	ldrb	r0, [r0, #12]
    470e:	4770      	bx	lr
    4710:	20004020 	.word	0x20004020

00004714 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    4714:	4b08      	ldr	r3, [pc, #32]	; (4738 <grid_ain_get_average+0x24>)
    4716:	681a      	ldr	r2, [r3, #0]
	instance->result_changed = 0;
	
	if (resolution>6 && resolution<15){
    4718:	1fcb      	subs	r3, r1, #7
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    471a:	eb02 1200 	add.w	r2, r2, r0, lsl #4
	if (resolution>6 && resolution<15){
    471e:	2b07      	cmp	r3, #7
	instance->result_changed = 0;
    4720:	f04f 0000 	mov.w	r0, #0
    4724:	8190      	strh	r0, [r2, #12]
	if (resolution>6 && resolution<15){
    4726:	d805      	bhi.n	4734 <grid_ain_get_average+0x20>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    4728:	7950      	ldrb	r0, [r2, #5]
    472a:	8913      	ldrh	r3, [r2, #8]
    472c:	1a40      	subs	r0, r0, r1
    472e:	fa43 f000 	asr.w	r0, r3, r0
    4732:	b280      	uxth	r0, r0
		
	}
	else{
		return 0;
	}
}
    4734:	4770      	bx	lr
    4736:	bf00      	nop
    4738:	20004020 	.word	0x20004020

0000473c <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    473c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
	usart_async_disable(por->usart);
    473e:	4b24      	ldr	r3, [pc, #144]	; (47d0 <grid_port_reset_receiver+0x94>)
	
	
	por->ping_partner_token = 255;
	por->ping_local_token = 255;
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4740:	4e24      	ldr	r6, [pc, #144]	; (47d4 <grid_port_reset_receiver+0x98>)
void grid_port_reset_receiver(struct grid_port* por){
    4742:	4604      	mov	r4, r0
	usart_async_disable(por->usart);
    4744:	6840      	ldr	r0, [r0, #4]
    4746:	4798      	blx	r3
	por->partner_status = 0;
    4748:	f642 734b 	movw	r3, #12107	; 0x2f4b
	por->rx_double_buffer_seek_start_index = 0;
    474c:	2500      	movs	r5, #0
	por->rx_double_buffer_read_start_index = 0;
    474e:	e9c4 5509 	strd	r5, r5, [r4, #36]	; 0x24
	por->ping_local_token = 255;
    4752:	f642 7731 	movw	r7, #12081	; 0x2f31
	por->partner_status = 0;
    4756:	54e5      	strb	r5, [r4, r3]
	por->ping_partner_token = 255;
    4758:	f642 7332 	movw	r3, #12082	; 0x2f32
    475c:	22ff      	movs	r2, #255	; 0xff
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    475e:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
	por->ping_partner_token = 255;
    4762:	54e2      	strb	r2, [r4, r3]
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4764:	2102      	movs	r1, #2
	por->ping_local_token = 255;
    4766:	55e2      	strb	r2, [r4, r7]
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4768:	303b      	adds	r0, #59	; 0x3b
    476a:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    476c:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    4770:	5de2      	ldrb	r2, [r4, r7]
    4772:	2102      	movs	r1, #2
    4774:	3039      	adds	r0, #57	; 0x39
    4776:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4778:	f642 7347 	movw	r3, #12103	; 0x2f47
    477c:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    4780:	3633      	adds	r6, #51	; 0x33
    4782:	5ce1      	ldrb	r1, [r4, r3]
    4784:	4b14      	ldr	r3, [pc, #80]	; (47d8 <grid_port_reset_receiver+0x9c>)
    4786:	9101      	str	r1, [sp, #4]
    4788:	4630      	mov	r0, r6
    478a:	4798      	blx	r3
    478c:	9901      	ldr	r1, [sp, #4]
    478e:	4b13      	ldr	r3, [pc, #76]	; (47dc <grid_port_reset_receiver+0xa0>)
    4790:	4602      	mov	r2, r0
    4792:	4630      	mov	r0, r6
    4794:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
	grid_sys_port_reset_dma(por);
    4796:	4b12      	ldr	r3, [pc, #72]	; (47e0 <grid_port_reset_receiver+0xa4>)
	por->rx_double_buffer_timeout = 0;
    4798:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    479a:	4620      	mov	r0, r4
    479c:	4798      	blx	r3
	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    479e:	f504 539d 	add.w	r3, r4, #5024	; 0x13a0
    47a2:	3314      	adds	r3, #20
    47a4:	f504 521c 	add.w	r2, r4, #9984	; 0x2700
    47a8:	323c      	adds	r2, #60	; 0x3c
    47aa:	4619      	mov	r1, r3
		por->rx_double_buffer[i] = 0;
    47ac:	f803 5b01 	strb.w	r5, [r3], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    47b0:	4293      	cmp	r3, r2
    47b2:	d1fb      	bne.n	47ac <grid_port_reset_receiver+0x70>
    47b4:	f104 032c 	add.w	r3, r4, #44	; 0x2c
	}
	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    47b8:	2200      	movs	r2, #0
    47ba:	f803 2b01 	strb.w	r2, [r3], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    47be:	428b      	cmp	r3, r1
    47c0:	d1fb      	bne.n	47ba <grid_port_reset_receiver+0x7e>
	}
	
	usart_async_enable(por->usart);
    47c2:	6860      	ldr	r0, [r4, #4]
    47c4:	4b07      	ldr	r3, [pc, #28]	; (47e4 <grid_port_reset_receiver+0xa8>)
	
}
    47c6:	b003      	add	sp, #12
    47c8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	usart_async_enable(por->usart);
    47cc:	4718      	bx	r3
    47ce:	bf00      	nop
    47d0:	0000fa39 	.word	0x0000fa39
    47d4:	00009071 	.word	0x00009071
    47d8:	000091b9 	.word	0x000091b9
    47dc:	000091ed 	.word	0x000091ed
    47e0:	00008c01 	.word	0x00008c01
    47e4:	0000fa0d 	.word	0x0000fa0d

000047e8 <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    47e8:	4a0f      	ldr	r2, [pc, #60]	; (4828 <grid_buffer_init+0x40>)
    47ea:	2300      	movs	r3, #0
uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    47ec:	b510      	push	{r4, lr}
    47ee:	3002      	adds	r0, #2
	grid_buffer_error_count = 0;
    47f0:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
	
	buf->read_length   = 0;
    47f2:	f8a0 33ee 	strh.w	r3, [r0, #1006]	; 0x3ee
	buf->buffer_length = length;
    47f6:	f820 1c02 	strh.w	r1, [r0, #-2]
	
	buf->read_start    = 0;
    47fa:	f8a0 33e8 	strh.w	r3, [r0, #1000]	; 0x3e8
	buf->read_stop     = 0;
    47fe:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
	buf->read_active   = 0;
    4802:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
	
	buf->write_start    = 0;
    4806:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	buf->write_stop     = 0;
    480a:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
	buf->write_active   = 0;
    480e:	f8a0 33f4 	strh.w	r3, [r0, #1012]	; 0x3f4
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
		buf->buffer_storage[i] = 0;
    4812:	461c      	mov	r4, r3
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4814:	b29a      	uxth	r2, r3
    4816:	4291      	cmp	r1, r2
    4818:	d801      	bhi.n	481e <grid_buffer_init+0x36>
	}
	
	return 1;
	
}
    481a:	2001      	movs	r0, #1
    481c:	bd10      	pop	{r4, pc}
		buf->buffer_storage[i] = 0;
    481e:	f800 4b01 	strb.w	r4, [r0], #1
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4822:	3301      	adds	r3, #1
    4824:	e7f6      	b.n	4814 <grid_buffer_init+0x2c>
    4826:	bf00      	nop
    4828:	20004014 	.word	0x20004014

0000482c <grid_buffer_get_space>:

uint16_t grid_buffer_get_space(struct grid_buffer* buf){
	
	uint16_t space = 0;
		
	if (buf->read_start > buf->write_start){
    482c:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    4830:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    4834:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    4836:	bf9b      	ittet	ls
    4838:	8800      	ldrhls	r0, [r0, #0]
    483a:	18c0      	addls	r0, r0, r3
		space = buf->read_start - buf->write_start;
    483c:	1a98      	subhi	r0, r3, r2
		space = buf->buffer_length - buf->write_start + buf->read_start;
    483e:	1a80      	subls	r0, r0, r2
    4840:	b280      	uxth	r0, r0
	}
	
	return space;
}
    4842:	4770      	bx	lr

00004844 <grid_buffer_write_init>:





uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    4844:	b510      	push	{r4, lr}
	
	
	
	uint16_t space = grid_buffer_get_space(buf);
    4846:	4b0c      	ldr	r3, [pc, #48]	; (4878 <grid_buffer_write_init+0x34>)
uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    4848:	4604      	mov	r4, r0
	uint16_t space = grid_buffer_get_space(buf);
    484a:	4798      	blx	r3

	
	if (space>length){
    484c:	4288      	cmp	r0, r1
    484e:	d90b      	bls.n	4868 <grid_buffer_write_init+0x24>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    4850:	f8b4 33f2 	ldrh.w	r3, [r4, #1010]	; 0x3f2
    4854:	8820      	ldrh	r0, [r4, #0]
    4856:	440b      	add	r3, r1
    4858:	fbb3 f2f0 	udiv	r2, r3, r0
    485c:	fb00 3312 	mls	r3, r0, r2, r3
    4860:	f8a4 33f4 	strh.w	r3, [r4, #1012]	; 0x3f4
	}
	
	
	
	
}
    4864:	4608      	mov	r0, r1
    4866:	bd10      	pop	{r4, pc}
		grid_buffer_error_count++;
    4868:	4a04      	ldr	r2, [pc, #16]	; (487c <grid_buffer_write_init+0x38>)
    486a:	7813      	ldrb	r3, [r2, #0]
    486c:	3301      	adds	r3, #1
    486e:	b2db      	uxtb	r3, r3
    4870:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    4872:	2100      	movs	r1, #0
    4874:	e7f6      	b.n	4864 <grid_buffer_write_init+0x20>
    4876:	bf00      	nop
    4878:	0000482d 	.word	0x0000482d
    487c:	20004014 	.word	0x20004014

00004880 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    4880:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    4884:	18c2      	adds	r2, r0, r3
		
	buf->write_active++;
    4886:	3301      	adds	r3, #1
	buf->buffer_storage[buf->write_active] = character;
    4888:	7091      	strb	r1, [r2, #2]
	buf->write_active %= buf->buffer_length;
    488a:	8801      	ldrh	r1, [r0, #0]
    488c:	b29b      	uxth	r3, r3
    488e:	fbb3 f2f1 	udiv	r2, r3, r1
    4892:	fb01 3312 	mls	r3, r1, r2, r3
    4896:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
		
	return 1;
		

}
    489a:	2001      	movs	r0, #1
    489c:	4770      	bx	lr
	...

000048a0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    48a0:	f8b0 33f4 	ldrh.w	r3, [r0, #1012]	; 0x3f4
    48a4:	f8b0 23f6 	ldrh.w	r2, [r0, #1014]	; 0x3f6
    48a8:	4293      	cmp	r3, r2
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    48aa:	bf17      	itett	ne
    48ac:	4a05      	ldrne	r2, [pc, #20]	; (48c4 <grid_buffer_write_acknowledge+0x24>)
		buf->write_start = buf->write_active;
    48ae:	f8a0 33f2 	strheq.w	r3, [r0, #1010]	; 0x3f2
		grid_buffer_error_count++;
    48b2:	7813      	ldrbne	r3, [r2, #0]
    48b4:	3301      	addne	r3, #1
    48b6:	bf17      	itett	ne
    48b8:	b2db      	uxtbne	r3, r3
		return 1;
    48ba:	2001      	moveq	r0, #1
		grid_buffer_error_count++;
    48bc:	7013      	strbne	r3, [r2, #0]
    48be:	2000      	movne	r0, #0
		return 0;
	}
	
	
}
    48c0:	4770      	bx	lr
    48c2:	bf00      	nop
    48c4:	20004014 	.word	0x20004014

000048c8 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48cc:	ed2d 8b02 	vpush	{d8}
	uint8_t buffer[length];
    48d0:	1dd3      	adds	r3, r2, #7
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48d2:	b08b      	sub	sp, #44	; 0x2c
    48d4:	4690      	mov	r8, r2
	uint8_t buffer[length];
    48d6:	08db      	lsrs	r3, r3, #3
    48d8:	466a      	mov	r2, sp
    48da:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
	for (uint16_t i = 0; i<length; i++){
    48de:	2200      	movs	r2, #0
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48e0:	af02      	add	r7, sp, #8
	uint8_t buffer[length];
    48e2:	469d      	mov	sp, r3
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48e4:	4604      	mov	r4, r0
    48e6:	6a83      	ldr	r3, [r0, #40]	; 0x28
	uint8_t buffer[length];
    48e8:	f10d 0908 	add.w	r9, sp, #8
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    48ec:	f241 3088 	movw	r0, #5000	; 0x1388
    48f0:	f241 35b4 	movw	r5, #5044	; 0x13b4
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    48f4:	4694      	mov	ip, r2
	for (uint16_t i = 0; i<length; i++){
    48f6:	b291      	uxth	r1, r2
    48f8:	4588      	cmp	r8, r1
    48fa:	f200 80e3 	bhi.w	4ac4 <grid_port_receive_decode+0x1fc>
	for (uint16_t i = 0; i<length; i++){
    48fe:	2200      	movs	r2, #0
	message = &buffer[0];
    4900:	464d      	mov	r5, r9
	for (uint16_t i = 0; i<length; i++){
    4902:	f241 3088 	movw	r0, #5000	; 0x1388
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    4906:	f241 3cb4 	movw	ip, #5044	; 0x13b4
    490a:	4696      	mov	lr, r2
	for (uint16_t i = 0; i<length; i++){
    490c:	b291      	uxth	r1, r2
    490e:	4588      	cmp	r8, r1
    4910:	f200 80e5 	bhi.w	4ade <grid_port_receive_decode+0x216>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    4914:	4443      	add	r3, r8
    4916:	fbb3 f2f0 	udiv	r2, r3, r0
    491a:	fb00 3312 	mls	r3, r0, r2, r3
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    491e:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    4922:	2300      	movs	r3, #0
    4924:	6223      	str	r3, [r4, #32]
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    4926:	f8df a250 	ldr.w	sl, [pc, #592]	; 4b78 <grid_port_receive_decode+0x2b0>
    492a:	f8df b250 	ldr.w	fp, [pc, #592]	; 4b7c <grid_port_receive_decode+0x2b4>
    492e:	4b88      	ldr	r3, [pc, #544]	; (4b50 <grid_port_receive_decode+0x288>)
	for (uint16_t i = 1; i<length; i++){
    4930:	2601      	movs	r6, #1
    4932:	45b0      	cmp	r8, r6
    4934:	f200 80dd 	bhi.w	4af2 <grid_port_receive_decode+0x22a>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    4938:	782b      	ldrb	r3, [r5, #0]
    493a:	2b01      	cmp	r3, #1
    493c:	f040 80bc 	bne.w	4ab8 <grid_port_receive_decode+0x1f0>
    4940:	eb05 0308 	add.w	r3, r5, r8
    4944:	f813 9c01 	ldrb.w	r9, [r3, #-1]
    4948:	f1b9 0f0a 	cmp.w	r9, #10
    494c:	f040 80b4 	bne.w	4ab8 <grid_port_receive_decode+0x1f0>
		checksum_received = grid_msg_checksum_read(message, length);
    4950:	4b80      	ldr	r3, [pc, #512]	; (4b54 <grid_port_receive_decode+0x28c>)
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    4952:	4e81      	ldr	r6, [pc, #516]	; (4b58 <grid_port_receive_decode+0x290>)
		checksum_received = grid_msg_checksum_read(message, length);
    4954:	4641      	mov	r1, r8
    4956:	4628      	mov	r0, r5
    4958:	4798      	blx	r3
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    495a:	4641      	mov	r1, r8
		checksum_received = grid_msg_checksum_read(message, length);
    495c:	4682      	mov	sl, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    495e:	4628      	mov	r0, r5
    4960:	47b0      	blx	r6
		if (checksum_calculated == checksum_received && error_flag == 0){
    4962:	4582      	cmp	sl, r0
    4964:	f040 81fc 	bne.w	4d60 <grid_port_receive_decode+0x498>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    4968:	786b      	ldrb	r3, [r5, #1]
    496a:	2b0f      	cmp	r3, #15
    496c:	f040 810c 	bne.w	4b88 <grid_port_receive_decode+0x2c0>
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    4970:	f107 061f 	add.w	r6, r7, #31
				uint8_t error=0;
    4974:	f04f 0300 	mov.w	r3, #0
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    4978:	f8df b204 	ldr.w	fp, [pc, #516]	; 4b80 <grid_port_receive_decode+0x2b8>
				uint8_t error=0;
    497c:	77fb      	strb	r3, [r7, #31]
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    497e:	2202      	movs	r2, #2
    4980:	4633      	mov	r3, r6
    4982:	2104      	movs	r1, #4
    4984:	4628      	mov	r0, r5
    4986:	47d8      	blx	fp
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    4988:	4649      	mov	r1, r9
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    498a:	6078      	str	r0, [r7, #4]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    498c:	4633      	mov	r3, r6
    498e:	2202      	movs	r2, #2
    4990:	4628      	mov	r0, r5
    4992:	47d8      	blx	fp
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    4994:	4633      	mov	r3, r6
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    4996:	6038      	str	r0, [r7, #0]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    4998:	2202      	movs	r2, #2
    499a:	2106      	movs	r1, #6
    499c:	4628      	mov	r0, r5
    499e:	47d8      	blx	fp
    49a0:	b2c3      	uxtb	r3, r0
    49a2:	617b      	str	r3, [r7, #20]
    49a4:	f1a3 0a7f 	sub.w	sl, r3, #127	; 0x7f
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    49a8:	2202      	movs	r2, #2
    49aa:	4633      	mov	r3, r6
    49ac:	2108      	movs	r1, #8
    49ae:	4628      	mov	r0, r5
    49b0:	47d8      	blx	fp
    49b2:	b2c3      	uxtb	r3, r0
    49b4:	613b      	str	r3, [r7, #16]
    49b6:	f1a3 097f 	sub.w	r9, r3, #127	; 0x7f
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    49ba:	2202      	movs	r2, #2
    49bc:	4633      	mov	r3, r6
    49be:	210c      	movs	r1, #12
    49c0:	4628      	mov	r0, r5
    49c2:	47d8      	blx	fp
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    49c4:	f642 7330 	movw	r3, #12080	; 0x2f30
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    49c8:	fa4f fa8a 	sxtb.w	sl, sl
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    49cc:	5ce3      	ldrb	r3, [r4, r3]
    49ce:	4418      	add	r0, r3
    49d0:	f000 0203 	and.w	r2, r0, #3
    49d4:	ee08 2a10 	vmov	s16, r2
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    49d8:	fa4f f989 	sxtb.w	r9, r9
				if (por->partner_fi == 0){ // 0 deg
    49dc:	b143      	cbz	r3, 49f0 <grid_port_receive_decode+0x128>
				else if(por->partner_fi == 1){ // 90 deg
    49de:	2b01      	cmp	r3, #1
    49e0:	f040 8098 	bne.w	4b14 <grid_port_receive_decode+0x24c>
					rotated_dx  -= received_dy;
    49e4:	693b      	ldr	r3, [r7, #16]
    49e6:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dy  += received_dx;
    49ea:	46d1      	mov	r9, sl
					rotated_dx  -= received_dy;
    49ec:	fa4f fa83 	sxtb.w	sl, r3
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    49f0:	f642 7349 	movw	r3, #12105	; 0x2f49
    49f4:	f897 b000 	ldrb.w	fp, [r7]
    49f8:	5ce3      	ldrb	r3, [r4, r3]
    49fa:	337f      	adds	r3, #127	; 0x7f
    49fc:	449a      	add	sl, r3
    49fe:	fa5f f38a 	uxtb.w	r3, sl
    4a02:	60fb      	str	r3, [r7, #12]
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    4a04:	f642 734a 	movw	r3, #12106	; 0x2f4a
    4a08:	f814 a003 	ldrb.w	sl, [r4, r3]
    4a0c:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    4a10:	44d1      	add	r9, sl
    4a12:	fa5f f389 	uxtb.w	r3, r9
    4a16:	60bb      	str	r3, [r7, #8]
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    4a18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    4a1c:	4313      	orrs	r3, r2
    4a1e:	f897 a004 	ldrb.w	sl, [r7, #4]
    4a22:	d020      	beq.n	4a66 <grid_port_receive_decode+0x19e>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    4a24:	f8df 915c 	ldr.w	r9, [pc, #348]	; 4b84 <grid_port_receive_decode+0x2bc>
    4a28:	9600      	str	r6, [sp, #0]
    4a2a:	4653      	mov	r3, sl
    4a2c:	2202      	movs	r2, #2
    4a2e:	2104      	movs	r1, #4
    4a30:	4628      	mov	r0, r5
    4a32:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    4a34:	9600      	str	r6, [sp, #0]
    4a36:	68fb      	ldr	r3, [r7, #12]
    4a38:	2202      	movs	r2, #2
    4a3a:	2106      	movs	r1, #6
    4a3c:	4628      	mov	r0, r5
    4a3e:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    4a40:	9600      	str	r6, [sp, #0]
    4a42:	68bb      	ldr	r3, [r7, #8]
    4a44:	2202      	movs	r2, #2
    4a46:	2108      	movs	r1, #8
    4a48:	4628      	mov	r0, r5
    4a4a:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    4a4c:	465b      	mov	r3, fp
    4a4e:	2202      	movs	r2, #2
    4a50:	210a      	movs	r1, #10
    4a52:	9600      	str	r6, [sp, #0]
    4a54:	4628      	mov	r0, r5
    4a56:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    4a58:	ee18 3a10 	vmov	r3, s16
    4a5c:	9600      	str	r6, [sp, #0]
    4a5e:	2202      	movs	r2, #2
    4a60:	210c      	movs	r1, #12
    4a62:	4628      	mov	r0, r5
    4a64:	47c8      	blx	r9
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    4a66:	68fb      	ldr	r3, [r7, #12]
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    4a68:	483c      	ldr	r0, [pc, #240]	; (4b5c <grid_port_receive_decode+0x294>)
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    4a6a:	eb03 2a0a 	add.w	sl, r3, sl, lsl #8
    4a6e:	68bb      	ldr	r3, [r7, #8]
    4a70:	eb03 2a0a 	add.w	sl, r3, sl, lsl #8
    4a74:	eb0b 2a0a 	add.w	sl, fp, sl, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    4a78:	4b39      	ldr	r3, [pc, #228]	; (4b60 <grid_port_receive_decode+0x298>)
    4a7a:	4651      	mov	r1, sl
    4a7c:	4798      	blx	r3
    4a7e:	b9d8      	cbnz	r0, 4ab8 <grid_port_receive_decode+0x1f0>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a80:	4b35      	ldr	r3, [pc, #212]	; (4b58 <grid_port_receive_decode+0x290>)
    4a82:	4641      	mov	r1, r8
    4a84:	4628      	mov	r0, r5
    4a86:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a88:	f504 542c 	add.w	r4, r4, #11008	; 0x2b00
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a8c:	4b35      	ldr	r3, [pc, #212]	; (4b64 <grid_port_receive_decode+0x29c>)
    4a8e:	4602      	mov	r2, r0
    4a90:	4641      	mov	r1, r8
    4a92:	4628      	mov	r0, r5
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a94:	3434      	adds	r4, #52	; 0x34
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a96:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a98:	4b33      	ldr	r3, [pc, #204]	; (4b68 <grid_port_receive_decode+0x2a0>)
    4a9a:	4641      	mov	r1, r8
    4a9c:	4620      	mov	r0, r4
    4a9e:	4798      	blx	r3
    4aa0:	b150      	cbz	r0, 4ab8 <grid_port_receive_decode+0x1f0>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    4aa2:	4e32      	ldr	r6, [pc, #200]	; (4b6c <grid_port_receive_decode+0x2a4>)
    4aa4:	44a8      	add	r8, r5
						for (uint16_t i=0; i<length; i++){
    4aa6:	45a8      	cmp	r8, r5
    4aa8:	d14d      	bne.n	4b46 <grid_port_receive_decode+0x27e>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    4aaa:	4b31      	ldr	r3, [pc, #196]	; (4b70 <grid_port_receive_decode+0x2a8>)
    4aac:	4620      	mov	r0, r4
    4aae:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    4ab0:	482a      	ldr	r0, [pc, #168]	; (4b5c <grid_port_receive_decode+0x294>)
    4ab2:	4b30      	ldr	r3, [pc, #192]	; (4b74 <grid_port_receive_decode+0x2ac>)
    4ab4:	4651      	mov	r1, sl
    4ab6:	4798      	blx	r3
}
    4ab8:	3724      	adds	r7, #36	; 0x24
    4aba:	46bd      	mov	sp, r7
    4abc:	ecbd 8b02 	vpop	{d8}
    4ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    4ac4:	18d6      	adds	r6, r2, r3
    4ac6:	fbb6 f1f0 	udiv	r1, r6, r0
    4aca:	fb00 6111 	mls	r1, r0, r1, r6
    4ace:	4421      	add	r1, r4
    4ad0:	5d4e      	ldrb	r6, [r1, r5]
    4ad2:	f809 6002 	strb.w	r6, [r9, r2]
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    4ad6:	f801 c005 	strb.w	ip, [r1, r5]
	for (uint16_t i = 0; i<length; i++){
    4ada:	3201      	adds	r2, #1
    4adc:	e70b      	b.n	48f6 <grid_port_receive_decode+0x2e>
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    4ade:	18d6      	adds	r6, r2, r3
    4ae0:	fbb6 f1f0 	udiv	r1, r6, r0
    4ae4:	fb00 6111 	mls	r1, r0, r1, r6
    4ae8:	4421      	add	r1, r4
    4aea:	3201      	adds	r2, #1
    4aec:	f801 e00c 	strb.w	lr, [r1, ip]
	for (uint16_t i = 0; i<length; i++){
    4af0:	e70c      	b.n	490c <grid_port_receive_decode+0x44>
		if (buffer[i] == GRID_CONST_SOH){
    4af2:	f819 2006 	ldrb.w	r2, [r9, r6]
    4af6:	2a01      	cmp	r2, #1
    4af8:	d109      	bne.n	4b0e <grid_port_receive_decode+0x246>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    4afa:	4651      	mov	r1, sl
    4afc:	4658      	mov	r0, fp
    4afe:	4798      	blx	r3
			length -= i;
    4b00:	eba8 0806 	sub.w	r8, r8, r6
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    4b04:	4b12      	ldr	r3, [pc, #72]	; (4b50 <grid_port_receive_decode+0x288>)
			length -= i;
    4b06:	fa1f f888 	uxth.w	r8, r8
			message = &buffer[i];
    4b0a:	eb09 0506 	add.w	r5, r9, r6
	for (uint16_t i = 1; i<length; i++){
    4b0e:	3601      	adds	r6, #1
    4b10:	b2b6      	uxth	r6, r6
    4b12:	e70e      	b.n	4932 <grid_port_receive_decode+0x6a>
				else if(por->partner_fi == 2){ // 180 deg
    4b14:	2b02      	cmp	r3, #2
    4b16:	d10a      	bne.n	4b2e <grid_port_receive_decode+0x266>
					rotated_dx  -= received_dx;
    4b18:	697b      	ldr	r3, [r7, #20]
    4b1a:	f1c3 0a7f 	rsb	sl, r3, #127	; 0x7f
					rotated_dy  -= received_dy;
    4b1e:	693b      	ldr	r3, [r7, #16]
					rotated_dx  -= received_dx;
    4b20:	fa4f fa8a 	sxtb.w	sl, sl
					rotated_dy  -= received_dy;
    4b24:	f1c3 097f 	rsb	r9, r3, #127	; 0x7f
					rotated_dy  -= received_dx;
    4b28:	fa4f f989 	sxtb.w	r9, r9
    4b2c:	e760      	b.n	49f0 <grid_port_receive_decode+0x128>
				else if(por->partner_fi == 3){ // 270 deg
    4b2e:	2b03      	cmp	r3, #3
    4b30:	d105      	bne.n	4b3e <grid_port_receive_decode+0x276>
					rotated_dy  -= received_dx;
    4b32:	697b      	ldr	r3, [r7, #20]
    4b34:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dx  += received_dy;
    4b38:	46ca      	mov	sl, r9
					rotated_dy  -= received_dx;
    4b3a:	4699      	mov	r9, r3
    4b3c:	e7f4      	b.n	4b28 <grid_port_receive_decode+0x260>
				int8_t rotated_dy = 0;
    4b3e:	f04f 0900 	mov.w	r9, #0
				int8_t rotated_dx = 0;
    4b42:	46ca      	mov	sl, r9
    4b44:	e754      	b.n	49f0 <grid_port_receive_decode+0x128>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    4b46:	f815 1b01 	ldrb.w	r1, [r5], #1
    4b4a:	4620      	mov	r0, r4
    4b4c:	47b0      	blx	r6
						for (uint16_t i=0; i<length; i++){
    4b4e:	e7aa      	b.n	4aa6 <grid_port_receive_decode+0x1de>
    4b50:	00012731 	.word	0x00012731
    4b54:	000091d1 	.word	0x000091d1
    4b58:	000091b9 	.word	0x000091b9
    4b5c:	20006f80 	.word	0x20006f80
    4b60:	00009229 	.word	0x00009229
    4b64:	000091ed 	.word	0x000091ed
    4b68:	00004845 	.word	0x00004845
    4b6c:	00004881 	.word	0x00004881
    4b70:	000048a1 	.word	0x000048a1
    4b74:	00009243 	.word	0x00009243
    4b78:	00014628 	.word	0x00014628
    4b7c:	0001463b 	.word	0x0001463b
    4b80:	000091fd 	.word	0x000091fd
    4b84:	00009215 	.word	0x00009215
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    4b88:	2b0e      	cmp	r3, #14
    4b8a:	f040 80e5 	bne.w	4d58 <grid_port_receive_decode+0x490>
				if (message[2] == GRID_CONST_ACK){
    4b8e:	78ab      	ldrb	r3, [r5, #2]
    4b90:	2b07      	cmp	r3, #7
    4b92:	d191      	bne.n	4ab8 <grid_port_receive_decode+0x1f0>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    4b94:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 4d74 <grid_port_receive_decode+0x4ac>
    4b98:	2200      	movs	r2, #0
    4b9a:	2102      	movs	r1, #2
    4b9c:	f105 0008 	add.w	r0, r5, #8
    4ba0:	47c8      	blx	r9
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4ba2:	2200      	movs	r2, #0
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    4ba4:	fa5f fa80 	uxtb.w	sl, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4ba8:	2102      	movs	r1, #2
    4baa:	1da8      	adds	r0, r5, #6
    4bac:	47c8      	blx	r9
					if (por->partner_status == 0){
    4bae:	f642 724b 	movw	r2, #12107	; 0x2f4b
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4bb2:	fa5f fb80 	uxtb.w	fp, r0
					if (por->partner_status == 0){
    4bb6:	5ca2      	ldrb	r2, [r4, r2]
    4bb8:	2a00      	cmp	r2, #0
    4bba:	d172      	bne.n	4ca2 <grid_port_receive_decode+0x3da>
						if (por->ping_local_token == 255){ // I have no clue
    4bbc:	f642 7931 	movw	r9, #12081	; 0x2f31
    4bc0:	f814 2009 	ldrb.w	r2, [r4, r9]
    4bc4:	2aff      	cmp	r2, #255	; 0xff
    4bc6:	d11b      	bne.n	4c00 <grid_port_receive_decode+0x338>
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    4bc8:	4a66      	ldr	r2, [pc, #408]	; (4d64 <grid_port_receive_decode+0x49c>)
    4bca:	4867      	ldr	r0, [pc, #412]	; (4d68 <grid_port_receive_decode+0x4a0>)
    4bcc:	4790      	blx	r2
    4bce:	f000 027f 	and.w	r2, r0, #127	; 0x7f
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4bd2:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    4bd6:	f804 2009 	strb.w	r2, [r4, r9]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4bda:	4b64      	ldr	r3, [pc, #400]	; (4d6c <grid_port_receive_decode+0x4a4>)
    4bdc:	2102      	movs	r1, #2
    4bde:	3039      	adds	r0, #57	; 0x39
    4be0:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4be2:	f504 593c 	add.w	r9, r4, #12032	; 0x2f00
    4be6:	f642 7247 	movw	r2, #12103	; 0x2f47
    4bea:	f109 0933 	add.w	r9, r9, #51	; 0x33
    4bee:	5ca1      	ldrb	r1, [r4, r2]
    4bf0:	6179      	str	r1, [r7, #20]
    4bf2:	4648      	mov	r0, r9
    4bf4:	47b0      	blx	r6
    4bf6:	6979      	ldr	r1, [r7, #20]
    4bf8:	4b5d      	ldr	r3, [pc, #372]	; (4d70 <grid_port_receive_decode+0x4a8>)
    4bfa:	4602      	mov	r2, r0
    4bfc:	4648      	mov	r0, r9
    4bfe:	4798      	blx	r3
						if (partner_token_received != por->ping_partner_token){
    4c00:	f642 7232 	movw	r2, #12082	; 0x2f32
    4c04:	5ca1      	ldrb	r1, [r4, r2]
    4c06:	4559      	cmp	r1, fp
    4c08:	d017      	beq.n	4c3a <grid_port_receive_decode+0x372>
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    4c0a:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_partner_token = partner_token_received;							
    4c0e:	f804 b002 	strb.w	fp, [r4, r2]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    4c12:	4b56      	ldr	r3, [pc, #344]	; (4d6c <grid_port_receive_decode+0x4a4>)
    4c14:	465a      	mov	r2, fp
    4c16:	2102      	movs	r1, #2
    4c18:	303b      	adds	r0, #59	; 0x3b
    4c1a:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4c1c:	f504 593c 	add.w	r9, r4, #12032	; 0x2f00
    4c20:	f642 7347 	movw	r3, #12103	; 0x2f47
    4c24:	f109 0933 	add.w	r9, r9, #51	; 0x33
    4c28:	5ce1      	ldrb	r1, [r4, r3]
    4c2a:	6179      	str	r1, [r7, #20]
    4c2c:	4648      	mov	r0, r9
    4c2e:	47b0      	blx	r6
    4c30:	6979      	ldr	r1, [r7, #20]
    4c32:	4b4f      	ldr	r3, [pc, #316]	; (4d70 <grid_port_receive_decode+0x4a8>)
    4c34:	4602      	mov	r2, r0
    4c36:	4648      	mov	r0, r9
    4c38:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    4c3a:	f642 7331 	movw	r3, #12081	; 0x2f31
    4c3e:	5ce3      	ldrb	r3, [r4, r3]
    4c40:	4553      	cmp	r3, sl
    4c42:	d129      	bne.n	4c98 <grid_port_receive_decode+0x3d0>
							por->partner_fi = (message[3] - por->direction + 6)%4;
    4c44:	7a62      	ldrb	r2, [r4, #9]
    4c46:	78eb      	ldrb	r3, [r5, #3]
    4c48:	1a9b      	subs	r3, r3, r2
    4c4a:	3306      	adds	r3, #6
    4c4c:	425a      	negs	r2, r3
    4c4e:	f002 0203 	and.w	r2, r2, #3
    4c52:	f003 0303 	and.w	r3, r3, #3
    4c56:	bf58      	it	pl
    4c58:	4253      	negpl	r3, r2
    4c5a:	f642 7230 	movw	r2, #12080	; 0x2f30
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c5e:	f1a8 000a 	sub.w	r0, r8, #10
							por->partner_fi = (message[3] - por->direction + 6)%4;
    4c62:	54a3      	strb	r3, [r4, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c64:	2102      	movs	r1, #2
    4c66:	4b43      	ldr	r3, [pc, #268]	; (4d74 <grid_port_receive_decode+0x4ac>)
    4c68:	2200      	movs	r2, #0
    4c6a:	4428      	add	r0, r5
    4c6c:	4798      	blx	r3
    4c6e:	f642 732c 	movw	r3, #12076	; 0x2f2c
							por->partner_status = 1;
    4c72:	2201      	movs	r2, #1
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c74:	50e0      	str	r0, [r4, r3]
							por->partner_status = 1;
    4c76:	f642 734b 	movw	r3, #12107	; 0x2f4b
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c7a:	493f      	ldr	r1, [pc, #252]	; (4d78 <grid_port_receive_decode+0x4b0>)
							por->partner_status = 1;
    4c7c:	54e2      	strb	r2, [r4, r3]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c7e:	483f      	ldr	r0, [pc, #252]	; (4d7c <grid_port_receive_decode+0x4b4>)
    4c80:	4b3f      	ldr	r3, [pc, #252]	; (4d80 <grid_port_receive_decode+0x4b8>)
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    4c82:	4d40      	ldr	r5, [pc, #256]	; (4d84 <grid_port_receive_decode+0x4bc>)
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c84:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    4c86:	2300      	movs	r3, #0
    4c88:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    4c8c:	e9cd 3200 	strd	r3, r2, [sp]
    4c90:	4835      	ldr	r0, [pc, #212]	; (4d68 <grid_port_receive_decode+0x4a0>)
    4c92:	22ff      	movs	r2, #255	; 0xff
    4c94:	4619      	mov	r1, r3
    4c96:	47a8      	blx	r5
						por->ping_flag = 1;
    4c98:	f642 7348 	movw	r3, #12104	; 0x2f48
    4c9c:	2201      	movs	r2, #1
    4c9e:	54e2      	strb	r2, [r4, r3]
    4ca0:	e70a      	b.n	4ab8 <grid_port_receive_decode+0x1f0>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4ca2:	7a61      	ldrb	r1, [r4, #9]
    4ca4:	78ea      	ldrb	r2, [r5, #3]
    4ca6:	1a52      	subs	r2, r2, r1
    4ca8:	3206      	adds	r2, #6
    4caa:	4251      	negs	r1, r2
						validator &= local_token_received == por->ping_local_token;
    4cac:	f642 7031 	movw	r0, #12081	; 0x2f31
						validator &= partner_token_received == por->ping_partner_token;
    4cb0:	f642 7c32 	movw	ip, #12082	; 0x2f32
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4cb4:	f001 0103 	and.w	r1, r1, #3
						validator &= local_token_received == por->ping_local_token;
    4cb8:	5c20      	ldrb	r0, [r4, r0]
						validator &= partner_token_received == por->ping_partner_token;
    4cba:	f814 c00c 	ldrb.w	ip, [r4, ip]
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4cbe:	f002 0203 	and.w	r2, r2, #3
    4cc2:	bf58      	it	pl
    4cc4:	424a      	negpl	r2, r1
    4cc6:	f642 7130 	movw	r1, #12080	; 0x2f30
    4cca:	4550      	cmp	r0, sl
    4ccc:	bf08      	it	eq
    4cce:	45dc      	cmpeq	ip, fp
    4cd0:	5c61      	ldrb	r1, [r4, r1]
    4cd2:	bf0c      	ite	eq
    4cd4:	f04f 0a01 	moveq.w	sl, #1
    4cd8:	f04f 0a00 	movne.w	sl, #0
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4cdc:	f642 732c 	movw	r3, #12076	; 0x2f2c
    4ce0:	f1a8 000a 	sub.w	r0, r8, #10
    4ce4:	428a      	cmp	r2, r1
    4ce6:	bf14      	ite	ne
    4ce8:	f04f 0a00 	movne.w	sl, #0
    4cec:	f00a 0a01 	andeq.w	sl, sl, #1
    4cf0:	4428      	add	r0, r5
    4cf2:	2200      	movs	r2, #0
    4cf4:	2102      	movs	r1, #2
    4cf6:	f854 b003 	ldr.w	fp, [r4, r3]
    4cfa:	47c8      	blx	r9
						if (validator == 1){
    4cfc:	4558      	cmp	r0, fp
    4cfe:	d103      	bne.n	4d08 <grid_port_receive_decode+0x440>
    4d00:	f1ba 0f00 	cmp.w	sl, #0
    4d04:	f47f aed8 	bne.w	4ab8 <grid_port_receive_decode+0x1f0>
							por->partner_status = 0;
    4d08:	f642 734b 	movw	r3, #12107	; 0x2f4b
    4d0c:	2200      	movs	r2, #0
    4d0e:	54e2      	strb	r2, [r4, r3]
							por->ping_local_token = 255;
    4d10:	f642 7831 	movw	r8, #12081	; 0x2f31
							por->ping_partner_token = 255;
    4d14:	f642 7332 	movw	r3, #12082	; 0x2f32
    4d18:	22ff      	movs	r2, #255	; 0xff
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d1a:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_partner_token = 255;
    4d1e:	54e2      	strb	r2, [r4, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d20:	4d12      	ldr	r5, [pc, #72]	; (4d6c <grid_port_receive_decode+0x4a4>)
							por->ping_local_token = 255;
    4d22:	f804 2008 	strb.w	r2, [r4, r8]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d26:	2102      	movs	r1, #2
    4d28:	303b      	adds	r0, #59	; 0x3b
    4d2a:	47a8      	blx	r5
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4d2c:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    4d30:	f814 2008 	ldrb.w	r2, [r4, r8]
    4d34:	2102      	movs	r1, #2
    4d36:	3039      	adds	r0, #57	; 0x39
    4d38:	47a8      	blx	r5
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4d3a:	f642 7347 	movw	r3, #12103	; 0x2f47
    4d3e:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    4d42:	3533      	adds	r5, #51	; 0x33
    4d44:	5ce1      	ldrb	r1, [r4, r3]
    4d46:	6179      	str	r1, [r7, #20]
    4d48:	4628      	mov	r0, r5
    4d4a:	47b0      	blx	r6
    4d4c:	6979      	ldr	r1, [r7, #20]
    4d4e:	4b08      	ldr	r3, [pc, #32]	; (4d70 <grid_port_receive_decode+0x4a8>)
    4d50:	4602      	mov	r2, r0
    4d52:	4628      	mov	r0, r5
    4d54:	4798      	blx	r3
    4d56:	e6af      	b.n	4ab8 <grid_port_receive_decode+0x1f0>
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    4d58:	480b      	ldr	r0, [pc, #44]	; (4d88 <grid_port_receive_decode+0x4c0>)
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    4d5a:	4b0c      	ldr	r3, [pc, #48]	; (4d8c <grid_port_receive_decode+0x4c4>)
    4d5c:	4798      	blx	r3
	return;
    4d5e:	e6ab      	b.n	4ab8 <grid_port_receive_decode+0x1f0>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    4d60:	480b      	ldr	r0, [pc, #44]	; (4d90 <grid_port_receive_decode+0x4c8>)
    4d62:	e7fa      	b.n	4d5a <grid_port_receive_decode+0x492>
    4d64:	00008f91 	.word	0x00008f91
    4d68:	20006f80 	.word	0x20006f80
    4d6c:	00009071 	.word	0x00009071
    4d70:	000091ed 	.word	0x000091ed
    4d74:	00009049 	.word	0x00009049
    4d78:	00014660 	.word	0x00014660
    4d7c:	0001463b 	.word	0x0001463b
    4d80:	00012731 	.word	0x00012731
    4d84:	00008ffb 	.word	0x00008ffb
    4d88:	00014668 	.word	0x00014668
    4d8c:	00012841 	.word	0x00012841
    4d90:	0001469e 	.word	0x0001469e

00004d94 <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    4d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (por->usart_error_flag == 1){
    4d96:	7e03      	ldrb	r3, [r0, #24]
    4d98:	2b01      	cmp	r3, #1
void grid_port_receive_task(struct grid_port* por){
    4d9a:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    4d9c:	d10d      	bne.n	4dba <grid_port_receive_task+0x26>
		por->usart_error_flag = 0;
    4d9e:	2500      	movs	r5, #0
    4da0:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    4da2:	4b53      	ldr	r3, [pc, #332]	; (4ef0 <grid_port_receive_task+0x15c>)
    4da4:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    4da6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    4daa:	e9cd 5300 	strd	r5, r3, [sp]
    4dae:	23ff      	movs	r3, #255	; 0xff
    4db0:	4850      	ldr	r0, [pc, #320]	; (4ef4 <grid_port_receive_task+0x160>)
    4db2:	4d51      	ldr	r5, [pc, #324]	; (4ef8 <grid_port_receive_task+0x164>)
    4db4:	461a      	mov	r2, r3
    4db6:	4619      	mov	r1, r3
    4db8:	47a8      	blx	r5
	if	(por->rx_double_buffer_status == 0){
    4dba:	6a25      	ldr	r5, [r4, #32]
    4dbc:	bb7d      	cbnz	r5, 4e1e <grid_port_receive_task+0x8a>
		if (por->usart!=NULL){ // His is GRID usart port
    4dbe:	6863      	ldr	r3, [r4, #4]
    4dc0:	b1cb      	cbz	r3, 4df6 <grid_port_receive_task+0x62>
			if (por->rx_double_buffer_timeout > 1000){
    4dc2:	69e3      	ldr	r3, [r4, #28]
    4dc4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    4dc8:	d93e      	bls.n	4e48 <grid_port_receive_task+0xb4>
				if (por->partner_status == 1){
    4dca:	f642 734b 	movw	r3, #12107	; 0x2f4b
    4dce:	5ce3      	ldrb	r3, [r4, r3]
    4dd0:	2b01      	cmp	r3, #1
    4dd2:	d12c      	bne.n	4e2e <grid_port_receive_task+0x9a>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    4dd4:	4949      	ldr	r1, [pc, #292]	; (4efc <grid_port_receive_task+0x168>)
    4dd6:	4b4a      	ldr	r3, [pc, #296]	; (4f00 <grid_port_receive_task+0x16c>)
    4dd8:	484a      	ldr	r0, [pc, #296]	; (4f04 <grid_port_receive_task+0x170>)
    4dda:	4798      	blx	r3
					grid_port_reset_receiver(por);
    4ddc:	4b44      	ldr	r3, [pc, #272]	; (4ef0 <grid_port_receive_task+0x15c>)
    4dde:	4620      	mov	r0, r4
    4de0:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    4de2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    4de6:	e9cd 5300 	strd	r5, r3, [sp]
    4dea:	23ff      	movs	r3, #255	; 0xff
    4dec:	4841      	ldr	r0, [pc, #260]	; (4ef4 <grid_port_receive_task+0x160>)
    4dee:	4d42      	ldr	r5, [pc, #264]	; (4ef8 <grid_port_receive_task+0x164>)
    4df0:	461a      	mov	r2, r3
    4df2:	4619      	mov	r1, r3
    4df4:	47a8      	blx	r5
			if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0)
    4df6:	f241 3687 	movw	r6, #4999	; 0x1387
void grid_port_receive_task(struct grid_port* por){
    4dfa:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    4dfe:	f241 30b4 	movw	r0, #5044	; 0x13b4
    4e02:	46b4      	mov	ip, r6
			if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    4e04:	f241 3788 	movw	r7, #5000	; 0x1388
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    4e08:	f241 3e86 	movw	lr, #4998	; 0x1386
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    4e0c:	6a62      	ldr	r2, [r4, #36]	; 0x24
    4e0e:	18a3      	adds	r3, r4, r2
    4e10:	5c1b      	ldrb	r3, [r3, r0]
    4e12:	2b0a      	cmp	r3, #10
    4e14:	d11b      	bne.n	4e4e <grid_port_receive_task+0xba>
				por->rx_double_buffer_timeout = 0;
    4e16:	2300      	movs	r3, #0
    4e18:	2501      	movs	r5, #1
    4e1a:	e9c4 3507 	strd	r3, r5, [r4, #28]
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    4e1e:	e9d4 2109 	ldrd	r2, r1, [r4, #36]	; 0x24
    4e22:	4291      	cmp	r1, r2
    4e24:	d359      	bcc.n	4eda <grid_port_receive_task+0x146>
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4e26:	f502 529c 	add.w	r2, r2, #4992	; 0x1380
    4e2a:	3209      	adds	r2, #9
    4e2c:	e056      	b.n	4edc <grid_port_receive_task+0x148>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    4e2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4e30:	b913      	cbnz	r3, 4e38 <grid_port_receive_task+0xa4>
    4e32:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4e34:	2b00      	cmp	r3, #0
    4e36:	d0de      	beq.n	4df6 <grid_port_receive_task+0x62>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    4e38:	4933      	ldr	r1, [pc, #204]	; (4f08 <grid_port_receive_task+0x174>)
    4e3a:	4b31      	ldr	r3, [pc, #196]	; (4f00 <grid_port_receive_task+0x16c>)
    4e3c:	4831      	ldr	r0, [pc, #196]	; (4f04 <grid_port_receive_task+0x170>)
    4e3e:	4798      	blx	r3
						grid_port_reset_receiver(por);
    4e40:	4b2b      	ldr	r3, [pc, #172]	; (4ef0 <grid_port_receive_task+0x15c>)
    4e42:	4620      	mov	r0, r4
    4e44:	4798      	blx	r3
    4e46:	e7d6      	b.n	4df6 <grid_port_receive_task+0x62>
				por->rx_double_buffer_timeout++;
    4e48:	3301      	adds	r3, #1
    4e4a:	61e3      	str	r3, [r4, #28]
    4e4c:	e7d3      	b.n	4df6 <grid_port_receive_task+0x62>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    4e4e:	b923      	cbnz	r3, 4e5a <grid_port_receive_task+0xc6>
	if (por->rx_double_buffer_status == 0){
    4e50:	6a23      	ldr	r3, [r4, #32]
    4e52:	2b00      	cmp	r3, #0
    4e54:	d1e3      	bne.n	4e1e <grid_port_receive_task+0x8a>
}
    4e56:	b003      	add	sp, #12
    4e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1)
    4e5a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    4e5c:	1e6b      	subs	r3, r5, #1
    4e5e:	429a      	cmp	r2, r3
    4e60:	d10d      	bne.n	4e7e <grid_port_receive_task+0xea>
				grid_port_reset_receiver(por);	
    4e62:	4b23      	ldr	r3, [pc, #140]	; (4ef0 <grid_port_receive_task+0x15c>)
    4e64:	4620      	mov	r0, r4
    4e66:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED
    4e68:	2302      	movs	r3, #2
    4e6a:	20c8      	movs	r0, #200	; 0xc8
    4e6c:	e9cd 3000 	strd	r3, r0, [sp]
    4e70:	2300      	movs	r3, #0
    4e72:	461a      	mov	r2, r3
    4e74:	21ff      	movs	r1, #255	; 0xff
				grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 255, 2, 200); // RED
    4e76:	481f      	ldr	r0, [pc, #124]	; (4ef4 <grid_port_receive_task+0x160>)
    4e78:	4c1f      	ldr	r4, [pc, #124]	; (4ef8 <grid_port_receive_task+0x164>)
    4e7a:	47a0      	blx	r4
				return;
    4e7c:	e7eb      	b.n	4e56 <grid_port_receive_task+0xc2>
			if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0)
    4e7e:	42b2      	cmp	r2, r6
    4e80:	d10b      	bne.n	4e9a <grid_port_receive_task+0x106>
    4e82:	b955      	cbnz	r5, 4e9a <grid_port_receive_task+0x106>
				grid_port_reset_receiver(por);
    4e84:	4b1a      	ldr	r3, [pc, #104]	; (4ef0 <grid_port_receive_task+0x15c>)
    4e86:	4620      	mov	r0, r4
    4e88:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // RED
    4e8a:	2302      	movs	r3, #2
    4e8c:	21c8      	movs	r1, #200	; 0xc8
    4e8e:	e9cd 3100 	strd	r3, r1, [sp]
    4e92:	22ff      	movs	r2, #255	; 0xff
    4e94:	462b      	mov	r3, r5
    4e96:	4629      	mov	r1, r5
    4e98:	e7ed      	b.n	4e76 <grid_port_receive_task+0xe2>
			if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    4e9a:	4465      	add	r5, ip
    4e9c:	fbb5 f3f7 	udiv	r3, r5, r7
    4ea0:	fb07 5513 	mls	r5, r7, r3, r5
    4ea4:	4425      	add	r5, r4
    4ea6:	5c2b      	ldrb	r3, [r5, r0]
    4ea8:	b153      	cbz	r3, 4ec0 <grid_port_receive_task+0x12c>
				grid_port_reset_receiver(por);
    4eaa:	4b11      	ldr	r3, [pc, #68]	; (4ef0 <grid_port_receive_task+0x15c>)
    4eac:	4620      	mov	r0, r4
    4eae:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 255, 2, 200); // RED
    4eb0:	2302      	movs	r3, #2
    4eb2:	22c8      	movs	r2, #200	; 0xc8
    4eb4:	e9cd 3200 	strd	r3, r2, [sp]
    4eb8:	2200      	movs	r2, #0
    4eba:	23ff      	movs	r3, #255	; 0xff
    4ebc:	4611      	mov	r1, r2
    4ebe:	e7da      	b.n	4e76 <grid_port_receive_task+0xe2>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    4ec0:	4572      	cmp	r2, lr
				por->rx_double_buffer_seek_start_index++;
    4ec2:	f101 31ff 	add.w	r1, r1, #4294967295	; 0xffffffff
    4ec6:	bf98      	it	ls
    4ec8:	3201      	addls	r2, #1
    4eca:	b289      	uxth	r1, r1
				por->rx_double_buffer_timeout = 0;
    4ecc:	61e3      	str	r3, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    4ece:	bf94      	ite	ls
    4ed0:	6262      	strls	r2, [r4, #36]	; 0x24
				por->rx_double_buffer_seek_start_index=0;
    4ed2:	6263      	strhi	r3, [r4, #36]	; 0x24
		for(uint16_t i = 0; i<490; i++){
    4ed4:	2900      	cmp	r1, #0
    4ed6:	d199      	bne.n	4e0c <grid_port_receive_task+0x78>
    4ed8:	e7ba      	b.n	4e50 <grid_port_receive_task+0xbc>
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4eda:	3201      	adds	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4edc:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    4ede:	4b0b      	ldr	r3, [pc, #44]	; (4f0c <grid_port_receive_task+0x178>)
    4ee0:	b292      	uxth	r2, r2
    4ee2:	b289      	uxth	r1, r1
    4ee4:	4620      	mov	r0, r4
    4ee6:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    4ee8:	2300      	movs	r3, #0
    4eea:	6223      	str	r3, [r4, #32]
    4eec:	e7b3      	b.n	4e56 <grid_port_receive_task+0xc2>
    4eee:	bf00      	nop
    4ef0:	0000473d 	.word	0x0000473d
    4ef4:	20006f80 	.word	0x20006f80
    4ef8:	00008ffb 	.word	0x00008ffb
    4efc:	000146d1 	.word	0x000146d1
    4f00:	00012731 	.word	0x00012731
    4f04:	0001463b 	.word	0x0001463b
    4f08:	000146f5 	.word	0x000146f5
    4f0c:	000048c9 	.word	0x000048c9

00004f10 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    4f10:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    4f14:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4f18:	428b      	cmp	r3, r1
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    4f1a:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f1c:	4602      	mov	r2, r0
	if (buf->read_active != buf->read_stop) {
    4f1e:	d000      	beq.n	4f22 <grid_buffer_read_size+0x12>
		while(1){
    4f20:	e7fe      	b.n	4f20 <grid_buffer_read_size+0x10>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    4f22:	f8b0 63ea 	ldrh.w	r6, [r0, #1002]	; 0x3ea
    4f26:	42b3      	cmp	r3, r6
    4f28:	d000      	beq.n	4f2c <grid_buffer_read_size+0x1c>
		while(1){
    4f2a:	e7fe      	b.n	4f2a <grid_buffer_read_size+0x1a>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    4f2c:	f8b0 73f2 	ldrh.w	r7, [r0, #1010]	; 0x3f2
    4f30:	42be      	cmp	r6, r7
    4f32:	d016      	beq.n	4f62 <grid_buffer_read_size+0x52>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f34:	8805      	ldrh	r5, [r0, #0]
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f36:	2400      	movs	r4, #0
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f38:	b2a3      	uxth	r3, r4
    4f3a:	429d      	cmp	r5, r3
    4f3c:	d800      	bhi.n	4f40 <grid_buffer_read_size+0x30>
		}
		
		
	}
	
	while(1){
    4f3e:	e7fe      	b.n	4f3e <grid_buffer_read_size+0x2e>
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f40:	1930      	adds	r0, r6, r4
    4f42:	fbb0 f1f5 	udiv	r1, r0, r5
    4f46:	fb05 0111 	mls	r1, r5, r1, r0
		if (index == buf->write_start) return 0;
    4f4a:	b288      	uxth	r0, r1
    4f4c:	4287      	cmp	r7, r0
    4f4e:	d008      	beq.n	4f62 <grid_buffer_read_size+0x52>
		if (buf->buffer_storage[index] == '\n'){
    4f50:	4411      	add	r1, r2
    4f52:	3301      	adds	r3, #1
    4f54:	b298      	uxth	r0, r3
    4f56:	788b      	ldrb	r3, [r1, #2]
    4f58:	2b0a      	cmp	r3, #10
    4f5a:	f104 0401 	add.w	r4, r4, #1
    4f5e:	d1eb      	bne.n	4f38 <grid_buffer_read_size+0x28>
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    4f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
    4f62:	2000      	movs	r0, #0
    4f64:	e7fc      	b.n	4f60 <grid_buffer_read_size+0x50>

00004f66 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    4f66:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    4f6a:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4f6e:	4293      	cmp	r3, r2
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    4f70:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (buf->read_active != buf->read_stop) {
    4f72:	d000      	beq.n	4f76 <grid_buffer_read_init+0x10>
		while(1){
    4f74:	e7fe      	b.n	4f74 <grid_buffer_read_init+0xe>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    4f76:	f8b0 53ea 	ldrh.w	r5, [r0, #1002]	; 0x3ea
    4f7a:	42ab      	cmp	r3, r5
    4f7c:	d000      	beq.n	4f80 <grid_buffer_read_init+0x1a>
		while(1){
    4f7e:	e7fe      	b.n	4f7e <grid_buffer_read_init+0x18>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    4f80:	f8b0 63f2 	ldrh.w	r6, [r0, #1010]	; 0x3f2
    4f84:	42b5      	cmp	r5, r6
    4f86:	d020      	beq.n	4fca <grid_buffer_read_init+0x64>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f88:	8801      	ldrh	r1, [r0, #0]
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f8a:	2400      	movs	r4, #0
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f8c:	b2a3      	uxth	r3, r4
    4f8e:	4299      	cmp	r1, r3
    4f90:	d800      	bhi.n	4f94 <grid_buffer_read_init+0x2e>
		}
		
		
	}
		
	while(1){
    4f92:	e7fe      	b.n	4f92 <grid_buffer_read_init+0x2c>
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f94:	192f      	adds	r7, r5, r4
    4f96:	fbb7 f2f1 	udiv	r2, r7, r1
    4f9a:	fb01 7212 	mls	r2, r1, r2, r7
		if (index == buf->write_start) return 0;	
    4f9e:	b297      	uxth	r7, r2
    4fa0:	42be      	cmp	r6, r7
    4fa2:	d012      	beq.n	4fca <grid_buffer_read_init+0x64>
		if (buf->buffer_storage[index] == '\n'){
    4fa4:	1887      	adds	r7, r0, r2
    4fa6:	3301      	adds	r3, #1
    4fa8:	78bf      	ldrb	r7, [r7, #2]
    4faa:	2f0a      	cmp	r7, #10
    4fac:	b29b      	uxth	r3, r3
    4fae:	f104 0401 	add.w	r4, r4, #1
    4fb2:	d1eb      	bne.n	4f8c <grid_buffer_read_init+0x26>
			buf->read_stop = (index+1)%buf->buffer_length;
    4fb4:	3201      	adds	r2, #1
    4fb6:	fbb2 f4f1 	udiv	r4, r2, r1
    4fba:	fb01 2214 	mls	r2, r1, r4, r2
    4fbe:	f8a0 23ec 	strh.w	r2, [r0, #1004]	; 0x3ec
			buf->read_length = i+1;
    4fc2:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    4fc6:	4618      	mov	r0, r3
    4fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
    4fca:	2300      	movs	r3, #0
    4fcc:	e7fb      	b.n	4fc6 <grid_buffer_read_init+0x60>

00004fce <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    4fce:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4fd2:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    4fd6:	4299      	cmp	r1, r3
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    4fd8:	b510      	push	{r4, lr}
    4fda:	4602      	mov	r2, r0
	if (buf->read_active != buf->read_stop){
    4fdc:	d00b      	beq.n	4ff6 <grid_buffer_read_character+0x28>
		
		uint8_t character = buf->buffer_storage[buf->read_active];
		
		buf->read_active++;
		buf->read_active %= buf->buffer_length;
    4fde:	8814      	ldrh	r4, [r2, #0]
		uint8_t character = buf->buffer_storage[buf->read_active];
    4fe0:	18c1      	adds	r1, r0, r3
		buf->read_active++;
    4fe2:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    4fe4:	b29b      	uxth	r3, r3
		uint8_t character = buf->buffer_storage[buf->read_active];
    4fe6:	7888      	ldrb	r0, [r1, #2]
		buf->read_active %= buf->buffer_length;
    4fe8:	fbb3 f1f4 	udiv	r1, r3, r4
    4fec:	fb04 3311 	mls	r3, r4, r1, r3
    4ff0:	f8a2 33ee 	strh.w	r3, [r2, #1006]	; 0x3ee
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    4ff4:	bd10      	pop	{r4, pc}
		while(1){
    4ff6:	e7fe      	b.n	4ff6 <grid_buffer_read_character+0x28>

00004ff8 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    4ff8:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    4ffc:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    5000:	4293      	cmp	r3, r2
    5002:	d000      	beq.n	5006 <grid_buffer_read_acknowledge+0xe>
		buf->read_start = buf->read_stop;
		return 1;
	}else{
		
		while(1){
    5004:	e7fe      	b.n	5004 <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    5006:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    500a:	2001      	movs	r0, #1
    500c:	4770      	bx	lr
	...

00005010 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    5010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5014:	4604      	mov	r4, r0
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    5016:	f500 501c 	add.w	r0, r0, #9984	; 0x2700
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    501a:	b087      	sub	sp, #28
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    501c:	f8df 8148 	ldr.w	r8, [pc, #328]	; 5168 <grid_port_init+0x158>
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    5020:	460d      	mov	r5, r1
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    5022:	303c      	adds	r0, #60	; 0x3c
    5024:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    5028:	4616      	mov	r6, r2
    502a:	461f      	mov	r7, r3
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    502c:	47c0      	blx	r8
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    502e:	f504 502c 	add.w	r0, r4, #11008	; 0x2b00
    5032:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    5036:	3034      	adds	r0, #52	; 0x34
    5038:	47c0      	blx	r8
	
	
	por->cooldown = 0;
    503a:	2000      	movs	r0, #0
	
	por->dma_channel = dma;
    503c:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
	por->cooldown = 0;
    5040:	6020      	str	r0, [r4, #0]
	
	por->tx_double_buffer_status	= 0;
	por->rx_double_buffer_status	= 0;
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    5042:	f241 3288 	movw	r2, #5000	; 0x1388
	por->dma_channel = dma;
    5046:	72a3      	strb	r3, [r4, #10]
	por->direction = dir;
    5048:	7267      	strb	r7, [r4, #9]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    504a:	4603      	mov	r3, r0
	por->usart	= usart;
    504c:	6065      	str	r5, [r4, #4]
	por->type		= type;
    504e:	7226      	strb	r6, [r4, #8]
	por->tx_double_buffer_status	= 0;
    5050:	81a0      	strh	r0, [r4, #12]
	por->rx_double_buffer_status	= 0;
    5052:	6220      	str	r0, [r4, #32]
		por->tx_double_buffer[i] = 0;		
    5054:	18e1      	adds	r1, r4, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    5056:	3301      	adds	r3, #1
    5058:	4293      	cmp	r3, r2
		por->tx_double_buffer[i] = 0;		
    505a:	f881 002c 	strb.w	r0, [r1, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    505e:	d1f9      	bne.n	5054 <grid_port_init+0x44>
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5060:	2300      	movs	r3, #0
		por->rx_double_buffer[i] = 0;
    5062:	f241 31b4 	movw	r1, #5044	; 0x13b4
    5066:	461d      	mov	r5, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5068:	f241 3288 	movw	r2, #5000	; 0x1388
		por->rx_double_buffer[i] = 0;
    506c:	18e0      	adds	r0, r4, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    506e:	3301      	adds	r3, #1
    5070:	4293      	cmp	r3, r2
		por->rx_double_buffer[i] = 0;
    5072:	5445      	strb	r5, [r0, r1]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5074:	d1fa      	bne.n	506c <grid_port_init+0x5c>
	}
	
	por->partner_fi = 0;
	
	por->partner_hwcfg = 0;
    5076:	f642 732c 	movw	r3, #12076	; 0x2f2c
	por->partner_fi = 0;
    507a:	f642 7130 	movw	r1, #12080	; 0x2f30
	por->partner_status = 1;
	
	por->ping_local_token = 255;
    507e:	f642 7031 	movw	r0, #12081	; 0x2f31
	por->partner_fi = 0;
    5082:	5465      	strb	r5, [r4, r1]
	por->partner_hwcfg = 0;
    5084:	50e5      	str	r5, [r4, r3]
	por->partner_status = 1;
    5086:	f642 734b 	movw	r3, #12107	; 0x2f4b
    508a:	2201      	movs	r2, #1
	por->ping_local_token = 255;
    508c:	27ff      	movs	r7, #255	; 0xff
	por->partner_status = 1;
    508e:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    5090:	5427      	strb	r7, [r4, r0]
	por->ping_partner_token = 255;
    5092:	f642 7032 	movw	r0, #12082	; 0x2f32
	
	por->ping_flag = 0;
	
	if (type == GRID_PORT_TYPE_USART){	
    5096:	4296      	cmp	r6, r2
	por->ping_partner_token = 255;
    5098:	5427      	strb	r7, [r4, r0]
	por->ping_flag = 0;
    509a:	f642 7048 	movw	r0, #12104	; 0x2f48
    509e:	5425      	strb	r5, [r4, r0]
	if (type == GRID_PORT_TYPE_USART){	
    50a0:	d156      	bne.n	5150 <grid_port_init+0x140>
		
		por->partner_status = 0;
    50a2:	54e5      	strb	r5, [r4, r3]
		por->partner_fi = 0;
    50a4:	5465      	strb	r5, [r4, r1]
		
		
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    50a6:	4b2b      	ldr	r3, [pc, #172]	; (5154 <grid_port_init+0x144>)
    50a8:	f894 9009 	ldrb.w	r9, [r4, #9]
    50ac:	4798      	blx	r3
    50ae:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    50b2:	2304      	movs	r3, #4
    50b4:	f108 0833 	add.w	r8, r8, #51	; 0x33
    50b8:	e9cd 7304 	strd	r7, r3, [sp, #16]
    50bc:	fa5f f989 	uxtb.w	r9, r9
    50c0:	2307      	movs	r3, #7
    50c2:	4632      	mov	r2, r6
    50c4:	4924      	ldr	r1, [pc, #144]	; (5158 <grid_port_init+0x148>)
    50c6:	f8cd 9004 	str.w	r9, [sp, #4]
    50ca:	e9cd 0702 	strd	r0, r7, [sp, #8]
    50ce:	f8df 909c 	ldr.w	r9, [pc, #156]	; 516c <grid_port_init+0x15c>
    50d2:	9300      	str	r3, [sp, #0]
    50d4:	4640      	mov	r0, r8
    50d6:	230e      	movs	r3, #14
    50d8:	47c8      	blx	r9
		
		por->ping_packet_length = strlen(por->ping_packet);	
    50da:	4b20      	ldr	r3, [pc, #128]	; (515c <grid_port_init+0x14c>)
    50dc:	4640      	mov	r0, r8
    50de:	4798      	blx	r3
    50e0:	f642 7347 	movw	r3, #12103	; 0x2f47
    50e4:	b2c0      	uxtb	r0, r0
    50e6:	54e0      	strb	r0, [r4, r3]
			
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    50e8:	4640      	mov	r0, r8
    50ea:	f814 9003 	ldrb.w	r9, [r4, r3]
    50ee:	5ce1      	ldrb	r1, [r4, r3]
    50f0:	4b1b      	ldr	r3, [pc, #108]	; (5160 <grid_port_init+0x150>)
    50f2:	4798      	blx	r3
    50f4:	fa5f f989 	uxtb.w	r9, r9
    50f8:	4b1a      	ldr	r3, [pc, #104]	; (5164 <grid_port_init+0x154>)
    50fa:	4602      	mov	r2, r0
    50fc:	4649      	mov	r1, r9
    50fe:	4640      	mov	r0, r8
    5100:	4798      	blx	r3
		

		
		if (por->direction == GRID_CONST_NORTH){
    5102:	7a63      	ldrb	r3, [r4, #9]
    5104:	2b11      	cmp	r3, #17
    5106:	d108      	bne.n	511a <grid_port_init+0x10a>
			por->dx = 0;
    5108:	f642 7349 	movw	r3, #12105	; 0x2f49
    510c:	54e5      	strb	r5, [r4, r3]
			por->dy = 1;
    510e:	f642 734a 	movw	r3, #12106	; 0x2f4a
    5112:	54e6      	strb	r6, [r4, r3]
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
	}
	
}
    5114:	b007      	add	sp, #28
    5116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		else if (por->direction == GRID_CONST_EAST){
    511a:	7a63      	ldrb	r3, [r4, #9]
    511c:	2b12      	cmp	r3, #18
    511e:	d106      	bne.n	512e <grid_port_init+0x11e>
			por->dx = 1;
    5120:	f642 7349 	movw	r3, #12105	; 0x2f49
    5124:	54e6      	strb	r6, [r4, r3]
			por->dy = 0;
    5126:	f642 734a 	movw	r3, #12106	; 0x2f4a
    512a:	54e5      	strb	r5, [r4, r3]
    512c:	e7f2      	b.n	5114 <grid_port_init+0x104>
		else if (por->direction == GRID_CONST_SOUTH){
    512e:	7a63      	ldrb	r3, [r4, #9]
    5130:	2b13      	cmp	r3, #19
    5132:	d106      	bne.n	5142 <grid_port_init+0x132>
			por->dx = 0;
    5134:	f642 7349 	movw	r3, #12105	; 0x2f49
    5138:	54e5      	strb	r5, [r4, r3]
			por->dy = -1;
    513a:	f642 734a 	movw	r3, #12106	; 0x2f4a
    513e:	54e7      	strb	r7, [r4, r3]
    5140:	e7e8      	b.n	5114 <grid_port_init+0x104>
		else if (por->direction == GRID_CONST_WEST){
    5142:	7a63      	ldrb	r3, [r4, #9]
    5144:	2b14      	cmp	r3, #20
    5146:	d1e5      	bne.n	5114 <grid_port_init+0x104>
			por->dx = -1;
    5148:	f642 7349 	movw	r3, #12105	; 0x2f49
    514c:	54e7      	strb	r7, [r4, r3]
    514e:	e7ea      	b.n	5126 <grid_port_init+0x116>
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    5150:	54e2      	strb	r2, [r4, r3]
}
    5152:	e7df      	b.n	5114 <grid_port_init+0x104>
    5154:	000090d5 	.word	0x000090d5
    5158:	0001470e 	.word	0x0001470e
    515c:	00012c81 	.word	0x00012c81
    5160:	000091b9 	.word	0x000091b9
    5164:	000091ed 	.word	0x000091ed
    5168:	000047e9 	.word	0x000047e9
    516c:	00012b49 	.word	0x00012b49

00005170 <grid_port_init_all>:

void grid_port_init_all(void){
    5170:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    5174:	2600      	movs	r6, #0
    5176:	4d1c      	ldr	r5, [pc, #112]	; (51e8 <grid_port_init_all+0x78>)
    5178:	491c      	ldr	r1, [pc, #112]	; (51ec <grid_port_init_all+0x7c>)
    517a:	481d      	ldr	r0, [pc, #116]	; (51f0 <grid_port_init_all+0x80>)
    517c:	9600      	str	r6, [sp, #0]
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    517e:	2401      	movs	r4, #1
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    5180:	2311      	movs	r3, #17
    5182:	2201      	movs	r2, #1
    5184:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    5186:	f04f 0902 	mov.w	r9, #2
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    518a:	4622      	mov	r2, r4
    518c:	4919      	ldr	r1, [pc, #100]	; (51f4 <grid_port_init_all+0x84>)
    518e:	481a      	ldr	r0, [pc, #104]	; (51f8 <grid_port_init_all+0x88>)
    5190:	9400      	str	r4, [sp, #0]
    5192:	2312      	movs	r3, #18
    5194:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    5196:	2703      	movs	r7, #3
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    5198:	4622      	mov	r2, r4
    519a:	4918      	ldr	r1, [pc, #96]	; (51fc <grid_port_init_all+0x8c>)
    519c:	4818      	ldr	r0, [pc, #96]	; (5200 <grid_port_init_all+0x90>)
    519e:	f8cd 9000 	str.w	r9, [sp]
    51a2:	2313      	movs	r3, #19
    51a4:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    51a6:	f8df 8068 	ldr.w	r8, [pc, #104]	; 5210 <grid_port_init_all+0xa0>
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    51aa:	9700      	str	r7, [sp, #0]
    51ac:	4622      	mov	r2, r4
    51ae:	4915      	ldr	r1, [pc, #84]	; (5204 <grid_port_init_all+0x94>)
    51b0:	4815      	ldr	r0, [pc, #84]	; (5208 <grid_port_init_all+0x98>)
    51b2:	2314      	movs	r3, #20
    51b4:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    51b6:	f04f 0aff 	mov.w	sl, #255	; 0xff
    51ba:	463a      	mov	r2, r7
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    51bc:	4f13      	ldr	r7, [pc, #76]	; (520c <grid_port_init_all+0x9c>)
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    51be:	f8cd a000 	str.w	sl, [sp]
    51c2:	4633      	mov	r3, r6
    51c4:	4631      	mov	r1, r6
    51c6:	4640      	mov	r0, r8
    51c8:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    51ca:	4633      	mov	r3, r6
    51cc:	f8cd a000 	str.w	sl, [sp]
    51d0:	464a      	mov	r2, r9
    51d2:	4631      	mov	r1, r6
    51d4:	4638      	mov	r0, r7
    51d6:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    51d8:	f642 734b 	movw	r3, #12107	; 0x2f4b
    51dc:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    51e0:	54fc      	strb	r4, [r7, r3]
	
	
}
    51e2:	b002      	add	sp, #8
    51e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    51e8:	00005011 	.word	0x00005011
    51ec:	20014b74 	.word	0x20014b74
    51f0:	200010c8 	.word	0x200010c8
    51f4:	20014b20 	.word	0x20014b20
    51f8:	200115e8 	.word	0x200115e8
    51fc:	20014c78 	.word	0x20014c78
    5200:	2000b64c 	.word	0x2000b64c
    5204:	20014c28 	.word	0x20014c28
    5208:	2000824c 	.word	0x2000824c
    520c:	2000e59c 	.word	0x2000e59c
    5210:	20004028 	.word	0x20004028

00005214 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    5218:	f500 582c 	add.w	r8, r0, #11008	; 0x2b00
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    521c:	b091      	sub	sp, #68	; 0x44
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    521e:	f108 0834 	add.w	r8, r8, #52	; 0x34
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5222:	af02      	add	r7, sp, #8
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    5224:	4b5c      	ldr	r3, [pc, #368]	; (5398 <grid_port_process_inbound+0x184>)
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5226:	6079      	str	r1, [r7, #4]
    5228:	4606      	mov	r6, r0
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    522a:	4640      	mov	r0, r8
    522c:	4798      	blx	r3
	
	if (!packet_size){
    522e:	4605      	mov	r5, r0
    5230:	2800      	cmp	r0, #0
    5232:	f000 80af 	beq.w	5394 <grid_port_process_inbound+0x180>
		uint8_t port_count = 6;
		struct grid_port* port_array_default[port_count];
		struct grid_port* port_array[port_count];
		
		
		port_array_default[0] = &GRID_PORT_N;
    5236:	4b59      	ldr	r3, [pc, #356]	; (539c <grid_port_process_inbound+0x188>)
    5238:	60bb      	str	r3, [r7, #8]
		port_array_default[1] = &GRID_PORT_E;
    523a:	4b59      	ldr	r3, [pc, #356]	; (53a0 <grid_port_process_inbound+0x18c>)
    523c:	60fb      	str	r3, [r7, #12]
		port_array_default[2] = &GRID_PORT_S;
    523e:	4b59      	ldr	r3, [pc, #356]	; (53a4 <grid_port_process_inbound+0x190>)
    5240:	613b      	str	r3, [r7, #16]
		port_array_default[3] = &GRID_PORT_W;
    5242:	4b59      	ldr	r3, [pc, #356]	; (53a8 <grid_port_process_inbound+0x194>)
    5244:	617b      	str	r3, [r7, #20]
		
		port_array_default[4] = &GRID_PORT_U;
    5246:	4b59      	ldr	r3, [pc, #356]	; (53ac <grid_port_process_inbound+0x198>)
    5248:	61bb      	str	r3, [r7, #24]
		port_array_default[5] = &GRID_PORT_H;
    524a:	4b59      	ldr	r3, [pc, #356]	; (53b0 <grid_port_process_inbound+0x19c>)
    524c:	61fb      	str	r3, [r7, #28]
	}else{
    524e:	46eb      	mov	fp, sp
		
		uint8_t j=0;
		
		for(uint8_t i=0; i<port_count; i++){
    5250:	f107 0308 	add.w	r3, r7, #8
		port_array_default[5] = &GRID_PORT_H;
    5254:	f04f 0906 	mov.w	r9, #6
		uint8_t j=0;
    5258:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    525a:	f642 714b 	movw	r1, #12107	; 0x2f4b
    525e:	f853 2b04 	ldr.w	r2, [r3], #4
    5262:	5c50      	ldrb	r0, [r2, r1]
    5264:	b138      	cbz	r0, 5276 <grid_port_process_inbound+0x62>
				port_array[j] = port_array_default[i];
    5266:	f107 0038 	add.w	r0, r7, #56	; 0x38
    526a:	eb00 0084 	add.w	r0, r0, r4, lsl #2
				j++;
    526e:	3401      	adds	r4, #1
				port_array[j] = port_array_default[i];
    5270:	f840 2c18 	str.w	r2, [r0, #-24]
				j++;
    5274:	b2e4      	uxtb	r4, r4
		for(uint8_t i=0; i<port_count; i++){
    5276:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    527a:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
    527e:	d1ee      	bne.n	525e <grid_port_process_inbound+0x4a>
		
		for (uint8_t i=0; i<port_count; i++)
		{
			if (port_array[i] != por || loopback){
			
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    5280:	4a4c      	ldr	r2, [pc, #304]	; (53b4 <grid_port_process_inbound+0x1a0>)
    5282:	4649      	mov	r1, r9
			if (port_array[i] != por || loopback){
    5284:	f107 0a20 	add.w	sl, r7, #32
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    5288:	f242 7c3c 	movw	ip, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    528c:	b2c8      	uxtb	r0, r1
    528e:	4284      	cmp	r4, r0
    5290:	d805      	bhi.n	529e <grid_port_process_inbound+0x8a>
					return 0;
				}	
			}	
		}
		
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    5292:	4b49      	ldr	r3, [pc, #292]	; (53b8 <grid_port_process_inbound+0x1a4>)
    5294:	4640      	mov	r0, r8
    5296:	4798      	blx	r3
    5298:	42a8      	cmp	r0, r5
    529a:	d047      	beq.n	532c <grid_port_process_inbound+0x118>
			while(1){			
    529c:	e7fe      	b.n	529c <grid_port_process_inbound+0x88>
			if (port_array[i] != por || loopback){
    529e:	f85a 0021 	ldr.w	r0, [sl, r1, lsl #2]
    52a2:	42b0      	cmp	r0, r6
    52a4:	d101      	bne.n	52aa <grid_port_process_inbound+0x96>
    52a6:	687b      	ldr	r3, [r7, #4]
    52a8:	b1b3      	cbz	r3, 52d8 <grid_port_process_inbound+0xc4>
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    52aa:	4460      	add	r0, ip
    52ac:	4790      	blx	r2
    52ae:	42a8      	cmp	r0, r5
    52b0:	4a40      	ldr	r2, [pc, #256]	; (53b4 <grid_port_process_inbound+0x1a0>)
    52b2:	f242 7c3c 	movw	ip, #10044	; 0x273c
    52b6:	d20f      	bcs.n	52d8 <grid_port_process_inbound+0xc4>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    52b8:	2302      	movs	r3, #2
    52ba:	22c8      	movs	r2, #200	; 0xc8
    52bc:	e9cd 3200 	strd	r3, r2, [sp]
    52c0:	2264      	movs	r2, #100	; 0x64
    52c2:	483e      	ldr	r0, [pc, #248]	; (53bc <grid_port_process_inbound+0x1a8>)
    52c4:	4c3e      	ldr	r4, [pc, #248]	; (53c0 <grid_port_process_inbound+0x1ac>)
    52c6:	2300      	movs	r3, #0
    52c8:	4611      	mov	r1, r2
    52ca:	47a0      	blx	r4
					return 0;
    52cc:	46dd      	mov	sp, fp
		}	

		return 1;
	}
		
}
    52ce:	4648      	mov	r0, r9
    52d0:	373c      	adds	r7, #60	; 0x3c
    52d2:	46bd      	mov	sp, r7
    52d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		for (uint8_t i=0; i<port_count; i++)
    52d8:	3101      	adds	r1, #1
    52da:	e7d7      	b.n	528c <grid_port_process_inbound+0x78>
			if (port_array[i] != por || loopback){
    52dc:	f85a 0029 	ldr.w	r0, [sl, r9, lsl #2]
    52e0:	42b0      	cmp	r0, r6
    52e2:	d101      	bne.n	52e8 <grid_port_process_inbound+0xd4>
    52e4:	6879      	ldr	r1, [r7, #4]
    52e6:	b129      	cbz	r1, 52f4 <grid_port_process_inbound+0xe0>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    52e8:	4418      	add	r0, r3
    52ea:	4629      	mov	r1, r5
    52ec:	4790      	blx	r2
    52ee:	4a35      	ldr	r2, [pc, #212]	; (53c4 <grid_port_process_inbound+0x1b0>)
    52f0:	f242 733c 	movw	r3, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    52f4:	f109 0901 	add.w	r9, r9, #1
    52f8:	fa5f f189 	uxtb.w	r1, r9
    52fc:	428c      	cmp	r4, r1
    52fe:	d8ed      	bhi.n	52dc <grid_port_process_inbound+0xc8>
    5300:	f04f 0a00 	mov.w	sl, #0
		for (uint16_t j=0; j<packet_size; j++)
    5304:	fa1f f38a 	uxth.w	r3, sl
    5308:	429d      	cmp	r5, r3
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    530a:	4640      	mov	r0, r8
		for (uint16_t j=0; j<packet_size; j++)
    530c:	d816      	bhi.n	533c <grid_port_process_inbound+0x128>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    530e:	4b2e      	ldr	r3, [pc, #184]	; (53c8 <grid_port_process_inbound+0x1b4>)
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    5310:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 53d4 <grid_port_process_inbound+0x1c0>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    5314:	4798      	blx	r3
			if (port_array[i] != por || loopback){
    5316:	f107 0520 	add.w	r5, r7, #32
		for (uint8_t i=0; i<port_count; i++)
    531a:	2100      	movs	r1, #0
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    531c:	f242 783c 	movw	r8, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    5320:	b2cb      	uxtb	r3, r1
    5322:	429c      	cmp	r4, r3
    5324:	d82c      	bhi.n	5380 <grid_port_process_inbound+0x16c>
		return 1;
    5326:	f04f 0901 	mov.w	r9, #1
    532a:	e7cf      	b.n	52cc <grid_port_process_inbound+0xb8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    532c:	4a25      	ldr	r2, [pc, #148]	; (53c4 <grid_port_process_inbound+0x1b0>)
    532e:	f04f 0900 	mov.w	r9, #0
			if (port_array[i] != por || loopback){
    5332:	f107 0a20 	add.w	sl, r7, #32
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    5336:	f242 733c 	movw	r3, #10044	; 0x273c
    533a:	e7dd      	b.n	52f8 <grid_port_process_inbound+0xe4>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    533c:	4b23      	ldr	r3, [pc, #140]	; (53cc <grid_port_process_inbound+0x1b8>)
    533e:	4798      	blx	r3
			for (uint8_t i=0; i<port_count; i++){
    5340:	f04f 0900 	mov.w	r9, #0
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    5344:	4601      	mov	r1, r0
				if (port_array[i] != por || loopback){
    5346:	f107 0320 	add.w	r3, r7, #32
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    534a:	f242 7c3c 	movw	ip, #10044	; 0x273c
			for (uint8_t i=0; i<port_count; i++){
    534e:	fa5f f089 	uxtb.w	r0, r9
    5352:	4284      	cmp	r4, r0
    5354:	d802      	bhi.n	535c <grid_port_process_inbound+0x148>
		for (uint16_t j=0; j<packet_size; j++)
    5356:	f10a 0a01 	add.w	sl, sl, #1
    535a:	e7d3      	b.n	5304 <grid_port_process_inbound+0xf0>
				if (port_array[i] != por || loopback){
    535c:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
    5360:	42b0      	cmp	r0, r6
    5362:	d101      	bne.n	5368 <grid_port_process_inbound+0x154>
    5364:	687a      	ldr	r2, [r7, #4]
    5366:	b142      	cbz	r2, 537a <grid_port_process_inbound+0x166>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    5368:	4b19      	ldr	r3, [pc, #100]	; (53d0 <grid_port_process_inbound+0x1bc>)
    536a:	6039      	str	r1, [r7, #0]
    536c:	4460      	add	r0, ip
    536e:	4798      	blx	r3
    5370:	6839      	ldr	r1, [r7, #0]
    5372:	f107 0320 	add.w	r3, r7, #32
    5376:	f242 7c3c 	movw	ip, #10044	; 0x273c
			for (uint8_t i=0; i<port_count; i++){
    537a:	f109 0901 	add.w	r9, r9, #1
    537e:	e7e6      	b.n	534e <grid_port_process_inbound+0x13a>
			if (port_array[i] != por || loopback){
    5380:	f855 0021 	ldr.w	r0, [r5, r1, lsl #2]
    5384:	42b0      	cmp	r0, r6
    5386:	d101      	bne.n	538c <grid_port_process_inbound+0x178>
    5388:	687b      	ldr	r3, [r7, #4]
    538a:	b10b      	cbz	r3, 5390 <grid_port_process_inbound+0x17c>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    538c:	4440      	add	r0, r8
    538e:	47c8      	blx	r9
		for (uint8_t i=0; i<port_count; i++)
    5390:	3101      	adds	r1, #1
    5392:	e7c5      	b.n	5320 <grid_port_process_inbound+0x10c>
		return 0;
    5394:	4681      	mov	r9, r0
    5396:	e79a      	b.n	52ce <grid_port_process_inbound+0xba>
    5398:	00004f11 	.word	0x00004f11
    539c:	200010c8 	.word	0x200010c8
    53a0:	200115e8 	.word	0x200115e8
    53a4:	2000b64c 	.word	0x2000b64c
    53a8:	2000824c 	.word	0x2000824c
    53ac:	20004028 	.word	0x20004028
    53b0:	2000e59c 	.word	0x2000e59c
    53b4:	0000482d 	.word	0x0000482d
    53b8:	00004f67 	.word	0x00004f67
    53bc:	20006f80 	.word	0x20006f80
    53c0:	00008ffb 	.word	0x00008ffb
    53c4:	00004845 	.word	0x00004845
    53c8:	00004ff9 	.word	0x00004ff9
    53cc:	00004fcf 	.word	0x00004fcf
    53d0:	00004881 	.word	0x00004881
    53d4:	000048a1 	.word	0x000048a1

000053d8 <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    53d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    53dc:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    53e0:	353c      	adds	r5, #60	; 0x3c
    53e2:	4ba7      	ldr	r3, [pc, #668]	; (5680 <grid_port_process_outbound_usb+0x2a8>)
uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    53e4:	b0ed      	sub	sp, #436	; 0x1b4
    53e6:	4680      	mov	r8, r0
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    53e8:	4628      	mov	r0, r5
    53ea:	4798      	blx	r3
	
	if (!length){		
    53ec:	4604      	mov	r4, r0
    53ee:	b910      	cbnz	r0, 53f6 <grid_port_process_outbound_usb+0x1e>
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);

	
}
    53f0:	b06d      	add	sp, #436	; 0x1b4
    53f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    53f6:	f108 0b2c 	add.w	fp, r8, #44	; 0x2c
    53fa:	f508 539d 	add.w	r3, r8, #5024	; 0x13a0
    53fe:	3314      	adds	r3, #20
	if (!length){		
    5400:	465a      	mov	r2, fp
		por->tx_double_buffer[i] = 0;
    5402:	2100      	movs	r1, #0
    5404:	f802 1b01 	strb.w	r1, [r2], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    5408:	429a      	cmp	r2, r3
    540a:	d1fb      	bne.n	5404 <grid_port_process_outbound_usb+0x2c>
	grid_msg_init(&message);
    540c:	4b9d      	ldr	r3, [pc, #628]	; (5684 <grid_port_process_outbound_usb+0x2ac>)
		grid_msg_packet_receive_char(&message, nextchar);
    540e:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 56c8 <grid_port_process_outbound_usb+0x2f0>
	grid_msg_init(&message);
    5412:	a805      	add	r0, sp, #20
    5414:	4798      	blx	r3
	grid_buffer_read_init(&por->tx_buffer);
    5416:	4b9c      	ldr	r3, [pc, #624]	; (5688 <grid_port_process_outbound_usb+0x2b0>)
    5418:	4628      	mov	r0, r5
    541a:	4798      	blx	r3
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    541c:	4b9b      	ldr	r3, [pc, #620]	; (568c <grid_port_process_outbound_usb+0x2b4>)
	for (uint16_t i = 0; i<length; i++){
    541e:	46da      	mov	sl, fp
    5420:	2700      	movs	r7, #0
    5422:	b2ba      	uxth	r2, r7
    5424:	4294      	cmp	r4, r2
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    5426:	4628      	mov	r0, r5
	for (uint16_t i = 0; i<length; i++){
    5428:	d825      	bhi.n	5476 <grid_port_process_outbound_usb+0x9e>
	grid_buffer_read_acknowledge(&por->tx_buffer);
    542a:	4b99      	ldr	r3, [pc, #612]	; (5690 <grid_port_process_outbound_usb+0x2b8>)
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    542c:	4c99      	ldr	r4, [pc, #612]	; (5694 <grid_port_process_outbound_usb+0x2bc>)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    542e:	4798      	blx	r3
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    5430:	4b99      	ldr	r3, [pc, #612]	; (5698 <grid_port_process_outbound_usb+0x2c0>)
    5432:	a805      	add	r0, sp, #20
    5434:	4798      	blx	r3
    5436:	387f      	subs	r0, #127	; 0x7f
    5438:	b243      	sxtb	r3, r0
    543a:	9300      	str	r3, [sp, #0]
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    543c:	a805      	add	r0, sp, #20
    543e:	4b97      	ldr	r3, [pc, #604]	; (569c <grid_port_process_outbound_usb+0x2c4>)
    5440:	4798      	blx	r3
    5442:	387f      	subs	r0, #127	; 0x7f
    5444:	b243      	sxtb	r3, r0
	for (uint16_t i=0; i<message.body_length; i++){
    5446:	f04f 0a00 	mov.w	sl, #0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    544a:	9301      	str	r3, [sp, #4]
	uint8_t current_start		= 0;
    544c:	4656      	mov	r6, sl
	for (uint16_t i=0; i<message.body_length; i++){
    544e:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
    5450:	fa1f f38a 	uxth.w	r3, sl
    5454:	429a      	cmp	r2, r3
    5456:	d818      	bhi.n	548a <grid_port_process_outbound_usb+0xb2>
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    5458:	4b91      	ldr	r3, [pc, #580]	; (56a0 <grid_port_process_outbound_usb+0x2c8>)
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    545a:	4e92      	ldr	r6, [pc, #584]	; (56a4 <grid_port_process_outbound_usb+0x2cc>)
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    545c:	a805      	add	r0, sp, #20
    545e:	4798      	blx	r3
	for (uint32_t i=0; i<packet_length; i++){
    5460:	2400      	movs	r4, #0
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    5462:	4605      	mov	r5, r0
	for (uint32_t i=0; i<packet_length; i++){
    5464:	42ac      	cmp	r4, r5
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    5466:	4621      	mov	r1, r4
	for (uint32_t i=0; i<packet_length; i++){
    5468:	f040 8104 	bne.w	5674 <grid_port_process_outbound_usb+0x29c>
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    546c:	4b8e      	ldr	r3, [pc, #568]	; (56a8 <grid_port_process_outbound_usb+0x2d0>)
    546e:	f108 002c 	add.w	r0, r8, #44	; 0x2c
    5472:	4798      	blx	r3
}
    5474:	e7bc      	b.n	53f0 <grid_port_process_outbound_usb+0x18>
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    5476:	4798      	blx	r3
    5478:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    547a:	4601      	mov	r1, r0
    547c:	a805      	add	r0, sp, #20
    547e:	47c8      	blx	r9
		por->tx_double_buffer[i] = nextchar;	
    5480:	3701      	adds	r7, #1
    5482:	f80a 6b01 	strb.w	r6, [sl], #1
	for (uint16_t i = 0; i<length; i++){
    5486:	4b81      	ldr	r3, [pc, #516]	; (568c <grid_port_process_outbound_usb+0x2b4>)
    5488:	e7cb      	b.n	5422 <grid_port_process_outbound_usb+0x4a>
		if (message.body[i] == GRID_CONST_STX){
    548a:	aa05      	add	r2, sp, #20
    548c:	4413      	add	r3, r2
    548e:	7d1b      	ldrb	r3, [r3, #20]
    5490:	2b02      	cmp	r3, #2
    5492:	d104      	bne.n	549e <grid_port_process_outbound_usb+0xc6>
			current_start = i;
    5494:	fa5f f68a 	uxtb.w	r6, sl
	for (uint16_t i=0; i<message.body_length; i++){
    5498:	f10a 0a01 	add.w	sl, sl, #1
    549c:	e7d7      	b.n	544e <grid_port_process_outbound_usb+0x76>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    549e:	2b03      	cmp	r3, #3
    54a0:	d1fa      	bne.n	5498 <grid_port_process_outbound_usb+0xc0>
    54a2:	b90e      	cbnz	r6, 54a8 <grid_port_process_outbound_usb+0xd0>
			current_start = 0;
    54a4:	2600      	movs	r6, #0
			else if (msg_class == GRID_CLASS_HIDKEYBOARD_code && msg_instr == GRID_INSTR_EXECUTE_code){
    54a6:	e7f7      	b.n	5498 <grid_port_process_outbound_usb+0xc0>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    54a8:	4631      	mov	r1, r6
    54aa:	2201      	movs	r2, #1
    54ac:	a805      	add	r0, sp, #20
    54ae:	47a0      	blx	r4
    54b0:	4635      	mov	r5, r6
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    54b2:	2301      	movs	r3, #1
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    54b4:	b2c6      	uxtb	r6, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    54b6:	2204      	movs	r2, #4
    54b8:	4629      	mov	r1, r5
    54ba:	a805      	add	r0, sp, #20
    54bc:	47a0      	blx	r4
    54be:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    54c0:	2e00      	cmp	r6, #0
    54c2:	d13f      	bne.n	5544 <grid_port_process_outbound_usb+0x16c>
    54c4:	280e      	cmp	r0, #14
    54c6:	d1ed      	bne.n	54a4 <grid_port_process_outbound_usb+0xcc>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    54c8:	4629      	mov	r1, r5
    54ca:	2302      	movs	r3, #2
    54cc:	2205      	movs	r2, #5
    54ce:	a805      	add	r0, sp, #20
    54d0:	47a0      	blx	r4
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    54d2:	4629      	mov	r1, r5
    54d4:	2302      	movs	r3, #2
    54d6:	2207      	movs	r2, #7
    54d8:	a805      	add	r0, sp, #20
    54da:	47a0      	blx	r4
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54dc:	4629      	mov	r1, r5
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    54de:	4681      	mov	r9, r0
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54e0:	2302      	movs	r3, #2
    54e2:	2209      	movs	r2, #9
    54e4:	a805      	add	r0, sp, #20
    54e6:	47a0      	blx	r4
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54e8:	4629      	mov	r1, r5
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54ea:	4607      	mov	r7, r0
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54ec:	2302      	movs	r3, #2
    54ee:	220b      	movs	r2, #11
    54f0:	a805      	add	r0, sp, #20
    54f2:	47a0      	blx	r4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    54f4:	9901      	ldr	r1, [sp, #4]
    54f6:	4a6d      	ldr	r2, [pc, #436]	; (56ac <grid_port_process_outbound_usb+0x2d4>)
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54f8:	f88d 000f 	strb.w	r0, [sp, #15]
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
    54fc:	f3c9 1303 	ubfx	r3, r9, #4, #4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    5500:	7bd2      	ldrb	r2, [r2, #15]
				midievent.byte0 = 0<<4|midi_command;
    5502:	f88d 300c 	strb.w	r3, [sp, #12]
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    5506:	f1c1 0900 	rsb	r9, r1, #0
    550a:	f009 0903 	and.w	r9, r9, #3
    550e:	eb09 0982 	add.w	r9, r9, r2, lsl #2
    5512:	f009 090f 	and.w	r9, r9, #15
				midievent.byte1 = midi_command<<4|midi_channel;
    5516:	ea49 1903 	orr.w	r9, r9, r3, lsl #4
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    551a:	b2ff      	uxtb	r7, r7
    551c:	9b00      	ldr	r3, [sp, #0]
				midievent.byte1 = midi_command<<4|midi_channel;
    551e:	f88d 900d 	strb.w	r9, [sp, #13]
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    5522:	37e0      	adds	r7, #224	; 0xe0
    5524:	2260      	movs	r2, #96	; 0x60
    5526:	eb07 1703 	add.w	r7, r7, r3, lsl #4
    552a:	fb97 f3f2 	sdiv	r3, r7, r2
    552e:	fb02 7713 	mls	r7, r2, r3, r7
    5532:	f88d 700e 	strb.w	r7, [sp, #14]
				grid_midi_tx_push(midievent);
    5536:	9803      	ldr	r0, [sp, #12]
    5538:	4b5d      	ldr	r3, [pc, #372]	; (56b0 <grid_port_process_outbound_usb+0x2d8>)
    553a:	4798      	blx	r3
				grid_midi_tx_pop(midievent);				
    553c:	9803      	ldr	r0, [sp, #12]
    553e:	4b5d      	ldr	r3, [pc, #372]	; (56b4 <grid_port_process_outbound_usb+0x2dc>)
    5540:	4798      	blx	r3
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    5542:	e7a9      	b.n	5498 <grid_port_process_outbound_usb+0xc0>
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    5544:	2e01      	cmp	r6, #1
    5546:	d127      	bne.n	5598 <grid_port_process_outbound_usb+0x1c0>
    5548:	280e      	cmp	r0, #14
    554a:	d1ab      	bne.n	54a4 <grid_port_process_outbound_usb+0xcc>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    554c:	4629      	mov	r1, r5
    554e:	2302      	movs	r3, #2
    5550:	2205      	movs	r2, #5
    5552:	a805      	add	r0, sp, #20
    5554:	47a0      	blx	r4
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    5556:	4629      	mov	r1, r5
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    5558:	4681      	mov	r9, r0
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    555a:	2302      	movs	r3, #2
    555c:	2207      	movs	r2, #7
    555e:	a805      	add	r0, sp, #20
    5560:	47a0      	blx	r4
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5562:	4629      	mov	r1, r5
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    5564:	4607      	mov	r7, r0
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5566:	2302      	movs	r3, #2
    5568:	2209      	movs	r2, #9
    556a:	a805      	add	r0, sp, #20
    556c:	47a0      	blx	r4
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    556e:	220b      	movs	r2, #11
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5570:	4606      	mov	r6, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    5572:	4629      	mov	r1, r5
    5574:	2302      	movs	r3, #2
    5576:	a805      	add	r0, sp, #20
    5578:	47a0      	blx	r4
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    557a:	f88d 900c 	strb.w	r9, [sp, #12]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    557e:	f88d 700d 	strb.w	r7, [sp, #13]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5582:	f88d 600e 	strb.w	r6, [sp, #14]
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    5586:	f88d 000f 	strb.w	r0, [sp, #15]
				grid_midi_tx_push(midievent);
    558a:	9803      	ldr	r0, [sp, #12]
    558c:	4b48      	ldr	r3, [pc, #288]	; (56b0 <grid_port_process_outbound_usb+0x2d8>)
    558e:	4798      	blx	r3
				grid_midi_tx_pop(midievent);	
    5590:	9803      	ldr	r0, [sp, #12]
    5592:	4b48      	ldr	r3, [pc, #288]	; (56b4 <grid_port_process_outbound_usb+0x2dc>)
    5594:	4798      	blx	r3
    5596:	e785      	b.n	54a4 <grid_port_process_outbound_usb+0xcc>
			else if (msg_class == GRID_CLASS_HIDKEYBOARD_code && msg_instr == GRID_INSTR_EXECUTE_code){
    5598:	2e90      	cmp	r6, #144	; 0x90
    559a:	d11d      	bne.n	55d8 <grid_port_process_outbound_usb+0x200>
    559c:	280e      	cmp	r0, #14
    559e:	d181      	bne.n	54a4 <grid_port_process_outbound_usb+0xcc>
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    55a0:	4629      	mov	r1, r5
    55a2:	2302      	movs	r3, #2
    55a4:	2205      	movs	r2, #5
    55a6:	a805      	add	r0, sp, #20
    55a8:	47a0      	blx	r4
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55aa:	4629      	mov	r1, r5
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    55ac:	4607      	mov	r7, r0
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55ae:	2302      	movs	r3, #2
    55b0:	2207      	movs	r2, #7
    55b2:	a805      	add	r0, sp, #20
    55b4:	47a0      	blx	r4
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55b6:	4629      	mov	r1, r5
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55b8:	4606      	mov	r6, r0
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55ba:	2302      	movs	r3, #2
    55bc:	2209      	movs	r2, #9
    55be:	a805      	add	r0, sp, #20
    55c0:	47a0      	blx	r4
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55c2:	4b3d      	ldr	r3, [pc, #244]	; (56b8 <grid_port_process_outbound_usb+0x2e0>)
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55c4:	f88d 000e 	strb.w	r0, [sp, #14]
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55c8:	a903      	add	r1, sp, #12
    55ca:	483c      	ldr	r0, [pc, #240]	; (56bc <grid_port_process_outbound_usb+0x2e4>)
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    55cc:	f88d 700d 	strb.w	r7, [sp, #13]
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55d0:	f88d 600c 	strb.w	r6, [sp, #12]
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55d4:	4798      	blx	r3
    55d6:	e765      	b.n	54a4 <grid_port_process_outbound_usb+0xcc>
			else if (msg_class == GRID_CLASS_HIDKEYMACRO_code && msg_instr == GRID_INSTR_EXECUTE_code){
    55d8:	2e91      	cmp	r6, #145	; 0x91
    55da:	f47f af63 	bne.w	54a4 <grid_port_process_outbound_usb+0xcc>
    55de:	280e      	cmp	r0, #14
    55e0:	f47f af60 	bne.w	54a4 <grid_port_process_outbound_usb+0xcc>
    55e4:	2605      	movs	r6, #5
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    55e6:	2302      	movs	r3, #2
    55e8:	4632      	mov	r2, r6
    55ea:	4629      	mov	r1, r5
    55ec:	a805      	add	r0, sp, #20
    55ee:	47a0      	blx	r4
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    55f0:	1cb2      	adds	r2, r6, #2
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    55f2:	4607      	mov	r7, r0
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    55f4:	2302      	movs	r3, #2
    55f6:	b2d2      	uxtb	r2, r2
    55f8:	4629      	mov	r1, r5
    55fa:	a805      	add	r0, sp, #20
    55fc:	47a0      	blx	r4
    55fe:	b2c0      	uxtb	r0, r0
                    if (key_code != 255){
    5600:	28ff      	cmp	r0, #255	; 0xff
    5602:	d00d      	beq.n	5620 <grid_port_process_outbound_usb+0x248>
                        key.ispressed = 1;
    5604:	2201      	movs	r2, #1
    5606:	f88d 200e 	strb.w	r2, [sp, #14]
                        key.delay = 100;
    560a:	2264      	movs	r2, #100	; 0x64
                        key.ismodifier = key_ismodifier;
    560c:	ab03      	add	r3, sp, #12
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    560e:	f88d 700d 	strb.w	r7, [sp, #13]
                        key.keycode = key_code;
    5612:	f88d 000c 	strb.w	r0, [sp, #12]
                        key.delay = 100;
    5616:	9204      	str	r2, [sp, #16]
                        grid_keyboard_tx_push(key);
    5618:	e893 0003 	ldmia.w	r3, {r0, r1}
    561c:	4b28      	ldr	r3, [pc, #160]	; (56c0 <grid_port_process_outbound_usb+0x2e8>)
    561e:	4798      	blx	r3
				for (uint8_t k=0; k<6; k++){
    5620:	3604      	adds	r6, #4
    5622:	b2f6      	uxtb	r6, r6
    5624:	2e1d      	cmp	r6, #29
    5626:	d1de      	bne.n	55e6 <grid_port_process_outbound_usb+0x20e>
                delay_ms(5);
    5628:	4b26      	ldr	r3, [pc, #152]	; (56c4 <grid_port_process_outbound_usb+0x2ec>)
    562a:	2005      	movs	r0, #5
    562c:	4798      	blx	r3
    562e:	2605      	movs	r6, #5
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    5630:	2302      	movs	r3, #2
    5632:	4632      	mov	r2, r6
    5634:	4629      	mov	r1, r5
    5636:	a805      	add	r0, sp, #20
    5638:	47a0      	blx	r4
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    563a:	1cb2      	adds	r2, r6, #2
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    563c:	4607      	mov	r7, r0
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    563e:	2302      	movs	r3, #2
    5640:	b2d2      	uxtb	r2, r2
    5642:	4629      	mov	r1, r5
    5644:	a805      	add	r0, sp, #20
    5646:	47a0      	blx	r4
    5648:	b2c0      	uxtb	r0, r0
                    if (key_code != 255){
    564a:	28ff      	cmp	r0, #255	; 0xff
    564c:	d00d      	beq.n	566a <grid_port_process_outbound_usb+0x292>
                        key.ispressed = 0;
    564e:	2200      	movs	r2, #0
    5650:	f88d 200e 	strb.w	r2, [sp, #14]
                        key.delay = 100;
    5654:	2264      	movs	r2, #100	; 0x64
                        key.ismodifier = key_ismodifier;
    5656:	ab03      	add	r3, sp, #12
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    5658:	f88d 700d 	strb.w	r7, [sp, #13]
                        key.keycode = key_code;
    565c:	f88d 000c 	strb.w	r0, [sp, #12]
                        key.delay = 100;
    5660:	9204      	str	r2, [sp, #16]
                        grid_keyboard_tx_push(key);
    5662:	e893 0003 	ldmia.w	r3, {r0, r1}
    5666:	4b16      	ldr	r3, [pc, #88]	; (56c0 <grid_port_process_outbound_usb+0x2e8>)
    5668:	4798      	blx	r3
				for (uint8_t k=0; k<6; k++){
    566a:	3604      	adds	r6, #4
    566c:	b2f6      	uxtb	r6, r6
    566e:	2e1d      	cmp	r6, #29
    5670:	d1de      	bne.n	5630 <grid_port_process_outbound_usb+0x258>
    5672:	e717      	b.n	54a4 <grid_port_process_outbound_usb+0xcc>
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    5674:	a805      	add	r0, sp, #20
    5676:	47b0      	blx	r6
	for (uint32_t i=0; i<packet_length; i++){
    5678:	3401      	adds	r4, #1
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    567a:	f80b 0b01 	strb.w	r0, [fp], #1
	for (uint32_t i=0; i<packet_length; i++){
    567e:	e6f1      	b.n	5464 <grid_port_process_outbound_usb+0x8c>
    5680:	00004f11 	.word	0x00004f11
    5684:	00007d95 	.word	0x00007d95
    5688:	00004f67 	.word	0x00004f67
    568c:	00004fcf 	.word	0x00004fcf
    5690:	00004ff9 	.word	0x00004ff9
    5694:	00007d5d 	.word	0x00007d5d
    5698:	00007c51 	.word	0x00007c51
    569c:	00007c91 	.word	0x00007c91
    56a0:	00007cf1 	.word	0x00007cf1
    56a4:	00007e8b 	.word	0x00007e8b
    56a8:	0000b2dd 	.word	0x0000b2dd
    56ac:	20006f80 	.word	0x20006f80
    56b0:	0000a9f5 	.word	0x0000a9f5
    56b4:	0000aa1d 	.word	0x0000aa1d
    56b8:	0000a82d 	.word	0x0000a82d
    56bc:	200081dc 	.word	0x200081dc
    56c0:	0000ab05 	.word	0x0000ab05
    56c4:	0000c8a5 	.word	0x0000c8a5
    56c8:	00007e3d 	.word	0x00007e3d

000056cc <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    56cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56d0:	ed2d 8b02 	vpush	{d8}
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    56d4:	f500 541c 	add.w	r4, r0, #9984	; 0x2700
    56d8:	343c      	adds	r4, #60	; 0x3c
uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    56da:	f5ad 7d77 	sub.w	sp, sp, #988	; 0x3dc
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    56de:	4bb5      	ldr	r3, [pc, #724]	; (59b4 <grid_port_process_outbound_ui+0x2e8>)
    56e0:	4620      	mov	r0, r4
    56e2:	4798      	blx	r3
	
	if (!length){
    56e4:	2500      	movs	r5, #0
    56e6:	9006      	str	r0, [sp, #24]
    56e8:	b928      	cbnz	r0, 56f6 <grid_port_process_outbound_ui+0x2a>

		
	}
	
	
}
    56ea:	f50d 7d77 	add.w	sp, sp, #988	; 0x3dc
    56ee:	ecbd 8b02 	vpop	{d8}
    56f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    56f6:	4bb0      	ldr	r3, [pc, #704]	; (59b8 <grid_port_process_outbound_ui+0x2ec>)
    56f8:	952b      	str	r5, [sp, #172]	; 0xac
    56fa:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    56fe:	4629      	mov	r1, r5
    5700:	a82c      	add	r0, sp, #176	; 0xb0
    5702:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    5704:	4bad      	ldr	r3, [pc, #692]	; (59bc <grid_port_process_outbound_ui+0x2f0>)
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    5706:	4fae      	ldr	r7, [pc, #696]	; (59c0 <grid_port_process_outbound_ui+0x2f4>)
		grid_buffer_read_init(&por->tx_buffer);
    5708:	4620      	mov	r0, r4
    570a:	4798      	blx	r3
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    570c:	ae2b      	add	r6, sp, #172	; 0xac
		for (uint16_t i = 0; i<length; i++){
    570e:	9a06      	ldr	r2, [sp, #24]
    5710:	b2ab      	uxth	r3, r5
    5712:	429a      	cmp	r2, r3
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    5714:	4620      	mov	r0, r4
		for (uint16_t i = 0; i<length; i++){
    5716:	d839      	bhi.n	578c <grid_port_process_outbound_ui+0xc0>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    5718:	4baa      	ldr	r3, [pc, #680]	; (59c4 <grid_port_process_outbound_ui+0x2f8>)
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    571a:	4fab      	ldr	r7, [pc, #684]	; (59c8 <grid_port_process_outbound_ui+0x2fc>)
		grid_buffer_read_acknowledge(&por->tx_buffer);
    571c:	4798      	blx	r3
		uint8_t error=0;
    571e:	2500      	movs	r5, #0
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    5720:	f10d 0322 	add.w	r3, sp, #34	; 0x22
    5724:	2202      	movs	r2, #2
    5726:	2106      	movs	r1, #6
    5728:	4630      	mov	r0, r6
		uint8_t error=0;
    572a:	f88d 5022 	strb.w	r5, [sp, #34]	; 0x22
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    572e:	47b8      	blx	r7
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5730:	f10d 0322 	add.w	r3, sp, #34	; 0x22
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    5734:	fa5f fb80 	uxtb.w	fp, r0
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5738:	2202      	movs	r2, #2
    573a:	2108      	movs	r1, #8
    573c:	4630      	mov	r0, r6
    573e:	47b8      	blx	r7
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    5740:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5744:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    5746:	d125      	bne.n	5794 <grid_port_process_outbound_ui+0xc8>
			position_is_me = 1;
    5748:	f1a0 027f 	sub.w	r2, r0, #127	; 0x7f
    574c:	f1d2 0b00 	rsbs	fp, r2, #0
    5750:	eb4b 0b02 	adc.w	fp, fp, r2
		uint8_t position_is_local = 0;
    5754:	462c      	mov	r4, r5
		uint8_t position_is_global = 0;
    5756:	9502      	str	r5, [sp, #8]
		uint8_t error_flag = 0;	
    5758:	2300      	movs	r3, #0
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    575a:	4d9c      	ldr	r5, [pc, #624]	; (59cc <grid_port_process_outbound_ui+0x300>)
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    575c:	f8df a298 	ldr.w	sl, [pc, #664]	; 59f8 <grid_port_process_outbound_ui+0x32c>
		uint8_t error_flag = 0;	
    5760:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    5764:	9303      	str	r3, [sp, #12]
		uint8_t current_start		= 0;
    5766:	4698      	mov	r8, r3
			if (message[i] == GRID_CONST_STX){
    5768:	9b03      	ldr	r3, [sp, #12]
    576a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
    576e:	f813 1009 	ldrb.w	r1, [r3, r9]
    5772:	2902      	cmp	r1, #2
    5774:	d120      	bne.n	57b8 <grid_port_process_outbound_ui+0xec>
				current_start = i;
    5776:	f89d 800c 	ldrb.w	r8, [sp, #12]
		for (uint16_t i=0; i<length; i++){
    577a:	9b03      	ldr	r3, [sp, #12]
    577c:	9a06      	ldr	r2, [sp, #24]
    577e:	3301      	adds	r3, #1
    5780:	9303      	str	r3, [sp, #12]
    5782:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    5786:	429a      	cmp	r2, r3
    5788:	d8ee      	bhi.n	5768 <grid_port_process_outbound_ui+0x9c>
    578a:	e7ae      	b.n	56ea <grid_port_process_outbound_ui+0x1e>
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    578c:	47b8      	blx	r7
    578e:	5570      	strb	r0, [r6, r5]
		for (uint16_t i = 0; i<length; i++){
    5790:	3501      	adds	r5, #1
    5792:	e7bc      	b.n	570e <grid_port_process_outbound_ui+0x42>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    5794:	f1bb 0f00 	cmp.w	fp, #0
    5798:	d105      	bne.n	57a6 <grid_port_process_outbound_ui+0xda>
		uint8_t position_is_global = 0;
    579a:	fab0 f380 	clz	r3, r0
    579e:	095b      	lsrs	r3, r3, #5
    57a0:	9302      	str	r3, [sp, #8]
		uint8_t position_is_local = 0;
    57a2:	465c      	mov	r4, fp
    57a4:	e7d8      	b.n	5758 <grid_port_process_outbound_ui+0x8c>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    57a6:	ea0b 0000 	and.w	r0, fp, r0
    57aa:	f1a0 03ff 	sub.w	r3, r0, #255	; 0xff
    57ae:	425c      	negs	r4, r3
    57b0:	415c      	adcs	r4, r3
		uint8_t position_is_global = 0;
    57b2:	46ab      	mov	fp, r5
		uint8_t position_is_me = 0;
    57b4:	9502      	str	r5, [sp, #8]
    57b6:	e7cf      	b.n	5758 <grid_port_process_outbound_ui+0x8c>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    57b8:	2903      	cmp	r1, #3
    57ba:	d1de      	bne.n	577a <grid_port_process_outbound_ui+0xae>
    57bc:	f1b8 0f00 	cmp.w	r8, #0
    57c0:	d102      	bne.n	57c8 <grid_port_process_outbound_ui+0xfc>
				current_start = 0;
    57c2:	f04f 0800 	mov.w	r8, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    57c6:	e7d8      	b.n	577a <grid_port_process_outbound_ui+0xae>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    57c8:	f108 0001 	add.w	r0, r8, #1
    57cc:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    57d0:	4448      	add	r0, r9
    57d2:	47a8      	blx	r5
    57d4:	b2c6      	uxtb	r6, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    57d6:	f108 0004 	add.w	r0, r8, #4
    57da:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    57de:	2101      	movs	r1, #1
    57e0:	4448      	add	r0, r9
    57e2:	47a8      	blx	r5
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    57e4:	2e30      	cmp	r6, #48	; 0x30
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    57e6:	b2c7      	uxtb	r7, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    57e8:	d126      	bne.n	5838 <grid_port_process_outbound_ui+0x16c>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    57ea:	f108 0005 	add.w	r0, r8, #5
    57ee:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    57f2:	2102      	movs	r1, #2
    57f4:	4448      	add	r0, r9
    57f6:	47a8      	blx	r5
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    57f8:	2f0e      	cmp	r7, #14
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    57fa:	4606      	mov	r6, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    57fc:	d10e      	bne.n	581c <grid_port_process_outbound_ui+0x150>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    57fe:	4874      	ldr	r0, [pc, #464]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    5800:	4b74      	ldr	r3, [pc, #464]	; (59d4 <grid_port_process_outbound_ui+0x308>)
    5802:	4798      	blx	r3
    5804:	4602      	mov	r2, r0
    5806:	b920      	cbnz	r0, 5812 <grid_port_process_outbound_ui+0x146>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    5808:	4601      	mov	r1, r0
    580a:	4f73      	ldr	r7, [pc, #460]	; (59d8 <grid_port_process_outbound_ui+0x30c>)
    580c:	4873      	ldr	r0, [pc, #460]	; (59dc <grid_port_process_outbound_ui+0x310>)
    580e:	230c      	movs	r3, #12
    5810:	47b8      	blx	r7
						grid_sys_set_bank(&grid_sys_state, banknumber);
    5812:	486f      	ldr	r0, [pc, #444]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    5814:	b2f1      	uxtb	r1, r6
								grid_sys_set_bank(&grid_sys_state, banknumber);
    5816:	4b72      	ldr	r3, [pc, #456]	; (59e0 <grid_port_process_outbound_ui+0x314>)
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    5818:	4798      	blx	r3
    581a:	e7d2      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    581c:	2f0f      	cmp	r7, #15
    581e:	d1d0      	bne.n	57c2 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    5820:	486b      	ldr	r0, [pc, #428]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    5822:	4b6c      	ldr	r3, [pc, #432]	; (59d4 <grid_port_process_outbound_ui+0x308>)
    5824:	4798      	blx	r3
    5826:	2800      	cmp	r0, #0
    5828:	d0cb      	beq.n	57c2 <grid_port_process_outbound_ui+0xf6>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    582a:	2200      	movs	r2, #0
    582c:	486b      	ldr	r0, [pc, #428]	; (59dc <grid_port_process_outbound_ui+0x310>)
    582e:	4e6a      	ldr	r6, [pc, #424]	; (59d8 <grid_port_process_outbound_ui+0x30c>)
    5830:	2309      	movs	r3, #9
    5832:	4611      	mov	r1, r2
    5834:	47b0      	blx	r6
    5836:	e7c4      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    5838:	2e31      	cmp	r6, #49	; 0x31
    583a:	d140      	bne.n	58be <grid_port_process_outbound_ui+0x1f2>
    583c:	2f0e      	cmp	r7, #14
    583e:	d1c0      	bne.n	57c2 <grid_port_process_outbound_ui+0xf6>
    5840:	9b02      	ldr	r3, [sp, #8]
    5842:	ea4b 0303 	orr.w	r3, fp, r3
    5846:	4323      	orrs	r3, r4
    5848:	d0bb      	beq.n	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    584a:	f108 0005 	add.w	r0, r8, #5
    584e:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5852:	2102      	movs	r1, #2
    5854:	4448      	add	r0, r9
    5856:	47a8      	blx	r5
    5858:	b2c6      	uxtb	r6, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    585a:	f108 0007 	add.w	r0, r8, #7
    585e:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5862:	2102      	movs	r1, #2
    5864:	4448      	add	r0, r9
    5866:	47a8      	blx	r5
    5868:	fa5f f880 	uxtb.w	r8, r0
					if (isenabled == 1){
    586c:	f1b8 0f01 	cmp.w	r8, #1
    5870:	d110      	bne.n	5894 <grid_port_process_outbound_ui+0x1c8>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    5872:	4f57      	ldr	r7, [pc, #348]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    5874:	4b5b      	ldr	r3, [pc, #364]	; (59e4 <grid_port_process_outbound_ui+0x318>)
    5876:	4631      	mov	r1, r6
    5878:	4638      	mov	r0, r7
    587a:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    587c:	4b5a      	ldr	r3, [pc, #360]	; (59e8 <grid_port_process_outbound_ui+0x31c>)
    587e:	4638      	mov	r0, r7
    5880:	4798      	blx	r3
    5882:	42b0      	cmp	r0, r6
    5884:	d19d      	bne.n	57c2 <grid_port_process_outbound_ui+0xf6>
							if (grid_sys_state.bank_activebank_valid == 1){
    5886:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    588a:	2b01      	cmp	r3, #1
    588c:	d199      	bne.n	57c2 <grid_port_process_outbound_ui+0xf6>
								grid_sys_set_bank(&grid_sys_state, banknumber);
    588e:	4631      	mov	r1, r6
    5890:	4638      	mov	r0, r7
    5892:	e7c0      	b.n	5816 <grid_port_process_outbound_ui+0x14a>
					}else if (isenabled == 0){	
    5894:	f1b8 0f00 	cmp.w	r8, #0
    5898:	d193      	bne.n	57c2 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    589a:	484d      	ldr	r0, [pc, #308]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    589c:	4b52      	ldr	r3, [pc, #328]	; (59e8 <grid_port_process_outbound_ui+0x31c>)
    589e:	4798      	blx	r3
    58a0:	42b0      	cmp	r0, r6
    58a2:	d107      	bne.n	58b4 <grid_port_process_outbound_ui+0x1e8>
							if (grid_sys_state.bank_activebank_valid == 1){
    58a4:	484a      	ldr	r0, [pc, #296]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    58a6:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
    58aa:	2b01      	cmp	r3, #1
    58ac:	d102      	bne.n	58b4 <grid_port_process_outbound_ui+0x1e8>
								grid_sys_set_bank(&grid_sys_state, 255);
    58ae:	4b4c      	ldr	r3, [pc, #304]	; (59e0 <grid_port_process_outbound_ui+0x314>)
    58b0:	21ff      	movs	r1, #255	; 0xff
    58b2:	4798      	blx	r3
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    58b4:	4b4d      	ldr	r3, [pc, #308]	; (59ec <grid_port_process_outbound_ui+0x320>)
    58b6:	4846      	ldr	r0, [pc, #280]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    58b8:	4631      	mov	r1, r6
    58ba:	4798      	blx	r3
    58bc:	e75d      	b.n	577a <grid_port_process_outbound_ui+0xae>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    58be:	2e32      	cmp	r6, #50	; 0x32
    58c0:	d147      	bne.n	5952 <grid_port_process_outbound_ui+0x286>
    58c2:	2f0e      	cmp	r7, #14
    58c4:	f47f af7d 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    58c8:	9b02      	ldr	r3, [sp, #8]
    58ca:	ea4b 0303 	orr.w	r3, fp, r3
    58ce:	4323      	orrs	r3, r4
    58d0:	f43f af77 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    58d4:	f108 0005 	add.w	r0, r8, #5
    58d8:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    58dc:	2102      	movs	r1, #2
    58de:	4448      	add	r0, r9
    58e0:	47a8      	blx	r5
    58e2:	b2c3      	uxtb	r3, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    58e4:	f108 0007 	add.w	r0, r8, #7
    58e8:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    58ec:	2102      	movs	r1, #2
    58ee:	4448      	add	r0, r9
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    58f0:	ee08 3a10 	vmov	s16, r3
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    58f4:	47a8      	blx	r5
    58f6:	4606      	mov	r6, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    58f8:	f108 0009 	add.w	r0, r8, #9
    58fc:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5900:	2102      	movs	r1, #2
    5902:	4448      	add	r0, r9
    5904:	47a8      	blx	r5
    5906:	4607      	mov	r7, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    5908:	f108 000b 	add.w	r0, r8, #11
    590c:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5910:	2102      	movs	r1, #2
    5912:	4448      	add	r0, r9
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    5914:	0436      	lsls	r6, r6, #16
    5916:	023f      	lsls	r7, r7, #8
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    5918:	47a8      	blx	r5
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    591a:	b2bf      	uxth	r7, r7
    591c:	f406 067f 	and.w	r6, r6, #16711680	; 0xff0000
    5920:	433e      	orrs	r6, r7
    5922:	4f2b      	ldr	r7, [pc, #172]	; (59d0 <grid_port_process_outbound_ui+0x304>)
    5924:	4b32      	ldr	r3, [pc, #200]	; (59f0 <grid_port_process_outbound_ui+0x324>)
    5926:	fa56 f280 	uxtab	r2, r6, r0
    592a:	ee18 1a10 	vmov	r1, s16
    592e:	4638      	mov	r0, r7
    5930:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    5932:	4b2d      	ldr	r3, [pc, #180]	; (59e8 <grid_port_process_outbound_ui+0x31c>)
    5934:	4638      	mov	r0, r7
    5936:	4798      	blx	r3
    5938:	ee18 3a10 	vmov	r3, s16
    593c:	4298      	cmp	r0, r3
    593e:	f47f af40 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_state.bank_activebank_valid == 1){
    5942:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    5946:	2b01      	cmp	r3, #1
    5948:	f47f af3b 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    594c:	ee18 1a10 	vmov	r1, s16
    5950:	e79e      	b.n	5890 <grid_port_process_outbound_ui+0x1c4>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    5952:	2e40      	cmp	r6, #64	; 0x40
    5954:	d154      	bne.n	5a00 <grid_port_process_outbound_ui+0x334>
    5956:	2f0e      	cmp	r7, #14
    5958:	f47f af33 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    595c:	ea5b 0304 	orrs.w	r3, fp, r4
    5960:	f43f af2f 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    5964:	f108 0005 	add.w	r0, r8, #5
    5968:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    596c:	2102      	movs	r1, #2
    596e:	4448      	add	r0, r9
    5970:	47a8      	blx	r5
    5972:	b2c6      	uxtb	r6, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    5974:	f108 0007 	add.w	r0, r8, #7
    5978:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    597c:	2102      	movs	r1, #2
    597e:	4448      	add	r0, r9
    5980:	47a8      	blx	r5
    5982:	b2c7      	uxtb	r7, r0
					uint16_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    5984:	f108 0009 	add.w	r0, r8, #9
    5988:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    598c:	2102      	movs	r1, #2
    598e:	4448      	add	r0, r9
    5990:	47a8      	blx	r5
					if (led_pha*2 > 255){
    5992:	b283      	uxth	r3, r0
    5994:	005b      	lsls	r3, r3, #1
    5996:	2bff      	cmp	r3, #255	; 0xff
						grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha*2);
    5998:	bfdc      	itt	le
    599a:	0040      	lslle	r0, r0, #1
    599c:	f000 03fe 	andle.w	r3, r0, #254	; 0xfe
    59a0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 59fc <grid_port_process_outbound_ui+0x330>
    59a4:	4813      	ldr	r0, [pc, #76]	; (59f4 <grid_port_process_outbound_ui+0x328>)
						grid_led_set_phase(&grid_led_state, led_num, led_lay, 255);
    59a6:	bfc8      	it	gt
    59a8:	23ff      	movgt	r3, #255	; 0xff
						grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha*2);
    59aa:	463a      	mov	r2, r7
    59ac:	4631      	mov	r1, r6
    59ae:	47c0      	blx	r8
    59b0:	e707      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
    59b2:	bf00      	nop
    59b4:	00004f11 	.word	0x00004f11
    59b8:	000124ed 	.word	0x000124ed
    59bc:	00004f67 	.word	0x00004f67
    59c0:	00004fcf 	.word	0x00004fcf
    59c4:	00004ff9 	.word	0x00004ff9
    59c8:	000091fd 	.word	0x000091fd
    59cc:	00009049 	.word	0x00009049
    59d0:	20006f80 	.word	0x20006f80
    59d4:	00008ef7 	.word	0x00008ef7
    59d8:	0000a1fd 	.word	0x0000a1fd
    59dc:	20014538 	.word	0x20014538
    59e0:	00008f4b 	.word	0x00008f4b
    59e4:	00008ec5 	.word	0x00008ec5
    59e8:	00008ef3 	.word	0x00008ef3
    59ec:	00008ed1 	.word	0x00008ed1
    59f0:	00008edd 	.word	0x00008edd
    59f4:	200145b0 	.word	0x200145b0
    59f8:	20006f74 	.word	0x20006f74
    59fc:	00006561 	.word	0x00006561
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    5a00:	2e41      	cmp	r6, #65	; 0x41
    5a02:	d13a      	bne.n	5a7a <grid_port_process_outbound_ui+0x3ae>
    5a04:	2f0e      	cmp	r7, #14
    5a06:	f47f aedc 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5a0a:	ea5b 0304 	orrs.w	r3, fp, r4
    5a0e:	f43f aed8 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    5a12:	f108 0005 	add.w	r0, r8, #5
    5a16:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5a1a:	2102      	movs	r1, #2
    5a1c:	4448      	add	r0, r9
    5a1e:	47a8      	blx	r5
    5a20:	4607      	mov	r7, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    5a22:	f108 0007 	add.w	r0, r8, #7
    5a26:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5a2a:	2102      	movs	r1, #2
    5a2c:	4448      	add	r0, r9
    5a2e:	47a8      	blx	r5
    5a30:	9004      	str	r0, [sp, #16]
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    5a32:	f108 0009 	add.w	r0, r8, #9
    5a36:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5a3a:	2102      	movs	r1, #2
    5a3c:	4448      	add	r0, r9
    5a3e:	47a8      	blx	r5
    5a40:	9005      	str	r0, [sp, #20]
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    5a42:	f108 000b 	add.w	r0, r8, #11
    5a46:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5a4a:	2102      	movs	r1, #2
    5a4c:	4448      	add	r0, r9
    5a4e:	47a8      	blx	r5
    5a50:	4606      	mov	r6, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    5a52:	f108 000d 	add.w	r0, r8, #13
    5a56:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5a5a:	2102      	movs	r1, #2
    5a5c:	4448      	add	r0, r9
    5a5e:	47a8      	blx	r5
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    5a60:	9b05      	ldr	r3, [sp, #20]
    5a62:	f89d 2010 	ldrb.w	r2, [sp, #16]
    5a66:	b2c0      	uxtb	r0, r0
    5a68:	b2f6      	uxtb	r6, r6
    5a6a:	9001      	str	r0, [sp, #4]
    5a6c:	9600      	str	r6, [sp, #0]
    5a6e:	48a9      	ldr	r0, [pc, #676]	; (5d14 <grid_port_process_outbound_ui+0x648>)
    5a70:	4ea9      	ldr	r6, [pc, #676]	; (5d18 <grid_port_process_outbound_ui+0x64c>)
    5a72:	b2db      	uxtb	r3, r3
    5a74:	b2f9      	uxtb	r1, r7
    5a76:	47b0      	blx	r6
    5a78:	e6a3      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5a7a:	2e11      	cmp	r6, #17
    5a7c:	d15d      	bne.n	5b3a <grid_port_process_outbound_ui+0x46e>
    5a7e:	2f0f      	cmp	r7, #15
    5a80:	f47f ae9f 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5a84:	9b02      	ldr	r3, [sp, #8]
    5a86:	ea5b 0303 	orrs.w	r3, fp, r3
    5a8a:	f43f ae9a 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint32_t uniqueid[4] = {0};
    5a8e:	2210      	movs	r2, #16
    5a90:	2100      	movs	r1, #0
    5a92:	4fa2      	ldr	r7, [pc, #648]	; (5d1c <grid_port_process_outbound_ui+0x650>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5a94:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 5d44 <grid_port_process_outbound_ui+0x678>
					uint32_t uniqueid[4] = {0};
    5a98:	a809      	add	r0, sp, #36	; 0x24
    5a9a:	47b8      	blx	r7
					grid_sys_get_id(uniqueid);					
    5a9c:	4ba0      	ldr	r3, [pc, #640]	; (5d20 <grid_port_process_outbound_ui+0x654>)
    5a9e:	a809      	add	r0, sp, #36	; 0x24
    5aa0:	4798      	blx	r3
					grid_msg_init(&response);
    5aa2:	4ba0      	ldr	r3, [pc, #640]	; (5d24 <grid_port_process_outbound_ui+0x658>)
    5aa4:	a88f      	add	r0, sp, #572	; 0x23c
    5aa6:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5aa8:	227f      	movs	r2, #127	; 0x7f
    5aaa:	2300      	movs	r3, #0
    5aac:	4611      	mov	r1, r2
    5aae:	a88f      	add	r0, sp, #572	; 0x23c
    5ab0:	47c0      	blx	r8
					uint8_t response_payload[50] = {0};
    5ab2:	f04f 0800 	mov.w	r8, #0
    5ab6:	222e      	movs	r2, #46	; 0x2e
    5ab8:	4641      	mov	r1, r8
    5aba:	a80e      	add	r0, sp, #56	; 0x38
    5abc:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    5ac0:	47b8      	blx	r7
					snprintf(response_payload, 49, GRID_CLASS_SERIALNUMBER_frame);
    5ac2:	2303      	movs	r3, #3
    5ac4:	e9cd 6300 	strd	r6, r3, [sp]
    5ac8:	4a97      	ldr	r2, [pc, #604]	; (5d28 <grid_port_process_outbound_ui+0x65c>)
    5aca:	4e98      	ldr	r6, [pc, #608]	; (5d2c <grid_port_process_outbound_ui+0x660>)
    5acc:	2131      	movs	r1, #49	; 0x31
    5ace:	2302      	movs	r3, #2
    5ad0:	a80d      	add	r0, sp, #52	; 0x34
    5ad2:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ad4:	4b96      	ldr	r3, [pc, #600]	; (5d30 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5ad6:	4e97      	ldr	r6, [pc, #604]	; (5d34 <grid_port_process_outbound_ui+0x668>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ad8:	a80d      	add	r0, sp, #52	; 0x34
    5ada:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5adc:	270d      	movs	r7, #13
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ade:	4602      	mov	r2, r0
    5ae0:	4b95      	ldr	r3, [pc, #596]	; (5d38 <grid_port_process_outbound_ui+0x66c>)
    5ae2:	a90d      	add	r1, sp, #52	; 0x34
    5ae4:	a88f      	add	r0, sp, #572	; 0x23c
    5ae6:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5ae8:	2301      	movs	r3, #1
    5aea:	2204      	movs	r2, #4
    5aec:	4641      	mov	r1, r8
    5aee:	a88f      	add	r0, sp, #572	; 0x23c
    5af0:	9700      	str	r7, [sp, #0]
    5af2:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD0_offset, GRID_CLASS_SERIALNUMBER_WORD0_length, uniqueid[0]);
    5af4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5af6:	9300      	str	r3, [sp, #0]
    5af8:	2205      	movs	r2, #5
    5afa:	2308      	movs	r3, #8
    5afc:	4641      	mov	r1, r8
    5afe:	a88f      	add	r0, sp, #572	; 0x23c
    5b00:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD1_offset, GRID_CLASS_SERIALNUMBER_WORD1_length, uniqueid[1]);
    5b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5b04:	9300      	str	r3, [sp, #0]
    5b06:	463a      	mov	r2, r7
    5b08:	2308      	movs	r3, #8
    5b0a:	4641      	mov	r1, r8
    5b0c:	a88f      	add	r0, sp, #572	; 0x23c
    5b0e:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD2_offset, GRID_CLASS_SERIALNUMBER_WORD2_length, uniqueid[2]);
    5b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5b12:	9300      	str	r3, [sp, #0]
    5b14:	2215      	movs	r2, #21
    5b16:	2308      	movs	r3, #8
    5b18:	4641      	mov	r1, r8
    5b1a:	a88f      	add	r0, sp, #572	; 0x23c
    5b1c:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD3_offset, GRID_CLASS_SERIALNUMBER_WORD3_length, uniqueid[3]);
    5b1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5b20:	9300      	str	r3, [sp, #0]
    5b22:	221d      	movs	r2, #29
    5b24:	2308      	movs	r3, #8
    5b26:	4641      	mov	r1, r8
    5b28:	a88f      	add	r0, sp, #572	; 0x23c
    5b2a:	47b0      	blx	r6
					grid_msg_packet_close(&response);
    5b2c:	4b83      	ldr	r3, [pc, #524]	; (5d3c <grid_port_process_outbound_ui+0x670>)
    5b2e:	a88f      	add	r0, sp, #572	; 0x23c
    5b30:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    5b32:	4b83      	ldr	r3, [pc, #524]	; (5d40 <grid_port_process_outbound_ui+0x674>)
    5b34:	a88f      	add	r0, sp, #572	; 0x23c
    5b36:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5b38:	e61f      	b.n	577a <grid_port_process_outbound_ui+0xae>
    5b3a:	2e14      	cmp	r6, #20
    5b3c:	d13f      	bne.n	5bbe <grid_port_process_outbound_ui+0x4f2>
    5b3e:	2f0f      	cmp	r7, #15
    5b40:	f47f ae3f 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5b44:	9b02      	ldr	r3, [sp, #8]
    5b46:	ea5b 0303 	orrs.w	r3, fp, r3
    5b4a:	f43f ae3a 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_msg_init(&response);
    5b4e:	4b75      	ldr	r3, [pc, #468]	; (5d24 <grid_port_process_outbound_ui+0x658>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b50:	4f7c      	ldr	r7, [pc, #496]	; (5d44 <grid_port_process_outbound_ui+0x678>)
					grid_msg_init(&response);
    5b52:	a88f      	add	r0, sp, #572	; 0x23c
    5b54:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b56:	227f      	movs	r2, #127	; 0x7f
					uint8_t response_payload[50] = {0};
    5b58:	f04f 0800 	mov.w	r8, #0
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b5c:	4611      	mov	r1, r2
    5b5e:	2300      	movs	r3, #0
    5b60:	a88f      	add	r0, sp, #572	; 0x23c
    5b62:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    5b64:	4b6d      	ldr	r3, [pc, #436]	; (5d1c <grid_port_process_outbound_ui+0x650>)
    5b66:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    5b6a:	222e      	movs	r2, #46	; 0x2e
    5b6c:	4641      	mov	r1, r8
    5b6e:	a80e      	add	r0, sp, #56	; 0x38
    5b70:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    5b72:	2303      	movs	r3, #3
    5b74:	e9cd 6300 	strd	r6, r3, [sp]
    5b78:	4a73      	ldr	r2, [pc, #460]	; (5d48 <grid_port_process_outbound_ui+0x67c>)
    5b7a:	4e6c      	ldr	r6, [pc, #432]	; (5d2c <grid_port_process_outbound_ui+0x660>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5b7c:	4f6d      	ldr	r7, [pc, #436]	; (5d34 <grid_port_process_outbound_ui+0x668>)
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    5b7e:	2131      	movs	r1, #49	; 0x31
    5b80:	2302      	movs	r3, #2
    5b82:	a80d      	add	r0, sp, #52	; 0x34
    5b84:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5b86:	4b6a      	ldr	r3, [pc, #424]	; (5d30 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    5b88:	4e70      	ldr	r6, [pc, #448]	; (5d4c <grid_port_process_outbound_ui+0x680>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5b8a:	a80d      	add	r0, sp, #52	; 0x34
    5b8c:	4798      	blx	r3
    5b8e:	4b6a      	ldr	r3, [pc, #424]	; (5d38 <grid_port_process_outbound_ui+0x66c>)
    5b90:	4602      	mov	r2, r0
    5b92:	a90d      	add	r1, sp, #52	; 0x34
    5b94:	a88f      	add	r0, sp, #572	; 0x23c
    5b96:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5b98:	230d      	movs	r3, #13
    5b9a:	9300      	str	r3, [sp, #0]
    5b9c:	2204      	movs	r2, #4
    5b9e:	2301      	movs	r3, #1
    5ba0:	4641      	mov	r1, r8
    5ba2:	a88f      	add	r0, sp, #572	; 0x23c
    5ba4:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    5ba6:	6833      	ldr	r3, [r6, #0]
    5ba8:	9300      	str	r3, [sp, #0]
    5baa:	2205      	movs	r2, #5
    5bac:	2308      	movs	r3, #8
    5bae:	4641      	mov	r1, r8
    5bb0:	a88f      	add	r0, sp, #572	; 0x23c
    5bb2:	47b8      	blx	r7
					uint32_t milliseconds = grid_sys_state.uptime/RTC1MS%1000;
    5bb4:	6833      	ldr	r3, [r6, #0]
					uint32_t seconds =		grid_sys_state.uptime/RTC1MS/1000%60;
    5bb6:	6833      	ldr	r3, [r6, #0]
					uint32_t minutes =		grid_sys_state.uptime/RTC1MS/1000/60%60;
    5bb8:	6833      	ldr	r3, [r6, #0]
					uint32_t hours =		grid_sys_state.uptime/RTC1MS/1000/60/60%60;
    5bba:	6833      	ldr	r3, [r6, #0]
    5bbc:	e7b6      	b.n	5b2c <grid_port_process_outbound_ui+0x460>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5bbe:	2e12      	cmp	r6, #18
    5bc0:	d137      	bne.n	5c32 <grid_port_process_outbound_ui+0x566>
    5bc2:	2f0f      	cmp	r7, #15
    5bc4:	f47f adfd 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5bc8:	9b02      	ldr	r3, [sp, #8]
    5bca:	ea5b 0303 	orrs.w	r3, fp, r3
    5bce:	f43f adf8 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_msg_init(&response);
    5bd2:	4b54      	ldr	r3, [pc, #336]	; (5d24 <grid_port_process_outbound_ui+0x658>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5bd4:	4f5b      	ldr	r7, [pc, #364]	; (5d44 <grid_port_process_outbound_ui+0x678>)
					grid_msg_init(&response);
    5bd6:	a88f      	add	r0, sp, #572	; 0x23c
    5bd8:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5bda:	227f      	movs	r2, #127	; 0x7f
    5bdc:	4611      	mov	r1, r2
    5bde:	2300      	movs	r3, #0
    5be0:	a88f      	add	r0, sp, #572	; 0x23c
    5be2:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    5be4:	2700      	movs	r7, #0
    5be6:	4b4d      	ldr	r3, [pc, #308]	; (5d1c <grid_port_process_outbound_ui+0x650>)
    5be8:	970d      	str	r7, [sp, #52]	; 0x34
    5bea:	222e      	movs	r2, #46	; 0x2e
    5bec:	4639      	mov	r1, r7
    5bee:	a80e      	add	r0, sp, #56	; 0x38
    5bf0:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_RESETCAUSE_frame);
    5bf2:	2303      	movs	r3, #3
    5bf4:	e9cd 6300 	strd	r6, r3, [sp]
    5bf8:	4a55      	ldr	r2, [pc, #340]	; (5d50 <grid_port_process_outbound_ui+0x684>)
    5bfa:	4e4c      	ldr	r6, [pc, #304]	; (5d2c <grid_port_process_outbound_ui+0x660>)
    5bfc:	2131      	movs	r1, #49	; 0x31
    5bfe:	2302      	movs	r3, #2
    5c00:	a80d      	add	r0, sp, #52	; 0x34
    5c02:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5c04:	4b4a      	ldr	r3, [pc, #296]	; (5d30 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5c06:	4e4b      	ldr	r6, [pc, #300]	; (5d34 <grid_port_process_outbound_ui+0x668>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5c08:	a80d      	add	r0, sp, #52	; 0x34
    5c0a:	4798      	blx	r3
    5c0c:	4b4a      	ldr	r3, [pc, #296]	; (5d38 <grid_port_process_outbound_ui+0x66c>)
    5c0e:	4602      	mov	r2, r0
    5c10:	a90d      	add	r1, sp, #52	; 0x34
    5c12:	a88f      	add	r0, sp, #572	; 0x23c
    5c14:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5c16:	230d      	movs	r3, #13
    5c18:	9300      	str	r3, [sp, #0]
    5c1a:	2204      	movs	r2, #4
    5c1c:	2301      	movs	r3, #1
    5c1e:	4639      	mov	r1, r7
    5c20:	a88f      	add	r0, sp, #572	; 0x23c
    5c22:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_RESETCAUSE_CAUSE_offset, GRID_CLASS_RESETCAUSE_CAUSE_length,grid_sys_state.reset_cause);
    5c24:	4b49      	ldr	r3, [pc, #292]	; (5d4c <grid_port_process_outbound_ui+0x680>)
    5c26:	791b      	ldrb	r3, [r3, #4]
    5c28:	9300      	str	r3, [sp, #0]
    5c2a:	2205      	movs	r2, #5
    5c2c:	2302      	movs	r3, #2
                    grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5c2e:	4639      	mov	r1, r7
    5c30:	e26e      	b.n	6110 <grid_port_process_outbound_ui+0xa44>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    5c32:	2e13      	cmp	r6, #19
    5c34:	d113      	bne.n	5c5e <grid_port_process_outbound_ui+0x592>
    5c36:	2f0e      	cmp	r7, #14
    5c38:	f47f adc3 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5c3c:	f1bb 0f00 	cmp.w	fp, #0
    5c40:	f43f adbf 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    5c44:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5c48:	4942      	ldr	r1, [pc, #264]	; (5d54 <grid_port_process_outbound_ui+0x688>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5c4a:	4b43      	ldr	r3, [pc, #268]	; (5d58 <grid_port_process_outbound_ui+0x68c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5c4c:	68ca      	ldr	r2, [r1, #12]
    5c4e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5c52:	4313      	orrs	r3, r2
    5c54:	60cb      	str	r3, [r1, #12]
    5c56:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    5c5a:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5c5c:	e7fd      	b.n	5c5a <grid_port_process_outbound_ui+0x58e>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5c5e:	2e61      	cmp	r6, #97	; 0x61
    5c60:	d10c      	bne.n	5c7c <grid_port_process_outbound_ui+0x5b0>
    5c62:	2f0e      	cmp	r7, #14
    5c64:	f47f adad 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5c68:	9b02      	ldr	r3, [sp, #8]
    5c6a:	ea5b 0303 	orrs.w	r3, fp, r3
    5c6e:	f43f ada8 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    5c72:	493a      	ldr	r1, [pc, #232]	; (5d5c <grid_port_process_outbound_ui+0x690>)
    5c74:	4835      	ldr	r0, [pc, #212]	; (5d4c <grid_port_process_outbound_ui+0x680>)
    5c76:	4b3a      	ldr	r3, [pc, #232]	; (5d60 <grid_port_process_outbound_ui+0x694>)
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    5c78:	4798      	blx	r3
    5c7a:	e5a2      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5c7c:	2e60      	cmp	r6, #96	; 0x60
    5c7e:	d117      	bne.n	5cb0 <grid_port_process_outbound_ui+0x5e4>
    5c80:	2f0e      	cmp	r7, #14
    5c82:	f47f ad9e 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5c86:	9b02      	ldr	r3, [sp, #8]
    5c88:	ea5b 0303 	orrs.w	r3, fp, r3
    5c8c:	f43f ad99 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    5c90:	4932      	ldr	r1, [pc, #200]	; (5d5c <grid_port_process_outbound_ui+0x690>)
    5c92:	482e      	ldr	r0, [pc, #184]	; (5d4c <grid_port_process_outbound_ui+0x680>)
    5c94:	4b33      	ldr	r3, [pc, #204]	; (5d64 <grid_port_process_outbound_ui+0x698>)
                    grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    5c96:	4e34      	ldr	r6, [pc, #208]	; (5d68 <grid_port_process_outbound_ui+0x69c>)
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    5c98:	4798      	blx	r3
                    grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    5c9a:	2700      	movs	r7, #0
    5c9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5ca0:	e9cd 7300 	strd	r7, r3, [sp]
    5ca4:	4829      	ldr	r0, [pc, #164]	; (5d4c <grid_port_process_outbound_ui+0x680>)
    5ca6:	463b      	mov	r3, r7
    5ca8:	22ff      	movs	r2, #255	; 0xff
    5caa:	4639      	mov	r1, r7
    5cac:	47b0      	blx	r6
    5cae:	e588      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5cb0:	2e62      	cmp	r6, #98	; 0x62
    5cb2:	d10b      	bne.n	5ccc <grid_port_process_outbound_ui+0x600>
    5cb4:	2f0e      	cmp	r7, #14
    5cb6:	f47f ad84 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5cba:	9b02      	ldr	r3, [sp, #8]
    5cbc:	ea5b 0303 	orrs.w	r3, fp, r3
    5cc0:	f43f ad7f 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    5cc4:	4925      	ldr	r1, [pc, #148]	; (5d5c <grid_port_process_outbound_ui+0x690>)
    5cc6:	4b29      	ldr	r3, [pc, #164]	; (5d6c <grid_port_process_outbound_ui+0x6a0>)
    5cc8:	4650      	mov	r0, sl
    5cca:	e7e4      	b.n	5c96 <grid_port_process_outbound_ui+0x5ca>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5ccc:	2e63      	cmp	r6, #99	; 0x63
    5cce:	d112      	bne.n	5cf6 <grid_port_process_outbound_ui+0x62a>
    5cd0:	2f0e      	cmp	r7, #14
    5cd2:	f47f ad76 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5cd6:	9b02      	ldr	r3, [sp, #8]
    5cd8:	ea5b 0303 	orrs.w	r3, fp, r3
    5cdc:	f43f ad71 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_GLOBALRECALL_BANKNUMBER_offset], GRID_CLASS_GLOBALRECALL_BANKNUMBER_length	, &error_flag);
    5ce0:	f108 0005 	add.w	r0, r8, #5
    5ce4:	2102      	movs	r1, #2
    5ce6:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5cea:	4448      	add	r0, r9
    5cec:	47a8      	blx	r5
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    5cee:	4b20      	ldr	r3, [pc, #128]	; (5d70 <grid_port_process_outbound_ui+0x6a4>)
    5cf0:	b2c1      	uxtb	r1, r0
    5cf2:	4816      	ldr	r0, [pc, #88]	; (5d4c <grid_port_process_outbound_ui+0x680>)
    5cf4:	e590      	b.n	5818 <grid_port_process_outbound_ui+0x14c>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5cf6:	2e71      	cmp	r6, #113	; 0x71
    5cf8:	d13e      	bne.n	5d78 <grid_port_process_outbound_ui+0x6ac>
    5cfa:	2f0e      	cmp	r7, #14
    5cfc:	f47f ad61 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5d00:	9b02      	ldr	r3, [sp, #8]
    5d02:	ea5b 0303 	orrs.w	r3, fp, r3
    5d06:	f43f ad5c 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    5d0a:	4914      	ldr	r1, [pc, #80]	; (5d5c <grid_port_process_outbound_ui+0x690>)
    5d0c:	4b19      	ldr	r3, [pc, #100]	; (5d74 <grid_port_process_outbound_ui+0x6a8>)
    5d0e:	4650      	mov	r0, sl
    5d10:	e7b2      	b.n	5c78 <grid_port_process_outbound_ui+0x5ac>
    5d12:	bf00      	nop
    5d14:	200145b0 	.word	0x200145b0
    5d18:	000064f1 	.word	0x000064f1
    5d1c:	000124ed 	.word	0x000124ed
    5d20:	000090a9 	.word	0x000090a9
    5d24:	00007d95 	.word	0x00007d95
    5d28:	00014728 	.word	0x00014728
    5d2c:	00012a81 	.word	0x00012a81
    5d30:	00012c81 	.word	0x00012c81
    5d34:	00007d79 	.word	0x00007d79
    5d38:	00007d05 	.word	0x00007d05
    5d3c:	00007ec1 	.word	0x00007ec1
    5d40:	00007f95 	.word	0x00007f95
    5d44:	00007dc9 	.word	0x00007dc9
    5d48:	00014752 	.word	0x00014752
    5d4c:	20006f80 	.word	0x20006f80
    5d50:	00014764 	.word	0x00014764
    5d54:	e000ed00 	.word	0xe000ed00
    5d58:	05fa0004 	.word	0x05fa0004
    5d5c:	20007994 	.word	0x20007994
    5d60:	000088d1 	.word	0x000088d1
    5d64:	0000857d 	.word	0x0000857d
    5d68:	00008ffb 	.word	0x00008ffb
    5d6c:	000089c9 	.word	0x000089c9
    5d70:	00008775 	.word	0x00008775
    5d74:	000092dd 	.word	0x000092dd
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5d78:	2e70      	cmp	r6, #112	; 0x70
    5d7a:	d10b      	bne.n	5d94 <grid_port_process_outbound_ui+0x6c8>
    5d7c:	2f0e      	cmp	r7, #14
    5d7e:	f47f ad20 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5d82:	9b02      	ldr	r3, [sp, #8]
    5d84:	ea5b 0303 	orrs.w	r3, fp, r3
    5d88:	f43f ad1b 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    5d8c:	49b4      	ldr	r1, [pc, #720]	; (6060 <grid_port_process_outbound_ui+0x994>)
    5d8e:	4bb5      	ldr	r3, [pc, #724]	; (6064 <grid_port_process_outbound_ui+0x998>)
    5d90:	4650      	mov	r0, sl
    5d92:	e771      	b.n	5c78 <grid_port_process_outbound_ui+0x5ac>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5d94:	2e72      	cmp	r6, #114	; 0x72
    5d96:	d10b      	bne.n	5db0 <grid_port_process_outbound_ui+0x6e4>
    5d98:	2f0e      	cmp	r7, #14
    5d9a:	f47f ad12 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5d9e:	9b02      	ldr	r3, [sp, #8]
    5da0:	ea5b 0303 	orrs.w	r3, fp, r3
    5da4:	f43f ad0d 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    5da8:	49ad      	ldr	r1, [pc, #692]	; (6060 <grid_port_process_outbound_ui+0x994>)
    5daa:	4baf      	ldr	r3, [pc, #700]	; (6068 <grid_port_process_outbound_ui+0x99c>)
    5dac:	4650      	mov	r0, sl
    5dae:	e763      	b.n	5c78 <grid_port_process_outbound_ui+0x5ac>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5db0:	2e80      	cmp	r6, #128	; 0x80
    5db2:	f040 81b0 	bne.w	6116 <grid_port_process_outbound_ui+0xa4a>
    5db6:	2f0f      	cmp	r7, #15
    5db8:	d122      	bne.n	5e00 <grid_port_process_outbound_ui+0x734>
    5dba:	9b02      	ldr	r3, [sp, #8]
    5dbc:	ea5b 0303 	orrs.w	r3, fp, r3
    5dc0:	f43f acff 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    5dc4:	f108 0005 	add.w	r0, r8, #5
    5dc8:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5dcc:	2102      	movs	r1, #2
    5dce:	4448      	add	r0, r9
    5dd0:	47a8      	blx	r5
    5dd2:	4606      	mov	r6, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5dd4:	f108 0007 	add.w	r0, r8, #7
    5dd8:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5ddc:	2102      	movs	r1, #2
    5dde:	4448      	add	r0, r9
    5de0:	47a8      	blx	r5
    5de2:	4607      	mov	r7, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5de4:	f108 0009 	add.w	r0, r8, #9
    5de8:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5dec:	2102      	movs	r1, #2
    5dee:	4448      	add	r0, r9
    5df0:	47a8      	blx	r5
					grid_ui_recall_event_configuration(&grid_ui_state, banknumber, elementnumber, eventtype);
    5df2:	b2f1      	uxtb	r1, r6
    5df4:	b2c3      	uxtb	r3, r0
    5df6:	4e9d      	ldr	r6, [pc, #628]	; (606c <grid_port_process_outbound_ui+0x9a0>)
    5df8:	b2fa      	uxtb	r2, r7
    5dfa:	4650      	mov	r0, sl
    5dfc:	47b0      	blx	r6
    5dfe:	e4e0      	b.n	57c2 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    5e00:	2f0e      	cmp	r7, #14
    5e02:	f47f acde 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    5e06:	f1bb 0f00 	cmp.w	fp, #0
    5e0a:	f040 80e0 	bne.w	5fce <grid_port_process_outbound_ui+0x902>
    5e0e:	2c00      	cmp	r4, #0
    5e10:	f000 8150 	beq.w	60b4 <grid_port_process_outbound_ui+0x9e8>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    5e14:	ab2b      	add	r3, sp, #172	; 0xac
    5e16:	f108 0005 	add.w	r0, r8, #5
    5e1a:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5e1e:	2102      	movs	r1, #2
    5e20:	4418      	add	r0, r3
    5e22:	47a8      	blx	r5
    5e24:	b2c3      	uxtb	r3, r0
    5e26:	9305      	str	r3, [sp, #20]
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5e28:	f108 0007 	add.w	r0, r8, #7
    5e2c:	ab2b      	add	r3, sp, #172	; 0xac
    5e2e:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5e32:	2102      	movs	r1, #2
    5e34:	4418      	add	r0, r3
    5e36:	47a8      	blx	r5
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e38:	ab2b      	add	r3, sp, #172	; 0xac
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5e3a:	9007      	str	r0, [sp, #28]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e3c:	f108 0009 	add.w	r0, r8, #9
    5e40:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    5e44:	2102      	movs	r1, #2
    5e46:	4418      	add	r0, r3
    5e48:	47a8      	blx	r5
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e4a:	2700      	movs	r7, #0
    5e4c:	4b88      	ldr	r3, [pc, #544]	; (6070 <grid_port_process_outbound_ui+0x9a4>)
    5e4e:	970d      	str	r7, [sp, #52]	; 0x34
    5e50:	2274      	movs	r2, #116	; 0x74
    5e52:	4639      	mov	r1, r7
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e54:	fa5f f980 	uxtb.w	r9, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e58:	a80e      	add	r0, sp, #56	; 0x38
    5e5a:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    5e5c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    5e60:	f108 000b 	add.w	r0, r8, #11
    5e64:	eba3 0308 	sub.w	r3, r3, r8
    5e68:	aa2b      	add	r2, sp, #172	; 0xac
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e6a:	ae0d      	add	r6, sp, #52	; 0x34
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    5e6c:	3b0b      	subs	r3, #11
					for(uint32_t j = 0; j<actionstring_length; j++){
    5e6e:	eb02 0800 	add.w	r8, r2, r0
    5e72:	4639      	mov	r1, r7
    5e74:	4299      	cmp	r1, r3
    5e76:	f0c0 80ed 	bcc.w	6054 <grid_port_process_outbound_ui+0x988>
					grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    5e7a:	9905      	ldr	r1, [sp, #20]
    5e7c:	f8da 2004 	ldr.w	r2, [sl, #4]
    5e80:	f89d 801c 	ldrb.w	r8, [sp, #28]
    5e84:	4f7b      	ldr	r7, [pc, #492]	; (6074 <grid_port_process_outbound_ui+0x9a8>)
    5e86:	0109      	lsls	r1, r1, #4
    5e88:	9104      	str	r1, [sp, #16]
    5e8a:	9905      	ldr	r1, [sp, #20]
    5e8c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    5e90:	2664      	movs	r6, #100	; 0x64
    5e92:	68d0      	ldr	r0, [r2, #12]
    5e94:	fb06 f608 	mul.w	r6, r6, r8
    5e98:	aa0d      	add	r2, sp, #52	; 0x34
    5e9a:	4649      	mov	r1, r9
    5e9c:	4430      	add	r0, r6
    5e9e:	47b8      	blx	r7
					if (banknumber == grid_sys_state.bank_activebank_number){
    5ea0:	4b75      	ldr	r3, [pc, #468]	; (6078 <grid_port_process_outbound_ui+0x9ac>)
    5ea2:	9a05      	ldr	r2, [sp, #20]
    5ea4:	7bdb      	ldrb	r3, [r3, #15]
    5ea6:	4293      	cmp	r3, r2
    5ea8:	d105      	bne.n	5eb6 <grid_port_process_outbound_ui+0x7ea>
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    5eaa:	9905      	ldr	r1, [sp, #20]
    5eac:	4f73      	ldr	r7, [pc, #460]	; (607c <grid_port_process_outbound_ui+0x9b0>)
    5eae:	464b      	mov	r3, r9
    5eb0:	4642      	mov	r2, r8
    5eb2:	4650      	mov	r0, sl
    5eb4:	47b8      	blx	r7
					uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    5eb6:	f8da 3004 	ldr.w	r3, [sl, #4]
    5eba:	9a04      	ldr	r2, [sp, #16]
    5ebc:	4413      	add	r3, r2
    5ebe:	4649      	mov	r1, r9
    5ec0:	68d8      	ldr	r0, [r3, #12]
    5ec2:	4b6f      	ldr	r3, [pc, #444]	; (6080 <grid_port_process_outbound_ui+0x9b4>)
    5ec4:	4430      	add	r0, r6
    5ec6:	4798      	blx	r3
					if (event_index != 255){
    5ec8:	28ff      	cmp	r0, #255	; 0xff
    5eca:	d03d      	beq.n	5f48 <grid_port_process_outbound_ui+0x87c>
						if (position_is_local){
    5ecc:	b304      	cbz	r4, 5f10 <grid_port_process_outbound_ui+0x844>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    5ece:	f8da 2004 	ldr.w	r2, [sl, #4]
    5ed2:	9904      	ldr	r1, [sp, #16]
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    5ed4:	9f04      	ldr	r7, [sp, #16]
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    5ed6:	440a      	add	r2, r1
    5ed8:	f44f 7386 	mov.w	r3, #268	; 0x10c
    5edc:	68d2      	ldr	r2, [r2, #12]
    5ede:	4432      	add	r2, r6
    5ee0:	4343      	muls	r3, r0
    5ee2:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5ee4:	441a      	add	r2, r3
    5ee6:	2100      	movs	r1, #0
    5ee8:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    5eec:	f8da 2004 	ldr.w	r2, [sl, #4]
    5ef0:	443a      	add	r2, r7
    5ef2:	68d2      	ldr	r2, [r2, #12]
    5ef4:	4432      	add	r2, r6
    5ef6:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5ef8:	441a      	add	r2, r3
    5efa:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    5efe:	f8da 2004 	ldr.w	r2, [sl, #4]
    5f02:	443a      	add	r2, r7
    5f04:	68d2      	ldr	r2, [r2, #12]
    5f06:	4432      	add	r2, r6
    5f08:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5f0a:	4413      	add	r3, r2
    5f0c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
						if (position_is_me){
    5f10:	f1bb 0f00 	cmp.w	fp, #0
    5f14:	d018      	beq.n	5f48 <grid_port_process_outbound_ui+0x87c>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    5f16:	f44f 7286 	mov.w	r2, #268	; 0x10c
    5f1a:	4350      	muls	r0, r2
    5f1c:	f8da 3004 	ldr.w	r3, [sl, #4]
    5f20:	9a04      	ldr	r2, [sp, #16]
    5f22:	4413      	add	r3, r2
    5f24:	2201      	movs	r2, #1
    5f26:	68db      	ldr	r3, [r3, #12]
    5f28:	4433      	add	r3, r6
    5f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    5f2c:	4403      	add	r3, r0
    5f2e:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    5f32:	f8da 3004 	ldr.w	r3, [sl, #4]
    5f36:	9a04      	ldr	r2, [sp, #16]
    5f38:	441a      	add	r2, r3
    5f3a:	68d3      	ldr	r3, [r2, #12]
    5f3c:	441e      	add	r6, r3
    5f3e:	6e33      	ldr	r3, [r6, #96]	; 0x60
    5f40:	4418      	add	r0, r3
    5f42:	2300      	movs	r3, #0
    5f44:	f880 3108 	strb.w	r3, [r0, #264]	; 0x108
					grid_msg_init(&response);
    5f48:	4b4e      	ldr	r3, [pc, #312]	; (6084 <grid_port_process_outbound_ui+0x9b8>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5f4a:	4e4f      	ldr	r6, [pc, #316]	; (6088 <grid_port_process_outbound_ui+0x9bc>)
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f4c:	4f4f      	ldr	r7, [pc, #316]	; (608c <grid_port_process_outbound_ui+0x9c0>)
					grid_msg_init(&response);
    5f4e:	a88f      	add	r0, sp, #572	; 0x23c
    5f50:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5f52:	227f      	movs	r2, #127	; 0x7f
    5f54:	4611      	mov	r1, r2
    5f56:	2300      	movs	r3, #0
    5f58:	a88f      	add	r0, sp, #572	; 0x23c
    5f5a:	47b0      	blx	r6
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f5c:	2303      	movs	r3, #3
					uint8_t response_payload[10] = {0};
    5f5e:	2600      	movs	r6, #0
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f60:	494b      	ldr	r1, [pc, #300]	; (6090 <grid_port_process_outbound_ui+0x9c4>)
    5f62:	9300      	str	r3, [sp, #0]
    5f64:	2202      	movs	r2, #2
    5f66:	2380      	movs	r3, #128	; 0x80
    5f68:	a809      	add	r0, sp, #36	; 0x24
					uint8_t response_payload[10] = {0};
    5f6a:	e9cd 6609 	strd	r6, r6, [sp, #36]	; 0x24
    5f6e:	f8ad 602c 	strh.w	r6, [sp, #44]	; 0x2c
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f72:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5f74:	4b47      	ldr	r3, [pc, #284]	; (6094 <grid_port_process_outbound_ui+0x9c8>)
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    5f76:	4f48      	ldr	r7, [pc, #288]	; (6098 <grid_port_process_outbound_ui+0x9cc>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5f78:	a809      	add	r0, sp, #36	; 0x24
    5f7a:	4798      	blx	r3
    5f7c:	4b47      	ldr	r3, [pc, #284]	; (609c <grid_port_process_outbound_ui+0x9d0>)
    5f7e:	4602      	mov	r2, r0
    5f80:	a909      	add	r1, sp, #36	; 0x24
    5f82:	a88f      	add	r0, sp, #572	; 0x23c
    5f84:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    5f86:	9b05      	ldr	r3, [sp, #20]
    5f88:	9300      	str	r3, [sp, #0]
    5f8a:	2205      	movs	r2, #5
    5f8c:	2302      	movs	r3, #2
    5f8e:	4631      	mov	r1, r6
    5f90:	a88f      	add	r0, sp, #572	; 0x23c
    5f92:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    5f94:	2302      	movs	r3, #2
    5f96:	2207      	movs	r2, #7
    5f98:	4631      	mov	r1, r6
    5f9a:	a88f      	add	r0, sp, #572	; 0x23c
    5f9c:	f8cd 8000 	str.w	r8, [sp]
    5fa0:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    5fa2:	2302      	movs	r3, #2
    5fa4:	2209      	movs	r2, #9
    5fa6:	4631      	mov	r1, r6
    5fa8:	a88f      	add	r0, sp, #572	; 0x23c
    5faa:	f8cd 9000 	str.w	r9, [sp]
    5fae:	47b8      	blx	r7
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5fb0:	230a      	movs	r3, #10
    5fb2:	9300      	str	r3, [sp, #0]
    5fb4:	2204      	movs	r2, #4
    5fb6:	2301      	movs	r3, #1
    5fb8:	4631      	mov	r1, r6
    5fba:	a88f      	add	r0, sp, #572	; 0x23c
    5fbc:	47b8      	blx	r7
                        grid_msg_packet_close(&response);
    5fbe:	4b38      	ldr	r3, [pc, #224]	; (60a0 <grid_port_process_outbound_ui+0x9d4>)
    5fc0:	a88f      	add	r0, sp, #572	; 0x23c
    5fc2:	4798      	blx	r3
                        grid_msg_packet_send_everywhere(&response);
    5fc4:	4b37      	ldr	r3, [pc, #220]	; (60a4 <grid_port_process_outbound_ui+0x9d8>)
    5fc6:	a88f      	add	r0, sp, #572	; 0x23c
    5fc8:	4798      	blx	r3
    5fca:	f7ff bbfa 	b.w	57c2 <grid_port_process_outbound_ui+0xf6>
                    if (!position_is_local){
    5fce:	2c00      	cmp	r4, #0
    5fd0:	f47f af20 	bne.w	5e14 <grid_port_process_outbound_ui+0x748>
                        grid_keyboard_state.isenabled = 0;             
    5fd4:	4e34      	ldr	r6, [pc, #208]	; (60a8 <grid_port_process_outbound_ui+0x9dc>)
                        grid_msg_init(&response);
    5fd6:	4b2b      	ldr	r3, [pc, #172]	; (6084 <grid_port_process_outbound_ui+0x9b8>)
                        grid_keyboard_state.isenabled = 0;             
    5fd8:	f886 4045 	strb.w	r4, [r6, #69]	; 0x45
                        grid_msg_init(&response);
    5fdc:	a88f      	add	r0, sp, #572	; 0x23c
    5fde:	4798      	blx	r3
                        grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5fe0:	227f      	movs	r2, #127	; 0x7f
    5fe2:	4623      	mov	r3, r4
    5fe4:	4611      	mov	r1, r2
    5fe6:	a88f      	add	r0, sp, #572	; 0x23c
    5fe8:	4f27      	ldr	r7, [pc, #156]	; (6088 <grid_port_process_outbound_ui+0x9bc>)
    5fea:	47b8      	blx	r7
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    5fec:	2303      	movs	r3, #3
    5fee:	492f      	ldr	r1, [pc, #188]	; (60ac <grid_port_process_outbound_ui+0x9e0>)
    5ff0:	9300      	str	r3, [sp, #0]
    5ff2:	2202      	movs	r2, #2
    5ff4:	4f25      	ldr	r7, [pc, #148]	; (608c <grid_port_process_outbound_ui+0x9c0>)
                        uint8_t response_payload[10] = {0};
    5ff6:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    5ffa:	2392      	movs	r3, #146	; 0x92
    5ffc:	a80d      	add	r0, sp, #52	; 0x34
                        uint8_t response_payload[10] = {0};
    5ffe:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    6002:	47b8      	blx	r7
                        grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6004:	4b23      	ldr	r3, [pc, #140]	; (6094 <grid_port_process_outbound_ui+0x9c8>)
    6006:	a80d      	add	r0, sp, #52	; 0x34
    6008:	4798      	blx	r3
    600a:	a90d      	add	r1, sp, #52	; 0x34
    600c:	4602      	mov	r2, r0
    600e:	4b23      	ldr	r3, [pc, #140]	; (609c <grid_port_process_outbound_ui+0x9d0>)
    6010:	a88f      	add	r0, sp, #572	; 0x23c
    6012:	4798      	blx	r3
                        grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    6014:	f896 3045 	ldrb.w	r3, [r6, #69]	; 0x45
    6018:	9300      	str	r3, [sp, #0]
    601a:	4e1f      	ldr	r6, [pc, #124]	; (6098 <grid_port_process_outbound_ui+0x9cc>)
    601c:	4621      	mov	r1, r4
    601e:	a88f      	add	r0, sp, #572	; 0x23c
    6020:	2302      	movs	r3, #2
    6022:	2205      	movs	r2, #5
    6024:	47b0      	blx	r6
                        grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    6026:	230d      	movs	r3, #13
    6028:	4621      	mov	r1, r4
    602a:	2204      	movs	r2, #4
    602c:	9300      	str	r3, [sp, #0]
    602e:	a88f      	add	r0, sp, #572	; 0x23c
    6030:	2301      	movs	r3, #1
    6032:	47b0      	blx	r6
                        grid_msg_packet_close(&response);
    6034:	4b1a      	ldr	r3, [pc, #104]	; (60a0 <grid_port_process_outbound_ui+0x9d4>)
                        grid_sys_alert_set_alert(&grid_sys_state, 100, 100, 100, 0, 250);
    6036:	4e1e      	ldr	r6, [pc, #120]	; (60b0 <grid_port_process_outbound_ui+0x9e4>)
                        grid_msg_packet_close(&response);
    6038:	a88f      	add	r0, sp, #572	; 0x23c
    603a:	4798      	blx	r3
                        grid_msg_packet_send_everywhere(&response);
    603c:	4b19      	ldr	r3, [pc, #100]	; (60a4 <grid_port_process_outbound_ui+0x9d8>)
    603e:	a88f      	add	r0, sp, #572	; 0x23c
    6040:	4798      	blx	r3
                        grid_sys_alert_set_alert(&grid_sys_state, 100, 100, 100, 0, 250);
    6042:	23fa      	movs	r3, #250	; 0xfa
    6044:	e9cd 4300 	strd	r4, r3, [sp]
    6048:	2364      	movs	r3, #100	; 0x64
    604a:	480b      	ldr	r0, [pc, #44]	; (6078 <grid_port_process_outbound_ui+0x9ac>)
    604c:	461a      	mov	r2, r3
    604e:	4619      	mov	r1, r3
    6050:	47b0      	blx	r6
    6052:	e6df      	b.n	5e14 <grid_port_process_outbound_ui+0x748>
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    6054:	f818 2b01 	ldrb.w	r2, [r8], #1
    6058:	558a      	strb	r2, [r1, r6]
					for(uint32_t j = 0; j<actionstring_length; j++){
    605a:	3101      	adds	r1, #1
    605c:	e70a      	b.n	5e74 <grid_port_process_outbound_ui+0x7a8>
    605e:	bf00      	nop
    6060:	20007994 	.word	0x20007994
    6064:	000092cd 	.word	0x000092cd
    6068:	000092ed 	.word	0x000092ed
    606c:	000092fd 	.word	0x000092fd
    6070:	000124ed 	.word	0x000124ed
    6074:	00009f39 	.word	0x00009f39
    6078:	20006f80 	.word	0x20006f80
    607c:	0000a1fd 	.word	0x0000a1fd
    6080:	000097a5 	.word	0x000097a5
    6084:	00007d95 	.word	0x00007d95
    6088:	00007dc9 	.word	0x00007dc9
    608c:	00012b49 	.word	0x00012b49
    6090:	00014770 	.word	0x00014770
    6094:	00012c81 	.word	0x00012c81
    6098:	00007d79 	.word	0x00007d79
    609c:	00007d05 	.word	0x00007d05
    60a0:	00007ec1 	.word	0x00007ec1
    60a4:	00007f95 	.word	0x00007f95
    60a8:	200081dc 	.word	0x200081dc
    60ac:	00014764 	.word	0x00014764
    60b0:	00008ffb 	.word	0x00008ffb
                        grid_keyboard_state.isenabled = 0;             
    60b4:	4e8b      	ldr	r6, [pc, #556]	; (62e4 <grid_port_process_outbound_ui+0xc18>)
                        grid_msg_init(&response);
    60b6:	4b8c      	ldr	r3, [pc, #560]	; (62e8 <grid_port_process_outbound_ui+0xc1c>)
                        grid_keyboard_state.isenabled = 0;             
    60b8:	f886 4045 	strb.w	r4, [r6, #69]	; 0x45
                        grid_msg_init(&response);
    60bc:	a88f      	add	r0, sp, #572	; 0x23c
    60be:	4798      	blx	r3
                        grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    60c0:	227f      	movs	r2, #127	; 0x7f
    60c2:	4611      	mov	r1, r2
    60c4:	4f89      	ldr	r7, [pc, #548]	; (62ec <grid_port_process_outbound_ui+0xc20>)
    60c6:	4623      	mov	r3, r4
    60c8:	a88f      	add	r0, sp, #572	; 0x23c
    60ca:	47b8      	blx	r7
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60cc:	2303      	movs	r3, #3
    60ce:	4988      	ldr	r1, [pc, #544]	; (62f0 <grid_port_process_outbound_ui+0xc24>)
    60d0:	9300      	str	r3, [sp, #0]
    60d2:	2202      	movs	r2, #2
    60d4:	2392      	movs	r3, #146	; 0x92
    60d6:	4f87      	ldr	r7, [pc, #540]	; (62f4 <grid_port_process_outbound_ui+0xc28>)
                        uint8_t response_payload[10] = {0};
    60d8:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60dc:	a80d      	add	r0, sp, #52	; 0x34
                        uint8_t response_payload[10] = {0};
    60de:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60e2:	47b8      	blx	r7
                        grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    60e4:	4b84      	ldr	r3, [pc, #528]	; (62f8 <grid_port_process_outbound_ui+0xc2c>)
    60e6:	a80d      	add	r0, sp, #52	; 0x34
    60e8:	4798      	blx	r3
    60ea:	4b84      	ldr	r3, [pc, #528]	; (62fc <grid_port_process_outbound_ui+0xc30>)
    60ec:	4602      	mov	r2, r0
    60ee:	a90d      	add	r1, sp, #52	; 0x34
    60f0:	a88f      	add	r0, sp, #572	; 0x23c
    60f2:	4798      	blx	r3
                        grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    60f4:	f896 3045 	ldrb.w	r3, [r6, #69]	; 0x45
    60f8:	9300      	str	r3, [sp, #0]
    60fa:	2205      	movs	r2, #5
    60fc:	2302      	movs	r3, #2
    60fe:	4621      	mov	r1, r4
    6100:	4e7f      	ldr	r6, [pc, #508]	; (6300 <grid_port_process_outbound_ui+0xc34>)
    6102:	a88f      	add	r0, sp, #572	; 0x23c
    6104:	47b0      	blx	r6
                        grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    6106:	230d      	movs	r3, #13
    6108:	9300      	str	r3, [sp, #0]
    610a:	2204      	movs	r2, #4
    610c:	2301      	movs	r3, #1
    610e:	4621      	mov	r1, r4
    6110:	a88f      	add	r0, sp, #572	; 0x23c
    6112:	47b0      	blx	r6
    6114:	e753      	b.n	5fbe <grid_port_process_outbound_ui+0x8f2>
                else if (msg_class == GRID_CLASS_HIDKEYSTATUS_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    6116:	2e92      	cmp	r6, #146	; 0x92
    6118:	d13e      	bne.n	6198 <grid_port_process_outbound_ui+0xacc>
    611a:	2f0e      	cmp	r7, #14
    611c:	f47f ab51 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    6120:	9b02      	ldr	r3, [sp, #8]
    6122:	ea5b 0303 	orrs.w	r3, fp, r3
    6126:	f43f ab4c 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
                    uint8_t isenabled =	grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset]		, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length	, &error_flag);
    612a:	f108 0005 	add.w	r0, r8, #5
    612e:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    6132:	2102      	movs	r1, #2
    6134:	4448      	add	r0, r9
    6136:	47a8      	blx	r5
                    grid_keyboard_state.isenabled = isenabled;
    6138:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 62e4 <grid_port_process_outbound_ui+0xc18>
                    grid_msg_init(&response);
    613c:	4b6a      	ldr	r3, [pc, #424]	; (62e8 <grid_port_process_outbound_ui+0xc1c>)
                    uint8_t isenabled =	grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset]		, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length	, &error_flag);
    613e:	f888 0045 	strb.w	r0, [r8, #69]	; 0x45
                    grid_msg_init(&response);
    6142:	a88f      	add	r0, sp, #572	; 0x23c
    6144:	4798      	blx	r3
                    grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    6146:	227f      	movs	r2, #127	; 0x7f
    6148:	4611      	mov	r1, r2
    614a:	4f68      	ldr	r7, [pc, #416]	; (62ec <grid_port_process_outbound_ui+0xc20>)
    614c:	2300      	movs	r3, #0
    614e:	a88f      	add	r0, sp, #572	; 0x23c
    6150:	47b8      	blx	r7
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    6152:	2303      	movs	r3, #3
    6154:	4966      	ldr	r1, [pc, #408]	; (62f0 <grid_port_process_outbound_ui+0xc24>)
    6156:	9300      	str	r3, [sp, #0]
                    uint8_t response_payload[10] = {0};
    6158:	2700      	movs	r7, #0
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    615a:	4633      	mov	r3, r6
    615c:	2202      	movs	r2, #2
    615e:	4e65      	ldr	r6, [pc, #404]	; (62f4 <grid_port_process_outbound_ui+0xc28>)
                    uint8_t response_payload[10] = {0};
    6160:	f8ad 703c 	strh.w	r7, [sp, #60]	; 0x3c
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    6164:	a80d      	add	r0, sp, #52	; 0x34
                    uint8_t response_payload[10] = {0};
    6166:	e9cd 770d 	strd	r7, r7, [sp, #52]	; 0x34
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    616a:	47b0      	blx	r6
                    grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    616c:	4b62      	ldr	r3, [pc, #392]	; (62f8 <grid_port_process_outbound_ui+0xc2c>)
                    grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    616e:	4e64      	ldr	r6, [pc, #400]	; (6300 <grid_port_process_outbound_ui+0xc34>)
                    grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6170:	a80d      	add	r0, sp, #52	; 0x34
    6172:	4798      	blx	r3
    6174:	4b61      	ldr	r3, [pc, #388]	; (62fc <grid_port_process_outbound_ui+0xc30>)
    6176:	4602      	mov	r2, r0
    6178:	a90d      	add	r1, sp, #52	; 0x34
    617a:	a88f      	add	r0, sp, #572	; 0x23c
    617c:	4798      	blx	r3
                    grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    617e:	f898 3045 	ldrb.w	r3, [r8, #69]	; 0x45
    6182:	9300      	str	r3, [sp, #0]
    6184:	2205      	movs	r2, #5
    6186:	2302      	movs	r3, #2
    6188:	4639      	mov	r1, r7
    618a:	a88f      	add	r0, sp, #572	; 0x23c
    618c:	47b0      	blx	r6
                    grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    618e:	230a      	movs	r3, #10
    6190:	9300      	str	r3, [sp, #0]
    6192:	2204      	movs	r2, #4
    6194:	2301      	movs	r3, #1
    6196:	e54a      	b.n	5c2e <grid_port_process_outbound_ui+0x562>
				else if (msg_class == GRID_CLASS_CONFIGDEFAULT_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    6198:	2e81      	cmp	r6, #129	; 0x81
    619a:	f47f ab12 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    619e:	2f0e      	cmp	r7, #14
    61a0:	f47f ab0f 	bne.w	57c2 <grid_port_process_outbound_ui+0xf6>
    61a4:	ea5b 0304 	orrs.w	r3, fp, r4
    61a8:	f43f ab0b 	beq.w	57c2 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    61ac:	f108 0005 	add.w	r0, r8, #5
    61b0:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    61b4:	2102      	movs	r1, #2
    61b6:	4448      	add	r0, r9
    61b8:	47a8      	blx	r5
    61ba:	b2c7      	uxtb	r7, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    61bc:	f108 0007 	add.w	r0, r8, #7
    61c0:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    61c4:	2102      	movs	r1, #2
    61c6:	4448      	add	r0, r9
    61c8:	47a8      	blx	r5
    61ca:	4606      	mov	r6, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    61cc:	f108 0009 	add.w	r0, r8, #9
    61d0:	f10d 0223 	add.w	r2, sp, #35	; 0x23
    61d4:	2102      	movs	r1, #2
    61d6:	4448      	add	r0, r9
    61d8:	47a8      	blx	r5
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    61da:	f8da 3004 	ldr.w	r3, [sl, #4]
    61de:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    61e2:	b2f2      	uxtb	r2, r6
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    61e4:	fa5f f880 	uxtb.w	r8, r0
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    61e8:	f04f 0964 	mov.w	r9, #100	; 0x64
    61ec:	68d8      	ldr	r0, [r3, #12]
    61ee:	4b45      	ldr	r3, [pc, #276]	; (6304 <grid_port_process_outbound_ui+0xc38>)
    61f0:	9204      	str	r2, [sp, #16]
    61f2:	fb09 f902 	mul.w	r9, r9, r2
    61f6:	4641      	mov	r1, r8
    61f8:	4448      	add	r0, r9
    61fa:	4798      	blx	r3
					if (banknumber == grid_sys_state.bank_activebank_number){
    61fc:	4b42      	ldr	r3, [pc, #264]	; (6308 <grid_port_process_outbound_ui+0xc3c>)
    61fe:	7bdb      	ldrb	r3, [r3, #15]
    6200:	42bb      	cmp	r3, r7
    6202:	d105      	bne.n	6210 <grid_port_process_outbound_ui+0xb44>
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    6204:	9a04      	ldr	r2, [sp, #16]
    6206:	4e41      	ldr	r6, [pc, #260]	; (630c <grid_port_process_outbound_ui+0xc40>)
    6208:	4643      	mov	r3, r8
    620a:	4639      	mov	r1, r7
    620c:	4650      	mov	r0, sl
    620e:	47b0      	blx	r6
					uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    6210:	f8da 3004 	ldr.w	r3, [sl, #4]
    6214:	013a      	lsls	r2, r7, #4
    6216:	4413      	add	r3, r2
    6218:	4641      	mov	r1, r8
    621a:	68d8      	ldr	r0, [r3, #12]
    621c:	4b3c      	ldr	r3, [pc, #240]	; (6310 <grid_port_process_outbound_ui+0xc44>)
    621e:	4448      	add	r0, r9
    6220:	4798      	blx	r3
					if (event_index != 255){
    6222:	28ff      	cmp	r0, #255	; 0xff
    6224:	d018      	beq.n	6258 <grid_port_process_outbound_ui+0xb8c>
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    6226:	f8da 3004 	ldr.w	r3, [sl, #4]
    622a:	f44f 7286 	mov.w	r2, #268	; 0x10c
    622e:	4350      	muls	r0, r2
    6230:	013a      	lsls	r2, r7, #4
    6232:	4413      	add	r3, r2
    6234:	2201      	movs	r2, #1
    6236:	68db      	ldr	r3, [r3, #12]
    6238:	444b      	add	r3, r9
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    623a:	0139      	lsls	r1, r7, #4
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    623c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    623e:	4403      	add	r3, r0
    6240:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    6244:	f8da 3004 	ldr.w	r3, [sl, #4]
    6248:	440b      	add	r3, r1
    624a:	68db      	ldr	r3, [r3, #12]
    624c:	4499      	add	r9, r3
    624e:	f8d9 3060 	ldr.w	r3, [r9, #96]	; 0x60
    6252:	4418      	add	r0, r3
    6254:	f880 2108 	strb.w	r2, [r0, #264]	; 0x108
					grid_msg_init(&response);
    6258:	4b23      	ldr	r3, [pc, #140]	; (62e8 <grid_port_process_outbound_ui+0xc1c>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    625a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 62ec <grid_port_process_outbound_ui+0xc20>
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    625e:	4e25      	ldr	r6, [pc, #148]	; (62f4 <grid_port_process_outbound_ui+0xc28>)
					grid_msg_init(&response);
    6260:	a88f      	add	r0, sp, #572	; 0x23c
    6262:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    6264:	227f      	movs	r2, #127	; 0x7f
    6266:	4611      	mov	r1, r2
    6268:	2300      	movs	r3, #0
    626a:	a88f      	add	r0, sp, #572	; 0x23c
    626c:	47c8      	blx	r9
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    626e:	2303      	movs	r3, #3
					uint8_t response_payload[10] = {0};
    6270:	f04f 0900 	mov.w	r9, #0
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    6274:	4927      	ldr	r1, [pc, #156]	; (6314 <grid_port_process_outbound_ui+0xc48>)
    6276:	9300      	str	r3, [sp, #0]
    6278:	2202      	movs	r2, #2
    627a:	2380      	movs	r3, #128	; 0x80
    627c:	a80d      	add	r0, sp, #52	; 0x34
					uint8_t response_payload[10] = {0};
    627e:	e9cd 990d 	strd	r9, r9, [sp, #52]	; 0x34
    6282:	f8ad 903c 	strh.w	r9, [sp, #60]	; 0x3c
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    6286:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6288:	4b1b      	ldr	r3, [pc, #108]	; (62f8 <grid_port_process_outbound_ui+0xc2c>)
    628a:	a80d      	add	r0, sp, #52	; 0x34
    628c:	4798      	blx	r3
    628e:	4b1b      	ldr	r3, [pc, #108]	; (62fc <grid_port_process_outbound_ui+0xc30>)
    6290:	4602      	mov	r2, r0
    6292:	a90d      	add	r1, sp, #52	; 0x34
    6294:	a88f      	add	r0, sp, #572	; 0x23c
    6296:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    6298:	9700      	str	r7, [sp, #0]
    629a:	2302      	movs	r3, #2
    629c:	4f18      	ldr	r7, [pc, #96]	; (6300 <grid_port_process_outbound_ui+0xc34>)
    629e:	2205      	movs	r2, #5
    62a0:	4649      	mov	r1, r9
    62a2:	a88f      	add	r0, sp, #572	; 0x23c
    62a4:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    62a6:	9b04      	ldr	r3, [sp, #16]
    62a8:	9300      	str	r3, [sp, #0]
    62aa:	2207      	movs	r2, #7
    62ac:	2302      	movs	r3, #2
    62ae:	4649      	mov	r1, r9
    62b0:	a88f      	add	r0, sp, #572	; 0x23c
    62b2:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    62b4:	f8cd 8000 	str.w	r8, [sp]
    62b8:	2302      	movs	r3, #2
    62ba:	2209      	movs	r2, #9
    62bc:	4649      	mov	r1, r9
    62be:	a88f      	add	r0, sp, #572	; 0x23c
    62c0:	47b8      	blx	r7
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    62c2:	230a      	movs	r3, #10
    62c4:	2204      	movs	r2, #4
    62c6:	4649      	mov	r1, r9
    62c8:	9300      	str	r3, [sp, #0]
    62ca:	a88f      	add	r0, sp, #572	; 0x23c
    62cc:	2301      	movs	r3, #1
    62ce:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    62d0:	4b11      	ldr	r3, [pc, #68]	; (6318 <grid_port_process_outbound_ui+0xc4c>)
    62d2:	a88f      	add	r0, sp, #572	; 0x23c
    62d4:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    62d6:	4b11      	ldr	r3, [pc, #68]	; (631c <grid_port_process_outbound_ui+0xc50>)
    62d8:	a88f      	add	r0, sp, #572	; 0x23c
    62da:	4798      	blx	r3
				current_start = 0;
    62dc:	46c8      	mov	r8, r9
    62de:	f7ff ba4c 	b.w	577a <grid_port_process_outbound_ui+0xae>
    62e2:	bf00      	nop
    62e4:	200081dc 	.word	0x200081dc
    62e8:	00007d95 	.word	0x00007d95
    62ec:	00007dc9 	.word	0x00007dc9
    62f0:	00014764 	.word	0x00014764
    62f4:	00012b49 	.word	0x00012b49
    62f8:	00012c81 	.word	0x00012c81
    62fc:	00007d05 	.word	0x00007d05
    6300:	00007d79 	.word	0x00007d79
    6304:	0000a055 	.word	0x0000a055
    6308:	20006f80 	.word	0x20006f80
    630c:	0000a1fd 	.word	0x0000a1fd
    6310:	000097a5 	.word	0x000097a5
    6314:	00014770 	.word	0x00014770
    6318:	00007ec1 	.word	0x00007ec1
    631c:	00007f95 	.word	0x00007f95

00006320 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    6320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    6324:	8987      	ldrh	r7, [r0, #12]
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    6326:	4605      	mov	r5, r0
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    6328:	bb1f      	cbnz	r7, 6372 <grid_port_process_outbound_usart+0x52>
		
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    632a:	f500 561c 	add.w	r6, r0, #9984	; 0x2700
    632e:	363c      	adds	r6, #60	; 0x3c
    6330:	4b11      	ldr	r3, [pc, #68]	; (6378 <grid_port_process_outbound_usart+0x58>)
    6332:	4630      	mov	r0, r6
    6334:	4798      	blx	r3
		
		if (!packet_size){
    6336:	4604      	mov	r4, r0
    6338:	b1a0      	cbz	r0, 6364 <grid_port_process_outbound_usart+0x44>
			// NO PACKET IN RX BUFFER
			return 0;
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    633a:	4b10      	ldr	r3, [pc, #64]	; (637c <grid_port_process_outbound_usart+0x5c>)
			
			por->tx_double_buffer_status = packet_size;
			
			for (uint16_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    633c:	f8df a048 	ldr.w	sl, [pc, #72]	; 6388 <grid_port_process_outbound_usart+0x68>
			grid_buffer_read_init(&por->tx_buffer);
    6340:	4630      	mov	r0, r6
    6342:	f105 082c 	add.w	r8, r5, #44	; 0x2c
    6346:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    6348:	46c1      	mov	r9, r8
    634a:	81ac      	strh	r4, [r5, #12]
			for (uint16_t i = 0; i<packet_size; i++){
    634c:	b2bb      	uxth	r3, r7
    634e:	429c      	cmp	r4, r3
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    6350:	4630      	mov	r0, r6
			for (uint16_t i = 0; i<packet_size; i++){
    6352:	d809      	bhi.n	6368 <grid_port_process_outbound_usart+0x48>
				por->tx_double_buffer[i] = character;
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    6354:	4b0a      	ldr	r3, [pc, #40]	; (6380 <grid_port_process_outbound_usart+0x60>)
    6356:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    6358:	89aa      	ldrh	r2, [r5, #12]
    635a:	6868      	ldr	r0, [r5, #4]
    635c:	4b09      	ldr	r3, [pc, #36]	; (6384 <grid_port_process_outbound_usart+0x64>)
    635e:	4649      	mov	r1, r9
    6360:	4798      	blx	r3
			
			return 1;
    6362:	2001      	movs	r0, #1
		}
		
	}
	
	return 0;
}
    6364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    6368:	47d0      	blx	sl
				por->tx_double_buffer[i] = character;
    636a:	3701      	adds	r7, #1
    636c:	f808 0b01 	strb.w	r0, [r8], #1
			for (uint16_t i = 0; i<packet_size; i++){
    6370:	e7ec      	b.n	634c <grid_port_process_outbound_usart+0x2c>
	return 0;
    6372:	2000      	movs	r0, #0
    6374:	e7f6      	b.n	6364 <grid_port_process_outbound_usart+0x44>
    6376:	bf00      	nop
    6378:	00004f11 	.word	0x00004f11
    637c:	00004f67 	.word	0x00004f67
    6380:	00004ff9 	.word	0x00004ff9
    6384:	0000abc1 	.word	0x0000abc1
    6388:	00004fcf 	.word	0x00004fcf

0000638c <grid_d51_init>:
	
}



void grid_d51_init(){
    638c:	b570      	push	{r4, r5, r6, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    638e:	4b09      	ldr	r3, [pc, #36]	; (63b4 <grid_d51_init+0x28>)
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    6390:	4d09      	ldr	r5, [pc, #36]	; (63b8 <grid_d51_init+0x2c>)
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    6392:	4c0a      	ldr	r4, [pc, #40]	; (63bc <grid_d51_init+0x30>)
	uint32_t hwid = grid_sys_get_hwcfg();
    6394:	4798      	blx	r3
    6396:	4601      	mov	r1, r0
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    6398:	4809      	ldr	r0, [pc, #36]	; (63c0 <grid_d51_init+0x34>)
    639a:	47a0      	blx	r4
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    639c:	4909      	ldr	r1, [pc, #36]	; (63c4 <grid_d51_init+0x38>)
    639e:	4628      	mov	r0, r5
    63a0:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    63a2:	4909      	ldr	r1, [pc, #36]	; (63c8 <grid_d51_init+0x3c>)
    63a4:	4628      	mov	r0, r5
    63a6:	47a0      	blx	r4
	while (1)
	{
	}
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    63a8:	4628      	mov	r0, r5
    63aa:	4623      	mov	r3, r4
    63ac:	4907      	ldr	r1, [pc, #28]	; (63cc <grid_d51_init+0x40>)
	#endif
		
}
    63ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    63b2:	4718      	bx	r3
    63b4:	000090d5 	.word	0x000090d5
    63b8:	0001463b 	.word	0x0001463b
    63bc:	00012731 	.word	0x00012731
    63c0:	00014780 	.word	0x00014780
    63c4:	000147a1 	.word	0x000147a1
    63c8:	000147b4 	.word	0x000147b4
    63cc:	000147c1 	.word	0x000147c1

000063d0 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    63d0:	4b01      	ldr	r3, [pc, #4]	; (63d8 <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    63d2:	2201      	movs	r2, #1
    63d4:	701a      	strb	r2, [r3, #0]
	
	
}
    63d6:	4770      	bx	lr
    63d8:	200010c4 	.word	0x200010c4

000063dc <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    63dc:	b510      	push	{r4, lr}
	if (led_index<mod->led_number){
    63de:	7844      	ldrb	r4, [r0, #1]
    63e0:	428c      	cmp	r4, r1
    63e2:	d91c      	bls.n	641e <grid_led_lowlevel_set_color+0x42>
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    63e4:	2bff      	cmp	r3, #255	; 0xff
    63e6:	f04f 040c 	mov.w	r4, #12
    63ea:	fb04 f101 	mul.w	r1, r4, r1
    63ee:	bf28      	it	cs
    63f0:	23ff      	movcs	r3, #255	; 0xff
    63f2:	4c0c      	ldr	r4, [pc, #48]	; (6424 <grid_led_lowlevel_set_color+0x48>)
    63f4:	68c0      	ldr	r0, [r0, #12]
    63f6:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    63fa:	5043      	str	r3, [r0, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    63fc:	2aff      	cmp	r2, #255	; 0xff
    63fe:	bf28      	it	cs
    6400:	22ff      	movcs	r2, #255	; 0xff
    6402:	4401      	add	r1, r0
    6404:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
    6408:	604b      	str	r3, [r1, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    640a:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    640e:	2bff      	cmp	r3, #255	; 0xff
    6410:	bf28      	it	cs
    6412:	23ff      	movcs	r3, #255	; 0xff
		return 0;
    6414:	2000      	movs	r0, #0
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    6416:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    641a:	608b      	str	r3, [r1, #8]
}
    641c:	bd10      	pop	{r4, pc}
		return -1;		
    641e:	20ff      	movs	r0, #255	; 0xff
    6420:	e7fc      	b.n	641c <grid_led_lowlevel_set_color+0x40>
    6422:	bf00      	nop
    6424:	20007dd8 	.word	0x20007dd8

00006428 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    6428:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    642a:	4c06      	ldr	r4, [pc, #24]	; (6444 <grid_led_hardware_init+0x1c>)
    642c:	4b06      	ldr	r3, [pc, #24]	; (6448 <grid_led_hardware_init+0x20>)
    642e:	f100 0114 	add.w	r1, r0, #20
    6432:	4620      	mov	r0, r4
    6434:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    6436:	4620      	mov	r0, r4
    6438:	4a04      	ldr	r2, [pc, #16]	; (644c <grid_led_hardware_init+0x24>)
    643a:	4b05      	ldr	r3, [pc, #20]	; (6450 <grid_led_hardware_init+0x28>)
	

		
}
    643c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    6440:	2100      	movs	r1, #0
    6442:	4718      	bx	r3
    6444:	20014bc4 	.word	0x20014bc4
    6448:	0000af85 	.word	0x0000af85
    644c:	000063d1 	.word	0x000063d1
    6450:	0000af51 	.word	0x0000af51

00006454 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    6454:	7840      	ldrb	r0, [r0, #1]
    6456:	4770      	bx	lr

00006458 <grid_led_tick>:

/** ================== ANIMATION ==================  */


void grid_led_tick(struct grid_led_model* mod){
    6458:	b5f0      	push	{r4, r5, r6, r7, lr}
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    645a:	7846      	ldrb	r6, [r0, #1]
    645c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    6460:	eb06 0282 	add.w	r2, r6, r2, lsl #2
    6464:	2400      	movs	r4, #0
    6466:	270d      	movs	r7, #13
    6468:	b2e3      	uxtb	r3, r4
    646a:	429e      	cmp	r6, r3
    646c:	d800      	bhi.n	6470 <grid_led_tick+0x18>
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
		}	
	}
	/** END */
	
}
    646e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6470:	6903      	ldr	r3, [r0, #16]
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    6472:	2103      	movs	r1, #3
    6474:	fb07 3304 	mla	r3, r7, r4, r3
    6478:	7add      	ldrb	r5, [r3, #11]
    647a:	f893 c00c 	ldrb.w	ip, [r3, #12]
    647e:	3901      	subs	r1, #1
    6480:	4465      	add	r5, ip
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    6482:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    6486:	72dd      	strb	r5, [r3, #11]
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    6488:	4413      	add	r3, r2
    648a:	d1f5      	bne.n	6478 <grid_led_tick+0x20>
	for (uint8_t j=0; j<mod->led_number; j++){
    648c:	3401      	adds	r4, #1
    648e:	e7eb      	b.n	6468 <grid_led_tick+0x10>

00006490 <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6490:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    6492:	7844      	ldrb	r4, [r0, #1]
    6494:	6900      	ldr	r0, [r0, #16]
    6496:	fb04 1202 	mla	r2, r4, r2, r1
    649a:	240d      	movs	r4, #13
    649c:	4362      	muls	r2, r4
    649e:	1881      	adds	r1, r0, r2
    64a0:	5483      	strb	r3, [r0, r2]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    64a2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    64a6:	704b      	strb	r3, [r1, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    64a8:	f89d 300c 	ldrb.w	r3, [sp, #12]
    64ac:	708b      	strb	r3, [r1, #2]
}
    64ae:	bd10      	pop	{r4, pc}

000064b0 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    64b0:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    64b2:	7844      	ldrb	r4, [r0, #1]
    64b4:	fb04 1102 	mla	r1, r4, r2, r1
    64b8:	6902      	ldr	r2, [r0, #16]
    64ba:	200d      	movs	r0, #13
    64bc:	fb00 2201 	mla	r2, r0, r1, r2
    64c0:	70d3      	strb	r3, [r2, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    64c2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    64c6:	7113      	strb	r3, [r2, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    64c8:	f89d 300c 	ldrb.w	r3, [sp, #12]
    64cc:	7153      	strb	r3, [r2, #5]
}
    64ce:	bd10      	pop	{r4, pc}

000064d0 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    64d0:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    64d2:	7844      	ldrb	r4, [r0, #1]
    64d4:	fb04 1102 	mla	r1, r4, r2, r1
    64d8:	6902      	ldr	r2, [r0, #16]
    64da:	200d      	movs	r0, #13
    64dc:	fb00 2201 	mla	r2, r0, r1, r2
    64e0:	7193      	strb	r3, [r2, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    64e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    64e6:	71d3      	strb	r3, [r2, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    64e8:	f89d 300c 	ldrb.w	r3, [sp, #12]
    64ec:	7213      	strb	r3, [r2, #8]
}
    64ee:	bd10      	pop	{r4, pc}

000064f0 <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    64f0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    64f4:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
    64f8:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    64fc:	f8df a058 	ldr.w	sl, [pc, #88]	; 6558 <grid_led_set_color+0x68>
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6500:	461c      	mov	r4, r3
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    6502:	2314      	movs	r3, #20
    6504:	fbb9 fcf3 	udiv	ip, r9, r3
    6508:	f8cd c004 	str.w	ip, [sp, #4]
    650c:	fbb8 fcf3 	udiv	ip, r8, r3
    6510:	fbb4 f3f3 	udiv	r3, r4, r3
    6514:	f8cd c000 	str.w	ip, [sp]
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6518:	4605      	mov	r5, r0
    651a:	460e      	mov	r6, r1
    651c:	4617      	mov	r7, r2
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    651e:	47d0      	blx	sl
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    6520:	ea4f 0359 	mov.w	r3, r9, lsr #1
    6524:	9301      	str	r3, [sp, #4]
    6526:	ea4f 0358 	mov.w	r3, r8, lsr #1
    652a:	9300      	str	r3, [sp, #0]
    652c:	463a      	mov	r2, r7
    652e:	0863      	lsrs	r3, r4, #1
    6530:	4631      	mov	r1, r6
    6532:	4628      	mov	r0, r5
    6534:	f8df a024 	ldr.w	sl, [pc, #36]	; 655c <grid_led_set_color+0x6c>
    6538:	47d0      	blx	sl
	grid_led_set_max(mod, num, layer, r, g, b);
    653a:	4623      	mov	r3, r4
    653c:	4c05      	ldr	r4, [pc, #20]	; (6554 <grid_led_set_color+0x64>)
    653e:	463a      	mov	r2, r7
    6540:	4631      	mov	r1, r6
    6542:	4628      	mov	r0, r5
    6544:	46a4      	mov	ip, r4
    6546:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
}
    654a:	b002      	add	sp, #8
    654c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_led_set_max(mod, num, layer, r, g, b);
    6550:	4760      	bx	ip
    6552:	bf00      	nop
    6554:	000064d1 	.word	0x000064d1
    6558:	00006491 	.word	0x00006491
    655c:	000064b1 	.word	0x000064b1

00006560 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    6560:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    6562:	7844      	ldrb	r4, [r0, #1]
    6564:	fb04 1102 	mla	r1, r4, r2, r1
    6568:	6902      	ldr	r2, [r0, #16]
    656a:	200d      	movs	r0, #13
    656c:	fb00 2101 	mla	r1, r0, r1, r2
    6570:	72cb      	strb	r3, [r1, #11]
}
    6572:	bd10      	pop	{r4, pc}

00006574 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    6574:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    6576:	7844      	ldrb	r4, [r0, #1]
    6578:	fb04 1102 	mla	r1, r4, r2, r1
    657c:	6902      	ldr	r2, [r0, #16]
    657e:	200d      	movs	r0, #13
    6580:	fb00 2101 	mla	r1, r0, r1, r2
    6584:	730b      	strb	r3, [r1, #12]
}
    6586:	bd10      	pop	{r4, pc}

00006588 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    6588:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    658c:	4604      	mov	r4, r0
	mod->led_number = length;
    658e:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    6590:	b2cd      	uxtb	r5, r1
    6592:	200c      	movs	r0, #12
    6594:	4368      	muls	r0, r5
    6596:	3090      	adds	r0, #144	; 0x90
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    6598:	4f4c      	ldr	r7, [pc, #304]	; (66cc <grid_led_buffer_init+0x144>)
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    659a:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    659c:	47b8      	blx	r7
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    659e:	f100 0390 	add.w	r3, r0, #144	; 0x90
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    65a2:	60a0      	str	r0, [r4, #8]
    65a4:	4606      	mov	r6, r0
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    65a6:	2027      	movs	r0, #39	; 0x27
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    65a8:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    65aa:	4368      	muls	r0, r5
    65ac:	47b8      	blx	r7
    65ae:	6120      	str	r0, [r4, #16]
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    65b0:	b106      	cbz	r6, 65b4 <grid_led_buffer_init+0x2c>
    65b2:	b900      	cbnz	r0, 65b6 <grid_led_buffer_init+0x2e>
		while(1){
    65b4:	e7fe      	b.n	65b4 <grid_led_buffer_init+0x2c>
    65b6:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    65b8:	4619      	mov	r1, r3
    65ba:	68a2      	ldr	r2, [r4, #8]
    65bc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    65be:	3301      	adds	r3, #1
    65c0:	2b90      	cmp	r3, #144	; 0x90
    65c2:	d1fa      	bne.n	65ba <grid_led_buffer_init+0x32>
	for (uint32_t i = 0; i<mod->led_number; i++){
    65c4:	2500      	movs	r5, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    65c6:	4f42      	ldr	r7, [pc, #264]	; (66d0 <grid_led_buffer_init+0x148>)
    65c8:	462e      	mov	r6, r5
	for (uint32_t i = 0; i<mod->led_number; i++){
    65ca:	7863      	ldrb	r3, [r4, #1]
    65cc:	429d      	cmp	r5, r3
    65ce:	d30c      	bcc.n	65ea <grid_led_buffer_init+0x62>
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    65d0:	4d40      	ldr	r5, [pc, #256]	; (66d4 <grid_led_buffer_init+0x14c>)
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    65d2:	4e41      	ldr	r6, [pc, #260]	; (66d8 <grid_led_buffer_init+0x150>)
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    65d4:	4f41      	ldr	r7, [pc, #260]	; (66dc <grid_led_buffer_init+0x154>)
    65d6:	f04f 0b00 	mov.w	fp, #0
	for(uint8_t i = 0; i<mod->led_number; i++){
    65da:	7863      	ldrb	r3, [r4, #1]
    65dc:	fa5f fa8b 	uxtb.w	sl, fp
    65e0:	4553      	cmp	r3, sl
    65e2:	d80a      	bhi.n	65fa <grid_led_buffer_init+0x72>
}
    65e4:	b003      	add	sp, #12
    65e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    65ea:	2300      	movs	r3, #0
    65ec:	4629      	mov	r1, r5
    65ee:	9600      	str	r6, [sp, #0]
    65f0:	461a      	mov	r2, r3
    65f2:	4620      	mov	r0, r4
    65f4:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    65f6:	3501      	adds	r5, #1
    65f8:	e7e7      	b.n	65ca <grid_led_buffer_init+0x42>
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    65fa:	2300      	movs	r3, #0
    65fc:	e9cd 3300 	strd	r3, r3, [sp]
    6600:	2201      	movs	r2, #1
    6602:	4651      	mov	r1, sl
    6604:	4620      	mov	r0, r4
    6606:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    6608:	2300      	movs	r3, #0
    660a:	227f      	movs	r2, #127	; 0x7f
    660c:	e9cd 2300 	strd	r2, r3, [sp]
    6610:	4651      	mov	r1, sl
    6612:	2201      	movs	r2, #1
    6614:	4620      	mov	r0, r4
    6616:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    6618:	2300      	movs	r3, #0
    661a:	22ff      	movs	r2, #255	; 0xff
    661c:	e9cd 2300 	strd	r2, r3, [sp]
    6620:	4651      	mov	r1, sl
    6622:	2201      	movs	r2, #1
    6624:	4620      	mov	r0, r4
    6626:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    6628:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 66e0 <grid_led_buffer_init+0x158>
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    662c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 66e4 <grid_led_buffer_init+0x15c>
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    6630:	2300      	movs	r3, #0
    6632:	2201      	movs	r2, #1
    6634:	4651      	mov	r1, sl
    6636:	4620      	mov	r0, r4
    6638:	47c8      	blx	r9
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    663a:	2300      	movs	r3, #0
    663c:	2201      	movs	r2, #1
    663e:	4651      	mov	r1, sl
    6640:	4620      	mov	r0, r4
    6642:	47c0      	blx	r8
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    6644:	2300      	movs	r3, #0
    6646:	e9cd 3300 	strd	r3, r3, [sp]
    664a:	2202      	movs	r2, #2
    664c:	4651      	mov	r1, sl
    664e:	4620      	mov	r0, r4
    6650:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    6652:	2300      	movs	r3, #0
    6654:	227f      	movs	r2, #127	; 0x7f
    6656:	e9cd 2300 	strd	r2, r3, [sp]
    665a:	4651      	mov	r1, sl
    665c:	2202      	movs	r2, #2
    665e:	4620      	mov	r0, r4
    6660:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    6662:	2300      	movs	r3, #0
    6664:	22ff      	movs	r2, #255	; 0xff
    6666:	e9cd 2300 	strd	r2, r3, [sp]
    666a:	4651      	mov	r1, sl
    666c:	2202      	movs	r2, #2
    666e:	4620      	mov	r0, r4
    6670:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    6672:	2300      	movs	r3, #0
    6674:	2202      	movs	r2, #2
    6676:	4651      	mov	r1, sl
    6678:	4620      	mov	r0, r4
    667a:	47c8      	blx	r9
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    667c:	2300      	movs	r3, #0
    667e:	2202      	movs	r2, #2
    6680:	4651      	mov	r1, sl
    6682:	4620      	mov	r0, r4
    6684:	47c0      	blx	r8
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    6686:	2300      	movs	r3, #0
    6688:	461a      	mov	r2, r3
    668a:	e9cd 3300 	strd	r3, r3, [sp]
    668e:	4651      	mov	r1, sl
    6690:	4620      	mov	r0, r4
    6692:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    6694:	2300      	movs	r3, #0
    6696:	461a      	mov	r2, r3
    6698:	e9cd 3300 	strd	r3, r3, [sp]
    669c:	4651      	mov	r1, sl
    669e:	4620      	mov	r0, r4
    66a0:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    66a2:	2300      	movs	r3, #0
    66a4:	461a      	mov	r2, r3
    66a6:	e9cd 3300 	strd	r3, r3, [sp]
    66aa:	4651      	mov	r1, sl
    66ac:	4620      	mov	r0, r4
    66ae:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    66b0:	2300      	movs	r3, #0
    66b2:	461a      	mov	r2, r3
    66b4:	4651      	mov	r1, sl
    66b6:	4620      	mov	r0, r4
    66b8:	47c8      	blx	r9
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    66ba:	2300      	movs	r3, #0
    66bc:	461a      	mov	r2, r3
    66be:	4651      	mov	r1, sl
    66c0:	4620      	mov	r0, r4
    66c2:	47c0      	blx	r8
	for(uint8_t i = 0; i<mod->led_number; i++){
    66c4:	f10b 0b01 	add.w	fp, fp, #1
    66c8:	e787      	b.n	65da <grid_led_buffer_init+0x52>
    66ca:	bf00      	nop
    66cc:	00012399 	.word	0x00012399
    66d0:	000063dd 	.word	0x000063dd
    66d4:	00006491 	.word	0x00006491
    66d8:	000064b1 	.word	0x000064b1
    66dc:	000064d1 	.word	0x000064d1
    66e0:	00006575 	.word	0x00006575
    66e4:	00006561 	.word	0x00006561

000066e8 <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    66e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    66ea:	4e29      	ldr	r6, [pc, #164]	; (6790 <grid_led_lowlevel_init+0xa8>)
	for(uint16_t i=0; i<256; i++){
    66ec:	2300      	movs	r3, #0
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    66ee:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    66f2:	f013 0f02 	tst.w	r3, #2
    66f6:	bf0c      	ite	eq
    66f8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    66fc:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    6700:	f013 0f04 	tst.w	r3, #4
    6704:	bf0c      	ite	eq
    6706:	f44f 2400 	moveq.w	r4, #524288	; 0x80000
    670a:	f44f 2460 	movne.w	r4, #917504	; 0xe0000
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    670e:	f013 0f08 	tst.w	r3, #8
    6712:	ea45 0504 	orr.w	r5, r5, r4
    6716:	bf0c      	ite	eq
    6718:	f44f 0400 	moveq.w	r4, #8388608	; 0x800000
    671c:	f44f 0460 	movne.w	r4, #14680064	; 0xe00000
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    6720:	f013 0f10 	tst.w	r3, #16
    6724:	ea45 0504 	orr.w	r5, r5, r4
    6728:	bf0c      	ite	eq
    672a:	f44f 6400 	moveq.w	r4, #2048	; 0x800
    672e:	f44f 6460 	movne.w	r4, #3584	; 0xe00
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    6732:	f013 0f20 	tst.w	r3, #32
    6736:	bf0c      	ite	eq
    6738:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
    673c:	f44f 4260 	movne.w	r2, #57344	; 0xe000
    6740:	432c      	orrs	r4, r5
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    6742:	f013 0f40 	tst.w	r3, #64	; 0x40
    6746:	ea44 0402 	orr.w	r4, r4, r2
    674a:	bf0c      	ite	eq
    674c:	2208      	moveq	r2, #8
    674e:	220e      	movne	r2, #14
    6750:	4314      	orrs	r4, r2
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    6752:	09da      	lsrs	r2, r3, #7
    6754:	bf14      	ite	ne
    6756:	22e0      	movne	r2, #224	; 0xe0
    6758:	2280      	moveq	r2, #128	; 0x80
	for(uint16_t i=0; i<256; i++){
    675a:	3301      	adds	r3, #1
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    675c:	4322      	orrs	r2, r4
	for(uint16_t i=0; i<256; i++){
    675e:	b29b      	uxth	r3, r3
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    6760:	433a      	orrs	r2, r7
	for(uint16_t i=0; i<256; i++){
    6762:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
		grid_led_color_code[i] = temp;
    6766:	f846 2b04 	str.w	r2, [r6], #4
	for(uint16_t i=0; i<256; i++){
    676a:	d108      	bne.n	677e <grid_led_lowlevel_init+0x96>
	grid_led_buffer_init(mod, num);		
    676c:	4b09      	ldr	r3, [pc, #36]	; (6794 <grid_led_lowlevel_init+0xac>)
    676e:	9001      	str	r0, [sp, #4]
    6770:	4798      	blx	r3
	grid_led_hardware_init(mod);
    6772:	9801      	ldr	r0, [sp, #4]
    6774:	4b08      	ldr	r3, [pc, #32]	; (6798 <grid_led_lowlevel_init+0xb0>)
    6776:	4798      	blx	r3
}
    6778:	2000      	movs	r0, #0
    677a:	b003      	add	sp, #12
    677c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    677e:	f013 0f01 	tst.w	r3, #1
    6782:	bf14      	ite	ne
    6784:	f04f 6760 	movne.w	r7, #234881024	; 0xe000000
    6788:	f04f 6700 	moveq.w	r7, #134217728	; 0x8000000
    678c:	e7b1      	b.n	66f2 <grid_led_lowlevel_init+0xa>
    678e:	bf00      	nop
    6790:	20007dd8 	.word	0x20007dd8
    6794:	00006589 	.word	0x00006589
    6798:	00006429 	.word	0x00006429

0000679c <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    679c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    67a0:	7847      	ldrb	r7, [r0, #1]
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    67a2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 6844 <grid_led_lowlevel_render+0xa8>
    67a6:	eb07 0347 	add.w	r3, r7, r7, lsl #1
    67aa:	eb07 0783 	add.w	r7, r7, r3, lsl #2
    67ae:	6903      	ldr	r3, [r0, #16]
	uint32_t mix_b = 0;
    67b0:	2500      	movs	r5, #0
    67b2:	240d      	movs	r4, #13
    67b4:	fb04 3401 	mla	r4, r4, r1, r3
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    67b8:	2603      	movs	r6, #3
	uint32_t mix_g = 0;
    67ba:	462b      	mov	r3, r5
	uint32_t mix_r = 0;
    67bc:	462a      	mov	r2, r5
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    67be:	f894 900b 	ldrb.w	r9, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    67c2:	f894 b003 	ldrb.w	fp, [r4, #3]
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    67c6:	f818 e009 	ldrb.w	lr, [r8, r9]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    67ca:	44c1      	add	r9, r8
    67cc:	3e01      	subs	r6, #1
    67ce:	f899 a100 	ldrb.w	sl, [r9, #256]	; 0x100
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    67d2:	f899 c200 	ldrb.w	ip, [r9, #512]	; 0x200
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    67d6:	f894 9000 	ldrb.w	r9, [r4]
    67da:	fb1b fb0a 	smulbb	fp, fp, sl
    67de:	fb09 bb0e 	mla	fp, r9, lr, fp
    67e2:	f894 9006 	ldrb.w	r9, [r4, #6]
    67e6:	fb09 b90c 	mla	r9, r9, ip, fp
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    67ea:	f894 b004 	ldrb.w	fp, [r4, #4]
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    67ee:	444a      	add	r2, r9
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    67f0:	f894 9001 	ldrb.w	r9, [r4, #1]
    67f4:	fb1b fb0a 	smulbb	fp, fp, sl
    67f8:	fb09 bb0e 	mla	fp, r9, lr, fp
    67fc:	f894 9007 	ldrb.w	r9, [r4, #7]
    6800:	fb09 b90c 	mla	r9, r9, ip, fp
    6804:	444b      	add	r3, r9
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    6806:	f894 9005 	ldrb.w	r9, [r4, #5]
    680a:	f894 b002 	ldrb.w	fp, [r4, #2]
    680e:	fb19 f90a 	smulbb	r9, r9, sl
    6812:	fb0b 9e0e 	mla	lr, fp, lr, r9
    6816:	f894 9008 	ldrb.w	r9, [r4, #8]
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    681a:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    681e:	fb09 ec0c 	mla	ip, r9, ip, lr
    6822:	4465      	add	r5, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    6824:	443c      	add	r4, r7
    6826:	d1ca      	bne.n	67be <grid_led_lowlevel_render+0x22>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    6828:	f3c5 254f 	ubfx	r5, r5, #9, #16
    682c:	4c04      	ldr	r4, [pc, #16]	; (6840 <grid_led_lowlevel_render+0xa4>)
    682e:	9500      	str	r5, [sp, #0]
    6830:	f3c3 234f 	ubfx	r3, r3, #9, #16
    6834:	f3c2 224f 	ubfx	r2, r2, #9, #16
    6838:	47a0      	blx	r4
	
}
    683a:	b003      	add	sp, #12
    683c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6840:	000063dd 	.word	0x000063dd
    6844:	20000008 	.word	0x20000008

00006848 <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    6848:	b570      	push	{r4, r5, r6, lr}
	
	for (uint32_t i=0; i<mod->led_number; i++){
		
		grid_led_lowlevel_render(mod, i);
    684a:	4e06      	ldr	r6, [pc, #24]	; (6864 <grid_led_lowlevel_render_all+0x1c>)
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    684c:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    684e:	2400      	movs	r4, #0
    6850:	786b      	ldrb	r3, [r5, #1]
    6852:	42a3      	cmp	r3, r4
    6854:	d800      	bhi.n	6858 <grid_led_lowlevel_render_all+0x10>
	}
	
}
    6856:	bd70      	pop	{r4, r5, r6, pc}
		grid_led_lowlevel_render(mod, i);
    6858:	4621      	mov	r1, r4
    685a:	4628      	mov	r0, r5
    685c:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    685e:	3401      	adds	r4, #1
    6860:	e7f6      	b.n	6850 <grid_led_lowlevel_render_all+0x8>
    6862:	bf00      	nop
    6864:	0000679d 	.word	0x0000679d

00006868 <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    6868:	b510      	push	{r4, lr}
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    686a:	4b07      	ldr	r3, [pc, #28]	; (6888 <grid_led_lowlevel_hardware_start_transfer+0x20>)
void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    686c:	4604      	mov	r4, r0
	grid_led_hardware_transfer_done = 0;
    686e:	2200      	movs	r2, #0
    6870:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    6872:	4806      	ldr	r0, [pc, #24]	; (688c <grid_led_lowlevel_hardware_start_transfer+0x24>)
    6874:	4b06      	ldr	r3, [pc, #24]	; (6890 <grid_led_lowlevel_hardware_start_transfer+0x28>)
    6876:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    6878:	88a2      	ldrh	r2, [r4, #4]
    687a:	68a1      	ldr	r1, [r4, #8]
    687c:	6960      	ldr	r0, [r4, #20]
    687e:	4b05      	ldr	r3, [pc, #20]	; (6894 <grid_led_lowlevel_hardware_start_transfer+0x2c>)

}
    6880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    6884:	4718      	bx	r3
    6886:	bf00      	nop
    6888:	200010c4 	.word	0x200010c4
    688c:	20014bc4 	.word	0x20014bc4
    6890:	0000af29 	.word	0x0000af29
    6894:	0000abc1 	.word	0x0000abc1

00006898 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    6898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	grid_ui_model_init(&grid_core_state, 1);
    689c:	4d70      	ldr	r5, [pc, #448]	; (6a60 <grid_module_common_init+0x1c8>)
    689e:	4b71      	ldr	r3, [pc, #452]	; (6a64 <grid_module_common_init+0x1cc>)
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    68a0:	f8df 9240 	ldr.w	r9, [pc, #576]	; 6ae4 <grid_module_common_init+0x24c>
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
		payload_length = strlen(payload_template);
    68a4:	f8df 8240 	ldr.w	r8, [pc, #576]	; 6ae8 <grid_module_common_init+0x250>
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    68a8:	4f6f      	ldr	r7, [pc, #444]	; (6a68 <grid_module_common_init+0x1d0>)
		uint8_t error = 0;
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    68aa:	f8df a240 	ldr.w	sl, [pc, #576]	; 6aec <grid_module_common_init+0x254>
void grid_module_common_init(void){
    68ae:	b0a3      	sub	sp, #140	; 0x8c
	grid_ui_model_init(&grid_core_state, 1);
    68b0:	4628      	mov	r0, r5
    68b2:	2101      	movs	r1, #1
    68b4:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    68b6:	4628      	mov	r0, r5
    68b8:	4b6c      	ldr	r3, [pc, #432]	; (6a6c <grid_module_common_init+0x1d4>)
    68ba:	2201      	movs	r2, #1
    68bc:	2100      	movs	r1, #0
    68be:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    68c0:	2200      	movs	r2, #0
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    68c2:	2400      	movs	r4, #0
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    68c4:	6868      	ldr	r0, [r5, #4]
    68c6:	4b6a      	ldr	r3, [pc, #424]	; (6a70 <grid_module_common_init+0x1d8>)
    68c8:	4611      	mov	r1, r2
    68ca:	4798      	blx	r3
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    68cc:	2274      	movs	r2, #116	; 0x74
    68ce:	4621      	mov	r1, r4
    68d0:	a805      	add	r0, sp, #20
    68d2:	9404      	str	r4, [sp, #16]
    68d4:	47c8      	blx	r9
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    68d6:	4967      	ldr	r1, [pc, #412]	; (6a74 <grid_module_common_init+0x1dc>)
    68d8:	4b67      	ldr	r3, [pc, #412]	; (6a78 <grid_module_common_init+0x1e0>)
    68da:	a804      	add	r0, sp, #16
    68dc:	4798      	blx	r3
		payload_length = strlen(payload_template);
    68de:	a804      	add	r0, sp, #16
    68e0:	47c0      	blx	r8
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    68e2:	aa04      	add	r2, sp, #16
    68e4:	1816      	adds	r6, r2, r0
    68e6:	2303      	movs	r3, #3
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    68e8:	f10d 0b0f 	add.w	fp, sp, #15
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    68ec:	4963      	ldr	r1, [pc, #396]	; (6a7c <grid_module_common_init+0x1e4>)
    68ee:	9300      	str	r3, [sp, #0]
    68f0:	2202      	movs	r2, #2
    68f2:	2310      	movs	r3, #16
    68f4:	4630      	mov	r0, r6
    68f6:	47b8      	blx	r7
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    68f8:	230e      	movs	r3, #14
    68fa:	2201      	movs	r2, #1
    68fc:	2104      	movs	r1, #4
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    68fe:	4f60      	ldr	r7, [pc, #384]	; (6a80 <grid_module_common_init+0x1e8>)
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    6900:	f8cd b000 	str.w	fp, [sp]
    6904:	4630      	mov	r0, r6
		uint8_t error = 0;
    6906:	f88d 400f 	strb.w	r4, [sp, #15]
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    690a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    690c:	47b8      	blx	r7
    690e:	2202      	movs	r2, #2
    6910:	4603      	mov	r3, r0
    6912:	2105      	movs	r1, #5
    6914:	4630      	mov	r0, r6
    6916:	f8cd b000 	str.w	fp, [sp]
    691a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    691c:	2301      	movs	r3, #1
    691e:	2202      	movs	r2, #2
    6920:	2107      	movs	r1, #7
    6922:	4630      	mov	r0, r6
    6924:	f8cd b000 	str.w	fp, [sp]
    6928:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    692a:	2301      	movs	r3, #1
    692c:	2202      	movs	r2, #2
    692e:	2109      	movs	r1, #9
    6930:	4630      	mov	r0, r6
    6932:	f8cd b000 	str.w	fp, [sp]
    6936:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    6938:	2309      	movs	r3, #9
    693a:	2202      	movs	r2, #2
    693c:	210b      	movs	r1, #11
    693e:	4630      	mov	r0, r6
    6940:	f8cd b000 	str.w	fp, [sp]
    6944:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    6946:	a804      	add	r0, sp, #16
    6948:	47c0      	blx	r8
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    694a:	686e      	ldr	r6, [r5, #4]
		payload_length = strlen(payload_template);
    694c:	4603      	mov	r3, r0
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    694e:	aa04      	add	r2, sp, #16
    6950:	68f0      	ldr	r0, [r6, #12]
    6952:	4e4c      	ldr	r6, [pc, #304]	; (6a84 <grid_module_common_init+0x1ec>)
    6954:	210c      	movs	r1, #12
    6956:	47b0      	blx	r6
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    6958:	2274      	movs	r2, #116	; 0x74
    695a:	4621      	mov	r1, r4
    695c:	a805      	add	r0, sp, #20
    695e:	9404      	str	r4, [sp, #16]
    6960:	47c8      	blx	r9
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    6962:	4949      	ldr	r1, [pc, #292]	; (6a88 <grid_module_common_init+0x1f0>)
    6964:	4b44      	ldr	r3, [pc, #272]	; (6a78 <grid_module_common_init+0x1e0>)
    6966:	a804      	add	r0, sp, #16
    6968:	4798      	blx	r3
		payload_length = strlen(payload_template);
    696a:	a804      	add	r0, sp, #16
    696c:	47c0      	blx	r8
    696e:	4603      	mov	r3, r0
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    6970:	6868      	ldr	r0, [r5, #4]
    6972:	aa04      	add	r2, sp, #16
    6974:	68c0      	ldr	r0, [r0, #12]
    6976:	2107      	movs	r1, #7
    6978:	47b0      	blx	r6
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    697a:	2274      	movs	r2, #116	; 0x74
    697c:	4621      	mov	r1, r4
    697e:	a805      	add	r0, sp, #20
    6980:	9404      	str	r4, [sp, #16]
    6982:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    6984:	4941      	ldr	r1, [pc, #260]	; (6a8c <grid_module_common_init+0x1f4>)
    6986:	4b3c      	ldr	r3, [pc, #240]	; (6a78 <grid_module_common_init+0x1e0>)
    6988:	a804      	add	r0, sp, #16
    698a:	4798      	blx	r3
		payload_length = strlen(payload_template);
    698c:	a804      	add	r0, sp, #16
    698e:	47c0      	blx	r8
    6990:	4603      	mov	r3, r0
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    6992:	6868      	ldr	r0, [r5, #4]
    6994:	aa04      	add	r2, sp, #16
    6996:	68c0      	ldr	r0, [r0, #12]
    6998:	2108      	movs	r1, #8
    699a:	47b0      	blx	r6
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    699c:	2274      	movs	r2, #116	; 0x74
    699e:	4621      	mov	r1, r4
    69a0:	a805      	add	r0, sp, #20
    69a2:	9404      	str	r4, [sp, #16]
    69a4:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    69a6:	493a      	ldr	r1, [pc, #232]	; (6a90 <grid_module_common_init+0x1f8>)
    69a8:	4b33      	ldr	r3, [pc, #204]	; (6a78 <grid_module_common_init+0x1e0>)
    69aa:	a804      	add	r0, sp, #16
    69ac:	4798      	blx	r3
		payload_length = strlen(payload_template);
    69ae:	a804      	add	r0, sp, #16
    69b0:	47c0      	blx	r8
    69b2:	4603      	mov	r3, r0
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    69b4:	6868      	ldr	r0, [r5, #4]
    69b6:	aa04      	add	r2, sp, #16
    69b8:	68c0      	ldr	r0, [r0, #12]
    69ba:	2109      	movs	r1, #9
    69bc:	47b0      	blx	r6
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    69be:	2274      	movs	r2, #116	; 0x74
    69c0:	4621      	mov	r1, r4
    69c2:	a805      	add	r0, sp, #20
    69c4:	9404      	str	r4, [sp, #16]
    69c6:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    69c8:	4932      	ldr	r1, [pc, #200]	; (6a94 <grid_module_common_init+0x1fc>)
    69ca:	4b2b      	ldr	r3, [pc, #172]	; (6a78 <grid_module_common_init+0x1e0>)
    69cc:	a804      	add	r0, sp, #16
    69ce:	4798      	blx	r3
		payload_length = strlen(payload_template);
    69d0:	a804      	add	r0, sp, #16
    69d2:	47c0      	blx	r8
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    69d4:	686c      	ldr	r4, [r5, #4]
		payload_length = strlen(payload_template);
    69d6:	4603      	mov	r3, r0
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    69d8:	aa04      	add	r2, sp, #16
    69da:	68e0      	ldr	r0, [r4, #12]
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    69dc:	4c2e      	ldr	r4, [pc, #184]	; (6a98 <grid_module_common_init+0x200>)
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    69de:	210a      	movs	r1, #10
    69e0:	47b0      	blx	r6
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    69e2:	492e      	ldr	r1, [pc, #184]	; (6a9c <grid_module_common_init+0x204>)
    69e4:	482e      	ldr	r0, [pc, #184]	; (6aa0 <grid_module_common_init+0x208>)
    69e6:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    69e8:	4b2e      	ldr	r3, [pc, #184]	; (6aa4 <grid_module_common_init+0x20c>)
    69ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    69ee:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    69f2:	47b8      	blx	r7
    69f4:	4625      	mov	r5, r4
    69f6:	b970      	cbnz	r0, 6a16 <grid_module_common_init+0x17e>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    69f8:	492b      	ldr	r1, [pc, #172]	; (6aa8 <grid_module_common_init+0x210>)
    69fa:	4829      	ldr	r0, [pc, #164]	; (6aa0 <grid_module_common_init+0x208>)
    69fc:	47a8      	blx	r5
		grid_module_po16_revb_init();
    69fe:	4b2b      	ldr	r3, [pc, #172]	; (6aac <grid_module_common_init+0x214>)
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
    6a00:	4798      	blx	r3
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
	}


	grid_sys_init(&grid_sys_state);
    6a02:	4b2b      	ldr	r3, [pc, #172]	; (6ab0 <grid_module_common_init+0x218>)
    6a04:	482b      	ldr	r0, [pc, #172]	; (6ab4 <grid_module_common_init+0x21c>)
    6a06:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    6a08:	492b      	ldr	r1, [pc, #172]	; (6ab8 <grid_module_common_init+0x220>)
    6a0a:	482c      	ldr	r0, [pc, #176]	; (6abc <grid_module_common_init+0x224>)
    6a0c:	4b2c      	ldr	r3, [pc, #176]	; (6ac0 <grid_module_common_init+0x228>)
    6a0e:	4798      	blx	r3
	
		
}
    6a10:	b023      	add	sp, #140	; 0x8c
    6a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    6a16:	47b8      	blx	r7
    6a18:	2808      	cmp	r0, #8
    6a1a:	d0ed      	beq.n	69f8 <grid_module_common_init+0x160>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    6a1c:	47b8      	blx	r7
    6a1e:	2880      	cmp	r0, #128	; 0x80
    6a20:	d104      	bne.n	6a2c <grid_module_common_init+0x194>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    6a22:	4928      	ldr	r1, [pc, #160]	; (6ac4 <grid_module_common_init+0x22c>)
    6a24:	481e      	ldr	r0, [pc, #120]	; (6aa0 <grid_module_common_init+0x208>)
    6a26:	47a8      	blx	r5
		grid_module_bu16_revb_init();
    6a28:	4b27      	ldr	r3, [pc, #156]	; (6ac8 <grid_module_common_init+0x230>)
    6a2a:	e7e9      	b.n	6a00 <grid_module_common_init+0x168>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    6a2c:	47b8      	blx	r7
    6a2e:	2888      	cmp	r0, #136	; 0x88
    6a30:	d0f7      	beq.n	6a22 <grid_module_common_init+0x18a>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    6a32:	47b8      	blx	r7
    6a34:	2840      	cmp	r0, #64	; 0x40
    6a36:	d104      	bne.n	6a42 <grid_module_common_init+0x1aa>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    6a38:	4924      	ldr	r1, [pc, #144]	; (6acc <grid_module_common_init+0x234>)
    6a3a:	4819      	ldr	r0, [pc, #100]	; (6aa0 <grid_module_common_init+0x208>)
    6a3c:	47a0      	blx	r4
		grid_module_pbf4_reva_init();			
    6a3e:	4b24      	ldr	r3, [pc, #144]	; (6ad0 <grid_module_common_init+0x238>)
    6a40:	e7de      	b.n	6a00 <grid_module_common_init+0x168>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    6a42:	47b8      	blx	r7
    6a44:	28c0      	cmp	r0, #192	; 0xc0
    6a46:	d104      	bne.n	6a52 <grid_module_common_init+0x1ba>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    6a48:	4922      	ldr	r1, [pc, #136]	; (6ad4 <grid_module_common_init+0x23c>)
    6a4a:	4815      	ldr	r0, [pc, #84]	; (6aa0 <grid_module_common_init+0x208>)
    6a4c:	47a0      	blx	r4
		grid_module_en16_reva_init();	
    6a4e:	4b22      	ldr	r3, [pc, #136]	; (6ad8 <grid_module_common_init+0x240>)
    6a50:	e7d6      	b.n	6a00 <grid_module_common_init+0x168>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    6a52:	4922      	ldr	r1, [pc, #136]	; (6adc <grid_module_common_init+0x244>)
    6a54:	4812      	ldr	r0, [pc, #72]	; (6aa0 <grid_module_common_init+0x208>)
    6a56:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    6a58:	4921      	ldr	r1, [pc, #132]	; (6ae0 <grid_module_common_init+0x248>)
    6a5a:	4811      	ldr	r0, [pc, #68]	; (6aa0 <grid_module_common_init+0x208>)
    6a5c:	47a0      	blx	r4
    6a5e:	e7d0      	b.n	6a02 <grid_module_common_init+0x16a>
    6a60:	20014538 	.word	0x20014538
    6a64:	00009259 	.word	0x00009259
    6a68:	00012b49 	.word	0x00012b49
    6a6c:	0000928d 	.word	0x0000928d
    6a70:	0000a535 	.word	0x0000a535
    6a74:	00014849 	.word	0x00014849
    6a78:	00012b8d 	.word	0x00012b8d
    6a7c:	00014752 	.word	0x00014752
    6a80:	000090d5 	.word	0x000090d5
    6a84:	00009f39 	.word	0x00009f39
    6a88:	00014858 	.word	0x00014858
    6a8c:	0001486f 	.word	0x0001486f
    6a90:	0001487e 	.word	0x0001487e
    6a94:	00014895 	.word	0x00014895
    6a98:	00012731 	.word	0x00012731
    6a9c:	000148ac 	.word	0x000148ac
    6aa0:	000147e3 	.word	0x000147e3
    6aa4:	41008000 	.word	0x41008000
    6aa8:	000148bc 	.word	0x000148bc
    6aac:	00007b71 	.word	0x00007b71
    6ab0:	00008e3d 	.word	0x00008e3d
    6ab4:	20006f80 	.word	0x20006f80
    6ab8:	20014a68 	.word	0x20014a68
    6abc:	20007994 	.word	0x20007994
    6ac0:	000084c9 	.word	0x000084c9
    6ac4:	000148ce 	.word	0x000148ce
    6ac8:	00006e21 	.word	0x00006e21
    6acc:	000148e0 	.word	0x000148e0
    6ad0:	00007815 	.word	0x00007815
    6ad4:	000148f2 	.word	0x000148f2
    6ad8:	00007339 	.word	0x00007339
    6adc:	00014904 	.word	0x00014904
    6ae0:	00014920 	.word	0x00014920
    6ae4:	000124ed 	.word	0x000124ed
    6ae8:	00012c81 	.word	0x00012c81
    6aec:	00009215 	.word	0x00009215

00006af0 <grid_module_bu16_revb_hardware_start_transfer>:

static uint8_t grid_bu16_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_bu16_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};
	
	
void grid_module_bu16_revb_hardware_start_transfer(void){
    6af0:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    6af2:	4c04      	ldr	r4, [pc, #16]	; (6b04 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    6af4:	4804      	ldr	r0, [pc, #16]	; (6b08 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    6af6:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    6af8:	4623      	mov	r3, r4
    6afa:	4804      	ldr	r0, [pc, #16]	; (6b0c <grid_module_bu16_revb_hardware_start_transfer+0x1c>)

}
    6afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    6b00:	4718      	bx	r3
    6b02:	bf00      	nop
    6b04:	0000d10d 	.word	0x0000d10d
    6b08:	20014af4 	.word	0x20014af4
    6b0c:	20014cc8 	.word	0x20014cc8

00006b10 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    6b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    6b14:	4aa4      	ldr	r2, [pc, #656]	; (6da8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    6b16:	7813      	ldrb	r3, [r2, #0]
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    6b18:	b08b      	sub	sp, #44	; 0x2c
    6b1a:	4614      	mov	r4, r2
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    6b1c:	b933      	cbnz	r3, 6b2c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c>
		grid_module_bu16_revb_hardware_transfer_complete++;
    6b1e:	7813      	ldrb	r3, [r2, #0]
    6b20:	3301      	adds	r3, #1
    6b22:	b2db      	uxtb	r3, r3
    6b24:	7013      	strb	r3, [r2, #0]
	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
	grid_module_bu16_revb_hardware_start_transfer();
}
    6b26:	b00b      	add	sp, #44	; 0x2c
    6b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    6b2c:	4b9f      	ldr	r3, [pc, #636]	; (6dac <grid_module_bu16_revb_hardware_transfer_complete_cb+0x29c>)
    6b2e:	48a0      	ldr	r0, [pc, #640]	; (6db0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    6b30:	4d9f      	ldr	r5, [pc, #636]	; (6db0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    6b32:	4798      	blx	r3
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    6b34:	7c6a      	ldrb	r2, [r5, #17]
		bank=0;
    6b36:	28ff      	cmp	r0, #255	; 0xff
    6b38:	bf14      	ite	ne
    6b3a:	4603      	movne	r3, r0
    6b3c:	2300      	moveq	r3, #0
	if (bank_changed){
    6b3e:	b9fa      	cbnz	r2, 6b80 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x70>
	uint16_t adcresult_0 = 0;
    6b40:	2300      	movs	r3, #0
    6b42:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t adcresult_1 = 0;
    6b46:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    6b4a:	7863      	ldrb	r3, [r4, #1]
    6b4c:	4a99      	ldr	r2, [pc, #612]	; (6db4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a4>)
    6b4e:	3308      	adds	r3, #8
    6b50:	5cd7      	ldrb	r7, [r2, r3]
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    6b52:	7863      	ldrb	r3, [r4, #1]
    6b54:	b2db      	uxtb	r3, r3
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    6b56:	b2ff      	uxtb	r7, r7
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    6b58:	5cd6      	ldrb	r6, [r2, r3]
	grid_module_bu16_revb_mux++;
    6b5a:	7863      	ldrb	r3, [r4, #1]
    6b5c:	3301      	adds	r3, #1
    6b5e:	b2db      	uxtb	r3, r3
    6b60:	7063      	strb	r3, [r4, #1]
	grid_module_bu16_revb_mux%=8;
    6b62:	7863      	ldrb	r3, [r4, #1]
    6b64:	f003 0307 	and.w	r3, r3, #7
    6b68:	7063      	strb	r3, [r4, #1]
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    6b6a:	7863      	ldrb	r3, [r4, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    6b6c:	f013 0f01 	tst.w	r3, #1
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    6b70:	b2f6      	uxtb	r6, r6
    6b72:	4b91      	ldr	r3, [pc, #580]	; (6db8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    6b74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    6b78:	d141      	bne.n	6bfe <grid_module_bu16_revb_hardware_transfer_complete_cb+0xee>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6b7a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
    6b7e:	e040      	b.n	6c02 <grid_module_bu16_revb_hardware_transfer_complete_cb+0xf2>
		grid_sys_state.bank_active_changed = 0;
    6b80:	f04f 0900 	mov.w	r9, #0
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6b84:	fa0f fa83 	sxth.w	sl, r3
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    6b88:	f8df 823c 	ldr.w	r8, [pc, #572]	; 6dc8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>
		grid_sys_state.bank_active_changed = 0;
    6b8c:	f885 9011 	strb.w	r9, [r5, #17]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6b90:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    6b94:	eb04 1703 	add.w	r7, r4, r3, lsl #4
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    6b98:	f8d8 3004 	ldr.w	r3, [r8, #4]
    6b9c:	7bea      	ldrb	r2, [r5, #15]
    6b9e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    6ba2:	fa5f f689 	uxtb.w	r6, r9
    6ba6:	7a5b      	ldrb	r3, [r3, #9]
    6ba8:	42b3      	cmp	r3, r6
    6baa:	d9c9      	bls.n	6b40 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x30>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6bac:	f8d8 2004 	ldr.w	r2, [r8, #4]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    6bb0:	f8df b220 	ldr.w	fp, [pc, #544]	; 6dd4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c4>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6bb4:	4452      	add	r2, sl
    6bb6:	2364      	movs	r3, #100	; 0x64
    6bb8:	68d2      	ldr	r2, [r2, #12]
    6bba:	4373      	muls	r3, r6
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    6bbc:	19b9      	adds	r1, r7, r6
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6bbe:	441a      	add	r2, r3
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    6bc0:	7888      	ldrb	r0, [r1, #2]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    6bc2:	f891 1042 	ldrb.w	r1, [r1, #66]	; 0x42
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    6bc6:	6190      	str	r0, [r2, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    6bc8:	61d1      	str	r1, [r2, #28]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    6bca:	f8d8 2004 	ldr.w	r2, [r8, #4]
    6bce:	7be9      	ldrb	r1, [r5, #15]
    6bd0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    6bd4:	4640      	mov	r0, r8
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    6bd6:	68d2      	ldr	r2, [r2, #12]
    6bd8:	4413      	add	r3, r2
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    6bda:	4632      	mov	r2, r6
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    6bdc:	60de      	str	r6, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    6bde:	7be9      	ldrb	r1, [r5, #15]
    6be0:	2300      	movs	r3, #0
    6be2:	47d8      	blx	fp
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    6be4:	7be9      	ldrb	r1, [r5, #15]
    6be6:	2304      	movs	r3, #4
    6be8:	4632      	mov	r2, r6
    6bea:	4640      	mov	r0, r8
    6bec:	47d8      	blx	fp
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    6bee:	7be9      	ldrb	r1, [r5, #15]
    6bf0:	2305      	movs	r3, #5
    6bf2:	4632      	mov	r2, r6
    6bf4:	4640      	mov	r0, r8
    6bf6:	47d8      	blx	fp
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    6bf8:	f109 0901 	add.w	r9, r9, #1
    6bfc:	e7cc      	b.n	6b98 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x88>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    6bfe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    6c02:	7863      	ldrb	r3, [r4, #1]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    6c04:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 6dd8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c8>
    6c08:	486c      	ldr	r0, [pc, #432]	; (6dbc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2ac>)
    6c0a:	f013 0f02 	tst.w	r3, #2
    6c0e:	4b6a      	ldr	r3, [pc, #424]	; (6db8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    6c10:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    6c14:	bf14      	ite	ne
    6c16:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6c1a:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    6c1e:	7863      	ldrb	r3, [r4, #1]
    6c20:	f013 0f04 	tst.w	r3, #4
    6c24:	4b64      	ldr	r3, [pc, #400]	; (6db8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    6c26:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    6c2a:	bf14      	ite	ne
    6c2c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6c30:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    6c34:	2100      	movs	r1, #0
    6c36:	2302      	movs	r3, #2
    6c38:	aa05      	add	r2, sp, #20
    6c3a:	47c0      	blx	r8
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    6c3c:	2302      	movs	r3, #2
    6c3e:	f10d 0216 	add.w	r2, sp, #22
    6c42:	485f      	ldr	r0, [pc, #380]	; (6dc0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>)
    6c44:	2100      	movs	r1, #0
    6c46:	47c0      	blx	r8
	uint8_t result_value[2] = {0};
    6c48:	2300      	movs	r3, #0
    6c4a:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint8_t result_valid[2] = {0};
    6c4e:	f8ad 3010 	strh.w	r3, [sp, #16]
	if (adcresult_0>60000){
    6c52:	f8bd 3014 	ldrh.w	r3, [sp, #20]
	result_index[0] = adc_index_0;
    6c56:	f88d 7008 	strb.w	r7, [sp, #8]
	if (adcresult_0>60000){
    6c5a:	f64e 2260 	movw	r2, #60000	; 0xea60
    6c5e:	4293      	cmp	r3, r2
	result_index[1] = adc_index_1;
    6c60:	f88d 6009 	strb.w	r6, [sp, #9]
	if (adcresult_0>60000){
    6c64:	d978      	bls.n	6d58 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x248>
		result_valid[0] = 1;
    6c66:	2301      	movs	r3, #1
    6c68:	f88d 3010 	strb.w	r3, [sp, #16]
	if (adcresult_1>60000){
    6c6c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c70:	f64e 2260 	movw	r2, #60000	; 0xea60
    6c74:	4293      	cmp	r3, r2
    6c76:	d975      	bls.n	6d64 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>
		result_value[1] = 0;
    6c78:	2300      	movs	r3, #0
		result_value[1] = 127;
    6c7a:	f88d 300d 	strb.w	r3, [sp, #13]
		result_valid[1] = 1;
    6c7e:	2301      	movs	r3, #1
    6c80:	f88d 3011 	strb.w	r3, [sp, #17]
	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    6c84:	4b4f      	ldr	r3, [pc, #316]	; (6dc4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b4>)
    6c86:	ae06      	add	r6, sp, #24
    6c88:	f103 0710 	add.w	r7, r3, #16
    6c8c:	6818      	ldr	r0, [r3, #0]
    6c8e:	6859      	ldr	r1, [r3, #4]
    6c90:	4632      	mov	r2, r6
    6c92:	c203      	stmia	r2!, {r0, r1}
    6c94:	3308      	adds	r3, #8
    6c96:	42bb      	cmp	r3, r7
    6c98:	4616      	mov	r6, r2
    6c9a:	d1f7      	bne.n	6c8c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x17c>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    6c9c:	484a      	ldr	r0, [pc, #296]	; (6dc8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>)
	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    6c9e:	2300      	movs	r3, #0
    6ca0:	f10d 0908 	add.w	r9, sp, #8
    6ca4:	f10d 0b0c 	add.w	fp, sp, #12
    6ca8:	9301      	str	r3, [sp, #4]
    6caa:	4682      	mov	sl, r0
		uint8_t res_index = result_index[i];
    6cac:	f819 6b01 	ldrb.w	r6, [r9], #1
		uint8_t res_value = result_value[i];
    6cb0:	f81b 8b01 	ldrb.w	r8, [fp], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    6cb4:	6843      	ldr	r3, [r0, #4]
    6cb6:	7bea      	ldrb	r2, [r5, #15]
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    6cb8:	19a1      	adds	r1, r4, r6
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    6cba:	b2d2      	uxtb	r2, r2
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    6cbc:	f891 c082 	ldrb.w	ip, [r1, #130]	; 0x82
    6cc0:	45e0      	cmp	r8, ip
    6cc2:	d042      	beq.n	6d4a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23a>
    6cc4:	9f01      	ldr	r7, [sp, #4]
		uint8_t res_valid = result_valid[i];
    6cc6:	a904      	add	r1, sp, #16
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    6cc8:	5c79      	ldrb	r1, [r7, r1]
    6cca:	2901      	cmp	r1, #1
    6ccc:	d13d      	bne.n	6d4a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23a>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    6cce:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    6cd2:	2164      	movs	r1, #100	; 0x64
    6cd4:	68db      	ldr	r3, [r3, #12]
    6cd6:	fb16 f101 	smulbb	r1, r6, r1
    6cda:	440b      	add	r3, r1
			if (grid_bu16_helper_template_b_abs[res_index] == 0){ // Button Press Event
    6cdc:	f1bc 0f00 	cmp.w	ip, #0
    6ce0:	d14d      	bne.n	6d7e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x26e>
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    6ce2:	699a      	ldr	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    6ce4:	f8d3 e01c 	ldr.w	lr, [r3, #28]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    6ce8:	2a00      	cmp	r2, #0
    6cea:	bf0c      	ite	eq
    6cec:	227f      	moveq	r2, #127	; 0x7f
    6cee:	2200      	movne	r2, #0
    6cf0:	619a      	str	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    6cf2:	f1be 0f00 	cmp.w	lr, #0
    6cf6:	d13c      	bne.n	6d72 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x262>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    6cf8:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    6cfc:	f8c3 c01c 	str.w	ip, [r3, #28]
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    6d00:	f895 c00f 	ldrb.w	ip, [r5, #15]
    6d04:	9f01      	ldr	r7, [sp, #4]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    6d06:	69db      	ldr	r3, [r3, #28]
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    6d08:	eb04 1c0c 	add.w	ip, r4, ip, lsl #4
    6d0c:	44bc      	add	ip, r7
    6d0e:	f88c 2002 	strb.w	r2, [ip, #2]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    6d12:	7bea      	ldrb	r2, [r5, #15]
    6d14:	eb04 1202 	add.w	r2, r4, r2, lsl #4
    6d18:	443a      	add	r2, r7
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    6d1a:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    6d1e:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
    6d22:	2300      	movs	r3, #0
                    template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    6d24:	f8da 2004 	ldr.w	r2, [sl, #4]
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    6d28:	441a      	add	r2, r3
    6d2a:	3310      	adds	r3, #16
    6d2c:	68d2      	ldr	r2, [r2, #12]
    6d2e:	440a      	add	r2, r1
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    6d30:	2b40      	cmp	r3, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    6d32:	f8c2 c014 	str.w	ip, [r2, #20]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    6d36:	d1f5      	bne.n	6d24 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    6d38:	7be9      	ldrb	r1, [r5, #15]
    6d3a:	2304      	movs	r3, #4
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    6d3c:	4632      	mov	r2, r6
    6d3e:	4f23      	ldr	r7, [pc, #140]	; (6dcc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2bc>)
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    6d40:	4426      	add	r6, r4
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    6d42:	47b8      	blx	r7
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    6d44:	4820      	ldr	r0, [pc, #128]	; (6dc8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>)
    6d46:	f886 8082 	strb.w	r8, [r6, #130]	; 0x82
	for (uint8_t i=0; i<2; i++)
    6d4a:	9b01      	ldr	r3, [sp, #4]
    6d4c:	b173      	cbz	r3, 6d6c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x25c>
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    6d4e:	2300      	movs	r3, #0
    6d50:	7023      	strb	r3, [r4, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    6d52:	4b1f      	ldr	r3, [pc, #124]	; (6dd0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c0>)
    6d54:	4798      	blx	r3
    6d56:	e6e6      	b.n	6b26 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x16>
	else if (adcresult_0<200){
    6d58:	2bc7      	cmp	r3, #199	; 0xc7
    6d5a:	d887      	bhi.n	6c6c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x15c>
		result_value[0] = 127;
    6d5c:	237f      	movs	r3, #127	; 0x7f
    6d5e:	f88d 300c 	strb.w	r3, [sp, #12]
    6d62:	e780      	b.n	6c66 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x156>
	else if (adcresult_1<200){
    6d64:	2bc7      	cmp	r3, #199	; 0xc7
    6d66:	d88d      	bhi.n	6c84 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x174>
		result_value[1] = 127;
    6d68:	237f      	movs	r3, #127	; 0x7f
    6d6a:	e786      	b.n	6c7a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x16a>
    6d6c:	2301      	movs	r3, #1
    6d6e:	9301      	str	r3, [sp, #4]
    6d70:	e79c      	b.n	6cac <grid_module_bu16_revb_hardware_transfer_complete_cb+0x19c>
				else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    6d72:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    6d76:	bf08      	it	eq
    6d78:	f04f 0c7f 	moveq.w	ip, #127	; 0x7f
    6d7c:	e7be      	b.n	6cfc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1ec>
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    6d7e:	aa0a      	add	r2, sp, #40	; 0x28
    6d80:	4432      	add	r2, r6
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    6d82:	60de      	str	r6, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    6d84:	f812 2c10 	ldrb.w	r2, [r2, #-16]
    6d88:	611a      	str	r2, [r3, #16]
    6d8a:	2300      	movs	r3, #0
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    6d8c:	469c      	mov	ip, r3
                    template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    6d8e:	f8da 2004 	ldr.w	r2, [sl, #4]
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    6d92:	441a      	add	r2, r3
    6d94:	3310      	adds	r3, #16
    6d96:	68d2      	ldr	r2, [r2, #12]
    6d98:	440a      	add	r2, r1
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    6d9a:	2b40      	cmp	r3, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    6d9c:	f8c2 c014 	str.w	ip, [r2, #20]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    6da0:	d1f5      	bne.n	6d8e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x27e>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    6da2:	7be9      	ldrb	r1, [r5, #15]
    6da4:	2305      	movs	r3, #5
    6da6:	e7c9      	b.n	6d3c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>
    6da8:	200005e8 	.word	0x200005e8
    6dac:	00008ef3 	.word	0x00008ef3
    6db0:	20006f80 	.word	0x20006f80
    6db4:	20000308 	.word	0x20000308
    6db8:	41008000 	.word	0x41008000
    6dbc:	20014af4 	.word	0x20014af4
    6dc0:	20014cc8 	.word	0x20014cc8
    6dc4:	0001492f 	.word	0x0001492f
    6dc8:	20006f74 	.word	0x20006f74
    6dcc:	0000a1fd 	.word	0x0000a1fd
    6dd0:	00006af1 	.word	0x00006af1
    6dd4:	0000a649 	.word	0x0000a649
    6dd8:	0000d051 	.word	0x0000d051

00006ddc <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    6ddc:	b570      	push	{r4, r5, r6, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    6dde:	4c0b      	ldr	r4, [pc, #44]	; (6e0c <grid_module_bu16_revb_hardware_init+0x30>)
    6de0:	4e0b      	ldr	r6, [pc, #44]	; (6e10 <grid_module_bu16_revb_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    6de2:	4d0c      	ldr	r5, [pc, #48]	; (6e14 <grid_module_bu16_revb_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    6de4:	4b0c      	ldr	r3, [pc, #48]	; (6e18 <grid_module_bu16_revb_hardware_init+0x3c>)
    6de6:	2200      	movs	r2, #0
    6de8:	4611      	mov	r1, r2
    6dea:	4620      	mov	r0, r4
    6dec:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    6dee:	2200      	movs	r2, #0
    6df0:	4b09      	ldr	r3, [pc, #36]	; (6e18 <grid_module_bu16_revb_hardware_init+0x3c>)
    6df2:	4611      	mov	r1, r2
    6df4:	4628      	mov	r0, r5
    6df6:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    6df8:	4620      	mov	r0, r4
    6dfa:	4c08      	ldr	r4, [pc, #32]	; (6e1c <grid_module_bu16_revb_hardware_init+0x40>)
    6dfc:	2100      	movs	r1, #0
    6dfe:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    6e00:	4628      	mov	r0, r5
    6e02:	4623      	mov	r3, r4
    6e04:	2100      	movs	r1, #0

}
    6e06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    6e0a:	4718      	bx	r3
    6e0c:	20014af4 	.word	0x20014af4
    6e10:	0000cfd9 	.word	0x0000cfd9
    6e14:	20014cc8 	.word	0x20014cc8
    6e18:	00006b11 	.word	0x00006b11
    6e1c:	0000cf99 	.word	0x0000cf99

00006e20 <grid_module_bu16_revb_init>:



void grid_module_bu16_revb_init(){
    6e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    6e24:	4b12      	ldr	r3, [pc, #72]	; (6e70 <grid_module_bu16_revb_init+0x50>)
    6e26:	4813      	ldr	r0, [pc, #76]	; (6e74 <grid_module_bu16_revb_init+0x54>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    6e28:	4e13      	ldr	r6, [pc, #76]	; (6e78 <grid_module_bu16_revb_init+0x58>)
    6e2a:	4f14      	ldr	r7, [pc, #80]	; (6e7c <grid_module_bu16_revb_init+0x5c>)
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    6e2c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 6e8c <grid_module_bu16_revb_init+0x6c>
	grid_led_lowlevel_init(&grid_led_state, 16);
    6e30:	2110      	movs	r1, #16
    6e32:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    6e34:	4810      	ldr	r0, [pc, #64]	; (6e78 <grid_module_bu16_revb_init+0x58>)
    6e36:	4b12      	ldr	r3, [pc, #72]	; (6e80 <grid_module_bu16_revb_init+0x60>)
    6e38:	2104      	movs	r1, #4
    6e3a:	4798      	blx	r3
    6e3c:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);
    6e3e:	2210      	movs	r2, #16
    6e40:	b2e1      	uxtb	r1, r4
    6e42:	4630      	mov	r0, r6
    6e44:	47b8      	blx	r7
		for (uint8_t j=0; j<16; j++){
    6e46:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);
    6e4a:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    6e4c:	6870      	ldr	r0, [r6, #4]
    6e4e:	b2e9      	uxtb	r1, r5
    6e50:	2202      	movs	r2, #2
    6e52:	4448      	add	r0, r9
    6e54:	3501      	adds	r5, #1
    6e56:	47c0      	blx	r8
		for (uint8_t j=0; j<16; j++){
    6e58:	2d10      	cmp	r5, #16
    6e5a:	d1f7      	bne.n	6e4c <grid_module_bu16_revb_init+0x2c>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    6e5c:	3401      	adds	r4, #1
    6e5e:	2c04      	cmp	r4, #4
    6e60:	d1ed      	bne.n	6e3e <grid_module_bu16_revb_init+0x1e>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    6e62:	4b08      	ldr	r3, [pc, #32]	; (6e84 <grid_module_bu16_revb_init+0x64>)
    6e64:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();

};
    6e66:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_bu16_revb_hardware_start_transfer();
    6e6a:	4b07      	ldr	r3, [pc, #28]	; (6e88 <grid_module_bu16_revb_init+0x68>)
    6e6c:	4718      	bx	r3
    6e6e:	bf00      	nop
    6e70:	000066e9 	.word	0x000066e9
    6e74:	200145b0 	.word	0x200145b0
    6e78:	20006f74 	.word	0x20006f74
    6e7c:	0000928d 	.word	0x0000928d
    6e80:	00009259 	.word	0x00009259
    6e84:	00006ddd 	.word	0x00006ddd
    6e88:	00006af1 	.word	0x00006af1
    6e8c:	0000a535 	.word	0x0000a535

00006e90 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    6e90:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    6e92:	4b08      	ldr	r3, [pc, #32]	; (6eb4 <grid_module_en16_reva_hardware_start_transfer+0x24>)
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    6e94:	4808      	ldr	r0, [pc, #32]	; (6eb8 <grid_module_en16_reva_hardware_start_transfer+0x28>)

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    6e96:	4c09      	ldr	r4, [pc, #36]	; (6ebc <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    6e98:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    6e9c:	619a      	str	r2, [r3, #24]
	spi_m_async_enable(&UI_SPI);
    6e9e:	4b08      	ldr	r3, [pc, #32]	; (6ec0 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    6ea0:	4798      	blx	r3
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    6ea2:	4a08      	ldr	r2, [pc, #32]	; (6ec4 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    6ea4:	4804      	ldr	r0, [pc, #16]	; (6eb8 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    6ea6:	46a4      	mov	ip, r4
    6ea8:	2308      	movs	r3, #8

}
    6eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    6eae:	f102 010e 	add.w	r1, r2, #14
    6eb2:	4760      	bx	ip
    6eb4:	41008000 	.word	0x41008000
    6eb8:	200149e0 	.word	0x200149e0
    6ebc:	0000dcd5 	.word	0x0000dcd5
    6ec0:	0000dc35 	.word	0x0000dc35
    6ec4:	2000067a 	.word	0x2000067a

00006ec8 <grid_module_en16_reva_hardware_transfer_complete_cb>:

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    6ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    6ecc:	4ba8      	ldr	r3, [pc, #672]	; (7170 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2a8>)
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    6ece:	48a9      	ldr	r0, [pc, #676]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
	if (bank == 255){
		bank=0;
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    6ed0:	4fa8      	ldr	r7, [pc, #672]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    6ed2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    6ed6:	615a      	str	r2, [r3, #20]
void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    6ed8:	b089      	sub	sp, #36	; 0x24
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    6eda:	4ba7      	ldr	r3, [pc, #668]	; (7178 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b0>)
    6edc:	4798      	blx	r3
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    6ede:	7c7b      	ldrb	r3, [r7, #17]
		bank=0;
    6ee0:	28ff      	cmp	r0, #255	; 0xff
    6ee2:	bf14      	ite	ne
    6ee4:	4606      	movne	r6, r0
    6ee6:	2600      	moveq	r6, #0
		
	if (bank_changed){
    6ee8:	2b00      	cmp	r3, #0
    6eea:	f040 815f 	bne.w	71ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    6eee:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 71a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e0>
				uint8_t controlnumber = i;
 
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 

				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    6ef2:	0133      	lsls	r3, r6, #4
    6ef4:	9302      	str	r3, [sp, #8]
    6ef6:	eb08 1306 	add.w	r3, r8, r6, lsl #4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    6efa:	f04f 0b00 	mov.w	fp, #0
				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    6efe:	9303      	str	r3, [sp, #12]
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    6f00:	f3cb 0346 	ubfx	r3, fp, #1, #7
    6f04:	f00b 0201 	and.w	r2, fp, #1
    6f08:	f818 3003 	ldrb.w	r3, [r8, r3]
    6f0c:	0092      	lsls	r2, r2, #2
    6f0e:	4113      	asrs	r3, r2
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    6f10:	eb08 020b 	add.w	r2, r8, fp
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    6f14:	b2de      	uxtb	r6, r3
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    6f16:	f892 015c 	ldrb.w	r0, [r2, #348]	; 0x15c
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    6f1a:	f003 030f 	and.w	r3, r3, #15
		if (old_value != new_value){
    6f1e:	4283      	cmp	r3, r0
    6f20:	fa5f f18b 	uxtb.w	r1, fp
    6f24:	f000 8115 	beq.w	7152 <grid_module_en16_reva_hardware_transfer_complete_cb+0x28a>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    6f28:	4894      	ldr	r0, [pc, #592]	; (717c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b4>)
            UI_SPI_RX_BUFFER_LAST[j] = new_value;
    6f2a:	f882 315c 	strb.w	r3, [r2, #348]	; 0x15c
			UI_SPI_DEBUG = j;
    6f2e:	4a94      	ldr	r2, [pc, #592]	; (7180 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b8>)
		uint8_t i = UI_ENCODER_LOOKUP[j];
    6f30:	f81b 4000 	ldrb.w	r4, [fp, r0]
			UI_SPI_DEBUG = j;
    6f34:	7011      	strb	r1, [r2, #0]
			if (button_value != grid_ui_encoder_array[i].button_value){
    6f36:	4d93      	ldr	r5, [pc, #588]	; (7184 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2bc>)
			uint8_t button_value = (new_value&0b00000100)?1:0;
    6f38:	f3c3 0280 	ubfx	r2, r3, #2, #1
    6f3c:	9201      	str	r2, [sp, #4]
            uint8_t phase_a      = (new_value&0b00000010)?1:0;
    6f3e:	f3c3 0240 	ubfx	r2, r3, #1, #1
    6f42:	9200      	str	r2, [sp, #0]
			if (button_value != grid_ui_encoder_array[i].button_value){
    6f44:	eb05 1204 	add.w	r2, r5, r4, lsl #4
    6f48:	9801      	ldr	r0, [sp, #4]
    6f4a:	7851      	ldrb	r1, [r2, #1]
    6f4c:	4281      	cmp	r1, r0
			uint8_t phase_b      = (new_value&0b00000001)?1:0;
    6f4e:	f006 0601 	and.w	r6, r6, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    6f52:	ea4f 1704 	mov.w	r7, r4, lsl #4
    6f56:	d04d      	beq.n	6ff4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x12c>
				grid_ui_encoder_array[i].button_changed = 1;
    6f58:	2101      	movs	r1, #1
				grid_ui_encoder_array[i].button_value = new_value>>2;
    6f5a:	089b      	lsrs	r3, r3, #2
				grid_ui_encoder_array[i].button_changed = 1;
    6f5c:	7091      	strb	r1, [r2, #2]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    6f5e:	f8df a214 	ldr.w	sl, [pc, #532]	; 7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>
				grid_ui_encoder_array[i].button_value = new_value>>2;
    6f62:	7053      	strb	r3, [r2, #1]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    6f64:	4a88      	ldr	r2, [pc, #544]	; (7188 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    6f66:	f8df c230 	ldr.w	ip, [pc, #560]	; 7198 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    6f6a:	6852      	ldr	r2, [r2, #4]
    6f6c:	f89a 100f 	ldrb.w	r1, [sl, #15]
    6f70:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    6f74:	2164      	movs	r1, #100	; 0x64
    6f76:	68d2      	ldr	r2, [r2, #12]
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    6f78:	f10d 0910 	add.w	r9, sp, #16
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    6f7c:	fb04 2201 	mla	r2, r4, r1, r2
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    6f80:	f8dc 1004 	ldr.w	r1, [ip, #4]
    6f84:	f8dc 0000 	ldr.w	r0, [ip]
    6f88:	46ce      	mov	lr, r9
    6f8a:	e8ae 0003 	stmia.w	lr!, {r0, r1}
    6f8e:	497f      	ldr	r1, [pc, #508]	; (718c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    6f90:	f10c 0c08 	add.w	ip, ip, #8
    6f94:	458c      	cmp	ip, r1
    6f96:	46f1      	mov	r9, lr
    6f98:	d1f2      	bne.n	6f80 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb8>
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    6f9a:	a908      	add	r1, sp, #32
    6f9c:	4421      	add	r1, r4
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    6f9e:	60d4      	str	r4, [r2, #12]
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    6fa0:	2b00      	cmp	r3, #0
    6fa2:	f040 8152 	bne.w	724a <grid_module_en16_reva_hardware_transfer_complete_cb+0x382>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    6fa6:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    6faa:	6111      	str	r1, [r2, #16]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    6fac:	6991      	ldr	r1, [r2, #24]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    6fae:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    6fb2:	2900      	cmp	r1, #0
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    6fb4:	69d1      	ldr	r1, [r2, #28]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    6fb6:	f8c2 c014 	str.w	ip, [r2, #20]
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    6fba:	bf0c      	ite	eq
    6fbc:	4660      	moveq	r0, ip
    6fbe:	2000      	movne	r0, #0
    6fc0:	6190      	str	r0, [r2, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    6fc2:	2900      	cmp	r1, #0
    6fc4:	f040 813d 	bne.w	7242 <grid_module_en16_reva_hardware_transfer_complete_cb+0x37a>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    6fc8:	233f      	movs	r3, #63	; 0x3f
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    6fca:	496a      	ldr	r1, [pc, #424]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    6fcc:	61d3      	str	r3, [r2, #28]
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    6fce:	7bcb      	ldrb	r3, [r1, #15]
    6fd0:	eb08 1303 	add.w	r3, r8, r3, lsl #4
    6fd4:	4423      	add	r3, r4
    6fd6:	7718      	strb	r0, [r3, #28]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    6fd8:	7bcb      	ldrb	r3, [r1, #15]
    6fda:	69d2      	ldr	r2, [r2, #28]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    6fdc:	7bc9      	ldrb	r1, [r1, #15]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    6fde:	eb08 1303 	add.w	r3, r8, r3, lsl #4
    6fe2:	4423      	add	r3, r4
    6fe4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    6fe8:	2304      	movs	r3, #4
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    6fea:	4867      	ldr	r0, [pc, #412]	; (7188 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    6fec:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 719c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>
    6ff0:	4622      	mov	r2, r4
    6ff2:	47c8      	blx	r9
            if (a_now == 1 && b_now == 1){ //detent found
    6ff4:	9b00      	ldr	r3, [sp, #0]
    6ff6:	2b00      	cmp	r3, #0
    6ff8:	f000 8155 	beq.w	72a6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3de>
    6ffc:	2e00      	cmp	r6, #0
    6ffe:	f000 8155 	beq.w	72ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
			uint8_t b_prev = grid_ui_encoder_array[i].phase_b_previous;
    7002:	19eb      	adds	r3, r5, r7
                if (b_prev == 0 && grid_ui_encoder_array[i].phase_change_lock == 0){
    7004:	7b9a      	ldrb	r2, [r3, #14]
    7006:	2a00      	cmp	r2, #0
    7008:	f040 8128 	bne.w	725c <grid_module_en16_reva_hardware_transfer_complete_cb+0x394>
    700c:	7bd9      	ldrb	r1, [r3, #15]
    700e:	2900      	cmp	r1, #0
    7010:	f040 814c 	bne.w	72ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
                    grid_ui_encoder_array[i].phase_change_lock = 1;
    7014:	2201      	movs	r2, #1
    7016:	73da      	strb	r2, [r3, #15]
                    delta = -1;
    7018:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    701c:	442f      	add	r7, r5
    701e:	9b00      	ldr	r3, [sp, #0]
    7020:	737b      	strb	r3, [r7, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    7022:	73be      	strb	r6, [r7, #14]
			if (delta != 0){
    7024:	f1b9 0f00 	cmp.w	r9, #0
    7028:	f000 8093 	beq.w	7152 <grid_module_en16_reva_hardware_transfer_complete_cb+0x28a>
				uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    702c:	68b9      	ldr	r1, [r7, #8]
    702e:	4851      	ldr	r0, [pc, #324]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7030:	4b57      	ldr	r3, [pc, #348]	; (7190 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    7032:	4798      	blx	r3
				if (elapsed_ms>25){
    7034:	f5b0 7fd0 	cmp.w	r0, #416	; 0x1a0
    7038:	f080 811b 	bcs.w	7272 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3aa>
                uint32_t elapsed_ms = elapsed_time/RTC1MS;
    703c:	0900      	lsrs	r0, r0, #4
    703e:	2801      	cmp	r0, #1
    7040:	bf38      	it	cc
    7042:	2001      	movcc	r0, #1
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    7044:	4e4b      	ldr	r6, [pc, #300]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7046:	4b53      	ldr	r3, [pc, #332]	; (7194 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
				uint8_t velocityfactor = (25*25-elapsed_ms*elapsed_ms)/150 + 1;
    7048:	f240 2771 	movw	r7, #625	; 0x271
    704c:	fb00 7010 	mls	r0, r0, r0, r7
    7050:	2796      	movs	r7, #150	; 0x96
    7052:	fbb0 f7f7 	udiv	r7, r0, r7
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    7056:	4630      	mov	r0, r6
    7058:	4798      	blx	r3
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    705a:	4a4b      	ldr	r2, [pc, #300]	; (7188 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    705c:	6852      	ldr	r2, [r2, #4]
    705e:	7bf1      	ldrb	r1, [r6, #15]
                uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7060:	4e4d      	ldr	r6, [pc, #308]	; (7198 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7062:	eb02 1201 	add.w	r2, r2, r1, lsl #4
				uint8_t velocityfactor = (25*25-elapsed_ms*elapsed_ms)/150 + 1;
    7066:	3701      	adds	r7, #1
    7068:	b2ff      	uxtb	r7, r7
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    706a:	eb05 1504 	add.w	r5, r5, r4, lsl #4
				delta_high = delta * (velocityfactor * 2 - 1);
    706e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    7072:	eb0a 0a47 	add.w	sl, sl, r7, lsl #1
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7076:	68d2      	ldr	r2, [r2, #12]
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    7078:	60a8      	str	r0, [r5, #8]
				delta_high = delta * (velocityfactor * 2 - 1);
    707a:	fb0a fa09 	mul.w	sl, sl, r9
				delta_low =  delta * velocityfactor;			
    707e:	fb07 f509 	mul.w	r5, r7, r9
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7082:	2164      	movs	r1, #100	; 0x64
				delta_low =  delta * velocityfactor;			
    7084:	b2ab      	uxth	r3, r5
				delta_high = delta * (velocityfactor * 2 - 1);
    7086:	fa1f f78a 	uxth.w	r7, sl
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    708a:	fb04 2201 	mla	r2, r4, r1, r2
                uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    708e:	f10d 0e10 	add.w	lr, sp, #16
    7092:	6871      	ldr	r1, [r6, #4]
    7094:	6830      	ldr	r0, [r6, #0]
    7096:	46f4      	mov	ip, lr
    7098:	e8ac 0003 	stmia.w	ip!, {r0, r1}
    709c:	493b      	ldr	r1, [pc, #236]	; (718c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    709e:	3608      	adds	r6, #8
    70a0:	428e      	cmp	r6, r1
    70a2:	46e6      	mov	lr, ip
    70a4:	d1f5      	bne.n	7092 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 
    70a6:	a908      	add	r1, sp, #32
    70a8:	4421      	add	r1, r4
                uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    70aa:	6214      	str	r4, [r2, #32]
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 
    70ac:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    70b0:	6251      	str	r1, [r2, #36]	; 0x24
				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    70b2:	9903      	ldr	r1, [sp, #12]
    70b4:	4421      	add	r1, r4
    70b6:	f891 c09c 	ldrb.w	ip, [r1, #156]	; 0x9c
				uint8_t new_abs_low_velocity_value = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    70ba:	f891 60dc 	ldrb.w	r6, [r1, #220]	; 0xdc
				uint8_t new_abs_high_velocity_value = grid_en16_helper_template_e_abs_high_velocity[bank][i];
    70be:	f891 011c 	ldrb.w	r0, [r1, #284]	; 0x11c
                
				uint8_t new_rel_no_velocity_value =  template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL];
    70c2:	f892 1034 	ldrb.w	r1, [r2, #52]	; 0x34
				
				if (delta != 0){
                    
                    
                    // ABSOLUTE NO VELOCITY						
					if (new_abs_no_velocity_value + delta < 0){
    70c6:	44cc      	add	ip, r9
    70c8:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
    70cc:	f000 80d3 	beq.w	7276 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ae>
						new_abs_no_velocity_value = 0;
					}
					else if (new_abs_no_velocity_value + delta > 127){
    70d0:	f1bc 0f7f 	cmp.w	ip, #127	; 0x7f
    70d4:	f300 80d2 	bgt.w	727c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>
						new_abs_no_velocity_value = 127;
					}
					else{
						new_abs_no_velocity_value += delta;
    70d8:	fa5f fc8c 	uxtb.w	ip, ip
					}	
                    
                    // ABSOLUTE LOW VELOCITY						
					if (new_abs_low_velocity_value + delta_low < 0){
    70dc:	1975      	adds	r5, r6, r5
    70de:	b2db      	uxtb	r3, r3
    70e0:	f100 80cf 	bmi.w	7282 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ba>
						new_abs_low_velocity_value = 0;
					}
					else if (new_abs_low_velocity_value + delta_low > 127){
    70e4:	2d7f      	cmp	r5, #127	; 0x7f
    70e6:	f300 80ce 	bgt.w	7286 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3be>
						new_abs_low_velocity_value = 127;
					}
					else{
						new_abs_low_velocity_value += delta_low;
    70ea:	441e      	add	r6, r3
    70ec:	b2f6      	uxtb	r6, r6
					}	
  					
                    // ABSOLUTE HIGH VELOCITY						
					if (new_abs_high_velocity_value + delta_high < 0){
    70ee:	eb10 0a0a 	adds.w	sl, r0, sl
    70f2:	b2ff      	uxtb	r7, r7
    70f4:	f100 80c9 	bmi.w	728a <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c2>
						new_abs_high_velocity_value = 0;
					}
					else if (new_abs_high_velocity_value + delta_high > 127){
    70f8:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
    70fc:	f300 80c7 	bgt.w	728e <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c6>
						new_abs_high_velocity_value = 127;
					}
					else{
						new_abs_high_velocity_value += delta_high;
    7100:	4438      	add	r0, r7
    7102:	b2c0      	uxtb	r0, r0
					}	



                    // RELATIVE NO VELOCITY
					if (new_rel_no_velocity_value == 255){
    7104:	29ff      	cmp	r1, #255	; 0xff
    7106:	f040 80c4 	bne.w	7292 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ca>
						if (delta>0){
							new_rel_no_velocity_value = 65;
						}
						else{
							new_rel_no_velocity_value = 63;
    710a:	f1b9 0f01 	cmp.w	r9, #1
					}
                    
                    // RELATIVE LOW VELOCITY
					if (new_rel_low_velocity_value == 255){
                        
                        new_rel_low_velocity_value = 64 + delta_low;
    710e:	f103 0340 	add.w	r3, r3, #64	; 0x40
							new_rel_no_velocity_value = 63;
    7112:	bf0c      	ite	eq
    7114:	2541      	moveq	r5, #65	; 0x41
    7116:	253f      	movne	r5, #63	; 0x3f
                        new_rel_low_velocity_value = 64 + delta_low;
    7118:	b2db      	uxtb	r3, r3
					}
                    
                    // RELATIVE HIGH VELOCITY
					if (new_rel_high_velocity_value == 255){
				
                        new_rel_high_velocity_value = 64 + delta_high;
    711a:	3740      	adds	r7, #64	; 0x40
	
                    
                    
					
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = new_rel_no_velocity_value;
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_LOW] = new_rel_low_velocity_value;
    711c:	e9c2 530d 	strd	r5, r3, [r2, #52]	; 0x34
                    
                    
                    
                    
                    
                    if (button_value == 1){
    7120:	9b01      	ldr	r3, [sp, #4]
    7122:	4914      	ldr	r1, [pc, #80]	; (7174 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7124:	4d1d      	ldr	r5, [pc, #116]	; (719c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
						new_rel_high_velocity_value += delta_high;
    7126:	b2ff      	uxtb	r7, r7
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_HIGH] = new_rel_high_velocity_value;
    7128:	63d7      	str	r7, [r2, #60]	; 0x3c
                    if (button_value == 1){
    712a:	2b00      	cmp	r3, #0
    712c:	f000 80b8 	beq.w	72a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d8>
                        
                        // ABS is only updated if nonpush rotation event happened
                        grid_en16_helper_template_e_abs[bank][i] = new_abs_no_velocity_value;
    7130:	9b02      	ldr	r3, [sp, #8]
                        
                        // ABS high velocity
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = new_abs_high_velocity_value;
                        
                        
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);				
    7132:	7bc9      	ldrb	r1, [r1, #15]
                        grid_en16_helper_template_e_abs[bank][i] = new_abs_no_velocity_value;
    7134:	4443      	add	r3, r8
    7136:	4423      	add	r3, r4
    7138:	f883 c09c 	strb.w	ip, [r3, #156]	; 0x9c
                        grid_en16_helper_template_e_abs_low_velocity[bank][i] = new_abs_low_velocity_value;
    713c:	f883 60dc 	strb.w	r6, [r3, #220]	; 0xdc
                        grid_en16_helper_template_e_abs_high_velocity[bank][i] = new_abs_high_velocity_value;
    7140:	f883 011c 	strb.w	r0, [r3, #284]	; 0x11c
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = new_abs_low_velocity_value;
    7144:	e9c2 c60a 	strd	ip, r6, [r2, #40]	; 0x28
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = new_abs_high_velocity_value;
    7148:	6310      	str	r0, [r2, #48]	; 0x30
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);				
    714a:	2301      	movs	r3, #1
                    }
                    else{
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_ENCPUSHROT);
    714c:	480e      	ldr	r0, [pc, #56]	; (7188 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    714e:	4622      	mov	r2, r4
    7150:	47a8      	blx	r5
	for (uint8_t j=0; j<16; j++){
    7152:	f10b 0b01 	add.w	fp, fp, #1
    7156:	f1bb 0f10 	cmp.w	fp, #16
    715a:	f47f aed1 	bne.w	6f00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x38>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    715e:	4b10      	ldr	r3, [pc, #64]	; (71a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d8>)
    7160:	2200      	movs	r2, #0
    7162:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    7164:	4b0f      	ldr	r3, [pc, #60]	; (71a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2dc>)
}
    7166:	b009      	add	sp, #36	; 0x24
    7168:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	grid_module_en16_reva_hardware_start_transfer();
    716c:	4718      	bx	r3
    716e:	bf00      	nop
    7170:	41008000 	.word	0x41008000
    7174:	20006f80 	.word	0x20006f80
    7178:	00008ef3 	.word	0x00008ef3
    717c:	20000318 	.word	0x20000318
    7180:	20004015 	.word	0x20004015
    7184:	200114e8 	.word	0x200114e8
    7188:	20006f74 	.word	0x20006f74
    718c:	0001494f 	.word	0x0001494f
    7190:	00008f95 	.word	0x00008f95
    7194:	00008f91 	.word	0x00008f91
    7198:	0001493f 	.word	0x0001493f
    719c:	0000a1fd 	.word	0x0000a1fd
    71a0:	200145cc 	.word	0x200145cc
    71a4:	00006e91 	.word	0x00006e91
    71a8:	2000067a 	.word	0x2000067a
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    71ac:	b233      	sxth	r3, r6
		grid_sys_state.bank_active_changed = 0;
    71ae:	2400      	movs	r4, #0
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    71b0:	ea4f 1b03 	mov.w	fp, r3, lsl #4
    71b4:	f8df 8108 	ldr.w	r8, [pc, #264]	; 72c0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f8>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    71b8:	f8df a108 	ldr.w	sl, [pc, #264]	; 72c4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3fc>
		grid_sys_state.bank_active_changed = 0;
    71bc:	747c      	strb	r4, [r7, #17]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    71be:	465d      	mov	r5, fp
    71c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    71c4:	f8df c100 	ldr.w	ip, [pc, #256]	; 72c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x400>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    71c8:	445b      	add	r3, fp
    71ca:	2164      	movs	r1, #100	; 0x64
    71cc:	68db      	ldr	r3, [r3, #12]
    71ce:	b2e2      	uxtb	r2, r4
    71d0:	fb01 3304 	mla	r3, r1, r4, r3
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    71d4:	f10d 0e10 	add.w	lr, sp, #16
    71d8:	f8dc 1004 	ldr.w	r1, [ip, #4]
    71dc:	f8dc 0000 	ldr.w	r0, [ip]
    71e0:	46f1      	mov	r9, lr
    71e2:	e8a9 0003 	stmia.w	r9!, {r0, r1}
    71e6:	4933      	ldr	r1, [pc, #204]	; (72b4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ec>)
    71e8:	f10c 0c08 	add.w	ip, ip, #8
    71ec:	458c      	cmp	ip, r1
    71ee:	46ce      	mov	lr, r9
    71f0:	d1f2      	bne.n	71d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x310>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    71f2:	a904      	add	r1, sp, #16
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    71f4:	60dc      	str	r4, [r3, #12]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    71f6:	5d09      	ldrb	r1, [r1, r4]
    71f8:	6119      	str	r1, [r3, #16]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    71fa:	f815 000a 	ldrb.w	r0, [r5, sl]
    71fe:	6198      	str	r0, [r3, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    7200:	482d      	ldr	r0, [pc, #180]	; (72b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f0>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7202:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 72cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x404>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    7206:	5c28      	ldrb	r0, [r5, r0]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    7208:	6259      	str	r1, [r3, #36]	; 0x24
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    720a:	e9c3 0407 	strd	r0, r4, [r3, #28]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    720e:	492b      	ldr	r1, [pc, #172]	; (72bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f4>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7210:	9200      	str	r2, [sp, #0]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    7212:	5c68      	ldrb	r0, [r5, r1]
    7214:	6298      	str	r0, [r3, #40]	; 0x28
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    7216:	f101 0040 	add.w	r0, r1, #64	; 0x40
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = grid_en16_helper_template_e_abs_high_velocity[bank][i];			
    721a:	3180      	adds	r1, #128	; 0x80
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    721c:	5c28      	ldrb	r0, [r5, r0]
    721e:	62d8      	str	r0, [r3, #44]	; 0x2c
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = grid_en16_helper_template_e_abs_high_velocity[bank][i];			
    7220:	5c69      	ldrb	r1, [r5, r1]
    7222:	6319      	str	r1, [r3, #48]	; 0x30
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7224:	4640      	mov	r0, r8
    7226:	7bf9      	ldrb	r1, [r7, #15]
    7228:	2300      	movs	r3, #0
    722a:	47c8      	blx	r9
            grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    722c:	3401      	adds	r4, #1
    722e:	7bf9      	ldrb	r1, [r7, #15]
    7230:	9a00      	ldr	r2, [sp, #0]
    7232:	2301      	movs	r3, #1
    7234:	4640      	mov	r0, r8
    7236:	47c8      	blx	r9
		for (uint8_t i = 0; i<16; i++)
    7238:	2c10      	cmp	r4, #16
    723a:	f105 0501 	add.w	r5, r5, #1
    723e:	d1bf      	bne.n	71c0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f8>
    7240:	e655      	b.n	6eee <grid_module_en16_reva_hardware_transfer_complete_cb+0x26>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    7242:	293f      	cmp	r1, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7244:	bf08      	it	eq
    7246:	4663      	moveq	r3, ip
    7248:	e6bf      	b.n	6fca <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    724a:	f811 3c10 	ldrb.w	r3, [r1, #-16]
    724e:	6113      	str	r3, [r2, #16]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    7250:	2300      	movs	r3, #0
    7252:	6153      	str	r3, [r2, #20]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    7254:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7258:	2305      	movs	r3, #5
    725a:	e6c6      	b.n	6fea <grid_module_en16_reva_hardware_transfer_complete_cb+0x122>
                if (a_prev == 0 && grid_ui_encoder_array[i].phase_change_lock == 0){
    725c:	7b5a      	ldrb	r2, [r3, #13]
    725e:	bb2a      	cbnz	r2, 72ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
    7260:	7bd9      	ldrb	r1, [r3, #15]
    7262:	b921      	cbnz	r1, 726e <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a6>
                    grid_ui_encoder_array[i].phase_change_lock = 1;
    7264:	f04f 0901 	mov.w	r9, #1
    7268:	f883 900f 	strb.w	r9, [r3, #15]
    726c:	e6d6      	b.n	701c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
			int16_t delta = 0;
    726e:	4691      	mov	r9, r2
    7270:	e6d4      	b.n	701c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
					elapsed_ms = 25;
    7272:	2019      	movs	r0, #25
    7274:	e6e6      	b.n	7044 <grid_module_en16_reva_hardware_transfer_complete_cb+0x17c>
						new_abs_no_velocity_value = 0;
    7276:	f04f 0c00 	mov.w	ip, #0
    727a:	e72f      	b.n	70dc <grid_module_en16_reva_hardware_transfer_complete_cb+0x214>
						new_abs_no_velocity_value = 127;
    727c:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
    7280:	e72c      	b.n	70dc <grid_module_en16_reva_hardware_transfer_complete_cb+0x214>
						new_abs_low_velocity_value = 0;
    7282:	2600      	movs	r6, #0
    7284:	e733      	b.n	70ee <grid_module_en16_reva_hardware_transfer_complete_cb+0x226>
						new_abs_low_velocity_value = 127;
    7286:	267f      	movs	r6, #127	; 0x7f
    7288:	e731      	b.n	70ee <grid_module_en16_reva_hardware_transfer_complete_cb+0x226>
						new_abs_high_velocity_value = 0;
    728a:	2000      	movs	r0, #0
    728c:	e73a      	b.n	7104 <grid_module_en16_reva_hardware_transfer_complete_cb+0x23c>
						new_abs_high_velocity_value = 127;
    728e:	207f      	movs	r0, #127	; 0x7f
    7290:	e738      	b.n	7104 <grid_module_en16_reva_hardware_transfer_complete_cb+0x23c>
						new_rel_no_velocity_value += delta;
    7292:	4489      	add	r9, r1
						new_rel_low_velocity_value += delta_low;
    7294:	440b      	add	r3, r1
						new_rel_no_velocity_value += delta;
    7296:	fa5f f589 	uxtb.w	r5, r9
						new_rel_low_velocity_value += delta_low;
    729a:	b2db      	uxtb	r3, r3
						new_rel_high_velocity_value += delta_high;
    729c:	440f      	add	r7, r1
    729e:	e73d      	b.n	711c <grid_module_en16_reva_hardware_transfer_complete_cb+0x254>
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_ENCPUSHROT);
    72a0:	7bc9      	ldrb	r1, [r1, #15]
    72a2:	230d      	movs	r3, #13
    72a4:	e752      	b.n	714c <grid_module_en16_reva_hardware_transfer_complete_cb+0x284>
            if (a_now == 0 && b_now == 0){
    72a6:	b90e      	cbnz	r6, 72ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
                grid_ui_encoder_array[i].phase_change_lock = 0;
    72a8:	19eb      	adds	r3, r5, r7
    72aa:	73de      	strb	r6, [r3, #15]
			int16_t delta = 0;
    72ac:	f04f 0900 	mov.w	r9, #0
    72b0:	e6b4      	b.n	701c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
    72b2:	bf00      	nop
    72b4:	0001494f 	.word	0x0001494f
    72b8:	200006d6 	.word	0x200006d6
    72bc:	20000716 	.word	0x20000716
    72c0:	20006f74 	.word	0x20006f74
    72c4:	20000696 	.word	0x20000696
    72c8:	0001493f 	.word	0x0001493f
    72cc:	0000a649 	.word	0x0000a649

000072d0 <grid_module_en16_reva_hardware_init>:
    72d0:	4b0f      	ldr	r3, [pc, #60]	; (7310 <grid_module_en16_reva_hardware_init+0x40>)
    72d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000

void grid_module_en16_reva_hardware_init(void){
    72d6:	b510      	push	{r4, lr}
    72d8:	615a      	str	r2, [r3, #20]
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    72da:	4c0e      	ldr	r4, [pc, #56]	; (7314 <grid_module_en16_reva_hardware_init+0x44>)
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    72dc:	609a      	str	r2, [r3, #8]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    72de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    72e2:	629a      	str	r2, [r3, #40]	; 0x28
    72e4:	4a0c      	ldr	r2, [pc, #48]	; (7318 <grid_module_en16_reva_hardware_init+0x48>)
    72e6:	629a      	str	r2, [r3, #40]	; 0x28
    72e8:	2103      	movs	r1, #3
    72ea:	4b0c      	ldr	r3, [pc, #48]	; (731c <grid_module_en16_reva_hardware_init+0x4c>)
    72ec:	4620      	mov	r0, r4
    72ee:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 1000000); // was 400000 check clock div setting
    72f0:	490b      	ldr	r1, [pc, #44]	; (7320 <grid_module_en16_reva_hardware_init+0x50>)
    72f2:	4b0c      	ldr	r3, [pc, #48]	; (7324 <grid_module_en16_reva_hardware_init+0x54>)
    72f4:	4620      	mov	r0, r4
    72f6:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    72f8:	490b      	ldr	r1, [pc, #44]	; (7328 <grid_module_en16_reva_hardware_init+0x58>)
    72fa:	4b0c      	ldr	r3, [pc, #48]	; (732c <grid_module_en16_reva_hardware_init+0x5c>)
    72fc:	4620      	mov	r0, r4
    72fe:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    7300:	4620      	mov	r0, r4
    7302:	4a0b      	ldr	r2, [pc, #44]	; (7330 <grid_module_en16_reva_hardware_init+0x60>)
    7304:	4b0b      	ldr	r3, [pc, #44]	; (7334 <grid_module_en16_reva_hardware_init+0x64>)


}
    7306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    730a:	2100      	movs	r1, #0
    730c:	4718      	bx	r3
    730e:	bf00      	nop
    7310:	41008000 	.word	0x41008000
    7314:	200149e0 	.word	0x200149e0
    7318:	c0000020 	.word	0xc0000020
    731c:	0000dc99 	.word	0x0000dc99
    7320:	000f4240 	.word	0x000f4240
    7324:	0000dc5d 	.word	0x0000dc5d
    7328:	20004018 	.word	0x20004018
    732c:	0000dd7d 	.word	0x0000dd7d
    7330:	00006ec9 	.word	0x00006ec9
    7334:	0000dd39 	.word	0x0000dd39

00007338 <grid_module_en16_reva_init>:

void grid_module_en16_reva_init(){
    7338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    733c:	4b1d      	ldr	r3, [pc, #116]	; (73b4 <grid_module_en16_reva_init+0x7c>)
    733e:	481e      	ldr	r0, [pc, #120]	; (73b8 <grid_module_en16_reva_init+0x80>)

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7340:	4e1e      	ldr	r6, [pc, #120]	; (73bc <grid_module_en16_reva_init+0x84>)
    7342:	4f1f      	ldr	r7, [pc, #124]	; (73c0 <grid_module_en16_reva_init+0x88>)
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    7344:	f8df 808c 	ldr.w	r8, [pc, #140]	; 73d4 <grid_module_en16_reva_init+0x9c>
	grid_led_lowlevel_init(&grid_led_state, 16);
    7348:	2110      	movs	r1, #16
    734a:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    734c:	481b      	ldr	r0, [pc, #108]	; (73bc <grid_module_en16_reva_init+0x84>)
    734e:	4b1d      	ldr	r3, [pc, #116]	; (73c4 <grid_module_en16_reva_init+0x8c>)
    7350:	2104      	movs	r1, #4
    7352:	4798      	blx	r3
    7354:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7356:	2210      	movs	r2, #16
    7358:	b2e1      	uxtb	r1, r4
    735a:	4630      	mov	r0, r6
    735c:	47b8      	blx	r7
		for(uint8_t j=0; j<16; j++){
    735e:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7362:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    7364:	6870      	ldr	r0, [r6, #4]
    7366:	b2e9      	uxtb	r1, r5
    7368:	2203      	movs	r2, #3
    736a:	4448      	add	r0, r9
    736c:	3501      	adds	r5, #1
    736e:	47c0      	blx	r8
		for(uint8_t j=0; j<16; j++){
    7370:	2d10      	cmp	r5, #16
    7372:	d1f7      	bne.n	7364 <grid_module_en16_reva_init+0x2c>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    7374:	3401      	adds	r4, #1
    7376:	2c04      	cmp	r4, #4
    7378:	d1ed      	bne.n	7356 <grid_module_en16_reva_init+0x1e>
    737a:	2200      	movs	r2, #0
    737c:	4b12      	ldr	r3, [pc, #72]	; (73c8 <grid_module_en16_reva_init+0x90>)
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    737e:	2001      	movs	r0, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    7380:	4611      	mov	r1, r2
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    7382:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		grid_ui_encoder_array[j].controller_number = j;
    7386:	701a      	strb	r2, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    7388:	3201      	adds	r2, #1
	for (uint8_t j = 0; j<16; j++)
    738a:	2a10      	cmp	r2, #16
		grid_ui_encoder_array[j].button_value = 1;
    738c:	7058      	strb	r0, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    738e:	7099      	strb	r1, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    7390:	70d9      	strb	r1, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    7392:	7118      	strb	r0, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    7394:	7159      	strb	r1, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    7396:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    7398:	7319      	strb	r1, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    739a:	7358      	strb	r0, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    739c:	7398      	strb	r0, [r3, #14]
        
        grid_ui_encoder_array[j].phase_change_lock = 0;
    739e:	73d9      	strb	r1, [r3, #15]
	for (uint8_t j = 0; j<16; j++)
    73a0:	f103 0310 	add.w	r3, r3, #16
    73a4:	d1ef      	bne.n	7386 <grid_module_en16_reva_init+0x4e>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    73a6:	4b09      	ldr	r3, [pc, #36]	; (73cc <grid_module_en16_reva_init+0x94>)
    73a8:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
	
}
    73aa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_en16_reva_hardware_start_transfer();
    73ae:	4b08      	ldr	r3, [pc, #32]	; (73d0 <grid_module_en16_reva_init+0x98>)
    73b0:	4718      	bx	r3
    73b2:	bf00      	nop
    73b4:	000066e9 	.word	0x000066e9
    73b8:	200145b0 	.word	0x200145b0
    73bc:	20006f74 	.word	0x20006f74
    73c0:	0000928d 	.word	0x0000928d
    73c4:	00009259 	.word	0x00009259
    73c8:	200114e8 	.word	0x200114e8
    73cc:	000072d1 	.word	0x000072d1
    73d0:	00006e91 	.word	0x00006e91
    73d4:	0000a535 	.word	0x0000a535

000073d8 <grid_module_pbf4_reva_hardware_start_transfer>:
static uint8_t grid_pbf4_helper_template_b_abs[16] = {0};
	
static uint8_t grid_pbf4_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_pbf4_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    73d8:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    73da:	4c04      	ldr	r4, [pc, #16]	; (73ec <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    73dc:	4804      	ldr	r0, [pc, #16]	; (73f0 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    73de:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    73e0:	4623      	mov	r3, r4
    73e2:	4804      	ldr	r0, [pc, #16]	; (73f4 <grid_module_pbf4_reva_hardware_start_transfer+0x1c>)
	
}
    73e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    73e8:	4718      	bx	r3
    73ea:	bf00      	nop
    73ec:	0000d10d 	.word	0x0000d10d
    73f0:	20014af4 	.word	0x20014af4
    73f4:	20014cc8 	.word	0x20014cc8

000073f8 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    73f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    73fc:	4aa8      	ldr	r2, [pc, #672]	; (76a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a8>)
    73fe:	7813      	ldrb	r3, [r2, #0]
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    7400:	b08b      	sub	sp, #44	; 0x2c
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    7402:	b933      	cbnz	r3, 7412 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    7404:	7813      	ldrb	r3, [r2, #0]
    7406:	3301      	adds	r3, #1
    7408:	b2db      	uxtb	r3, r3
    740a:	7013      	strb	r3, [r2, #0]
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
	grid_module_pbf4_reva_hardware_start_transfer();
}
    740c:	b00b      	add	sp, #44	; 0x2c
    740e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_state.bank_active_changed){
    7412:	4ba4      	ldr	r3, [pc, #656]	; (76a4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ac>)
    7414:	7c5a      	ldrb	r2, [r3, #17]
    7416:	469a      	mov	sl, r3
    7418:	bb02      	cbnz	r2, 745c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x64>
	uint16_t adcresult_0 = 0;
    741a:	2300      	movs	r3, #0
    741c:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t adcresult_1 = 0;
    7420:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    7424:	4ba0      	ldr	r3, [pc, #640]	; (76a8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b0>)
    7426:	49a1      	ldr	r1, [pc, #644]	; (76ac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b4>)
    7428:	781a      	ldrb	r2, [r3, #0]
    742a:	3208      	adds	r2, #8
    742c:	5c8d      	ldrb	r5, [r1, r2]
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    742e:	781a      	ldrb	r2, [r3, #0]
    7430:	b2d2      	uxtb	r2, r2
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    7432:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    7434:	5c8c      	ldrb	r4, [r1, r2]
	grid_module_pbf4_reva_mux++;
    7436:	781a      	ldrb	r2, [r3, #0]
    7438:	3201      	adds	r2, #1
    743a:	b2d2      	uxtb	r2, r2
    743c:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    743e:	781a      	ldrb	r2, [r3, #0]
    7440:	f002 0207 	and.w	r2, r2, #7
    7444:	701a      	strb	r2, [r3, #0]
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    7446:	781a      	ldrb	r2, [r3, #0]
    7448:	f012 0f01 	tst.w	r2, #1
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    744c:	b2e4      	uxtb	r4, r4
    744e:	4a98      	ldr	r2, [pc, #608]	; (76b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    7450:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    7454:	d133      	bne.n	74be <grid_module_pbf4_reva_hardware_transfer_complete_cb+0xc6>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    7456:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
}
    745a:	e032      	b.n	74c2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0xca>
		grid_sys_state.bank_active_changed = 0;
    745c:	2500      	movs	r5, #0
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    745e:	4c95      	ldr	r4, [pc, #596]	; (76b4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2bc>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7460:	4e95      	ldr	r6, [pc, #596]	; (76b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
		grid_sys_state.bank_active_changed = 0;
    7462:	745d      	strb	r5, [r3, #17]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7464:	2764      	movs	r7, #100	; 0x64
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7466:	6863      	ldr	r3, [r4, #4]
    7468:	f89a 100f 	ldrb.w	r1, [sl, #15]
    746c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    7470:	b2ea      	uxtb	r2, r5
    7472:	7a5b      	ldrb	r3, [r3, #9]
    7474:	4293      	cmp	r3, r2
    7476:	d9d0      	bls.n	741a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22>
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7478:	6863      	ldr	r3, [r4, #4]
    747a:	f89a 100f 	ldrb.w	r1, [sl, #15]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    747e:	9201      	str	r2, [sp, #4]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7480:	eb03 1301 	add.w	r3, r3, r1, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7484:	4620      	mov	r0, r4
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7486:	68db      	ldr	r3, [r3, #12]
    7488:	fb07 3302 	mla	r3, r7, r2, r3
    748c:	3501      	adds	r5, #1
    748e:	60da      	str	r2, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7490:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7494:	2300      	movs	r3, #0
    7496:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    7498:	f89a 100f 	ldrb.w	r1, [sl, #15]
    749c:	9a01      	ldr	r2, [sp, #4]
    749e:	2301      	movs	r3, #1
    74a0:	4620      	mov	r0, r4
    74a2:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    74a4:	f89a 100f 	ldrb.w	r1, [sl, #15]
    74a8:	9a01      	ldr	r2, [sp, #4]
    74aa:	2304      	movs	r3, #4
    74ac:	4620      	mov	r0, r4
    74ae:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    74b0:	f89a 100f 	ldrb.w	r1, [sl, #15]
    74b4:	9a01      	ldr	r2, [sp, #4]
    74b6:	2305      	movs	r3, #5
    74b8:	4620      	mov	r0, r4
    74ba:	47b0      	blx	r6
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    74bc:	e7d3      	b.n	7466 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x6e>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    74be:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    74c2:	781a      	ldrb	r2, [r3, #0]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    74c4:	4e7d      	ldr	r6, [pc, #500]	; (76bc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>)
    74c6:	487e      	ldr	r0, [pc, #504]	; (76c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
	uint32_t input_0 = adcresult_0*1.03;
    74c8:	f8df b210 	ldr.w	fp, [pc, #528]	; 76dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>
    74cc:	f8df 9210 	ldr.w	r9, [pc, #528]	; 76e0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>
    74d0:	f012 0f02 	tst.w	r2, #2
    74d4:	4a76      	ldr	r2, [pc, #472]	; (76b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    74d6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    74da:	bf14      	ite	ne
    74dc:	f8c2 1118 	strne.w	r1, [r2, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    74e0:	f8c2 1114 	streq.w	r1, [r2, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    74e4:	781b      	ldrb	r3, [r3, #0]
    74e6:	f013 0f04 	tst.w	r3, #4
    74ea:	4b71      	ldr	r3, [pc, #452]	; (76b0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    74ec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    74f0:	bf14      	ite	ne
    74f2:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    74f6:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    74fa:	2100      	movs	r1, #0
    74fc:	2302      	movs	r3, #2
    74fe:	aa05      	add	r2, sp, #20
    7500:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    7502:	2302      	movs	r3, #2
    7504:	f10d 0216 	add.w	r2, sp, #22
    7508:	2100      	movs	r1, #0
    750a:	486e      	ldr	r0, [pc, #440]	; (76c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    750c:	47b0      	blx	r6
	uint32_t input_0 = adcresult_0*1.03;
    750e:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    7512:	4e6d      	ldr	r6, [pc, #436]	; (76c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    7514:	47d8      	blx	fp
    7516:	a360      	add	r3, pc, #384	; (adr r3, 7698 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    7518:	e9d3 2300 	ldrd	r2, r3, [r3]
    751c:	47b0      	blx	r6
    751e:	47c8      	blx	r9
    7520:	f64f 77ff 	movw	r7, #65535	; 0xffff
    7524:	42b8      	cmp	r0, r7
    7526:	4680      	mov	r8, r0
    7528:	bf28      	it	cs
    752a:	46b8      	movcs	r8, r7
    752c:	9001      	str	r0, [sp, #4]
	adcresult_0 = input_0;
    752e:	f8ad 8014 	strh.w	r8, [sp, #20]
	uint32_t input_1 = adcresult_1*1.03;
    7532:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    7536:	47d8      	blx	fp
    7538:	a357      	add	r3, pc, #348	; (adr r3, 7698 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    753a:	e9d3 2300 	ldrd	r2, r3, [r3]
    753e:	47b0      	blx	r6
    7540:	47c8      	blx	r9
	adcresult_1 = input_1;
    7542:	42b8      	cmp	r0, r7
    7544:	4603      	mov	r3, r0
    7546:	bf28      	it	cs
    7548:	463b      	movcs	r3, r7
    754a:	f8ad 3016 	strh.w	r3, [sp, #22]
	if (adc_index_1 == 8 || adc_index_1 == 9){
    754e:	f1a4 0308 	sub.w	r3, r4, #8
    7552:	2b01      	cmp	r3, #1
    7554:	d972      	bls.n	763c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x244>
	else if (adc_index_0 > 13){ // BUTTON
    7556:	2d0d      	cmp	r5, #13
    7558:	f8df 9188 	ldr.w	r9, [pc, #392]	; 76e4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>
    755c:	f240 80c4 	bls.w	76e8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>
		uint8_t result_value[2] = {0};
    7560:	2300      	movs	r3, #0
		if (adcresult_0>60000){
    7562:	9a01      	ldr	r2, [sp, #4]
		uint8_t result_value[2] = {0};
    7564:	f8ad 300c 	strh.w	r3, [sp, #12]
		uint8_t result_valid[2] = {0};
    7568:	f8ad 3010 	strh.w	r3, [sp, #16]
		if (adcresult_0>60000){
    756c:	f64e 2360 	movw	r3, #60000	; 0xea60
		result_index[0] = adc_index_0-4;
    7570:	3d04      	subs	r5, #4
		result_index[1] = adc_index_1-4;
    7572:	3c04      	subs	r4, #4
		if (adcresult_0>60000){
    7574:	429a      	cmp	r2, r3
		result_index[0] = adc_index_0-4;
    7576:	f88d 5008 	strb.w	r5, [sp, #8]
		result_index[1] = adc_index_1-4;
    757a:	f88d 4009 	strb.w	r4, [sp, #9]
		if (adcresult_0>60000){
    757e:	d963      	bls.n	7648 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x250>
			result_valid[0] = 1;
    7580:	2301      	movs	r3, #1
    7582:	f88d 3010 	strb.w	r3, [sp, #16]
		if (adcresult_1>60000){
    7586:	f64e 2360 	movw	r3, #60000	; 0xea60
    758a:	4298      	cmp	r0, r3
    758c:	d963      	bls.n	7656 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25e>
			result_value[1] = 0;
    758e:	2300      	movs	r3, #0
			result_value[1] = 127;
    7590:	f88d 300d 	strb.w	r3, [sp, #13]
			result_valid[1] = 1;
    7594:	2301      	movs	r3, #1
    7596:	f88d 3011 	strb.w	r3, [sp, #17]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    759a:	4b4c      	ldr	r3, [pc, #304]	; (76cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    759c:	ac06      	add	r4, sp, #24
    759e:	6818      	ldr	r0, [r3, #0]
    75a0:	6859      	ldr	r1, [r3, #4]
    75a2:	4622      	mov	r2, r4
    75a4:	c203      	stmia	r2!, {r0, r1}
    75a6:	3308      	adds	r3, #8
    75a8:	454b      	cmp	r3, r9
    75aa:	4614      	mov	r4, r2
    75ac:	d1f7      	bne.n	759e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a6>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    75ae:	f8df b104 	ldr.w	fp, [pc, #260]	; 76b4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2bc>
    75b2:	ab03      	add	r3, sp, #12
    75b4:	f10d 0808 	add.w	r8, sp, #8
    75b8:	9301      	str	r3, [sp, #4]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    75ba:	2400      	movs	r4, #0
    75bc:	46d9      	mov	r9, fp
			uint8_t res_value = result_value[i];
    75be:	9b01      	ldr	r3, [sp, #4]
			uint8_t res_index = result_index[i];
    75c0:	f818 7b01 	ldrb.w	r7, [r8], #1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    75c4:	4a42      	ldr	r2, [pc, #264]	; (76d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
			uint8_t res_value = result_value[i];
    75c6:	f813 6b01 	ldrb.w	r6, [r3], #1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    75ca:	5dd2      	ldrb	r2, [r2, r7]
			uint8_t res_value = result_value[i];
    75cc:	9301      	str	r3, [sp, #4]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    75ce:	f8db 3004 	ldr.w	r3, [fp, #4]
    75d2:	f89a 100f 	ldrb.w	r1, [sl, #15]
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    75d6:	4296      	cmp	r6, r2
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    75d8:	b2c9      	uxtb	r1, r1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    75da:	d02e      	beq.n	763a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x242>
			uint8_t res_valid = result_valid[i];
    75dc:	a804      	add	r0, sp, #16
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    75de:	5c20      	ldrb	r0, [r4, r0]
    75e0:	2801      	cmp	r0, #1
    75e2:	d12a      	bne.n	763a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x242>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    75e4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    75e8:	2064      	movs	r0, #100	; 0x64
    75ea:	68db      	ldr	r3, [r3, #12]
    75ec:	fb17 f000 	smulbb	r0, r7, r0
    75f0:	4403      	add	r3, r0
				if (grid_pbf4_helper_template_b_abs[res_index] == 0){ // Button Press Event
    75f2:	2a00      	cmp	r2, #0
    75f4:	d13b      	bne.n	766e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x276>
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    75f6:	6999      	ldr	r1, [r3, #24]
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    75f8:	2900      	cmp	r1, #0
    75fa:	bf0c      	ite	eq
    75fc:	217f      	moveq	r1, #127	; 0x7f
    75fe:	2100      	movne	r1, #0
    7600:	6199      	str	r1, [r3, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    7602:	69d9      	ldr	r1, [r3, #28]
    7604:	bb69      	cbnz	r1, 7662 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x26a>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    7606:	213f      	movs	r1, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7608:	61d9      	str	r1, [r3, #28]
					grid_pbf4_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    760a:	f89a 300f 	ldrb.w	r3, [sl, #15]
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    760e:	f89a 300f 	ldrb.w	r3, [sl, #15]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7612:	227f      	movs	r2, #127	; 0x7f
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7614:	2300      	movs	r3, #0
                        template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7616:	f8d9 1004 	ldr.w	r1, [r9, #4]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    761a:	4419      	add	r1, r3
    761c:	3310      	adds	r3, #16
    761e:	68c9      	ldr	r1, [r1, #12]
    7620:	4401      	add	r1, r0
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7622:	2b40      	cmp	r3, #64	; 0x40
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7624:	614a      	str	r2, [r1, #20]
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7626:	d1f6      	bne.n	7616 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x21e>
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    7628:	f89a 100f 	ldrb.w	r1, [sl, #15]
    762c:	2304      	movs	r3, #4
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    762e:	4d29      	ldr	r5, [pc, #164]	; (76d4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    7630:	463a      	mov	r2, r7
    7632:	4658      	mov	r0, fp
    7634:	47a8      	blx	r5
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    7636:	4b26      	ldr	r3, [pc, #152]	; (76d0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    7638:	55de      	strb	r6, [r3, r7]
		for (uint8_t i=0; i<2; i++)
    763a:	b184      	cbz	r4, 765e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x266>
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    763c:	4a18      	ldr	r2, [pc, #96]	; (76a0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a8>)
    763e:	2300      	movs	r3, #0
    7640:	7013      	strb	r3, [r2, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    7642:	4b25      	ldr	r3, [pc, #148]	; (76d8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    7644:	4798      	blx	r3
    7646:	e6e1      	b.n	740c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x14>
		else if (adcresult_0<200){
    7648:	9b01      	ldr	r3, [sp, #4]
    764a:	2bc7      	cmp	r3, #199	; 0xc7
    764c:	d89b      	bhi.n	7586 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x18e>
			result_value[0] = 127;
    764e:	237f      	movs	r3, #127	; 0x7f
    7650:	f88d 300c 	strb.w	r3, [sp, #12]
    7654:	e794      	b.n	7580 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x188>
		else if (adcresult_1<200){
    7656:	28c7      	cmp	r0, #199	; 0xc7
    7658:	d89f      	bhi.n	759a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a2>
			result_value[1] = 127;
    765a:	237f      	movs	r3, #127	; 0x7f
    765c:	e798      	b.n	7590 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x198>
    765e:	2401      	movs	r4, #1
    7660:	e7ad      	b.n	75be <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c6>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    7662:	293f      	cmp	r1, #63	; 0x3f
    7664:	d101      	bne.n	766a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x272>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7666:	217f      	movs	r1, #127	; 0x7f
    7668:	e7ce      	b.n	7608 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x210>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    766a:	61da      	str	r2, [r3, #28]
    766c:	e7cd      	b.n	760a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x212>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    766e:	aa0a      	add	r2, sp, #40	; 0x28
    7670:	19d1      	adds	r1, r2, r7
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    7672:	60df      	str	r7, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7674:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    7678:	6119      	str	r1, [r3, #16]
    767a:	2300      	movs	r3, #0
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    767c:	461a      	mov	r2, r3
                        template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    767e:	f8d9 1004 	ldr.w	r1, [r9, #4]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    7682:	4419      	add	r1, r3
    7684:	3310      	adds	r3, #16
    7686:	68c9      	ldr	r1, [r1, #12]
    7688:	4401      	add	r1, r0
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    768a:	2b40      	cmp	r3, #64	; 0x40
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    768c:	614a      	str	r2, [r1, #20]
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    768e:	d1f6      	bne.n	767e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x286>
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    7690:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7694:	2305      	movs	r3, #5
    7696:	e7ca      	b.n	762e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x236>
    7698:	47ae147b 	.word	0x47ae147b
    769c:	3ff07ae1 	.word	0x3ff07ae1
    76a0:	20004024 	.word	0x20004024
    76a4:	20006f80 	.word	0x20006f80
    76a8:	20014540 	.word	0x20014540
    76ac:	20000329 	.word	0x20000329
    76b0:	41008000 	.word	0x41008000
    76b4:	20006f74 	.word	0x20006f74
    76b8:	0000a649 	.word	0x0000a649
    76bc:	0000d051 	.word	0x0000d051
    76c0:	20014af4 	.word	0x20014af4
    76c4:	20014cc8 	.word	0x20014cc8
    76c8:	00011eed 	.word	0x00011eed
    76cc:	0001494f 	.word	0x0001494f
    76d0:	200007e7 	.word	0x200007e7
    76d4:	0000a1fd 	.word	0x0000a1fd
    76d8:	000073d9 	.word	0x000073d9
    76dc:	00011e19 	.word	0x00011e19
    76e0:	00012311 	.word	0x00012311
    76e4:	0001495f 	.word	0x0001495f
		if (adc_index_1 == 0 || adc_index_1 == 1){
    76e8:	2c01      	cmp	r4, #1
    76ea:	4e33      	ldr	r6, [pc, #204]	; (77b8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c0>)
    76ec:	d85e      	bhi.n	77ac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b4>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    76ee:	ea88 0107 	eor.w	r1, r8, r7
    76f2:	4628      	mov	r0, r5
    76f4:	47b0      	blx	r6
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    76f6:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    76fa:	1a79      	subs	r1, r7, r1
			grid_ain_add_sample(adc_index_1, adcresult_1);
    76fc:	4620      	mov	r0, r4
    76fe:	47b0      	blx	r6
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7700:	4a2e      	ldr	r2, [pc, #184]	; (77bc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c4>)
		result_index[0] = adc_index_0;
    7702:	f88d 5010 	strb.w	r5, [sp, #16]
		result_index[1] = adc_index_1;
    7706:	f88d 4011 	strb.w	r4, [sp, #17]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    770a:	ab06      	add	r3, sp, #24
    770c:	6810      	ldr	r0, [r2, #0]
    770e:	6851      	ldr	r1, [r2, #4]
    7710:	461c      	mov	r4, r3
    7712:	c403      	stmia	r4!, {r0, r1}
    7714:	3208      	adds	r2, #8
    7716:	454a      	cmp	r2, r9
    7718:	4623      	mov	r3, r4
    771a:	d1f7      	bne.n	770c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x314>
		for (uint8_t i=0; i<2; i++)
    771c:	ab04      	add	r3, sp, #16
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    771e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 77c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>
    7722:	9301      	str	r3, [sp, #4]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7724:	f04f 0902 	mov.w	r9, #2
			uint8_t res_index = result_index[i];
    7728:	9b01      	ldr	r3, [sp, #4]
    772a:	f813 4b01 	ldrb.w	r4, [r3], #1
    772e:	9301      	str	r3, [sp, #4]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7730:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7734:	f89a 200f 	ldrb.w	r2, [sl, #15]
    7738:	eb03 1302 	add.w	r3, r3, r2, lsl #4
			if (grid_ain_get_changed(res_index)){
    773c:	4620      	mov	r0, r4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    773e:	68dd      	ldr	r5, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    7740:	4b1f      	ldr	r3, [pc, #124]	; (77c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c8>)
    7742:	4798      	blx	r3
    7744:	b358      	cbz	r0, 779e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3a6>
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    7746:	4e1f      	ldr	r6, [pc, #124]	; (77c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3cc>)
    7748:	2107      	movs	r1, #7
    774a:	4620      	mov	r0, r4
    774c:	47b0      	blx	r6
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    774e:	2764      	movs	r7, #100	; 0x64
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7750:	ab0a      	add	r3, sp, #40	; 0x28
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7752:	fb14 f707 	smulbb	r7, r4, r7
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7756:	4423      	add	r3, r4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7758:	443d      	add	r5, r7
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    775a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    775e:	60ec      	str	r4, [r5, #12]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7760:	612b      	str	r3, [r5, #16]
    7762:	2500      	movs	r5, #0
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7764:	4b18      	ldr	r3, [pc, #96]	; (77c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>)
    7766:	685a      	ldr	r2, [r3, #4]
    7768:	442a      	add	r2, r5
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    776a:	2107      	movs	r1, #7
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    776c:	68d2      	ldr	r2, [r2, #12]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    776e:	4620      	mov	r0, r4
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7770:	eb02 0b07 	add.w	fp, r2, r7
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7774:	47b0      	blx	r6
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7776:	2107      	movs	r1, #7
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7778:	f8cb 0014 	str.w	r0, [fp, #20]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    777c:	4620      	mov	r0, r4
    777e:	47b0      	blx	r6
    7780:	3510      	adds	r5, #16
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    7782:	2300      	movs	r3, #0
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7784:	2d40      	cmp	r5, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7786:	f8cb 0018 	str.w	r0, [fp, #24]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    778a:	f8cb 301c 	str.w	r3, [fp, #28]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    778e:	d1e9      	bne.n	7764 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x36c>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    7790:	4622      	mov	r2, r4
    7792:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7796:	4c0d      	ldr	r4, [pc, #52]	; (77cc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d4>)
    7798:	2301      	movs	r3, #1
    779a:	4640      	mov	r0, r8
    779c:	47a0      	blx	r4
		for (uint8_t i=0; i<2; i++)
    779e:	f1b9 0f01 	cmp.w	r9, #1
    77a2:	f43f af4b 	beq.w	763c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x244>
    77a6:	f04f 0901 	mov.w	r9, #1
    77aa:	e7bd      	b.n	7728 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x330>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    77ac:	4641      	mov	r1, r8
    77ae:	4628      	mov	r0, r5
    77b0:	47b0      	blx	r6
			grid_ain_add_sample(adc_index_1, adcresult_1);
    77b2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    77b6:	e7a1      	b.n	76fc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    77b8:	0000463d 	.word	0x0000463d
    77bc:	0001494f 	.word	0x0001494f
    77c0:	00004705 	.word	0x00004705
    77c4:	00004715 	.word	0x00004715
    77c8:	20006f74 	.word	0x20006f74
    77cc:	0000a1fd 	.word	0x0000a1fd

000077d0 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    77d0:	b570      	push	{r4, r5, r6, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    77d2:	4c0b      	ldr	r4, [pc, #44]	; (7800 <grid_module_pbf4_reva_hardware_init+0x30>)
    77d4:	4e0b      	ldr	r6, [pc, #44]	; (7804 <grid_module_pbf4_reva_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    77d6:	4d0c      	ldr	r5, [pc, #48]	; (7808 <grid_module_pbf4_reva_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    77d8:	4b0c      	ldr	r3, [pc, #48]	; (780c <grid_module_pbf4_reva_hardware_init+0x3c>)
    77da:	2200      	movs	r2, #0
    77dc:	4611      	mov	r1, r2
    77de:	4620      	mov	r0, r4
    77e0:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    77e2:	2200      	movs	r2, #0
    77e4:	4b09      	ldr	r3, [pc, #36]	; (780c <grid_module_pbf4_reva_hardware_init+0x3c>)
    77e6:	4611      	mov	r1, r2
    77e8:	4628      	mov	r0, r5
    77ea:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    77ec:	4620      	mov	r0, r4
    77ee:	4c08      	ldr	r4, [pc, #32]	; (7810 <grid_module_pbf4_reva_hardware_init+0x40>)
    77f0:	2100      	movs	r1, #0
    77f2:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    77f4:	4628      	mov	r0, r5
    77f6:	4623      	mov	r3, r4
    77f8:	2100      	movs	r1, #0

}
    77fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    77fe:	4718      	bx	r3
    7800:	20014af4 	.word	0x20014af4
    7804:	0000cfd9 	.word	0x0000cfd9
    7808:	20014cc8 	.word	0x20014cc8
    780c:	000073f9 	.word	0x000073f9
    7810:	0000cf99 	.word	0x0000cf99

00007814 <grid_module_pbf4_reva_init>:




void grid_module_pbf4_reva_init(){
    7814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    7818:	220e      	movs	r2, #14
    781a:	4c16      	ldr	r4, [pc, #88]	; (7874 <grid_module_pbf4_reva_init+0x60>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    781c:	4e16      	ldr	r6, [pc, #88]	; (7878 <grid_module_pbf4_reva_init+0x64>)
    781e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 7894 <grid_module_pbf4_reva_init+0x80>
    7822:	4f16      	ldr	r7, [pc, #88]	; (787c <grid_module_pbf4_reva_init+0x68>)
	grid_ain_init(16, 5, 14, 7);
    7824:	2307      	movs	r3, #7
    7826:	2105      	movs	r1, #5
    7828:	2010      	movs	r0, #16
    782a:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    782c:	4b14      	ldr	r3, [pc, #80]	; (7880 <grid_module_pbf4_reva_init+0x6c>)
    782e:	4815      	ldr	r0, [pc, #84]	; (7884 <grid_module_pbf4_reva_init+0x70>)
    7830:	210c      	movs	r1, #12
    7832:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    7834:	4810      	ldr	r0, [pc, #64]	; (7878 <grid_module_pbf4_reva_init+0x64>)
    7836:	4b14      	ldr	r3, [pc, #80]	; (7888 <grid_module_pbf4_reva_init+0x74>)
    7838:	2104      	movs	r1, #4
    783a:	4798      	blx	r3
    783c:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 12);
    783e:	220c      	movs	r2, #12
    7840:	b2e1      	uxtb	r1, r4
    7842:	4630      	mov	r0, r6
    7844:	47c8      	blx	r9
		
		for(uint8_t j=0; j<12; j++){
    7846:	ea4f 1804 	mov.w	r8, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 12);
    784a:	2500      	movs	r5, #0
			
				
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    784c:	6870      	ldr	r0, [r6, #4]
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    784e:	2d07      	cmp	r5, #7
    7850:	b2e9      	uxtb	r1, r5
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    7852:	bf94      	ite	ls
    7854:	2201      	movls	r2, #1
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    7856:	2202      	movhi	r2, #2
    7858:	4440      	add	r0, r8
    785a:	3501      	adds	r5, #1
    785c:	47b8      	blx	r7
		for(uint8_t j=0; j<12; j++){
    785e:	2d0c      	cmp	r5, #12
    7860:	d1f4      	bne.n	784c <grid_module_pbf4_reva_init+0x38>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    7862:	3401      	adds	r4, #1
    7864:	2c04      	cmp	r4, #4
    7866:	d1ea      	bne.n	783e <grid_module_pbf4_reva_init+0x2a>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    7868:	4b08      	ldr	r3, [pc, #32]	; (788c <grid_module_pbf4_reva_init+0x78>)
    786a:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
	
    786c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_pbf4_reva_hardware_start_transfer();
    7870:	4b07      	ldr	r3, [pc, #28]	; (7890 <grid_module_pbf4_reva_init+0x7c>)
    7872:	4718      	bx	r3
    7874:	000045f9 	.word	0x000045f9
    7878:	20006f74 	.word	0x20006f74
    787c:	0000a535 	.word	0x0000a535
    7880:	000066e9 	.word	0x000066e9
    7884:	200145b0 	.word	0x200145b0
    7888:	00009259 	.word	0x00009259
    788c:	000077d1 	.word	0x000077d1
    7890:	000073d9 	.word	0x000073d9
    7894:	0000928d 	.word	0x0000928d

00007898 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    7898:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    789a:	4c04      	ldr	r4, [pc, #16]	; (78ac <grid_module_po16_revb_hardware_start_transfer+0x14>)
    789c:	4804      	ldr	r0, [pc, #16]	; (78b0 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    789e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    78a0:	4623      	mov	r3, r4
    78a2:	4804      	ldr	r0, [pc, #16]	; (78b4 <grid_module_po16_revb_hardware_start_transfer+0x1c>)
	
}
    78a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    78a8:	4718      	bx	r3
    78aa:	bf00      	nop
    78ac:	0000d10d 	.word	0x0000d10d
    78b0:	20014af4 	.word	0x20014af4
    78b4:	20014cc8 	.word	0x20014cc8

000078b8 <grid_module_po16_revb_hardware_transfer_complete_cb>:

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    78b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    78bc:	4a88      	ldr	r2, [pc, #544]	; (7ae0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    78be:	7813      	ldrb	r3, [r2, #0]
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    78c0:	b089      	sub	sp, #36	; 0x24
    78c2:	4614      	mov	r4, r2
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    78c4:	b933      	cbnz	r3, 78d4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1c>
		grid_module_po16_revb_hardware_transfer_complete++;
    78c6:	7813      	ldrb	r3, [r2, #0]
    78c8:	3301      	adds	r3, #1
    78ca:	b2db      	uxtb	r3, r3
    78cc:	7013      	strb	r3, [r2, #0]
	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
	grid_module_po16_revb_hardware_start_transfer();
}
    78ce:	b009      	add	sp, #36	; 0x24
    78d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_state.bank_active_changed){
    78d4:	4d83      	ldr	r5, [pc, #524]	; (7ae4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    78d6:	7c6b      	ldrb	r3, [r5, #17]
    78d8:	b9fb      	cbnz	r3, 791a <grid_module_po16_revb_hardware_transfer_complete_cb+0x62>
	uint16_t adcresult_0 = 0;
    78da:	2300      	movs	r3, #0
    78dc:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t adcresult_1 = 0;
    78e0:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    78e4:	7863      	ldrb	r3, [r4, #1]
    78e6:	4a80      	ldr	r2, [pc, #512]	; (7ae8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    78e8:	3308      	adds	r3, #8
    78ea:	5cd7      	ldrb	r7, [r2, r3]
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    78ec:	7863      	ldrb	r3, [r4, #1]
    78ee:	b2db      	uxtb	r3, r3
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    78f0:	b2ff      	uxtb	r7, r7
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    78f2:	5cd6      	ldrb	r6, [r2, r3]
	grid_module_po16_revb_mux++;
    78f4:	7863      	ldrb	r3, [r4, #1]
    78f6:	3301      	adds	r3, #1
    78f8:	b2db      	uxtb	r3, r3
    78fa:	7063      	strb	r3, [r4, #1]
	grid_module_po16_revb_mux%=8;
    78fc:	7863      	ldrb	r3, [r4, #1]
    78fe:	f003 0307 	and.w	r3, r3, #7
    7902:	7063      	strb	r3, [r4, #1]
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    7904:	7863      	ldrb	r3, [r4, #1]
    7906:	f013 0f01 	tst.w	r3, #1
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    790a:	b2f6      	uxtb	r6, r6
    790c:	4b77      	ldr	r3, [pc, #476]	; (7aec <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    790e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    7912:	d128      	bne.n	7966 <grid_module_po16_revb_hardware_transfer_complete_cb+0xae>
    7914:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
    7918:	e027      	b.n	796a <grid_module_po16_revb_hardware_transfer_complete_cb+0xb2>
		grid_sys_state.bank_active_changed = 0;
    791a:	2600      	movs	r6, #0
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    791c:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 7b04 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7920:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 7b14 <grid_module_po16_revb_hardware_transfer_complete_cb+0x25c>
		grid_sys_state.bank_active_changed = 0;
    7924:	746e      	strb	r6, [r5, #17]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    7926:	f04f 0a64 	mov.w	sl, #100	; 0x64
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    792a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    792e:	7bea      	ldrb	r2, [r5, #15]
    7930:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    7934:	b2f7      	uxtb	r7, r6
    7936:	7a5b      	ldrb	r3, [r3, #9]
    7938:	42bb      	cmp	r3, r7
    793a:	d9ce      	bls.n	78da <grid_module_po16_revb_hardware_transfer_complete_cb+0x22>
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    793c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7940:	7bea      	ldrb	r2, [r5, #15]
    7942:	eb03 1302 	add.w	r3, r3, r2, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7946:	4640      	mov	r0, r8
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    7948:	68db      	ldr	r3, [r3, #12]
    794a:	fb0a 3307 	mla	r3, sl, r7, r3
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    794e:	463a      	mov	r2, r7
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    7950:	60df      	str	r7, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7952:	7be9      	ldrb	r1, [r5, #15]
    7954:	2300      	movs	r3, #0
    7956:	47c8      	blx	r9
            grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    7958:	7be9      	ldrb	r1, [r5, #15]
    795a:	2301      	movs	r3, #1
    795c:	463a      	mov	r2, r7
    795e:	4640      	mov	r0, r8
    7960:	47c8      	blx	r9
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7962:	3601      	adds	r6, #1
    7964:	e7e1      	b.n	792a <grid_module_po16_revb_hardware_transfer_complete_cb+0x72>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    7966:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    796a:	7863      	ldrb	r3, [r4, #1]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    796c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 7b18 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>
    7970:	485f      	ldr	r0, [pc, #380]	; (7af0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>)
	uint32_t input_0 = adcresult_0*1.03;	
    7972:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 7b1c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>
    7976:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 7b20 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>
    797a:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 7b24 <grid_module_po16_revb_hardware_transfer_complete_cb+0x26c>
    797e:	f013 0f02 	tst.w	r3, #2
    7982:	4b5a      	ldr	r3, [pc, #360]	; (7aec <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    7984:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    7988:	bf14      	ite	ne
    798a:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    798e:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    7992:	7863      	ldrb	r3, [r4, #1]
    7994:	f013 0f04 	tst.w	r3, #4
    7998:	4b54      	ldr	r3, [pc, #336]	; (7aec <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    799a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    799e:	bf14      	ite	ne
    79a0:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    79a4:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    79a8:	2100      	movs	r1, #0
    79aa:	2302      	movs	r3, #2
    79ac:	aa03      	add	r2, sp, #12
    79ae:	47c0      	blx	r8
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    79b0:	2302      	movs	r3, #2
    79b2:	f10d 020e 	add.w	r2, sp, #14
    79b6:	2100      	movs	r1, #0
    79b8:	484e      	ldr	r0, [pc, #312]	; (7af4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>)
    79ba:	47c0      	blx	r8
	uint32_t input_0 = adcresult_0*1.03;	
    79bc:	f8bd 000c 	ldrh.w	r0, [sp, #12]
    79c0:	47d8      	blx	fp
    79c2:	a345      	add	r3, pc, #276	; (adr r3, 7ad8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    79c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    79c8:	47d0      	blx	sl
    79ca:	47c8      	blx	r9
	adcresult_0 = input_0;
    79cc:	f64f 78ff 	movw	r8, #65535	; 0xffff
    79d0:	4540      	cmp	r0, r8
    79d2:	bf28      	it	cs
    79d4:	4640      	movcs	r0, r8
    79d6:	f8ad 000c 	strh.w	r0, [sp, #12]
	uint32_t input_1 = adcresult_1*1.03;	
    79da:	f8bd 000e 	ldrh.w	r0, [sp, #14]
    79de:	47d8      	blx	fp
    79e0:	a33d      	add	r3, pc, #244	; (adr r3, 7ad8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    79e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    79e6:	47d0      	blx	sl
    79e8:	47c8      	blx	r9
	adcresult_1 = input_1;
    79ea:	4540      	cmp	r0, r8
    79ec:	bf28      	it	cs
    79ee:	4640      	movcs	r0, r8
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    79f0:	4b41      	ldr	r3, [pc, #260]	; (7af8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>)
	adcresult_1 = input_1;
    79f2:	f8ad 000e 	strh.w	r0, [sp, #14]
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    79f6:	4798      	blx	r3
    79f8:	2808      	cmp	r0, #8
    79fa:	d109      	bne.n	7a10 <grid_module_po16_revb_hardware_transfer_complete_cb+0x158>
		adcresult_0	= 65535 - adcresult_0;
    79fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7a00:	43db      	mvns	r3, r3
    7a02:	f8ad 300c 	strh.w	r3, [sp, #12]
		adcresult_1 = 65535 - adcresult_1;
    7a06:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7a0a:	43db      	mvns	r3, r3
    7a0c:	f8ad 300e 	strh.w	r3, [sp, #14]
	grid_ain_add_sample(adc_index_0, adcresult_0);
    7a10:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    7a14:	f8df 8110 	ldr.w	r8, [pc, #272]	; 7b28 <grid_module_po16_revb_hardware_transfer_complete_cb+0x270>
    7a18:	4638      	mov	r0, r7
    7a1a:	47c0      	blx	r8
	grid_ain_add_sample(adc_index_1, adcresult_1);
    7a1c:	4630      	mov	r0, r6
    7a1e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
    7a22:	47c0      	blx	r8
	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7a24:	4b35      	ldr	r3, [pc, #212]	; (7afc <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>)
	result_index[0] = adc_index_0;
    7a26:	f88d 7008 	strb.w	r7, [sp, #8]
	result_index[1] = adc_index_1;
    7a2a:	f88d 6009 	strb.w	r6, [sp, #9]
	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7a2e:	f103 0710 	add.w	r7, r3, #16
    7a32:	ae04      	add	r6, sp, #16
    7a34:	6818      	ldr	r0, [r3, #0]
    7a36:	6859      	ldr	r1, [r3, #4]
    7a38:	4632      	mov	r2, r6
    7a3a:	c203      	stmia	r2!, {r0, r1}
    7a3c:	3308      	adds	r3, #8
    7a3e:	42bb      	cmp	r3, r7
    7a40:	4616      	mov	r6, r2
    7a42:	d1f7      	bne.n	7a34 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a44:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 7b04 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>
    7a48:	f10d 0a08 	add.w	sl, sp, #8
	for (uint8_t i=0; i<2; i++)
    7a4c:	f04f 0900 	mov.w	r9, #0
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a50:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7a54:	7bea      	ldrb	r2, [r5, #15]
		uint8_t res_index = result_index[i];
    7a56:	f81a 6b01 	ldrb.w	r6, [sl], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a5a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
		if (grid_ain_get_changed(res_index)){
    7a5e:	4630      	mov	r0, r6
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a60:	68df      	ldr	r7, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    7a62:	4b27      	ldr	r3, [pc, #156]	; (7b00 <grid_module_po16_revb_hardware_transfer_complete_cb+0x248>)
    7a64:	4798      	blx	r3
    7a66:	b350      	cbz	r0, 7abe <grid_module_po16_revb_hardware_transfer_complete_cb+0x206>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a68:	2264      	movs	r2, #100	; 0x64
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    7a6a:	a908      	add	r1, sp, #32
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a6c:	fb16 f202 	smulbb	r2, r6, r2
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    7a70:	4431      	add	r1, r6
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a72:	18bb      	adds	r3, r7, r2
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    7a74:	f811 1c10 	ldrb.w	r1, [r1, #-16]
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7a78:	60de      	str	r6, [r3, #12]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    7a7a:	6119      	str	r1, [r3, #16]
    7a7c:	2700      	movs	r7, #0
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7a7e:	4b21      	ldr	r3, [pc, #132]	; (7b04 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>)
    7a80:	9201      	str	r2, [sp, #4]
    7a82:	685b      	ldr	r3, [r3, #4]
    7a84:	443b      	add	r3, r7
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7a86:	2107      	movs	r1, #7
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7a88:	68db      	ldr	r3, [r3, #12]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7a8a:	4630      	mov	r0, r6
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7a8c:	eb03 0b02 	add.w	fp, r3, r2
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7a90:	4b1d      	ldr	r3, [pc, #116]	; (7b08 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
    7a92:	4798      	blx	r3
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7a94:	4b1c      	ldr	r3, [pc, #112]	; (7b08 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7a96:	f8cb 0014 	str.w	r0, [fp, #20]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7a9a:	2107      	movs	r1, #7
    7a9c:	4630      	mov	r0, r6
    7a9e:	4798      	blx	r3
    7aa0:	3710      	adds	r7, #16
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    7aa2:	2300      	movs	r3, #0
            for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7aa4:	2f40      	cmp	r7, #64	; 0x40
    7aa6:	9a01      	ldr	r2, [sp, #4]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7aa8:	f8cb 0018 	str.w	r0, [fp, #24]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    7aac:	f8cb 301c 	str.w	r3, [fp, #28]
            for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7ab0:	d1e5      	bne.n	7a7e <grid_module_po16_revb_hardware_transfer_complete_cb+0x1c6>
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    7ab2:	4632      	mov	r2, r6
    7ab4:	7be9      	ldrb	r1, [r5, #15]
    7ab6:	4e15      	ldr	r6, [pc, #84]	; (7b0c <grid_module_po16_revb_hardware_transfer_complete_cb+0x254>)
    7ab8:	2301      	movs	r3, #1
    7aba:	4640      	mov	r0, r8
    7abc:	47b0      	blx	r6
	for (uint8_t i=0; i<2; i++)
    7abe:	f1b9 0f00 	cmp.w	r9, #0
    7ac2:	d004      	beq.n	7ace <grid_module_po16_revb_hardware_transfer_complete_cb+0x216>
	grid_module_po16_revb_hardware_transfer_complete = 0;
    7ac4:	2300      	movs	r3, #0
    7ac6:	7023      	strb	r3, [r4, #0]
	grid_module_po16_revb_hardware_start_transfer();
    7ac8:	4b11      	ldr	r3, [pc, #68]	; (7b10 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    7aca:	4798      	blx	r3
    7acc:	e6ff      	b.n	78ce <grid_module_po16_revb_hardware_transfer_complete_cb+0x16>
    7ace:	f04f 0901 	mov.w	r9, #1
    7ad2:	e7bd      	b.n	7a50 <grid_module_po16_revb_hardware_transfer_complete_cb+0x198>
    7ad4:	f3af 8000 	nop.w
    7ad8:	47ae147b 	.word	0x47ae147b
    7adc:	3ff07ae1 	.word	0x3ff07ae1
    7ae0:	200007f9 	.word	0x200007f9
    7ae4:	20006f80 	.word	0x20006f80
    7ae8:	20000339 	.word	0x20000339
    7aec:	41008000 	.word	0x41008000
    7af0:	20014af4 	.word	0x20014af4
    7af4:	20014cc8 	.word	0x20014cc8
    7af8:	000090d5 	.word	0x000090d5
    7afc:	0001495f 	.word	0x0001495f
    7b00:	00004705 	.word	0x00004705
    7b04:	20006f74 	.word	0x20006f74
    7b08:	00004715 	.word	0x00004715
    7b0c:	0000a1fd 	.word	0x0000a1fd
    7b10:	00007899 	.word	0x00007899
    7b14:	0000a649 	.word	0x0000a649
    7b18:	0000d051 	.word	0x0000d051
    7b1c:	00011e19 	.word	0x00011e19
    7b20:	00011eed 	.word	0x00011eed
    7b24:	00012311 	.word	0x00012311
    7b28:	0000463d 	.word	0x0000463d

00007b2c <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    7b2c:	b570      	push	{r4, r5, r6, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    7b2e:	4c0b      	ldr	r4, [pc, #44]	; (7b5c <grid_module_po16_revb_hardware_init+0x30>)
    7b30:	4e0b      	ldr	r6, [pc, #44]	; (7b60 <grid_module_po16_revb_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    7b32:	4d0c      	ldr	r5, [pc, #48]	; (7b64 <grid_module_po16_revb_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    7b34:	4b0c      	ldr	r3, [pc, #48]	; (7b68 <grid_module_po16_revb_hardware_init+0x3c>)
    7b36:	2200      	movs	r2, #0
    7b38:	4611      	mov	r1, r2
    7b3a:	4620      	mov	r0, r4
    7b3c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    7b3e:	2200      	movs	r2, #0
    7b40:	4b09      	ldr	r3, [pc, #36]	; (7b68 <grid_module_po16_revb_hardware_init+0x3c>)
    7b42:	4611      	mov	r1, r2
    7b44:	4628      	mov	r0, r5
    7b46:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    7b48:	4620      	mov	r0, r4
    7b4a:	4c08      	ldr	r4, [pc, #32]	; (7b6c <grid_module_po16_revb_hardware_init+0x40>)
    7b4c:	2100      	movs	r1, #0
    7b4e:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    7b50:	4628      	mov	r0, r5
    7b52:	4623      	mov	r3, r4
    7b54:	2100      	movs	r1, #0

}
    7b56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    7b5a:	4718      	bx	r3
    7b5c:	20014af4 	.word	0x20014af4
    7b60:	0000cfd9 	.word	0x0000cfd9
    7b64:	20014cc8 	.word	0x20014cc8
    7b68:	000078b9 	.word	0x000078b9
    7b6c:	0000cf99 	.word	0x0000cf99

00007b70 <grid_module_po16_revb_init>:




void grid_module_po16_revb_init(){
    7b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    7b74:	220e      	movs	r2, #14
    7b76:	4c15      	ldr	r4, [pc, #84]	; (7bcc <grid_module_po16_revb_init+0x5c>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    7b78:	4e15      	ldr	r6, [pc, #84]	; (7bd0 <grid_module_po16_revb_init+0x60>)
    7b7a:	4f16      	ldr	r7, [pc, #88]	; (7bd4 <grid_module_po16_revb_init+0x64>)
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    7b7c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 7bec <grid_module_po16_revb_init+0x7c>
	grid_ain_init(16, 5, 14, 7);
    7b80:	2307      	movs	r3, #7
    7b82:	2105      	movs	r1, #5
    7b84:	2010      	movs	r0, #16
    7b86:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    7b88:	4b13      	ldr	r3, [pc, #76]	; (7bd8 <grid_module_po16_revb_init+0x68>)
    7b8a:	4814      	ldr	r0, [pc, #80]	; (7bdc <grid_module_po16_revb_init+0x6c>)
    7b8c:	2110      	movs	r1, #16
    7b8e:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    7b90:	480f      	ldr	r0, [pc, #60]	; (7bd0 <grid_module_po16_revb_init+0x60>)
    7b92:	4b13      	ldr	r3, [pc, #76]	; (7be0 <grid_module_po16_revb_init+0x70>)
    7b94:	2104      	movs	r1, #4
    7b96:	4798      	blx	r3
    7b98:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);
    7b9a:	2210      	movs	r2, #16
    7b9c:	b2e1      	uxtb	r1, r4
    7b9e:	4630      	mov	r0, r6
    7ba0:	47b8      	blx	r7
		for(uint8_t j=0; j<16; j++){
    7ba2:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);
    7ba6:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    7ba8:	6870      	ldr	r0, [r6, #4]
    7baa:	b2e9      	uxtb	r1, r5
    7bac:	2201      	movs	r2, #1
    7bae:	4448      	add	r0, r9
    7bb0:	3501      	adds	r5, #1
    7bb2:	47c0      	blx	r8
		for(uint8_t j=0; j<16; j++){
    7bb4:	2d10      	cmp	r5, #16
    7bb6:	d1f7      	bne.n	7ba8 <grid_module_po16_revb_init+0x38>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    7bb8:	3401      	adds	r4, #1
    7bba:	2c04      	cmp	r4, #4
    7bbc:	d1ed      	bne.n	7b9a <grid_module_po16_revb_init+0x2a>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    7bbe:	4b09      	ldr	r3, [pc, #36]	; (7be4 <grid_module_po16_revb_init+0x74>)
    7bc0:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
	
    7bc2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_po16_revb_hardware_start_transfer();
    7bc6:	4b08      	ldr	r3, [pc, #32]	; (7be8 <grid_module_po16_revb_init+0x78>)
    7bc8:	4718      	bx	r3
    7bca:	bf00      	nop
    7bcc:	000045f9 	.word	0x000045f9
    7bd0:	20006f74 	.word	0x20006f74
    7bd4:	0000928d 	.word	0x0000928d
    7bd8:	000066e9 	.word	0x000066e9
    7bdc:	200145b0 	.word	0x200145b0
    7be0:	00009259 	.word	0x00009259
    7be4:	00007b2d 	.word	0x00007b2d
    7be8:	00007899 	.word	0x00007899
    7bec:	0000a535 	.word	0x0000a535

00007bf0 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    7bf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7bf2:	2200      	movs	r2, #0
    7bf4:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    7bf8:	f10d 020f 	add.w	r2, sp, #15
    7bfc:	9200      	str	r2, [sp, #0]
    7bfe:	2202      	movs	r2, #2
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    7c00:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    7c02:	4c02      	ldr	r4, [pc, #8]	; (7c0c <grid_msg_header_set_len+0x1c>)
    7c04:	4611      	mov	r1, r2
    7c06:	47a0      	blx	r4
	
}
    7c08:	b004      	add	sp, #16
    7c0a:	bd10      	pop	{r4, pc}
    7c0c:	00009215 	.word	0x00009215

00007c10 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    7c10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7c12:	2200      	movs	r2, #0
    7c14:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    7c18:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    7c1c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    7c1e:	9200      	str	r2, [sp, #0]
    7c20:	4c02      	ldr	r4, [pc, #8]	; (7c2c <grid_msg_header_set_id+0x1c>)
    7c22:	2202      	movs	r2, #2
    7c24:	2104      	movs	r1, #4
    7c26:	47a0      	blx	r4
	
}
    7c28:	b004      	add	sp, #16
    7c2a:	bd10      	pop	{r4, pc}
    7c2c:	00009215 	.word	0x00009215

00007c30 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    7c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7c32:	2200      	movs	r2, #0
    7c34:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    7c38:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    7c3c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    7c3e:	9200      	str	r2, [sp, #0]
    7c40:	4c02      	ldr	r4, [pc, #8]	; (7c4c <grid_msg_header_set_dx+0x1c>)
    7c42:	2202      	movs	r2, #2
    7c44:	2106      	movs	r1, #6
    7c46:	47a0      	blx	r4
	
}
    7c48:	b004      	add	sp, #16
    7c4a:	bd10      	pop	{r4, pc}
    7c4c:	00009215 	.word	0x00009215

00007c50 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    7c50:	b513      	push	{r0, r1, r4, lr}
	
	uint8_t error = 0;
    7c52:	2300      	movs	r3, #0
    7c54:	f88d 3007 	strb.w	r3, [sp, #7]
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    7c58:	4c04      	ldr	r4, [pc, #16]	; (7c6c <grid_msg_header_get_dx+0x1c>)
    7c5a:	f10d 0307 	add.w	r3, sp, #7
    7c5e:	2202      	movs	r2, #2
    7c60:	2106      	movs	r1, #6
    7c62:	47a0      	blx	r4
}
    7c64:	b2c0      	uxtb	r0, r0
    7c66:	b002      	add	sp, #8
    7c68:	bd10      	pop	{r4, pc}
    7c6a:	bf00      	nop
    7c6c:	000091fd 	.word	0x000091fd

00007c70 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    7c70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7c72:	2200      	movs	r2, #0
    7c74:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    7c78:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    7c7c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    7c7e:	9200      	str	r2, [sp, #0]
    7c80:	4c02      	ldr	r4, [pc, #8]	; (7c8c <grid_msg_header_set_dy+0x1c>)
    7c82:	2202      	movs	r2, #2
    7c84:	2108      	movs	r1, #8
    7c86:	47a0      	blx	r4
	
}
    7c88:	b004      	add	sp, #16
    7c8a:	bd10      	pop	{r4, pc}
    7c8c:	00009215 	.word	0x00009215

00007c90 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    7c90:	b513      	push	{r0, r1, r4, lr}
	
	uint8_t error = 0;
    7c92:	2300      	movs	r3, #0
    7c94:	f88d 3007 	strb.w	r3, [sp, #7]
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    7c98:	4c04      	ldr	r4, [pc, #16]	; (7cac <grid_msg_header_get_dy+0x1c>)
    7c9a:	f10d 0307 	add.w	r3, sp, #7
    7c9e:	2202      	movs	r2, #2
    7ca0:	2108      	movs	r1, #8
    7ca2:	47a0      	blx	r4
}
    7ca4:	b2c0      	uxtb	r0, r0
    7ca6:	b002      	add	sp, #8
    7ca8:	bd10      	pop	{r4, pc}
    7caa:	bf00      	nop
    7cac:	000091fd 	.word	0x000091fd

00007cb0 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    7cb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7cb2:	2200      	movs	r2, #0
    7cb4:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    7cb8:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    7cbc:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    7cbe:	9200      	str	r2, [sp, #0]
    7cc0:	4c02      	ldr	r4, [pc, #8]	; (7ccc <grid_msg_header_set_rot+0x1c>)
    7cc2:	2202      	movs	r2, #2
    7cc4:	210c      	movs	r1, #12
    7cc6:	47a0      	blx	r4
	
}
    7cc8:	b004      	add	sp, #16
    7cca:	bd10      	pop	{r4, pc}
    7ccc:	00009215 	.word	0x00009215

00007cd0 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    7cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    7cd2:	2200      	movs	r2, #0
    7cd4:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    7cd8:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    7cdc:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    7cde:	9200      	str	r2, [sp, #0]
    7ce0:	4c02      	ldr	r4, [pc, #8]	; (7cec <grid_msg_header_set_age+0x1c>)
    7ce2:	2202      	movs	r2, #2
    7ce4:	210a      	movs	r1, #10
    7ce6:	47a0      	blx	r4
	
}
    7ce8:	b004      	add	sp, #16
    7cea:	bd10      	pop	{r4, pc}
    7cec:	00009215 	.word	0x00009215

00007cf0 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    7cf0:	e9d0 3264 	ldrd	r3, r2, [r0, #400]	; 0x190
    7cf4:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
    7cf8:	4413      	add	r3, r2
}
    7cfa:	4418      	add	r0, r3
    7cfc:	4770      	bx	lr

00007cfe <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    7cfe:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    7d02:	4770      	bx	lr

00007d04 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    7d04:	b570      	push	{r4, r5, r6, lr}
    7d06:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194

	
	for(uint32_t i=0; i<len; i++){
    7d0a:	2300      	movs	r3, #0
    7d0c:	4293      	cmp	r3, r2
    7d0e:	d103      	bne.n	7d18 <grid_msg_body_append_text+0x14>
		
		msg->body[msg->body_length + i] = str[i];
	}
	
	msg->body_length += len;
    7d10:	442b      	add	r3, r5
    7d12:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    7d16:	bd70      	pop	{r4, r5, r6, pc}
		msg->body[msg->body_length + i] = str[i];
    7d18:	18c4      	adds	r4, r0, r3
    7d1a:	442c      	add	r4, r5
    7d1c:	5cce      	ldrb	r6, [r1, r3]
    7d1e:	7526      	strb	r6, [r4, #20]
	for(uint32_t i=0; i<len; i++){
    7d20:	3301      	adds	r3, #1
    7d22:	e7f3      	b.n	7d0c <grid_msg_body_append_text+0x8>

00007d24 <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    7d24:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d26:	f8d0 6194 	ldr.w	r6, [r0, #404]	; 0x194
	
	for(uint32_t i=0; i<len; i++){
    7d2a:	2400      	movs	r4, #0
		
		if (str[i] == GRID_CONST_STX){
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
		}
		else if (str[i] == GRID_CONST_ETX){
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    7d2c:	2783      	movs	r7, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    7d2e:	f04f 0c82 	mov.w	ip, #130	; 0x82
	for(uint32_t i=0; i<len; i++){
    7d32:	4294      	cmp	r4, r2
    7d34:	eb04 0306 	add.w	r3, r4, r6
    7d38:	d102      	bne.n	7d40 <grid_msg_body_append_text_escaped+0x1c>
			msg->body[msg->body_length + i] = str[i];
		}
		
	}
	
	msg->body_length += len;
    7d3a:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    7d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (str[i] == GRID_CONST_STX){
    7d40:	5d0d      	ldrb	r5, [r1, r4]
    7d42:	2d02      	cmp	r5, #2
    7d44:	4403      	add	r3, r0
    7d46:	d103      	bne.n	7d50 <grid_msg_body_append_text_escaped+0x2c>
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    7d48:	f883 c014 	strb.w	ip, [r3, #20]
	for(uint32_t i=0; i<len; i++){
    7d4c:	3401      	adds	r4, #1
    7d4e:	e7f0      	b.n	7d32 <grid_msg_body_append_text_escaped+0xe>
		else if (str[i] == GRID_CONST_ETX){
    7d50:	2d03      	cmp	r5, #3
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    7d52:	bf0c      	ite	eq
    7d54:	751f      	strbeq	r7, [r3, #20]
			msg->body[msg->body_length + i] = str[i];
    7d56:	751d      	strbne	r5, [r3, #20]
    7d58:	e7f8      	b.n	7d4c <grid_msg_body_append_text_escaped+0x28>
	...

00007d5c <grid_msg_text_get_parameter>:


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    7d5c:	b420      	push	{r5}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    7d5e:	f101 0514 	add.w	r5, r1, #20
    7d62:	4415      	add	r5, r2
    7d64:	4619      	mov	r1, r3
    7d66:	4428      	add	r0, r5
    7d68:	4b02      	ldr	r3, [pc, #8]	; (7d74 <grid_msg_text_get_parameter+0x18>)
	
}
    7d6a:	f85d 5b04 	ldr.w	r5, [sp], #4
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    7d6e:	2200      	movs	r2, #0
    7d70:	4718      	bx	r3
    7d72:	bf00      	nop
    7d74:	00009049 	.word	0x00009049

00007d78 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    7d78:	b420      	push	{r5}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    7d7a:	f101 0514 	add.w	r5, r1, #20
    7d7e:	4415      	add	r5, r2
    7d80:	4619      	mov	r1, r3
    7d82:	9a01      	ldr	r2, [sp, #4]
    7d84:	4b02      	ldr	r3, [pc, #8]	; (7d90 <grid_msg_text_set_parameter+0x18>)
    7d86:	4428      	add	r0, r5
	
}
    7d88:	f85d 5b04 	ldr.w	r5, [sp], #4
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    7d8c:	4718      	bx	r3
    7d8e:	bf00      	nop
    7d90:	00009071 	.word	0x00009071

00007d94 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    7d94:	2300      	movs	r3, #0
	msg->body_length = 0;
    7d96:	e9c0 3364 	strd	r3, r3, [r0, #400]	; 0x190
	msg->footer_length = 0;
    7d9a:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    7d9e:	1e42      	subs	r2, r0, #1
    7da0:	f100 0113 	add.w	r1, r0, #19
	{
		msg->header[i] = 0;
    7da4:	f802 3f01 	strb.w	r3, [r2, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    7da8:	4291      	cmp	r1, r2
    7daa:	d1fb      	bne.n	7da4 <grid_msg_init+0x10>
    7dac:	f100 0214 	add.w	r2, r0, #20
    7db0:	f200 118b 	addw	r1, r0, #395	; 0x18b
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    7db4:	2300      	movs	r3, #0
    7db6:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    7dba:	428a      	cmp	r2, r1
    7dbc:	d1fb      	bne.n	7db6 <grid_msg_init+0x22>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    7dbe:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    7dc2:	f8c0 318c 	str.w	r3, [r0, #396]	; 0x18c
	}
	
		
}
    7dc6:	4770      	bx	lr

00007dc8 <grid_msg_init_header>:

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot){
    7dc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    7dcc:	461e      	mov	r6, r3
	
    
    uint8_t age = grid_sys_state.sessionid;
    7dce:	4b13      	ldr	r3, [pc, #76]	; (7e1c <grid_msg_init_header+0x54>)
    
	sprintf(msg->header, GRID_BRC_frame);
    7dd0:	f8df 9064 	ldr.w	r9, [pc, #100]	; 7e38 <grid_msg_init_header+0x70>
    uint8_t age = grid_sys_state.sessionid;
    7dd4:	795d      	ldrb	r5, [r3, #5]
	sprintf(msg->header, GRID_BRC_frame);
    7dd6:	2317      	movs	r3, #23
void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot){
    7dd8:	4604      	mov	r4, r0
    7dda:	4688      	mov	r8, r1
    7ddc:	4617      	mov	r7, r2
	sprintf(msg->header, GRID_BRC_frame);
    7dde:	4910      	ldr	r1, [pc, #64]	; (7e20 <grid_msg_init_header+0x58>)
    7de0:	9300      	str	r3, [sp, #0]
    7de2:	2201      	movs	r2, #1
    7de4:	230f      	movs	r3, #15
    7de6:	47c8      	blx	r9
	msg->header_length = strlen(msg->header);
    7de8:	4b0e      	ldr	r3, [pc, #56]	; (7e24 <grid_msg_init_header+0x5c>)
    7dea:	4620      	mov	r0, r4
    7dec:	4798      	blx	r3
	
	grid_msg_header_set_dx(msg, dx);
    7dee:	4641      	mov	r1, r8
	msg->header_length = strlen(msg->header);
    7df0:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	grid_msg_header_set_dx(msg, dx);
    7df4:	4b0c      	ldr	r3, [pc, #48]	; (7e28 <grid_msg_init_header+0x60>)
    7df6:	4620      	mov	r0, r4
    7df8:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    7dfa:	4639      	mov	r1, r7
    7dfc:	4620      	mov	r0, r4
    7dfe:	4b0b      	ldr	r3, [pc, #44]	; (7e2c <grid_msg_init_header+0x64>)
    7e00:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    7e02:	4631      	mov	r1, r6
    7e04:	4620      	mov	r0, r4
    7e06:	4b0a      	ldr	r3, [pc, #40]	; (7e30 <grid_msg_init_header+0x68>)
    7e08:	4798      	blx	r3
    uint8_t age = grid_sys_state.sessionid;
    7e0a:	b2ed      	uxtb	r5, r5
	grid_msg_header_set_age(msg, age);
    7e0c:	4b09      	ldr	r3, [pc, #36]	; (7e34 <grid_msg_init_header+0x6c>)
    7e0e:	4629      	mov	r1, r5
    7e10:	4620      	mov	r0, r4
	
	
}
    7e12:	b003      	add	sp, #12
    7e14:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	grid_msg_header_set_age(msg, age);
    7e18:	4718      	bx	r3
    7e1a:	bf00      	nop
    7e1c:	20006f80 	.word	0x20006f80
    7e20:	0001496f 	.word	0x0001496f
    7e24:	00012c81 	.word	0x00012c81
    7e28:	00007c31 	.word	0x00007c31
    7e2c:	00007c71 	.word	0x00007c71
    7e30:	00007cb1 	.word	0x00007cb1
    7e34:	00007cd1 	.word	0x00007cd1
    7e38:	00012b49 	.word	0x00012b49

00007e3c <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    7e3c:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    7e40:	b96a      	cbnz	r2, 7e5e <grid_msg_packet_receive_char+0x22>
		
		if (nextchar != GRID_CONST_EOB){
    7e42:	2917      	cmp	r1, #23
			msg->header[msg->header_length] = nextchar;
    7e44:	bf15      	itete	ne
    7e46:	f8d0 3190 	ldrne.w	r3, [r0, #400]	; 0x190
			msg->header_length++;
		}
		else{
			msg->body[msg->body_length] = nextchar;
    7e4a:	7501      	strbeq	r1, [r0, #20]
			msg->header[msg->header_length] = nextchar;
    7e4c:	54c1      	strbne	r1, [r0, r3]
			msg->body_length++;
    7e4e:	2301      	moveq	r3, #1
			msg->header_length++;
    7e50:	bf1a      	itte	ne
    7e52:	3301      	addne	r3, #1
    7e54:	f8c0 3190 	strne.w	r3, [r0, #400]	; 0x190
			msg->body_length++;
    7e58:	f8c0 3194 	streq.w	r3, [r0, #404]	; 0x194
    7e5c:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    7e5e:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    7e62:	b96b      	cbnz	r3, 7e80 <grid_msg_packet_receive_char+0x44>
		
		if (nextchar != GRID_CONST_EOT){
    7e64:	2904      	cmp	r1, #4
    7e66:	d005      	beq.n	7e74 <grid_msg_packet_receive_char+0x38>
			msg->body[msg->body_length] = nextchar;
    7e68:	1883      	adds	r3, r0, r2
			msg->body_length++;
    7e6a:	3201      	adds	r2, #1
			msg->body[msg->body_length] = nextchar;
    7e6c:	7519      	strb	r1, [r3, #20]
			msg->body_length++;
    7e6e:	f8c0 2194 	str.w	r2, [r0, #404]	; 0x194
    7e72:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    7e74:	f880 118b 	strb.w	r1, [r0, #395]	; 0x18b
			msg->footer_length++;
    7e78:	2301      	movs	r3, #1
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
		msg->footer_length++;
    7e7a:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
		
	}
	
}
    7e7e:	4770      	bx	lr
		msg->footer[msg->footer_length] = nextchar;
    7e80:	18c2      	adds	r2, r0, r3
		msg->footer_length++;
    7e82:	3301      	adds	r3, #1
		msg->footer[msg->footer_length] = nextchar;
    7e84:	f882 118b 	strb.w	r1, [r2, #395]	; 0x18b
		msg->footer_length++;
    7e88:	e7f7      	b.n	7e7a <grid_msg_packet_receive_char+0x3e>

00007e8a <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    7e8a:	f8d0 2190 	ldr.w	r2, [r0, #400]	; 0x190
    7e8e:	428a      	cmp	r2, r1
    7e90:	d901      	bls.n	7e96 <grid_msg_packet_send_char+0xc>
		
		return msg->header[charindex];
    7e92:	5c40      	ldrb	r0, [r0, r1]
    7e94:	4770      	bx	lr
	}
	else if (charindex < msg->body_length + msg->header_length){
    7e96:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    7e9a:	4413      	add	r3, r2
    7e9c:	428b      	cmp	r3, r1
    7e9e:	d903      	bls.n	7ea8 <grid_msg_packet_send_char+0x1e>
	
		return msg->body[charindex - msg->header_length];
    7ea0:	1a89      	subs	r1, r1, r2
    7ea2:	4408      	add	r0, r1
    7ea4:	7d00      	ldrb	r0, [r0, #20]
    7ea6:	4770      	bx	lr
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    7ea8:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    7eac:	441a      	add	r2, r3
    7eae:	428a      	cmp	r2, r1
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
    7eb0:	bf83      	ittte	hi
    7eb2:	1ac9      	subhi	r1, r1, r3
    7eb4:	1840      	addhi	r0, r0, r1
    7eb6:	f890 018b 	ldrbhi.w	r0, [r0, #395]	; 0x18b
	}
	else{
		// OVERRUN
		return -1;
    7eba:	20ff      	movls	r0, #255	; 0xff
	}
	
	
}
    7ebc:	4770      	bx	lr
	...

00007ec0 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    7ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7ec2:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    7ec4:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
    7ec8:	492b      	ldr	r1, [pc, #172]	; (7f78 <grid_msg_packet_close+0xb8>)
    7eca:	4d2c      	ldr	r5, [pc, #176]	; (7f7c <grid_msg_packet_close+0xbc>)
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    7ecc:	4e2c      	ldr	r6, [pc, #176]	; (7f80 <grid_msg_packet_close+0xc0>)
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    7ece:	f200 108b 	addw	r0, r0, #395	; 0x18b
    7ed2:	2204      	movs	r2, #4
    7ed4:	4420      	add	r0, r4
    7ed6:	47a8      	blx	r5
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    7ed8:	f8d4 7198 	ldr.w	r7, [r4, #408]	; 0x198
    7edc:	f207 108b 	addw	r0, r7, #395	; 0x18b
    7ee0:	4420      	add	r0, r4
    7ee2:	47b0      	blx	r6
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    7ee4:	e9d4 3164 	ldrd	r3, r1, [r4, #400]	; 0x190
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    7ee8:	4438      	add	r0, r7
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    7eea:	440b      	add	r3, r1
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    7eec:	4f25      	ldr	r7, [pc, #148]	; (7f84 <grid_msg_packet_close+0xc4>)
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    7eee:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    7ef2:	1819      	adds	r1, r3, r0
    7ef4:	b2c9      	uxtb	r1, r1
    7ef6:	4b24      	ldr	r3, [pc, #144]	; (7f88 <grid_msg_packet_close+0xc8>)
    7ef8:	4620      	mov	r0, r4
    7efa:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    7efc:	f897 10ad 	ldrb.w	r1, [r7, #173]	; 0xad
    7f00:	4b22      	ldr	r3, [pc, #136]	; (7f8c <grid_msg_packet_close+0xcc>)
    7f02:	4620      	mov	r0, r4
    7f04:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    7f06:	f897 30ad 	ldrb.w	r3, [r7, #173]	; 0xad
    7f0a:	3301      	adds	r3, #1
    7f0c:	b2db      	uxtb	r3, r3
    7f0e:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    7f12:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    7f16:	4621      	mov	r1, r4
    7f18:	4423      	add	r3, r4
	uint8_t checksum = 0;
    7f1a:	2200      	movs	r2, #0
	for (uint32_t i=0; i<msg->header_length; i++){
    7f1c:	4299      	cmp	r1, r3
    7f1e:	d11f      	bne.n	7f60 <grid_msg_packet_close+0xa0>
    7f20:	f8d4 3194 	ldr.w	r3, [r4, #404]	; 0x194
    7f24:	4423      	add	r3, r4
    7f26:	f104 0114 	add.w	r1, r4, #20
    7f2a:	3314      	adds	r3, #20
		checksum ^= msg->header[i];
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    7f2c:	4299      	cmp	r1, r3
    7f2e:	d11b      	bne.n	7f68 <grid_msg_packet_close+0xa8>
		checksum ^= msg->body[i];
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    7f30:	f8d4 0198 	ldr.w	r0, [r4, #408]	; 0x198
    7f34:	1823      	adds	r3, r4, r0
    7f36:	f204 118b 	addw	r1, r4, #395	; 0x18b
    7f3a:	f203 138b 	addw	r3, r3, #395	; 0x18b
    7f3e:	4299      	cmp	r1, r3
    7f40:	d116      	bne.n	7f70 <grid_msg_packet_close+0xb0>
		checksum ^= msg->footer[i];
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    7f42:	f200 108b 	addw	r0, r0, #395	; 0x18b
    7f46:	4912      	ldr	r1, [pc, #72]	; (7f90 <grid_msg_packet_close+0xd0>)
    7f48:	4420      	add	r0, r4
    7f4a:	47a8      	blx	r5
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    7f4c:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    7f50:	f205 108b 	addw	r0, r5, #395	; 0x18b
    7f54:	4420      	add	r0, r4
    7f56:	47b0      	blx	r6
    7f58:	4428      	add	r0, r5
    7f5a:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    7f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		checksum ^= msg->header[i];
    7f60:	f811 0b01 	ldrb.w	r0, [r1], #1
    7f64:	4042      	eors	r2, r0
	for (uint32_t i=0; i<msg->header_length; i++){
    7f66:	e7d9      	b.n	7f1c <grid_msg_packet_close+0x5c>
		checksum ^= msg->body[i];
    7f68:	f811 0b01 	ldrb.w	r0, [r1], #1
    7f6c:	4042      	eors	r2, r0
	for (uint32_t i=0; i<msg->body_length; i++){
    7f6e:	e7dd      	b.n	7f2c <grid_msg_packet_close+0x6c>
		checksum ^= msg->footer[i];
    7f70:	f811 7b01 	ldrb.w	r7, [r1], #1
    7f74:	407a      	eors	r2, r7
	for (uint32_t i=0; i<msg->footer_length; i++){
    7f76:	e7e2      	b.n	7f3e <grid_msg_packet_close+0x7e>
    7f78:	0001474f 	.word	0x0001474f
    7f7c:	00012b49 	.word	0x00012b49
    7f80:	00012c81 	.word	0x00012c81
    7f84:	20006f80 	.word	0x20006f80
    7f88:	00007bf1 	.word	0x00007bf1
    7f8c:	00007c11 	.word	0x00007c11
    7f90:	000150c3 	.word	0x000150c3

00007f94 <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    7f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    7f98:	4b0f      	ldr	r3, [pc, #60]	; (7fd8 <grid_msg_packet_send_everywhere+0x44>)
uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    7f9a:	4606      	mov	r6, r0
	uint32_t message_length = grid_msg_packet_get_length(msg);
    7f9c:	4798      	blx	r3
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    7f9e:	4b0f      	ldr	r3, [pc, #60]	; (7fdc <grid_msg_packet_send_everywhere+0x48>)
	uint32_t message_length = grid_msg_packet_get_length(msg);
    7fa0:	4604      	mov	r4, r0
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    7fa2:	b281      	uxth	r1, r0
    7fa4:	480e      	ldr	r0, [pc, #56]	; (7fe0 <grid_msg_packet_send_everywhere+0x4c>)
    7fa6:	4798      	blx	r3
    7fa8:	b978      	cbnz	r0, 7fca <grid_msg_packet_send_everywhere+0x36>
		
		return 0;
	}
	
	
}
    7faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    7fae:	4629      	mov	r1, r5
    7fb0:	4630      	mov	r0, r6
    7fb2:	47b8      	blx	r7
    7fb4:	4601      	mov	r1, r0
    7fb6:	4640      	mov	r0, r8
    7fb8:	47c8      	blx	r9
		for(uint32_t i = 0; i<message_length; i++){
    7fba:	3501      	adds	r5, #1
    7fbc:	42a5      	cmp	r5, r4
    7fbe:	d1f6      	bne.n	7fae <grid_msg_packet_send_everywhere+0x1a>
		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    7fc0:	4807      	ldr	r0, [pc, #28]	; (7fe0 <grid_msg_packet_send_everywhere+0x4c>)
    7fc2:	4b08      	ldr	r3, [pc, #32]	; (7fe4 <grid_msg_packet_send_everywhere+0x50>)
    7fc4:	4798      	blx	r3
		return 1;
    7fc6:	2001      	movs	r0, #1
    7fc8:	e7ef      	b.n	7faa <grid_msg_packet_send_everywhere+0x16>
			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    7fca:	4f07      	ldr	r7, [pc, #28]	; (7fe8 <grid_msg_packet_send_everywhere+0x54>)
    7fcc:	f8df 8010 	ldr.w	r8, [pc, #16]	; 7fe0 <grid_msg_packet_send_everywhere+0x4c>
    7fd0:	f8df 9018 	ldr.w	r9, [pc, #24]	; 7fec <grid_msg_packet_send_everywhere+0x58>
		for(uint32_t i = 0; i<message_length; i++){
    7fd4:	2500      	movs	r5, #0
    7fd6:	e7f1      	b.n	7fbc <grid_msg_packet_send_everywhere+0x28>
    7fd8:	00007cf1 	.word	0x00007cf1
    7fdc:	00004845 	.word	0x00004845
    7fe0:	20006b5c 	.word	0x20006b5c
    7fe4:	000048a1 	.word	0x000048a1
    7fe8:	00007e8b 	.word	0x00007e8b
    7fec:	00004881 	.word	0x00004881

00007ff0 <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    7ff0:	2300      	movs	r3, #0
    7ff2:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    7ff6:	2301      	movs	r3, #1
    7ff8:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
			
}
    7ffc:	4770      	bx	lr

00007ffe <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    7ffe:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    8002:	4770      	bx	lr

00008004 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8004:	b5f0      	push	{r4, r5, r6, r7, lr}
    8006:	4604      	mov	r4, r0
    8008:	b0ed      	sub	sp, #436	; 0x1b4
	
	if (nvm->read_bulk_status == 1){
    800a:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
    800e:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8010:	4608      	mov	r0, r1
	if (nvm->read_bulk_status == 1){
    8012:	d130      	bne.n	8076 <grid_nvm_ui_bulk_read_next+0x72>
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    8014:	7849      	ldrb	r1, [r1, #1]
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    8016:	f8d4 2424 	ldr.w	r2, [r4, #1060]	; 0x424
    801a:	23a0      	movs	r3, #160	; 0xa0
    801c:	fbb2 f3f3 	udiv	r3, r2, r3
    8020:	f003 0303 	and.w	r3, r3, #3
		if (bank < ui->bank_list_length){
    8024:	4299      	cmp	r1, r3
    8026:	d91d      	bls.n	8064 <grid_nvm_ui_bulk_read_next+0x60>
			
			if (element < ui->bank_list[bank].element_list_length){
    8028:	6845      	ldr	r5, [r0, #4]
    802a:	eb05 1303 	add.w	r3, r5, r3, lsl #4
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    802e:	270a      	movs	r7, #10
			if (element < ui->bank_list[bank].element_list_length){
    8030:	7a5d      	ldrb	r5, [r3, #9]
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8032:	fbb2 f1f7 	udiv	r1, r2, r7
    8036:	f001 060f 	and.w	r6, r1, #15
			if (element < ui->bank_list[bank].element_list_length){
    803a:	42b5      	cmp	r5, r6
    803c:	d912      	bls.n	8064 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    803e:	fb07 2111 	mls	r1, r7, r1, r2
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    8042:	68da      	ldr	r2, [r3, #12]
    8044:	2364      	movs	r3, #100	; 0x64
    8046:	fb06 2303 	mla	r3, r6, r3, r2
    804a:	b2ca      	uxtb	r2, r1
    804c:	f893 505c 	ldrb.w	r5, [r3, #92]	; 0x5c
    8050:	4295      	cmp	r5, r2
    8052:	d907      	bls.n	8064 <grid_nvm_ui_bulk_read_next+0x60>
					// Valid memory location
					
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    8054:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    8056:	f44f 7286 	mov.w	r2, #268	; 0x10c
    805a:	fb02 3201 	mla	r2, r2, r1, r3
    805e:	4b1f      	ldr	r3, [pc, #124]	; (80dc <grid_nvm_ui_bulk_read_next+0xd8>)
    8060:	4621      	mov	r1, r4
    8062:	4798      	blx	r3
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    8064:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    8068:	f240 227e 	movw	r2, #638	; 0x27e
    806c:	4293      	cmp	r3, r2
    806e:	d804      	bhi.n	807a <grid_nvm_ui_bulk_read_next+0x76>
			
			nvm->read_bulk_page_index++;
    8070:	3301      	adds	r3, #1
    8072:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    8076:	b06d      	add	sp, #436	; 0x1b4
    8078:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nvm->read_bulk_page_index = 0;
    807a:	2500      	movs	r5, #0
    807c:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    8080:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    8084:	a805      	add	r0, sp, #20
    8086:	4b16      	ldr	r3, [pc, #88]	; (80e0 <grid_nvm_ui_bulk_read_next+0xdc>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8088:	4c16      	ldr	r4, [pc, #88]	; (80e4 <grid_nvm_ui_bulk_read_next+0xe0>)
			grid_msg_init(&response);
    808a:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    808c:	227f      	movs	r2, #127	; 0x7f
    808e:	462b      	mov	r3, r5
    8090:	4611      	mov	r1, r2
    8092:	a805      	add	r0, sp, #20
    8094:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    8096:	2303      	movs	r3, #3
    8098:	4913      	ldr	r1, [pc, #76]	; (80e8 <grid_nvm_ui_bulk_read_next+0xe4>)
    809a:	9300      	str	r3, [sp, #0]
    809c:	2202      	movs	r2, #2
    809e:	4c13      	ldr	r4, [pc, #76]	; (80ec <grid_nvm_ui_bulk_read_next+0xe8>)
			uint8_t response_payload[10] = {0};
    80a0:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    80a4:	2371      	movs	r3, #113	; 0x71
    80a6:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    80a8:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    80ac:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    80ae:	4b10      	ldr	r3, [pc, #64]	; (80f0 <grid_nvm_ui_bulk_read_next+0xec>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    80b0:	4c10      	ldr	r4, [pc, #64]	; (80f4 <grid_nvm_ui_bulk_read_next+0xf0>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    80b2:	a802      	add	r0, sp, #8
    80b4:	4798      	blx	r3
    80b6:	a902      	add	r1, sp, #8
    80b8:	4602      	mov	r2, r0
    80ba:	4b0f      	ldr	r3, [pc, #60]	; (80f8 <grid_nvm_ui_bulk_read_next+0xf4>)
    80bc:	a805      	add	r0, sp, #20
    80be:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    80c0:	230a      	movs	r3, #10
    80c2:	9300      	str	r3, [sp, #0]
    80c4:	2204      	movs	r2, #4
    80c6:	4629      	mov	r1, r5
    80c8:	a805      	add	r0, sp, #20
    80ca:	2301      	movs	r3, #1
    80cc:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    80ce:	4b0b      	ldr	r3, [pc, #44]	; (80fc <grid_nvm_ui_bulk_read_next+0xf8>)
    80d0:	a805      	add	r0, sp, #20
    80d2:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    80d4:	4b0a      	ldr	r3, [pc, #40]	; (8100 <grid_nvm_ui_bulk_read_next+0xfc>)
    80d6:	a805      	add	r0, sp, #20
    80d8:	4798      	blx	r3
}
    80da:	e7cc      	b.n	8076 <grid_nvm_ui_bulk_read_next+0x72>
    80dc:	00009705 	.word	0x00009705
    80e0:	00007d95 	.word	0x00007d95
    80e4:	00007dc9 	.word	0x00007dc9
    80e8:	00014982 	.word	0x00014982
    80ec:	00012b49 	.word	0x00012b49
    80f0:	00012c81 	.word	0x00012c81
    80f4:	00007d79 	.word	0x00007d79
    80f8:	00007d05 	.word	0x00007d05
    80fc:	00007ec1 	.word	0x00007ec1
    8100:	00007f95 	.word	0x00007f95

00008104 <grid_nvm_ui_bulk_store_init>:


void grid_nvm_ui_bulk_store_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->store_bulk_page_index = 0;
    8104:	2300      	movs	r3, #0
    8106:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->store_bulk_status = 1;
    810a:	2301      	movs	r3, #1
    810c:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	
}
    8110:	4770      	bx	lr

00008112 <grid_nvm_ui_bulk_store_is_in_progress>:

uint8_t grid_nvm_ui_bulk_store_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->store_bulk_status;
	
}
    8112:	f890 0438 	ldrb.w	r0, [r0, #1080]	; 0x438
    8116:	4770      	bx	lr

00008118 <grid_nvm_ui_bulk_store_next>:

// DO THIS!!
void grid_nvm_ui_bulk_store_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8118:	b5f0      	push	{r4, r5, r6, r7, lr}
     
    // START: NEW
    
    
	if (nvm->store_bulk_status == 1){
    811a:	f890 3438 	ldrb.w	r3, [r0, #1080]	; 0x438
    811e:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_store_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8120:	b0ed      	sub	sp, #436	; 0x1b4
    8122:	4604      	mov	r4, r0
    8124:	460d      	mov	r5, r1
	if (nvm->store_bulk_status == 1){
    8126:	d169      	bne.n	81fc <grid_nvm_ui_bulk_store_next+0xe4>
                        struct grid_ui_event* eve = &ui->bank_list[bank].element_list[element].event_list[event];

                        if (eve->cfg_changed_flag == 1){


                            if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    8128:	4f53      	ldr	r7, [pc, #332]	; (8278 <grid_nvm_ui_bulk_store_next+0x160>)
            uint8_t bank    = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    812a:	26a0      	movs	r6, #160	; 0xa0
            if (bank < ui->bank_list_length){
    812c:	786a      	ldrb	r2, [r5, #1]
            uint8_t bank    = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    812e:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    8132:	fbb3 f1f6 	udiv	r1, r3, r6
    8136:	f001 0003 	and.w	r0, r1, #3
            if (bank < ui->bank_list_length){
    813a:	4282      	cmp	r2, r0
    813c:	d960      	bls.n	8200 <grid_nvm_ui_bulk_store_next+0xe8>
                if (element < ui->bank_list[bank].element_list_length){
    813e:	6869      	ldr	r1, [r5, #4]
    8140:	eb01 1100 	add.w	r1, r1, r0, lsl #4
            uint8_t element = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8144:	f04f 0e0a 	mov.w	lr, #10
                if (element < ui->bank_list[bank].element_list_length){
    8148:	7a48      	ldrb	r0, [r1, #9]
            uint8_t element = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    814a:	fbb3 f2fe 	udiv	r2, r3, lr
    814e:	f002 0c0f 	and.w	ip, r2, #15
                if (element < ui->bank_list[bank].element_list_length){
    8152:	4560      	cmp	r0, ip
    8154:	d954      	bls.n	8200 <grid_nvm_ui_bulk_store_next+0xe8>
                    if (event < ui->bank_list[bank].element_list[element].event_list_length){
    8156:	68c9      	ldr	r1, [r1, #12]
            uint8_t event   = nvm->store_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    8158:	fb0e 3212 	mls	r2, lr, r2, r3
                    if (event < ui->bank_list[bank].element_list[element].event_list_length){
    815c:	2364      	movs	r3, #100	; 0x64
    815e:	fb0c 1303 	mla	r3, ip, r3, r1
    8162:	b2d1      	uxtb	r1, r2
    8164:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
    8168:	4288      	cmp	r0, r1
    816a:	d949      	bls.n	8200 <grid_nvm_ui_bulk_store_next+0xe8>
                        struct grid_ui_event* eve = &ui->bank_list[bank].element_list[element].event_list[event];
    816c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    816e:	f44f 7186 	mov.w	r1, #268	; 0x10c
    8172:	fb01 3202 	mla	r2, r1, r2, r3
                        if (eve->cfg_changed_flag == 1){
    8176:	f892 3107 	ldrb.w	r3, [r2, #263]	; 0x107
    817a:	2b01      	cmp	r3, #1
    817c:	d140      	bne.n	8200 <grid_nvm_ui_bulk_store_next+0xe8>
                            if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    817e:	4621      	mov	r1, r4
    8180:	4628      	mov	r0, r5
    8182:	47b8      	blx	r7
    8184:	3800      	subs	r0, #0
    8186:	bf18      	it	ne
    8188:	2001      	movne	r0, #1

            }
            
            

            if (nvm->store_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    818a:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    818e:	f240 227e 	movw	r2, #638	; 0x27e
    8192:	4293      	cmp	r3, r2
    8194:	d804      	bhi.n	81a0 <grid_nvm_ui_bulk_store_next+0x88>



                nvm->store_bulk_page_index++;       
    8196:	3301      	adds	r3, #1
    8198:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
        while (something_was_stored == 0){
    819c:	2800      	cmp	r0, #0
    819e:	d0c5      	beq.n	812c <grid_nvm_ui_bulk_store_next+0x14>
		

		
		
		
		if (nvm->store_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    81a0:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    81a4:	4e35      	ldr	r6, [pc, #212]	; (827c <grid_nvm_ui_bulk_store_next+0x164>)
    81a6:	f240 227e 	movw	r2, #638	; 0x27e
    81aa:	4293      	cmp	r3, r2
    81ac:	d82a      	bhi.n	8204 <grid_nvm_ui_bulk_store_next+0xec>
			
            
            uint8_t intensity = abs(nvm->store_bulk_page_index%100 - 50)/1.5 + 40;
    81ae:	2264      	movs	r2, #100	; 0x64
    81b0:	fbb3 f0f2 	udiv	r0, r3, r2
    81b4:	fb02 3010 	mls	r0, r2, r0, r3
    81b8:	3832      	subs	r0, #50	; 0x32
    81ba:	2800      	cmp	r0, #0
    81bc:	bfb8      	it	lt
    81be:	4240      	neglt	r0, r0
    81c0:	4f2f      	ldr	r7, [pc, #188]	; (8280 <grid_nvm_ui_bulk_store_next+0x168>)
    81c2:	4c30      	ldr	r4, [pc, #192]	; (8284 <grid_nvm_ui_bulk_store_next+0x16c>)
    81c4:	4d30      	ldr	r5, [pc, #192]	; (8288 <grid_nvm_ui_bulk_store_next+0x170>)
    81c6:	47b8      	blx	r7
    81c8:	4b30      	ldr	r3, [pc, #192]	; (828c <grid_nvm_ui_bulk_store_next+0x174>)
    81ca:	2200      	movs	r2, #0
    81cc:	47a0      	blx	r4
    81ce:	4b30      	ldr	r3, [pc, #192]	; (8290 <grid_nvm_ui_bulk_store_next+0x178>)
    81d0:	4c30      	ldr	r4, [pc, #192]	; (8294 <grid_nvm_ui_bulk_store_next+0x17c>)
    81d2:	2200      	movs	r2, #0
    81d4:	47a0      	blx	r4
    81d6:	47a8      	blx	r5
    81d8:	b2c4      	uxtb	r4, r0
  
            grid_sys_alert_set_alert(&grid_sys_state, 0, intensity*0.75, intensity, 1, 1000);
    81da:	4620      	mov	r0, r4
    81dc:	47b8      	blx	r7
    81de:	4b2e      	ldr	r3, [pc, #184]	; (8298 <grid_nvm_ui_bulk_store_next+0x180>)
    81e0:	4f2e      	ldr	r7, [pc, #184]	; (829c <grid_nvm_ui_bulk_store_next+0x184>)
    81e2:	2200      	movs	r2, #0
    81e4:	47b8      	blx	r7
    81e6:	47a8      	blx	r5
    81e8:	2301      	movs	r3, #1
    81ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    81ee:	e9cd 3200 	strd	r3, r2, [sp]
    81f2:	2100      	movs	r1, #0
    81f4:	b2c2      	uxtb	r2, r0
    81f6:	4623      	mov	r3, r4
    81f8:	4829      	ldr	r0, [pc, #164]	; (82a0 <grid_nvm_ui_bulk_store_next+0x188>)
    81fa:	47b0      	blx	r6
	}
	
	
	
	
}
    81fc:	b06d      	add	sp, #436	; 0x1b4
    81fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8200:	2000      	movs	r0, #0
    8202:	e7c2      	b.n	818a <grid_nvm_ui_bulk_store_next+0x72>
			nvm->store_bulk_page_index = 0;
    8204:	2500      	movs	r5, #0
    8206:	f8c4 5434 	str.w	r5, [r4, #1076]	; 0x434
			nvm->store_bulk_status = 0;
    820a:	f884 5438 	strb.w	r5, [r4, #1080]	; 0x438
			grid_msg_init(&response);
    820e:	a805      	add	r0, sp, #20
    8210:	4b24      	ldr	r3, [pc, #144]	; (82a4 <grid_nvm_ui_bulk_store_next+0x18c>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8212:	4c25      	ldr	r4, [pc, #148]	; (82a8 <grid_nvm_ui_bulk_store_next+0x190>)
			grid_msg_init(&response);
    8214:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8216:	227f      	movs	r2, #127	; 0x7f
    8218:	462b      	mov	r3, r5
    821a:	4611      	mov	r1, r2
    821c:	a805      	add	r0, sp, #20
    821e:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    8220:	2303      	movs	r3, #3
    8222:	4922      	ldr	r1, [pc, #136]	; (82ac <grid_nvm_ui_bulk_store_next+0x194>)
    8224:	9300      	str	r3, [sp, #0]
    8226:	2202      	movs	r2, #2
    8228:	4c21      	ldr	r4, [pc, #132]	; (82b0 <grid_nvm_ui_bulk_store_next+0x198>)
			uint8_t response_payload[10] = {0};
    822a:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    822e:	2370      	movs	r3, #112	; 0x70
    8230:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    8232:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    8236:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8238:	4b1e      	ldr	r3, [pc, #120]	; (82b4 <grid_nvm_ui_bulk_store_next+0x19c>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    823a:	4c1f      	ldr	r4, [pc, #124]	; (82b8 <grid_nvm_ui_bulk_store_next+0x1a0>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    823c:	a802      	add	r0, sp, #8
    823e:	4798      	blx	r3
    8240:	a902      	add	r1, sp, #8
    8242:	4602      	mov	r2, r0
    8244:	4b1d      	ldr	r3, [pc, #116]	; (82bc <grid_nvm_ui_bulk_store_next+0x1a4>)
    8246:	a805      	add	r0, sp, #20
    8248:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    824a:	230a      	movs	r3, #10
    824c:	9300      	str	r3, [sp, #0]
    824e:	4629      	mov	r1, r5
    8250:	a805      	add	r0, sp, #20
    8252:	2301      	movs	r3, #1
    8254:	2204      	movs	r2, #4
    8256:	47a0      	blx	r4
                grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    8258:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    825c:	e9cd 5300 	strd	r5, r3, [sp]
    8260:	22ff      	movs	r2, #255	; 0xff
    8262:	462b      	mov	r3, r5
    8264:	4629      	mov	r1, r5
    8266:	480e      	ldr	r0, [pc, #56]	; (82a0 <grid_nvm_ui_bulk_store_next+0x188>)
    8268:	47b0      	blx	r6
			grid_msg_packet_close(&response);
    826a:	4b15      	ldr	r3, [pc, #84]	; (82c0 <grid_nvm_ui_bulk_store_next+0x1a8>)
    826c:	a805      	add	r0, sp, #20
    826e:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    8270:	4b14      	ldr	r3, [pc, #80]	; (82c4 <grid_nvm_ui_bulk_store_next+0x1ac>)
    8272:	a805      	add	r0, sp, #20
    8274:	4798      	blx	r3
}
    8276:	e7c1      	b.n	81fc <grid_nvm_ui_bulk_store_next+0xe4>
    8278:	00009529 	.word	0x00009529
    827c:	00008ffb 	.word	0x00008ffb
    8280:	00011e19 	.word	0x00011e19
    8284:	00012141 	.word	0x00012141
    8288:	00012311 	.word	0x00012311
    828c:	3ff80000 	.word	0x3ff80000
    8290:	40440000 	.word	0x40440000
    8294:	00011b81 	.word	0x00011b81
    8298:	3fe80000 	.word	0x3fe80000
    829c:	00011eed 	.word	0x00011eed
    82a0:	20006f80 	.word	0x20006f80
    82a4:	00007d95 	.word	0x00007d95
    82a8:	00007dc9 	.word	0x00007dc9
    82ac:	00014982 	.word	0x00014982
    82b0:	00012b49 	.word	0x00012b49
    82b4:	00012c81 	.word	0x00012c81
    82b8:	00007d79 	.word	0x00007d79
    82bc:	00007d05 	.word	0x00007d05
    82c0:	00007ec1 	.word	0x00007ec1
    82c4:	00007f95 	.word	0x00007f95

000082c8 <grid_nvm_ui_bulk_clear_init>:



void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    82c8:	2300      	movs	r3, #0
    82ca:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    82ce:	2301      	movs	r3, #1
    82d0:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	
}
    82d4:	4770      	bx	lr

000082d6 <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    82d6:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    82da:	4770      	bx	lr

000082dc <grid_nvm_ui_bulk_clear_next>:


void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    82dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    82e0:	4604      	mov	r4, r0
    82e2:	b0ec      	sub	sp, #432	; 0x1b0
	
	if (nvm->clear_bulk_status == 1){
    82e4:	f894 3430 	ldrb.w	r3, [r4, #1072]	; 0x430
    82e8:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    82ea:	4608      	mov	r0, r1
	if (nvm->clear_bulk_status == 1){
    82ec:	d15c      	bne.n	83a8 <grid_nvm_ui_bulk_clear_next+0xcc>
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    82ee:	7849      	ldrb	r1, [r1, #1]
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    82f0:	f8d4 242c 	ldr.w	r2, [r4, #1068]	; 0x42c
    82f4:	23a0      	movs	r3, #160	; 0xa0
    82f6:	fbb2 f3f3 	udiv	r3, r2, r3
    82fa:	f003 0303 	and.w	r3, r3, #3
		if (bank < ui->bank_list_length){
    82fe:	4299      	cmp	r1, r3
    8300:	d91d      	bls.n	833e <grid_nvm_ui_bulk_clear_next+0x62>
			
			if (element < ui->bank_list[bank].element_list_length){
    8302:	6845      	ldr	r5, [r0, #4]
    8304:	eb05 1303 	add.w	r3, r5, r3, lsl #4
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8308:	270a      	movs	r7, #10
			if (element < ui->bank_list[bank].element_list_length){
    830a:	7a5d      	ldrb	r5, [r3, #9]
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    830c:	fbb2 f1f7 	udiv	r1, r2, r7
    8310:	f001 060f 	and.w	r6, r1, #15
			if (element < ui->bank_list[bank].element_list_length){
    8314:	42b5      	cmp	r5, r6
    8316:	d912      	bls.n	833e <grid_nvm_ui_bulk_clear_next+0x62>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    8318:	fb07 2111 	mls	r1, r7, r1, r2
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    831c:	68da      	ldr	r2, [r3, #12]
    831e:	2364      	movs	r3, #100	; 0x64
    8320:	fb06 2303 	mla	r3, r6, r3, r2
    8324:	b2ca      	uxtb	r2, r1
    8326:	f893 505c 	ldrb.w	r5, [r3, #92]	; 0x5c
    832a:	4295      	cmp	r5, r2
    832c:	d907      	bls.n	833e <grid_nvm_ui_bulk_clear_next+0x62>
					// Valid memory location
					
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    832e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    8330:	f44f 7286 	mov.w	r2, #268	; 0x10c
    8334:	fb02 3201 	mla	r2, r2, r1, r3
    8338:	4b3b      	ldr	r3, [pc, #236]	; (8428 <grid_nvm_ui_bulk_clear_next+0x14c>)
    833a:	4621      	mov	r1, r4
    833c:	4798      	blx	r3
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    833e:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    8342:	4e3a      	ldr	r6, [pc, #232]	; (842c <grid_nvm_ui_bulk_clear_next+0x150>)
    8344:	f240 227e 	movw	r2, #638	; 0x27e
    8348:	4293      	cmp	r3, r2
    834a:	d830      	bhi.n	83ae <grid_nvm_ui_bulk_clear_next+0xd2>
			
            
            uint8_t intensity = abs(nvm->clear_bulk_page_index%100 - 50)/1.5 + 40;
    834c:	2264      	movs	r2, #100	; 0x64
    834e:	fbb3 f0f2 	udiv	r0, r3, r2
    8352:	fb02 3010 	mls	r0, r2, r0, r3
    8356:	3832      	subs	r0, #50	; 0x32
    8358:	2800      	cmp	r0, #0
    835a:	bfb8      	it	lt
    835c:	4240      	neglt	r0, r0
    835e:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8478 <grid_nvm_ui_bulk_clear_next+0x19c>
    8362:	4d33      	ldr	r5, [pc, #204]	; (8430 <grid_nvm_ui_bulk_clear_next+0x154>)
    8364:	4f33      	ldr	r7, [pc, #204]	; (8434 <grid_nvm_ui_bulk_clear_next+0x158>)
    8366:	47c0      	blx	r8
    8368:	4b33      	ldr	r3, [pc, #204]	; (8438 <grid_nvm_ui_bulk_clear_next+0x15c>)
    836a:	2200      	movs	r2, #0
    836c:	47a8      	blx	r5
    836e:	4b33      	ldr	r3, [pc, #204]	; (843c <grid_nvm_ui_bulk_clear_next+0x160>)
    8370:	4d33      	ldr	r5, [pc, #204]	; (8440 <grid_nvm_ui_bulk_clear_next+0x164>)
    8372:	2200      	movs	r2, #0
    8374:	47a8      	blx	r5
    8376:	47b8      	blx	r7
    8378:	b2c5      	uxtb	r5, r0
  
            grid_sys_alert_set_alert(&grid_sys_state, intensity, intensity*0.75, 0, 1, 1000);
    837a:	4628      	mov	r0, r5
    837c:	47c0      	blx	r8
    837e:	4b31      	ldr	r3, [pc, #196]	; (8444 <grid_nvm_ui_bulk_clear_next+0x168>)
    8380:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 847c <grid_nvm_ui_bulk_clear_next+0x1a0>
    8384:	2200      	movs	r2, #0
    8386:	47c0      	blx	r8
    8388:	47b8      	blx	r7
    838a:	2301      	movs	r3, #1
    838c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8390:	e9cd 3200 	strd	r3, r2, [sp]
    8394:	4629      	mov	r1, r5
    8396:	2300      	movs	r3, #0
    8398:	b2c2      	uxtb	r2, r0
    839a:	482b      	ldr	r0, [pc, #172]	; (8448 <grid_nvm_ui_bulk_clear_next+0x16c>)
    839c:	47b0      	blx	r6


            
            nvm->clear_bulk_page_index++;
    839e:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    83a2:	3301      	adds	r3, #1
    83a4:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    83a8:	b06c      	add	sp, #432	; 0x1b0
    83aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			nvm->clear_bulk_page_index = 0;
    83ae:	2500      	movs	r5, #0
    83b0:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    83b4:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    83b8:	a805      	add	r0, sp, #20
    83ba:	4b24      	ldr	r3, [pc, #144]	; (844c <grid_nvm_ui_bulk_clear_next+0x170>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    83bc:	4c24      	ldr	r4, [pc, #144]	; (8450 <grid_nvm_ui_bulk_clear_next+0x174>)
			grid_msg_init(&response);
    83be:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    83c0:	227f      	movs	r2, #127	; 0x7f
    83c2:	462b      	mov	r3, r5
    83c4:	4611      	mov	r1, r2
    83c6:	a805      	add	r0, sp, #20
    83c8:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    83ca:	2303      	movs	r3, #3
    83cc:	4921      	ldr	r1, [pc, #132]	; (8454 <grid_nvm_ui_bulk_clear_next+0x178>)
    83ce:	9300      	str	r3, [sp, #0]
    83d0:	2202      	movs	r2, #2
    83d2:	4c21      	ldr	r4, [pc, #132]	; (8458 <grid_nvm_ui_bulk_clear_next+0x17c>)
			uint8_t response_payload[10] = {0};
    83d4:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    83d8:	2372      	movs	r3, #114	; 0x72
    83da:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    83dc:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    83e0:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    83e2:	4b1e      	ldr	r3, [pc, #120]	; (845c <grid_nvm_ui_bulk_clear_next+0x180>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    83e4:	4c1e      	ldr	r4, [pc, #120]	; (8460 <grid_nvm_ui_bulk_clear_next+0x184>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    83e6:	a802      	add	r0, sp, #8
    83e8:	4798      	blx	r3
    83ea:	a902      	add	r1, sp, #8
    83ec:	4602      	mov	r2, r0
    83ee:	4b1d      	ldr	r3, [pc, #116]	; (8464 <grid_nvm_ui_bulk_clear_next+0x188>)
    83f0:	a805      	add	r0, sp, #20
    83f2:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    83f4:	230a      	movs	r3, #10
    83f6:	9300      	str	r3, [sp, #0]
    83f8:	4629      	mov	r1, r5
    83fa:	a805      	add	r0, sp, #20
    83fc:	2301      	movs	r3, #1
    83fe:	2204      	movs	r2, #4
    8400:	47a0      	blx	r4
                grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    8402:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8406:	22ff      	movs	r2, #255	; 0xff
    8408:	4629      	mov	r1, r5
    840a:	e9cd 5300 	strd	r5, r3, [sp]
    840e:	480e      	ldr	r0, [pc, #56]	; (8448 <grid_nvm_ui_bulk_clear_next+0x16c>)
    8410:	462b      	mov	r3, r5
    8412:	47b0      	blx	r6
			grid_msg_packet_close(&response);
    8414:	4b14      	ldr	r3, [pc, #80]	; (8468 <grid_nvm_ui_bulk_clear_next+0x18c>)
    8416:	a805      	add	r0, sp, #20
    8418:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    841a:	4b14      	ldr	r3, [pc, #80]	; (846c <grid_nvm_ui_bulk_clear_next+0x190>)
    841c:	a805      	add	r0, sp, #20
    841e:	4798      	blx	r3
            grid_ui_reinit_local(&grid_ui_state);
    8420:	4813      	ldr	r0, [pc, #76]	; (8470 <grid_nvm_ui_bulk_clear_next+0x194>)
    8422:	4b14      	ldr	r3, [pc, #80]	; (8474 <grid_nvm_ui_bulk_clear_next+0x198>)
    8424:	4798      	blx	r3
}
    8426:	e7bf      	b.n	83a8 <grid_nvm_ui_bulk_clear_next+0xcc>
    8428:	0000977d 	.word	0x0000977d
    842c:	00008ffb 	.word	0x00008ffb
    8430:	00012141 	.word	0x00012141
    8434:	00012311 	.word	0x00012311
    8438:	3ff80000 	.word	0x3ff80000
    843c:	40440000 	.word	0x40440000
    8440:	00011b81 	.word	0x00011b81
    8444:	3fe80000 	.word	0x3fe80000
    8448:	20006f80 	.word	0x20006f80
    844c:	00007d95 	.word	0x00007d95
    8450:	00007dc9 	.word	0x00007dc9
    8454:	00014982 	.word	0x00014982
    8458:	00012b49 	.word	0x00012b49
    845c:	00012c81 	.word	0x00012c81
    8460:	00007d79 	.word	0x00007d79
    8464:	00007d05 	.word	0x00007d05
    8468:	00007ec1 	.word	0x00007ec1
    846c:	00007f95 	.word	0x00007f95
    8470:	20006f74 	.word	0x20006f74
    8474:	0000a69d 	.word	0x0000a69d
    8478:	00011e19 	.word	0x00011e19
    847c:	00011eed 	.word	0x00011eed

00008480 <grid_nvm_clear_read_buffer>:



void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    8480:	f100 0309 	add.w	r3, r0, #9
    8484:	f200 2209 	addw	r2, r0, #521	; 0x209
		
		mod->read_buffer[i] = 255;
    8488:	21ff      	movs	r1, #255	; 0xff
    848a:	f803 1b01 	strb.w	r1, [r3], #1
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    848e:	4293      	cmp	r3, r2
    8490:	d1fb      	bne.n	848a <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    8492:	2302      	movs	r3, #2
    8494:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    8498:	2300      	movs	r3, #0
    849a:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
	
}
    849e:	4770      	bx	lr

000084a0 <grid_nvm_clear_write_buffer>:

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    84a0:	f500 7306 	add.w	r3, r0, #536	; 0x218
    84a4:	f500 6283 	add.w	r2, r0, #1048	; 0x418
		
		mod->write_buffer[i] = 255;
    84a8:	21ff      	movs	r1, #255	; 0xff
    84aa:	f803 1b01 	strb.w	r1, [r3], #1
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    84ae:	4293      	cmp	r3, r2
    84b0:	d1fb      	bne.n	84aa <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    84b2:	2302      	movs	r3, #2
    84b4:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    84b8:	2300      	movs	r3, #0
    84ba:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    84be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    84c2:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
}
    84c6:	4770      	bx	lr

000084c8 <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    84c8:	b510      	push	{r4, lr}
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    84ca:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
	nvm->flash = flash_instance;
    84ce:	e9c0 1300 	strd	r1, r3, [r0]
	nvm->status = 1;
    84d2:	2301      	movs	r3, #1
    84d4:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    84d6:	2300      	movs	r3, #0
    84d8:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    84dc:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    84e0:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    84e4:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    84e8:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    84ec:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    84f0:	f8c0 343c 	str.w	r3, [r0, #1084]	; 0x43c
	nvm->write_bulk_status = 0;
    84f4:	f880 3440 	strb.w	r3, [r0, #1088]	; 0x440
	grid_nvm_clear_read_buffer(nvm);
    84f8:	4b02      	ldr	r3, [pc, #8]	; (8504 <grid_nvm_init+0x3c>)
    84fa:	4798      	blx	r3
}
    84fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	grid_nvm_clear_write_buffer(nvm);
    8500:	4b01      	ldr	r3, [pc, #4]	; (8508 <grid_nvm_init+0x40>)
    8502:	4718      	bx	r3
    8504:	00008481 	.word	0x00008481
    8508:	000084a1 	.word	0x000084a1

0000850c <grid_nvm_calculate_event_page_offset>:


uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    850c:	b510      	push	{r4, lr}
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    850e:	684a      	ldr	r2, [r1, #4]
    8510:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    8512:	7a1c      	ldrb	r4, [r3, #8]
    8514:	7a13      	ldrb	r3, [r2, #8]
    8516:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    851a:	20a0      	movs	r0, #160	; 0xa0
    851c:	005b      	lsls	r3, r3, #1
    851e:	fb10 3304 	smlabb	r3, r0, r4, r3
    8522:	7a08      	ldrb	r0, [r1, #8]
	
    8524:	4418      	add	r0, r3
    8526:	bd10      	pop	{r4, pc}

00008528 <_gpio_set_pin_pull_mode.constprop.0>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    8528:	01c0      	lsls	r0, r0, #7
    852a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    852e:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
		break;

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
    8532:	2301      	movs	r3, #1
    8534:	408b      	lsls	r3, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    8536:	4401      	add	r1, r0
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    8538:	6043      	str	r3, [r0, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    853a:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
    853e:	f042 0204 	orr.w	r2, r2, #4
    8542:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8546:	6183      	str	r3, [r0, #24]

	default:
		ASSERT(false);
		break;
	}
}
    8548:	4770      	bx	lr

0000854a <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    854a:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    854c:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    854e:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    8550:	4770      	bx	lr

00008552 <grid_task_timer_tick>:
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
	
	mod->timer[mod->current_task]++;
    8552:	7843      	ldrb	r3, [r0, #1]
    8554:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    8558:	6843      	ldr	r3, [r0, #4]
    855a:	3301      	adds	r3, #1
    855c:	6043      	str	r3, [r0, #4]
	
}
    855e:	4770      	bx	lr

00008560 <grid_task_timer_reset>:

void grid_task_timer_reset(struct grid_task_model* mod){
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    8560:	2300      	movs	r3, #0
    8562:	e9c0 3301 	strd	r3, r3, [r0, #4]
    8566:	e9c0 3303 	strd	r3, r3, [r0, #12]
    856a:	e9c0 3305 	strd	r3, r3, [r0, #20]
    856e:	e9c0 3307 	strd	r3, r3, [r0, #28]
	}
	
}
    8572:	4770      	bx	lr

00008574 <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    8574:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    8578:	6848      	ldr	r0, [r1, #4]
    857a:	4770      	bx	lr

0000857c <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    857c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8580:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec

	struct grid_msg message;
	
	grid_msg_init(&message);
    8584:	4b6a      	ldr	r3, [pc, #424]	; (8730 <grid_sys_nvm_store_configuration+0x1b4>)
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8586:	4c6b      	ldr	r4, [pc, #428]	; (8734 <grid_sys_nvm_store_configuration+0x1b8>)
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8588:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 875c <grid_sys_nvm_store_configuration+0x1e0>
void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    858c:	4606      	mov	r6, r0
	grid_msg_init(&message);
    858e:	a86c      	add	r0, sp, #432	; 0x1b0
void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    8590:	460f      	mov	r7, r1
	grid_msg_init(&message);
    8592:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8594:	22ff      	movs	r2, #255	; 0xff
    8596:	4611      	mov	r1, r2
    8598:	2300      	movs	r3, #0
    859a:	a86c      	add	r0, sp, #432	; 0x1b0
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    859c:	2500      	movs	r5, #0
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    859e:	47a0      	blx	r4
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    85a0:	4b65      	ldr	r3, [pc, #404]	; (8738 <grid_sys_nvm_store_configuration+0x1bc>)
    85a2:	9508      	str	r5, [sp, #32]
    85a4:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    85a8:	4629      	mov	r1, r5
    85aa:	a809      	add	r0, sp, #36	; 0x24
    85ac:	4798      	blx	r3
	for(uint8_t i=0; i<4; i++){
    85ae:	3613      	adds	r6, #19
		offset = grid_msg_body_get_length(&message);
    85b0:	4b62      	ldr	r3, [pc, #392]	; (873c <grid_sys_nvm_store_configuration+0x1c0>)
		payload_length = strlen(payload);
    85b2:	f8df b1b4 	ldr.w	fp, [pc, #436]	; 8768 <grid_sys_nvm_store_configuration+0x1ec>
			
		grid_msg_body_append_text(&message, payload, payload_length);
    85b6:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 876c <grid_sys_nvm_store_configuration+0x1f0>
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    85ba:	4c61      	ldr	r4, [pc, #388]	; (8740 <grid_sys_nvm_store_configuration+0x1c4>)
		offset = grid_msg_body_get_length(&message);
    85bc:	a86c      	add	r0, sp, #432	; 0x1b0
    85be:	4798      	blx	r3
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    85c0:	2203      	movs	r2, #3
		offset = grid_msg_body_get_length(&message);
    85c2:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    85c4:	2331      	movs	r3, #49	; 0x31
    85c6:	495f      	ldr	r1, [pc, #380]	; (8744 <grid_sys_nvm_store_configuration+0x1c8>)
    85c8:	9200      	str	r2, [sp, #0]
    85ca:	a808      	add	r0, sp, #32
    85cc:	2202      	movs	r2, #2
    85ce:	47d0      	blx	sl
		payload_length = strlen(payload);
    85d0:	a808      	add	r0, sp, #32
    85d2:	47d8      	blx	fp
		grid_msg_body_append_text(&message, payload, payload_length);
    85d4:	a908      	add	r1, sp, #32
    85d6:	b2c2      	uxtb	r2, r0
    85d8:	a86c      	add	r0, sp, #432	; 0x1b0
    85da:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    85dc:	220e      	movs	r2, #14
    85de:	4641      	mov	r1, r8
    85e0:	9200      	str	r2, [sp, #0]
    85e2:	2301      	movs	r3, #1
    85e4:	2204      	movs	r2, #4
    85e6:	a86c      	add	r0, sp, #432	; 0x1b0
    85e8:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    85ea:	4641      	mov	r1, r8
    85ec:	9500      	str	r5, [sp, #0]
    85ee:	2302      	movs	r3, #2
    85f0:	2205      	movs	r2, #5
    85f2:	a86c      	add	r0, sp, #432	; 0x1b0
    85f4:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    85f6:	f816 3b01 	ldrb.w	r3, [r6], #1
    85fa:	9300      	str	r3, [sp, #0]
    85fc:	4641      	mov	r1, r8
    85fe:	2207      	movs	r2, #7
    8600:	2302      	movs	r3, #2
    8602:	a86c      	add	r0, sp, #432	; 0x1b0
    8604:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    8606:	4b4d      	ldr	r3, [pc, #308]	; (873c <grid_sys_nvm_store_configuration+0x1c0>)
    8608:	a86c      	add	r0, sp, #432	; 0x1b0
    860a:	4798      	blx	r3
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    860c:	2303      	movs	r3, #3
		offset = grid_msg_body_get_length(&message);
    860e:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    8610:	494d      	ldr	r1, [pc, #308]	; (8748 <grid_sys_nvm_store_configuration+0x1cc>)
    8612:	9300      	str	r3, [sp, #0]
    8614:	2202      	movs	r2, #2
    8616:	2332      	movs	r3, #50	; 0x32
    8618:	a808      	add	r0, sp, #32
    861a:	47d0      	blx	sl
		payload_length = strlen(payload);
    861c:	a808      	add	r0, sp, #32
    861e:	47d8      	blx	fp
		
		grid_msg_body_append_text(&message, payload, payload_length);
    8620:	a908      	add	r1, sp, #32
    8622:	b2c2      	uxtb	r2, r0
    8624:	a86c      	add	r0, sp, #432	; 0x1b0
    8626:	47c8      	blx	r9

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    8628:	230e      	movs	r3, #14
    862a:	4641      	mov	r1, r8
    862c:	9300      	str	r3, [sp, #0]
    862e:	2204      	movs	r2, #4
    8630:	2301      	movs	r3, #1
    8632:	a86c      	add	r0, sp, #432	; 0x1b0
    8634:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    8636:	4641      	mov	r1, r8
    8638:	9500      	str	r5, [sp, #0]
    863a:	2302      	movs	r3, #2
    863c:	2205      	movs	r2, #5
    863e:	a86c      	add	r0, sp, #432	; 0x1b0
    8640:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    8642:	78f3      	ldrb	r3, [r6, #3]
    8644:	9300      	str	r3, [sp, #0]
    8646:	4641      	mov	r1, r8
    8648:	2302      	movs	r3, #2
    864a:	2207      	movs	r2, #7
    864c:	a86c      	add	r0, sp, #432	; 0x1b0
    864e:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    8650:	79f3      	ldrb	r3, [r6, #7]
    8652:	9300      	str	r3, [sp, #0]
    8654:	4641      	mov	r1, r8
    8656:	2302      	movs	r3, #2
    8658:	2209      	movs	r2, #9
    865a:	a86c      	add	r0, sp, #432	; 0x1b0
    865c:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    865e:	7af3      	ldrb	r3, [r6, #11]
    8660:	9300      	str	r3, [sp, #0]
    8662:	4641      	mov	r1, r8
    8664:	2302      	movs	r3, #2
    8666:	220b      	movs	r2, #11
    8668:	a86c      	add	r0, sp, #432	; 0x1b0
    866a:	3501      	adds	r5, #1
    866c:	47a0      	blx	r4
	for(uint8_t i=0; i<4; i++){
    866e:	2d04      	cmp	r5, #4
    8670:	46d8      	mov	r8, fp
    8672:	d19d      	bne.n	85b0 <grid_sys_nvm_store_configuration+0x34>
		
		
	}
	
	grid_msg_packet_close(&message);
    8674:	4e35      	ldr	r6, [pc, #212]	; (874c <grid_sys_nvm_store_configuration+0x1d0>)

	grid_nvm_clear_write_buffer(nvm);
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    8676:	4d36      	ldr	r5, [pc, #216]	; (8750 <grid_sys_nvm_store_configuration+0x1d4>)
	grid_msg_packet_close(&message);
    8678:	a86c      	add	r0, sp, #432	; 0x1b0
    867a:	47b0      	blx	r6
	grid_nvm_clear_write_buffer(nvm);
    867c:	4b35      	ldr	r3, [pc, #212]	; (8754 <grid_sys_nvm_store_configuration+0x1d8>)
    867e:	4638      	mov	r0, r7
    8680:	4798      	blx	r3
	if (grid_msg_packet_get_length(&message)){
    8682:	a86c      	add	r0, sp, #432	; 0x1b0
    8684:	47a8      	blx	r5
    8686:	9602      	str	r6, [sp, #8]
    8688:	2800      	cmp	r0, #0
    868a:	d04c      	beq.n	8726 <grid_sys_nvm_store_configuration+0x1aa>

		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    868c:	a86c      	add	r0, sp, #432	; 0x1b0
    868e:	47a8      	blx	r5
    8690:	f507 7a06 	add.w	sl, r7, #536	; 0x218
		
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
			
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    8694:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 8770 <grid_sys_nvm_store_configuration+0x1f4>
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    8698:	f8c7 0418 	str.w	r0, [r7, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    869c:	2500      	movs	r5, #0
    869e:	4652      	mov	r2, sl
    86a0:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
    86a4:	42ab      	cmp	r3, r5
    86a6:	d835      	bhi.n	8714 <grid_sys_nvm_store_configuration+0x198>
		}
		
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    86a8:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    86ac:	4d2a      	ldr	r5, [pc, #168]	; (8758 <grid_sys_nvm_store_configuration+0x1dc>)
    86ae:	6838      	ldr	r0, [r7, #0]
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    86b0:	f8c7 1420 	str.w	r1, [r7, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    86b4:	47a8      	blx	r5
		
		acknowledge = 1;
    86b6:	2501      	movs	r5, #1

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    86b8:	4b1d      	ldr	r3, [pc, #116]	; (8730 <grid_sys_nvm_store_configuration+0x1b4>)
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    86ba:	4f1e      	ldr	r7, [pc, #120]	; (8734 <grid_sys_nvm_store_configuration+0x1b8>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    86bc:	4e27      	ldr	r6, [pc, #156]	; (875c <grid_sys_nvm_store_configuration+0x1e0>)
	grid_msg_init(&response);
    86be:	a8d3      	add	r0, sp, #844	; 0x34c
    86c0:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    86c2:	227f      	movs	r2, #127	; 0x7f
    86c4:	4611      	mov	r1, r2
    86c6:	2300      	movs	r3, #0
    86c8:	a8d3      	add	r0, sp, #844	; 0x34c
    86ca:	47b8      	blx	r7
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    86cc:	2303      	movs	r3, #3
    86ce:	4924      	ldr	r1, [pc, #144]	; (8760 <grid_sys_nvm_store_configuration+0x1e4>)
    86d0:	9300      	str	r3, [sp, #0]
    86d2:	2202      	movs	r2, #2
	uint8_t response_payload[10] = {0};
    86d4:	2700      	movs	r7, #0
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    86d6:	2360      	movs	r3, #96	; 0x60
    86d8:	a805      	add	r0, sp, #20
	uint8_t response_payload[10] = {0};
    86da:	e9cd 7705 	strd	r7, r7, [sp, #20]
    86de:	f8ad 701c 	strh.w	r7, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    86e2:	47b0      	blx	r6

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    86e4:	a805      	add	r0, sp, #20
    86e6:	47c0      	blx	r8
    86e8:	a905      	add	r1, sp, #20
    86ea:	4602      	mov	r2, r0
    86ec:	a8d3      	add	r0, sp, #844	; 0x34c
    86ee:	47c8      	blx	r9
	
	if (acknowledge == 1){
    86f0:	b1dd      	cbz	r5, 872a <grid_sys_nvm_store_configuration+0x1ae>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    86f2:	230a      	movs	r3, #10
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    86f4:	2204      	movs	r2, #4
    86f6:	4639      	mov	r1, r7
    86f8:	9300      	str	r3, [sp, #0]
    86fa:	a8d3      	add	r0, sp, #844	; 0x34c
    86fc:	2301      	movs	r3, #1
    86fe:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    8700:	9b02      	ldr	r3, [sp, #8]
    8702:	a8d3      	add	r0, sp, #844	; 0x34c
    8704:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    8706:	4b17      	ldr	r3, [pc, #92]	; (8764 <grid_sys_nvm_store_configuration+0x1e8>)
    8708:	a8d3      	add	r0, sp, #844	; 0x34c
    870a:	4798      	blx	r3
		
	
}
    870c:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    8710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    8714:	4629      	mov	r1, r5
    8716:	a86c      	add	r0, sp, #432	; 0x1b0
    8718:	9203      	str	r2, [sp, #12]
    871a:	47d8      	blx	fp
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    871c:	3501      	adds	r5, #1
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    871e:	f80a 0b01 	strb.w	r0, [sl], #1
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    8722:	9a03      	ldr	r2, [sp, #12]
    8724:	e7bc      	b.n	86a0 <grid_sys_nvm_store_configuration+0x124>
	uint8_t acknowledge = 0;
    8726:	4605      	mov	r5, r0
    8728:	e7c6      	b.n	86b8 <grid_sys_nvm_store_configuration+0x13c>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    872a:	230b      	movs	r3, #11
    872c:	e7e2      	b.n	86f4 <grid_sys_nvm_store_configuration+0x178>
    872e:	bf00      	nop
    8730:	00007d95 	.word	0x00007d95
    8734:	00007dc9 	.word	0x00007dc9
    8738:	000124ed 	.word	0x000124ed
    873c:	00007cff 	.word	0x00007cff
    8740:	00007d79 	.word	0x00007d79
    8744:	0001498c 	.word	0x0001498c
    8748:	00014752 	.word	0x00014752
    874c:	00007ec1 	.word	0x00007ec1
    8750:	00007cf1 	.word	0x00007cf1
    8754:	000084a1 	.word	0x000084a1
    8758:	0000d8f9 	.word	0x0000d8f9
    875c:	00012b49 	.word	0x00012b49
    8760:	00014982 	.word	0x00014982
    8764:	00007f95 	.word	0x00007f95
    8768:	00012c81 	.word	0x00012c81
    876c:	00007d05 	.word	0x00007d05
    8770:	00007e8b 	.word	0x00007e8b

00008774 <grid_sys_recall_configuration>:


void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8778:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344

	struct grid_msg message;
	
	grid_msg_init(&message);
    877c:	4b48      	ldr	r3, [pc, #288]	; (88a0 <grid_sys_recall_configuration+0x12c>)
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    877e:	4c49      	ldr	r4, [pc, #292]	; (88a4 <grid_sys_recall_configuration+0x130>)
void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8780:	4605      	mov	r5, r0
	grid_msg_init(&message);
    8782:	a869      	add	r0, sp, #420	; 0x1a4
void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8784:	468a      	mov	sl, r1
	grid_msg_init(&message);
    8786:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8788:	227f      	movs	r2, #127	; 0x7f
    878a:	4611      	mov	r1, r2
    878c:	2300      	movs	r3, #0
    878e:	a869      	add	r0, sp, #420	; 0x1a4
    8790:	47a0      	blx	r4


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8792:	2400      	movs	r4, #0
    8794:	4b44      	ldr	r3, [pc, #272]	; (88a8 <grid_sys_recall_configuration+0x134>)
    8796:	9405      	str	r4, [sp, #20]
    8798:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    879c:	4621      	mov	r1, r4
    879e:	a806      	add	r0, sp, #24
    87a0:	4798      	blx	r3
	uint8_t payload_length = 0;
	uint32_t offset = 0;
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    87a2:	3513      	adds	r5, #19
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    87a4:	9403      	str	r4, [sp, #12]
		
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
    87a6:	f1ba 0f04 	cmp.w	sl, #4
    87aa:	d803      	bhi.n	87b4 <grid_sys_recall_configuration+0x40>
    87ac:	f89d 300c 	ldrb.w	r3, [sp, #12]
    87b0:	459a      	cmp	sl, r3
    87b2:	d164      	bne.n	887e <grid_sys_recall_configuration+0x10a>
			
			// BANK ENABLED
			offset = grid_msg_body_get_length(&message);
    87b4:	4b3d      	ldr	r3, [pc, #244]	; (88ac <grid_sys_recall_configuration+0x138>)
		
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    87b6:	4e3e      	ldr	r6, [pc, #248]	; (88b0 <grid_sys_recall_configuration+0x13c>)
			payload_length = strlen(payload);
		
			grid_msg_body_append_text(&message, payload, payload_length);
    87b8:	f8df 9110 	ldr.w	r9, [pc, #272]	; 88cc <grid_sys_recall_configuration+0x158>
			offset = grid_msg_body_get_length(&message);
    87bc:	a869      	add	r0, sp, #420	; 0x1a4
    87be:	4798      	blx	r3
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    87c0:	f04f 0b03 	mov.w	fp, #3
			offset = grid_msg_body_get_length(&message);
    87c4:	4607      	mov	r7, r0
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    87c6:	2331      	movs	r3, #49	; 0x31
    87c8:	493a      	ldr	r1, [pc, #232]	; (88b4 <grid_sys_recall_configuration+0x140>)
    87ca:	f8cd b000 	str.w	fp, [sp]
    87ce:	2202      	movs	r2, #2
    87d0:	a805      	add	r0, sp, #20
    87d2:	47b0      	blx	r6
			payload_length = strlen(payload);
    87d4:	4a38      	ldr	r2, [pc, #224]	; (88b8 <grid_sys_recall_configuration+0x144>)
    87d6:	a805      	add	r0, sp, #20
    87d8:	4790      	blx	r2
		
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    87da:	f04f 080d 	mov.w	r8, #13
			grid_msg_body_append_text(&message, payload, payload_length);
    87de:	b2c2      	uxtb	r2, r0
    87e0:	a905      	add	r1, sp, #20
    87e2:	a869      	add	r0, sp, #420	; 0x1a4
    87e4:	47c8      	blx	r9
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    87e6:	4634      	mov	r4, r6
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    87e8:	4639      	mov	r1, r7
    87ea:	4e34      	ldr	r6, [pc, #208]	; (88bc <grid_sys_recall_configuration+0x148>)
    87ec:	f8cd 8000 	str.w	r8, [sp]
    87f0:	2301      	movs	r3, #1
    87f2:	2204      	movs	r2, #4
    87f4:	a869      	add	r0, sp, #420	; 0x1a4
    87f6:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    87f8:	9b03      	ldr	r3, [sp, #12]
    87fa:	9300      	str	r3, [sp, #0]
    87fc:	4639      	mov	r1, r7
    87fe:	2302      	movs	r3, #2
    8800:	2205      	movs	r2, #5
    8802:	a869      	add	r0, sp, #420	; 0x1a4
    8804:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);
    8806:	782b      	ldrb	r3, [r5, #0]
    8808:	9300      	str	r3, [sp, #0]
    880a:	4639      	mov	r1, r7
    880c:	2207      	movs	r2, #7
    880e:	2302      	movs	r3, #2
    8810:	a869      	add	r0, sp, #420	; 0x1a4
    8812:	47b0      	blx	r6
		
			// BANK COLOR
			offset = grid_msg_body_get_length(&message);
    8814:	4b25      	ldr	r3, [pc, #148]	; (88ac <grid_sys_recall_configuration+0x138>)
    8816:	a869      	add	r0, sp, #420	; 0x1a4
    8818:	4798      	blx	r3
		
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    881a:	2332      	movs	r3, #50	; 0x32
			offset = grid_msg_body_get_length(&message);
    881c:	4607      	mov	r7, r0
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    881e:	4928      	ldr	r1, [pc, #160]	; (88c0 <grid_sys_recall_configuration+0x14c>)
    8820:	f8cd b000 	str.w	fp, [sp]
    8824:	2202      	movs	r2, #2
    8826:	a805      	add	r0, sp, #20
    8828:	47a0      	blx	r4
			payload_length = strlen(payload);
    882a:	4a23      	ldr	r2, [pc, #140]	; (88b8 <grid_sys_recall_configuration+0x144>)
    882c:	a805      	add	r0, sp, #20
    882e:	4790      	blx	r2
		
			grid_msg_body_append_text(&message, payload, payload_length);
    8830:	a905      	add	r1, sp, #20
    8832:	b2c2      	uxtb	r2, r0
    8834:	a869      	add	r0, sp, #420	; 0x1a4
    8836:	47c8      	blx	r9

			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    8838:	2301      	movs	r3, #1
    883a:	2204      	movs	r2, #4
    883c:	4639      	mov	r1, r7
    883e:	a869      	add	r0, sp, #420	; 0x1a4
    8840:	f8cd 8000 	str.w	r8, [sp]
    8844:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    8846:	9b03      	ldr	r3, [sp, #12]
    8848:	9300      	str	r3, [sp, #0]
    884a:	2205      	movs	r2, #5
    884c:	2302      	movs	r3, #2
    884e:	4639      	mov	r1, r7
    8850:	a869      	add	r0, sp, #420	; 0x1a4
    8852:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    8854:	792b      	ldrb	r3, [r5, #4]
    8856:	9300      	str	r3, [sp, #0]
    8858:	2207      	movs	r2, #7
    885a:	2302      	movs	r3, #2
    885c:	4639      	mov	r1, r7
    885e:	a869      	add	r0, sp, #420	; 0x1a4
    8860:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    8862:	7a2b      	ldrb	r3, [r5, #8]
    8864:	9300      	str	r3, [sp, #0]
    8866:	2209      	movs	r2, #9
    8868:	2302      	movs	r3, #2
    886a:	4639      	mov	r1, r7
    886c:	a869      	add	r0, sp, #420	; 0x1a4
    886e:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    8870:	7b2b      	ldrb	r3, [r5, #12]
    8872:	9300      	str	r3, [sp, #0]
    8874:	220b      	movs	r2, #11
    8876:	2302      	movs	r3, #2
    8878:	4639      	mov	r1, r7
    887a:	a869      	add	r0, sp, #420	; 0x1a4
    887c:	47b0      	blx	r6
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    887e:	9b03      	ldr	r3, [sp, #12]
    8880:	3301      	adds	r3, #1
    8882:	2b04      	cmp	r3, #4
    8884:	9303      	str	r3, [sp, #12]
    8886:	f105 0501 	add.w	r5, r5, #1
    888a:	d18c      	bne.n	87a6 <grid_sys_recall_configuration+0x32>
		}

		
	}
	
	grid_msg_packet_close(&message);
    888c:	4b0d      	ldr	r3, [pc, #52]	; (88c4 <grid_sys_recall_configuration+0x150>)
    888e:	a869      	add	r0, sp, #420	; 0x1a4
    8890:	4798      	blx	r3

	grid_msg_packet_send_everywhere(&message);
    8892:	4b0d      	ldr	r3, [pc, #52]	; (88c8 <grid_sys_recall_configuration+0x154>)
    8894:	a869      	add	r0, sp, #420	; 0x1a4
    8896:	4798      	blx	r3
// 	
// 	grid_msg_packet_close(&response);
// 	grid_msg_packet_send_everywhere(&response);
	
	
}
    8898:	f50d 7d51 	add.w	sp, sp, #836	; 0x344
    889c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    88a0:	00007d95 	.word	0x00007d95
    88a4:	00007dc9 	.word	0x00007dc9
    88a8:	000124ed 	.word	0x000124ed
    88ac:	00007cff 	.word	0x00007cff
    88b0:	00012b49 	.word	0x00012b49
    88b4:	0001498c 	.word	0x0001498c
    88b8:	00012c81 	.word	0x00012c81
    88bc:	00007d79 	.word	0x00007d79
    88c0:	00014752 	.word	0x00014752
    88c4:	00007ec1 	.word	0x00007ec1
    88c8:	00007f95 	.word	0x00007f95
    88cc:	00007d05 	.word	0x00007d05

000088d0 <grid_sys_nvm_load_configuration>:


void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    88d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    88d2:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    88d6:	2400      	movs	r4, #0
void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    88d8:	460e      	mov	r6, r1
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    88da:	4b2f      	ldr	r3, [pc, #188]	; (8998 <grid_sys_nvm_load_configuration+0xc8>)
    88dc:	946c      	str	r4, [sp, #432]	; 0x1b0
    88de:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
    88e2:	4621      	mov	r1, r4
    88e4:	a86d      	add	r0, sp, #436	; 0x1b4
    88e6:	4798      	blx	r3
    88e8:	ad6c      	add	r5, sp, #432	; 0x1b0
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    88ea:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    88ee:	f8c6 1214 	str.w	r1, [r6, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    88f2:	6830      	ldr	r0, [r6, #0]
    88f4:	4e29      	ldr	r6, [pc, #164]	; (899c <grid_sys_nvm_load_configuration+0xcc>)
    88f6:	f44f 7300 	mov.w	r3, #512	; 0x200
    88fa:	462a      	mov	r2, r5
    88fc:	47b0      	blx	r6
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    88fe:	4a28      	ldr	r2, [pc, #160]	; (89a0 <grid_sys_nvm_load_configuration+0xd0>)
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    8900:	4621      	mov	r1, r4
	uint8_t acknowledge = 0;	
    8902:	4626      	mov	r6, r4
	uint8_t copydone = 0;
    8904:	4623      	mov	r3, r4
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    8906:	f241 37b4 	movw	r7, #5044	; 0x13b4
		if (copydone == 0){
    890a:	1c4c      	adds	r4, r1, #1
    890c:	b943      	cbnz	r3, 8920 <grid_sys_nvm_load_configuration+0x50>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    890e:	5c68      	ldrb	r0, [r5, r1]
    8910:	280a      	cmp	r0, #10
    8912:	d139      	bne.n	8988 <grid_sys_nvm_load_configuration+0xb8>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    8914:	4411      	add	r1, r2
    8916:	55c8      	strb	r0, [r1, r7]
				GRID_PORT_U.rx_double_buffer_status = i+1;
    8918:	6214      	str	r4, [r2, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    891a:	6293      	str	r3, [r2, #40]	; 0x28
				acknowledge = 1;
    891c:	2301      	movs	r3, #1
				copydone = 1;
    891e:	461e      	mov	r6, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    8920:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
    8924:	4621      	mov	r1, r4
    8926:	d1f0      	bne.n	890a <grid_sys_nvm_load_configuration+0x3a>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    8928:	4b1e      	ldr	r3, [pc, #120]	; (89a4 <grid_sys_nvm_load_configuration+0xd4>)
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    892a:	4c1f      	ldr	r4, [pc, #124]	; (89a8 <grid_sys_nvm_load_configuration+0xd8>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    892c:	4d1f      	ldr	r5, [pc, #124]	; (89ac <grid_sys_nvm_load_configuration+0xdc>)
	grid_msg_init(&response);
    892e:	a805      	add	r0, sp, #20
    8930:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8932:	227f      	movs	r2, #127	; 0x7f
    8934:	4611      	mov	r1, r2
    8936:	2300      	movs	r3, #0
    8938:	a805      	add	r0, sp, #20
    893a:	47a0      	blx	r4
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    893c:	2303      	movs	r3, #3
    893e:	491c      	ldr	r1, [pc, #112]	; (89b0 <grid_sys_nvm_load_configuration+0xe0>)
    8940:	9300      	str	r3, [sp, #0]
    8942:	2202      	movs	r2, #2
	uint8_t response_payload[10] = {0};
    8944:	2400      	movs	r4, #0
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    8946:	2361      	movs	r3, #97	; 0x61
    8948:	a802      	add	r0, sp, #8
	uint8_t response_payload[10] = {0};
    894a:	e9cd 4402 	strd	r4, r4, [sp, #8]
    894e:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    8952:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8954:	4b17      	ldr	r3, [pc, #92]	; (89b4 <grid_sys_nvm_load_configuration+0xe4>)
    8956:	4d18      	ldr	r5, [pc, #96]	; (89b8 <grid_sys_nvm_load_configuration+0xe8>)
    8958:	a802      	add	r0, sp, #8
    895a:	4798      	blx	r3
    895c:	4b17      	ldr	r3, [pc, #92]	; (89bc <grid_sys_nvm_load_configuration+0xec>)
    895e:	4602      	mov	r2, r0
    8960:	a902      	add	r1, sp, #8
    8962:	a805      	add	r0, sp, #20
    8964:	4798      	blx	r3
	
	if (acknowledge == 1){
    8966:	b1ae      	cbz	r6, 8994 <grid_sys_nvm_load_configuration+0xc4>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8968:	230a      	movs	r3, #10
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    896a:	2204      	movs	r2, #4
    896c:	4621      	mov	r1, r4
    896e:	9300      	str	r3, [sp, #0]
    8970:	a805      	add	r0, sp, #20
    8972:	2301      	movs	r3, #1
    8974:	47a8      	blx	r5
	}

	
	grid_msg_packet_close(&response);
    8976:	4b12      	ldr	r3, [pc, #72]	; (89c0 <grid_sys_nvm_load_configuration+0xf0>)
    8978:	a805      	add	r0, sp, #20
    897a:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    897c:	4b11      	ldr	r3, [pc, #68]	; (89c4 <grid_sys_nvm_load_configuration+0xf4>)
    897e:	a805      	add	r0, sp, #20
    8980:	4798      	blx	r3
	
}
    8982:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    8986:	bdf0      	pop	{r4, r5, r6, r7, pc}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    8988:	28ff      	cmp	r0, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    898a:	bf16      	itet	ne
    898c:	1889      	addne	r1, r1, r2
				copydone = 1;
    898e:	2301      	moveq	r3, #1
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    8990:	55c8      	strbne	r0, [r1, r7]
    8992:	e7c5      	b.n	8920 <grid_sys_nvm_load_configuration+0x50>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    8994:	230b      	movs	r3, #11
    8996:	e7e8      	b.n	896a <grid_sys_nvm_load_configuration+0x9a>
    8998:	000124ed 	.word	0x000124ed
    899c:	0000d88d 	.word	0x0000d88d
    89a0:	20004028 	.word	0x20004028
    89a4:	00007d95 	.word	0x00007d95
    89a8:	00007dc9 	.word	0x00007dc9
    89ac:	00012b49 	.word	0x00012b49
    89b0:	00014982 	.word	0x00014982
    89b4:	00012c81 	.word	0x00012c81
    89b8:	00007d79 	.word	0x00007d79
    89bc:	00007d05 	.word	0x00007d05
    89c0:	00007ec1 	.word	0x00007ec1
    89c4:	00007f95 	.word	0x00007f95

000089c8 <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    89c8:	b530      	push	{r4, r5, lr}
    89ca:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    89cc:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    89d0:	b0ed      	sub	sp, #436	; 0x1b4
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    89d2:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    89d6:	2201      	movs	r2, #1
    89d8:	6818      	ldr	r0, [r3, #0]
    89da:	4b18      	ldr	r3, [pc, #96]	; (8a3c <grid_sys_nvm_clear_configuration+0x74>)

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    89dc:	4c18      	ldr	r4, [pc, #96]	; (8a40 <grid_sys_nvm_clear_configuration+0x78>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    89de:	4d19      	ldr	r5, [pc, #100]	; (8a44 <grid_sys_nvm_clear_configuration+0x7c>)
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    89e0:	4798      	blx	r3
	grid_msg_init(&response);
    89e2:	a805      	add	r0, sp, #20
    89e4:	4b18      	ldr	r3, [pc, #96]	; (8a48 <grid_sys_nvm_clear_configuration+0x80>)
    89e6:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    89e8:	227f      	movs	r2, #127	; 0x7f
    89ea:	4611      	mov	r1, r2
    89ec:	a805      	add	r0, sp, #20
    89ee:	2300      	movs	r3, #0
    89f0:	47a0      	blx	r4
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    89f2:	2303      	movs	r3, #3
	uint8_t response_payload[10] = {0};
    89f4:	2400      	movs	r4, #0
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    89f6:	4915      	ldr	r1, [pc, #84]	; (8a4c <grid_sys_nvm_clear_configuration+0x84>)
    89f8:	9300      	str	r3, [sp, #0]
    89fa:	2202      	movs	r2, #2
    89fc:	2362      	movs	r3, #98	; 0x62
    89fe:	a802      	add	r0, sp, #8
	uint8_t response_payload[10] = {0};
    8a00:	e9cd 4402 	strd	r4, r4, [sp, #8]
    8a04:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    8a08:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8a0a:	4b11      	ldr	r3, [pc, #68]	; (8a50 <grid_sys_nvm_clear_configuration+0x88>)
    8a0c:	a802      	add	r0, sp, #8
    8a0e:	4798      	blx	r3
    8a10:	a902      	add	r1, sp, #8
    8a12:	4602      	mov	r2, r0
    8a14:	4b0f      	ldr	r3, [pc, #60]	; (8a54 <grid_sys_nvm_clear_configuration+0x8c>)
    8a16:	a805      	add	r0, sp, #20
    8a18:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8a1a:	230a      	movs	r3, #10
    8a1c:	4621      	mov	r1, r4
    8a1e:	2204      	movs	r2, #4
    8a20:	9300      	str	r3, [sp, #0]
    8a22:	a805      	add	r0, sp, #20
    8a24:	4c0c      	ldr	r4, [pc, #48]	; (8a58 <grid_sys_nvm_clear_configuration+0x90>)
    8a26:	2301      	movs	r3, #1
    8a28:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    8a2a:	4b0c      	ldr	r3, [pc, #48]	; (8a5c <grid_sys_nvm_clear_configuration+0x94>)
    8a2c:	a805      	add	r0, sp, #20
    8a2e:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    8a30:	4b0b      	ldr	r3, [pc, #44]	; (8a60 <grid_sys_nvm_clear_configuration+0x98>)
    8a32:	a805      	add	r0, sp, #20
    8a34:	4798      	blx	r3
	
	
}
    8a36:	b06d      	add	sp, #436	; 0x1b4
    8a38:	bd30      	pop	{r4, r5, pc}
    8a3a:	bf00      	nop
    8a3c:	0000d979 	.word	0x0000d979
    8a40:	00007dc9 	.word	0x00007dc9
    8a44:	00012b49 	.word	0x00012b49
    8a48:	00007d95 	.word	0x00007d95
    8a4c:	00014982 	.word	0x00014982
    8a50:	00012c81 	.word	0x00012c81
    8a54:	00007d05 	.word	0x00007d05
    8a58:	00007d79 	.word	0x00007d79
    8a5c:	00007ec1 	.word	0x00007ec1
    8a60:	00007f95 	.word	0x00007f95

00008a64 <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    8a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	uint32_t debug_string_length = strlen(debug_string);
    8a68:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8b4c <grid_debug_print_text+0xe8>
	
	struct grid_msg message;
	
	grid_msg_init(&message);
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8a6c:	4c2b      	ldr	r4, [pc, #172]	; (8b1c <grid_debug_print_text+0xb8>)
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    8a6e:	4e2c      	ldr	r6, [pc, #176]	; (8b20 <grid_debug_print_text+0xbc>)
	offset += strlen(&payload[offset]);
		
	sprintf(&payload[offset], "# ");
    8a70:	4f2c      	ldr	r7, [pc, #176]	; (8b24 <grid_debug_print_text+0xc0>)
void grid_debug_print_text(uint8_t* debug_string){
    8a72:	f5ad 7d4c 	sub.w	sp, sp, #816	; 0x330
    8a76:	4681      	mov	r9, r0
	uint32_t debug_string_length = strlen(debug_string);
    8a78:	47d0      	blx	sl
	grid_msg_init(&message);
    8a7a:	4b2b      	ldr	r3, [pc, #172]	; (8b28 <grid_debug_print_text+0xc4>)
	uint32_t debug_string_length = strlen(debug_string);
    8a7c:	4680      	mov	r8, r0
	grid_msg_init(&message);
    8a7e:	a865      	add	r0, sp, #404	; 0x194
    8a80:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8a82:	227f      	movs	r2, #127	; 0x7f
    8a84:	4611      	mov	r1, r2
    8a86:	2300      	movs	r3, #0
    8a88:	a865      	add	r0, sp, #404	; 0x194
    8a8a:	47a0      	blx	r4
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8a8c:	2400      	movs	r4, #0
    8a8e:	4621      	mov	r1, r4
    8a90:	4b26      	ldr	r3, [pc, #152]	; (8b2c <grid_debug_print_text+0xc8>)
    8a92:	9401      	str	r4, [sp, #4]
    8a94:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    8a98:	a802      	add	r0, sp, #8
    8a9a:	4798      	blx	r3
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    8a9c:	2202      	movs	r2, #2
    8a9e:	4924      	ldr	r1, [pc, #144]	; (8b30 <grid_debug_print_text+0xcc>)
    8aa0:	2320      	movs	r3, #32
    8aa2:	a801      	add	r0, sp, #4
    8aa4:	47b0      	blx	r6
	offset += strlen(&payload[offset]);
    8aa6:	a801      	add	r0, sp, #4
    8aa8:	47d0      	blx	sl
	sprintf(&payload[offset], "# ");
    8aaa:	ab01      	add	r3, sp, #4
    8aac:	4403      	add	r3, r0
    8aae:	4921      	ldr	r1, [pc, #132]	; (8b34 <grid_debug_print_text+0xd0>)
	offset += strlen(&payload[offset]);
    8ab0:	4605      	mov	r5, r0
	sprintf(&payload[offset], "# ");
    8ab2:	4618      	mov	r0, r3
    8ab4:	47b8      	blx	r7
	offset += strlen(&payload[offset]);
    8ab6:	47d0      	blx	sl
    8ab8:	ab01      	add	r3, sp, #4
    8aba:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    8abc:	1958      	adds	r0, r3, r5
    8abe:	4621      	mov	r1, r4
    8ac0:	4603      	mov	r3, r0
    8ac2:	4654      	mov	r4, sl
    8ac4:	4541      	cmp	r1, r8
    8ac6:	d006      	beq.n	8ad6 <grid_debug_print_text+0x72>
		
		payload[offset+i] = debug_string[i];
    8ac8:	f819 2001 	ldrb.w	r2, [r9, r1]
    8acc:	f803 2b01 	strb.w	r2, [r3], #1
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    8ad0:	194a      	adds	r2, r1, r5
    8ad2:	2ac8      	cmp	r2, #200	; 0xc8
    8ad4:	d91f      	bls.n	8b16 <grid_debug_print_text+0xb2>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    8ad6:	47a0      	blx	r4
	
	
	sprintf(&payload[offset], " #");
    8ad8:	ab01      	add	r3, sp, #4
	offset += strlen(&payload[offset]);
    8ada:	4405      	add	r5, r0
	sprintf(&payload[offset], " #");
    8adc:	442b      	add	r3, r5
    8ade:	4916      	ldr	r1, [pc, #88]	; (8b38 <grid_debug_print_text+0xd4>)
    8ae0:	4618      	mov	r0, r3
    8ae2:	47b8      	blx	r7
	offset += strlen(&payload[offset]);
    8ae4:	47a0      	blx	r4
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    8ae6:	ab01      	add	r3, sp, #4
	offset += strlen(&payload[offset]);
    8ae8:	4405      	add	r5, r0
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    8aea:	195f      	adds	r7, r3, r5
    8aec:	4913      	ldr	r1, [pc, #76]	; (8b3c <grid_debug_print_text+0xd8>)
    8aee:	2203      	movs	r2, #3
    8af0:	4638      	mov	r0, r7
    8af2:	47b0      	blx	r6
	offset += strlen(&payload[offset]);	
    8af4:	4638      	mov	r0, r7
    8af6:	47a0      	blx	r4
	
	grid_msg_body_append_text(&message, payload, offset);
    8af8:	a901      	add	r1, sp, #4
    8afa:	1942      	adds	r2, r0, r5
    8afc:	4b10      	ldr	r3, [pc, #64]	; (8b40 <grid_debug_print_text+0xdc>)
    8afe:	a865      	add	r0, sp, #404	; 0x194
    8b00:	4798      	blx	r3
	grid_msg_packet_close(&message);
    8b02:	4b10      	ldr	r3, [pc, #64]	; (8b44 <grid_debug_print_text+0xe0>)
    8b04:	a865      	add	r0, sp, #404	; 0x194
    8b06:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    8b08:	4b0f      	ldr	r3, [pc, #60]	; (8b48 <grid_debug_print_text+0xe4>)
    8b0a:	a865      	add	r0, sp, #404	; 0x194
    8b0c:	4798      	blx	r3
	

	
	
}
    8b0e:	f50d 7d4c 	add.w	sp, sp, #816	; 0x330
    8b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	for(uint32_t i=0; i<debug_string_length; i++){
    8b16:	3101      	adds	r1, #1
    8b18:	e7d4      	b.n	8ac4 <grid_debug_print_text+0x60>
    8b1a:	bf00      	nop
    8b1c:	00007dc9 	.word	0x00007dc9
    8b20:	00012b49 	.word	0x00012b49
    8b24:	00012b8d 	.word	0x00012b8d
    8b28:	00007d95 	.word	0x00007d95
    8b2c:	000124ed 	.word	0x000124ed
    8b30:	0001499a 	.word	0x0001499a
    8b34:	000149a2 	.word	0x000149a2
    8b38:	000149a5 	.word	0x000149a5
    8b3c:	0001474f 	.word	0x0001474f
    8b40:	00007d05 	.word	0x00007d05
    8b44:	00007ec1 	.word	0x00007ec1
    8b48:	00007f95 	.word	0x00007f95
    8b4c:	00012c81 	.word	0x00012c81

00008b50 <tx_cb_USART_GRID>:
static void tx_cb_USART_GRID_W(const struct usart_async_descriptor *const descr)
{
	tx_cb_USART_GRID(&GRID_PORT_W);
}

void tx_cb_USART_GRID(struct grid_port* const por){
    8b50:	b530      	push	{r4, r5, lr}
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    8b52:	f06f 052b 	mvn.w	r5, #43	; 0x2b
    8b56:	8984      	ldrh	r4, [r0, #12]
    8b58:	f100 032c 	add.w	r3, r0, #44	; 0x2c
    8b5c:	1a2d      	subs	r5, r5, r0
    8b5e:	2200      	movs	r2, #0
    8b60:	18e9      	adds	r1, r5, r3
    8b62:	428c      	cmp	r4, r1
    8b64:	d801      	bhi.n	8b6a <tx_cb_USART_GRID+0x1a>
		por->tx_double_buffer[i] = 0;
	}
	por->tx_double_buffer_status = 0;	
    8b66:	8182      	strh	r2, [r0, #12]
}
    8b68:	bd30      	pop	{r4, r5, pc}
		por->tx_double_buffer[i] = 0;
    8b6a:	f803 2b01 	strb.w	r2, [r3], #1
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    8b6e:	e7f7      	b.n	8b60 <tx_cb_USART_GRID+0x10>

00008b70 <tx_cb_USART_GRID_W>:
	tx_cb_USART_GRID(&GRID_PORT_W);
    8b70:	4801      	ldr	r0, [pc, #4]	; (8b78 <tx_cb_USART_GRID_W+0x8>)
    8b72:	4b02      	ldr	r3, [pc, #8]	; (8b7c <tx_cb_USART_GRID_W+0xc>)
    8b74:	4718      	bx	r3
    8b76:	bf00      	nop
    8b78:	2000824c 	.word	0x2000824c
    8b7c:	00008b51 	.word	0x00008b51

00008b80 <tx_cb_USART_GRID_S>:
	tx_cb_USART_GRID(&GRID_PORT_S);
    8b80:	4801      	ldr	r0, [pc, #4]	; (8b88 <tx_cb_USART_GRID_S+0x8>)
    8b82:	4b02      	ldr	r3, [pc, #8]	; (8b8c <tx_cb_USART_GRID_S+0xc>)
    8b84:	4718      	bx	r3
    8b86:	bf00      	nop
    8b88:	2000b64c 	.word	0x2000b64c
    8b8c:	00008b51 	.word	0x00008b51

00008b90 <tx_cb_USART_GRID_E>:
	tx_cb_USART_GRID(&GRID_PORT_E);
    8b90:	4801      	ldr	r0, [pc, #4]	; (8b98 <tx_cb_USART_GRID_E+0x8>)
    8b92:	4b02      	ldr	r3, [pc, #8]	; (8b9c <tx_cb_USART_GRID_E+0xc>)
    8b94:	4718      	bx	r3
    8b96:	bf00      	nop
    8b98:	200115e8 	.word	0x200115e8
    8b9c:	00008b51 	.word	0x00008b51

00008ba0 <tx_cb_USART_GRID_N>:
	tx_cb_USART_GRID(&GRID_PORT_N);
    8ba0:	4801      	ldr	r0, [pc, #4]	; (8ba8 <tx_cb_USART_GRID_N+0x8>)
    8ba2:	4b02      	ldr	r3, [pc, #8]	; (8bac <tx_cb_USART_GRID_N+0xc>)
    8ba4:	4718      	bx	r3
    8ba6:	bf00      	nop
    8ba8:	200010c8 	.word	0x200010c8
    8bac:	00008b51 	.word	0x00008b51

00008bb0 <err_cb_USART_GRID>:
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
	por->usart_error_flag = 1;	
    8bb0:	2301      	movs	r3, #1
    8bb2:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    8bb4:	6840      	ldr	r0, [r0, #4]
    8bb6:	4b01      	ldr	r3, [pc, #4]	; (8bbc <err_cb_USART_GRID+0xc>)
    8bb8:	4718      	bx	r3
    8bba:	bf00      	nop
    8bbc:	0000fa39 	.word	0x0000fa39

00008bc0 <err_cb_USART_GRID_W>:
	err_cb_USART_GRID(&GRID_PORT_W);
    8bc0:	4801      	ldr	r0, [pc, #4]	; (8bc8 <err_cb_USART_GRID_W+0x8>)
    8bc2:	4b02      	ldr	r3, [pc, #8]	; (8bcc <err_cb_USART_GRID_W+0xc>)
    8bc4:	4718      	bx	r3
    8bc6:	bf00      	nop
    8bc8:	2000824c 	.word	0x2000824c
    8bcc:	00008bb1 	.word	0x00008bb1

00008bd0 <err_cb_USART_GRID_S>:
	err_cb_USART_GRID(&GRID_PORT_S);
    8bd0:	4801      	ldr	r0, [pc, #4]	; (8bd8 <err_cb_USART_GRID_S+0x8>)
    8bd2:	4b02      	ldr	r3, [pc, #8]	; (8bdc <err_cb_USART_GRID_S+0xc>)
    8bd4:	4718      	bx	r3
    8bd6:	bf00      	nop
    8bd8:	2000b64c 	.word	0x2000b64c
    8bdc:	00008bb1 	.word	0x00008bb1

00008be0 <err_cb_USART_GRID_E>:
	err_cb_USART_GRID(&GRID_PORT_E);
    8be0:	4801      	ldr	r0, [pc, #4]	; (8be8 <err_cb_USART_GRID_E+0x8>)
    8be2:	4b02      	ldr	r3, [pc, #8]	; (8bec <err_cb_USART_GRID_E+0xc>)
    8be4:	4718      	bx	r3
    8be6:	bf00      	nop
    8be8:	200115e8 	.word	0x200115e8
    8bec:	00008bb1 	.word	0x00008bb1

00008bf0 <err_cb_USART_GRID_N>:
	err_cb_USART_GRID(&GRID_PORT_N);
    8bf0:	4801      	ldr	r0, [pc, #4]	; (8bf8 <err_cb_USART_GRID_N+0x8>)
    8bf2:	4b02      	ldr	r3, [pc, #8]	; (8bfc <err_cb_USART_GRID_N+0xc>)
    8bf4:	4718      	bx	r3
    8bf6:	bf00      	nop
    8bf8:	200010c8 	.word	0x200010c8
    8bfc:	00008bb1 	.word	0x00008bb1

00008c00 <grid_sys_port_reset_dma>:
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
    8c00:	7a80      	ldrb	r0, [r0, #10]
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    8c02:	0103      	lsls	r3, r0, #4
    8c04:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8c08:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	_dma_enable_transaction(por->dma_channel, false);
    8c0c:	2100      	movs	r1, #0
    8c0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    8c10:	f022 0202 	bic.w	r2, r2, #2
    8c14:	641a      	str	r2, [r3, #64]	; 0x40
    8c16:	4b01      	ldr	r3, [pc, #4]	; (8c1c <grid_sys_port_reset_dma+0x1c>)
    8c18:	4718      	bx	r3
    8c1a:	bf00      	nop
    8c1c:	0000cd5d 	.word	0x0000cd5d

00008c20 <dma_transfer_complete_n_cb>:
	grid_sys_port_reset_dma(por);
    8c20:	4801      	ldr	r0, [pc, #4]	; (8c28 <dma_transfer_complete_n_cb+0x8>)
    8c22:	4b02      	ldr	r3, [pc, #8]	; (8c2c <dma_transfer_complete_n_cb+0xc>)
    8c24:	4718      	bx	r3
    8c26:	bf00      	nop
    8c28:	200010c8 	.word	0x200010c8
    8c2c:	00008c01 	.word	0x00008c01

00008c30 <dma_transfer_complete_e_cb>:
    8c30:	4801      	ldr	r0, [pc, #4]	; (8c38 <dma_transfer_complete_e_cb+0x8>)
    8c32:	4b02      	ldr	r3, [pc, #8]	; (8c3c <dma_transfer_complete_e_cb+0xc>)
    8c34:	4718      	bx	r3
    8c36:	bf00      	nop
    8c38:	200115e8 	.word	0x200115e8
    8c3c:	00008c01 	.word	0x00008c01

00008c40 <dma_transfer_complete_s_cb>:
    8c40:	4801      	ldr	r0, [pc, #4]	; (8c48 <dma_transfer_complete_s_cb+0x8>)
    8c42:	4b02      	ldr	r3, [pc, #8]	; (8c4c <dma_transfer_complete_s_cb+0xc>)
    8c44:	4718      	bx	r3
    8c46:	bf00      	nop
    8c48:	2000b64c 	.word	0x2000b64c
    8c4c:	00008c01 	.word	0x00008c01

00008c50 <dma_transfer_complete_w_cb>:
    8c50:	4801      	ldr	r0, [pc, #4]	; (8c58 <dma_transfer_complete_w_cb+0x8>)
    8c52:	4b02      	ldr	r3, [pc, #8]	; (8c5c <dma_transfer_complete_w_cb+0xc>)
    8c54:	4718      	bx	r3
    8c56:	bf00      	nop
    8c58:	2000824c 	.word	0x2000824c
    8c5c:	00008c01 	.word	0x00008c01

00008c60 <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    8c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
    8c64:	211c      	movs	r1, #28
    8c66:	4c2c      	ldr	r4, [pc, #176]	; (8d18 <grid_sys_uart_init+0xb8>)
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    8c68:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 8d64 <grid_sys_uart_init+0x104>
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    8c6c:	4f2b      	ldr	r7, [pc, #172]	; (8d1c <grid_sys_uart_init+0xbc>)
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    8c6e:	4e2c      	ldr	r6, [pc, #176]	; (8d20 <grid_sys_uart_init+0xc0>)
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    8c70:	4d2c      	ldr	r5, [pc, #176]	; (8d24 <grid_sys_uart_init+0xc4>)
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    8c72:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 8d68 <grid_sys_uart_init+0x108>
    8c76:	2002      	movs	r0, #2
    8c78:	47a0      	blx	r4
    8c7a:	2110      	movs	r1, #16
    8c7c:	2002      	movs	r0, #2
    8c7e:	47a0      	blx	r4
    8c80:	210c      	movs	r1, #12
    8c82:	2002      	movs	r0, #2
    8c84:	47a0      	blx	r4
    8c86:	2109      	movs	r1, #9
    8c88:	2001      	movs	r0, #1
    8c8a:	47a0      	blx	r4
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    8c8c:	4c26      	ldr	r4, [pc, #152]	; (8d28 <grid_sys_uart_init+0xc8>)
    8c8e:	4a27      	ldr	r2, [pc, #156]	; (8d2c <grid_sys_uart_init+0xcc>)
    8c90:	2101      	movs	r1, #1
    8c92:	4640      	mov	r0, r8
    8c94:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    8c96:	4a26      	ldr	r2, [pc, #152]	; (8d30 <grid_sys_uart_init+0xd0>)
    8c98:	2101      	movs	r1, #1
    8c9a:	4638      	mov	r0, r7
    8c9c:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    8c9e:	4a25      	ldr	r2, [pc, #148]	; (8d34 <grid_sys_uart_init+0xd4>)
    8ca0:	2101      	movs	r1, #1
    8ca2:	4630      	mov	r0, r6
    8ca4:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    8ca6:	4a24      	ldr	r2, [pc, #144]	; (8d38 <grid_sys_uart_init+0xd8>)
    8ca8:	2101      	movs	r1, #1
    8caa:	4628      	mov	r0, r5
    8cac:	47a0      	blx	r4
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    8cae:	2101      	movs	r1, #1
    8cb0:	4640      	mov	r0, r8
    8cb2:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    8cb4:	2101      	movs	r1, #1
    8cb6:	4638      	mov	r0, r7
    8cb8:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    8cba:	2101      	movs	r1, #1
    8cbc:	4630      	mov	r0, r6
    8cbe:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    8cc0:	2101      	movs	r1, #1
    8cc2:	4628      	mov	r0, r5
    8cc4:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    8cc6:	4a1d      	ldr	r2, [pc, #116]	; (8d3c <grid_sys_uart_init+0xdc>)
    8cc8:	2102      	movs	r1, #2
    8cca:	4640      	mov	r0, r8
    8ccc:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    8cce:	4a1c      	ldr	r2, [pc, #112]	; (8d40 <grid_sys_uart_init+0xe0>)
    8cd0:	2102      	movs	r1, #2
    8cd2:	4638      	mov	r0, r7
    8cd4:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    8cd6:	4a1b      	ldr	r2, [pc, #108]	; (8d44 <grid_sys_uart_init+0xe4>)
    8cd8:	2102      	movs	r1, #2
    8cda:	4630      	mov	r0, r6
    8cdc:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    8cde:	4a1a      	ldr	r2, [pc, #104]	; (8d48 <grid_sys_uart_init+0xe8>)
    8ce0:	2102      	movs	r1, #2
    8ce2:	4628      	mov	r0, r5
    8ce4:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    8ce6:	4c19      	ldr	r4, [pc, #100]	; (8d4c <grid_sys_uart_init+0xec>)
    8ce8:	4919      	ldr	r1, [pc, #100]	; (8d50 <grid_sys_uart_init+0xf0>)
    8cea:	4640      	mov	r0, r8
    8cec:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    8cee:	4919      	ldr	r1, [pc, #100]	; (8d54 <grid_sys_uart_init+0xf4>)
    8cf0:	4638      	mov	r0, r7
    8cf2:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    8cf4:	4918      	ldr	r1, [pc, #96]	; (8d58 <grid_sys_uart_init+0xf8>)
    8cf6:	4630      	mov	r0, r6
    8cf8:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    8cfa:	4918      	ldr	r1, [pc, #96]	; (8d5c <grid_sys_uart_init+0xfc>)
    8cfc:	4628      	mov	r0, r5
    8cfe:	47a0      	blx	r4
	
	
	usart_async_enable(&USART_NORTH);
    8d00:	4c17      	ldr	r4, [pc, #92]	; (8d60 <grid_sys_uart_init+0x100>)
    8d02:	4640      	mov	r0, r8
    8d04:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    8d06:	4638      	mov	r0, r7
    8d08:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    8d0a:	4630      	mov	r0, r6
    8d0c:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    8d0e:	4628      	mov	r0, r5
    8d10:	4623      	mov	r3, r4




}
    8d12:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	usart_async_enable(&USART_WEST);
    8d16:	4718      	bx	r3
    8d18:	00008529 	.word	0x00008529
    8d1c:	20014b20 	.word	0x20014b20
    8d20:	20014c78 	.word	0x20014c78
    8d24:	20014c28 	.word	0x20014c28
    8d28:	0000fa89 	.word	0x0000fa89
    8d2c:	00008ba1 	.word	0x00008ba1
    8d30:	00008b91 	.word	0x00008b91
    8d34:	00008b81 	.word	0x00008b81
    8d38:	00008b71 	.word	0x00008b71
    8d3c:	00008bf1 	.word	0x00008bf1
    8d40:	00008be1 	.word	0x00008be1
    8d44:	00008bd1 	.word	0x00008bd1
    8d48:	00008bc1 	.word	0x00008bc1
    8d4c:	0000fa65 	.word	0x0000fa65
    8d50:	20006f7c 	.word	0x20006f7c
    8d54:	2000b648 	.word	0x2000b648
    8d58:	2000e598 	.word	0x2000e598
    8d5c:	200145c8 	.word	0x200145c8
    8d60:	0000fa0d 	.word	0x0000fa0d
    8d64:	20014b74 	.word	0x20014b74
    8d68:	0000fae9 	.word	0x0000fae9

00008d6c <grid_sys_dma_rx_init_one>:



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    8d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
	
	uint8_t dma_rx_channel = por->dma_channel;
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    8d6e:	6843      	ldr	r3, [r0, #4]
	uint8_t dma_rx_channel = por->dma_channel;
    8d70:	7a84      	ldrb	r4, [r0, #10]
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    8d72:	460f      	mov	r7, r1
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    8d74:	6a19      	ldr	r1, [r3, #32]
    8d76:	4b10      	ldr	r3, [pc, #64]	; (8db8 <grid_sys_dma_rx_init_one+0x4c>)
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    8d78:	4605      	mov	r5, r0
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    8d7a:	3128      	adds	r1, #40	; 0x28
    8d7c:	4620      	mov	r0, r4
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    8d7e:	4616      	mov	r6, r2
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    8d80:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    8d82:	f505 519d 	add.w	r1, r5, #5024	; 0x13a0
    8d86:	4b0d      	ldr	r3, [pc, #52]	; (8dbc <grid_sys_dma_rx_init_one+0x50>)
    8d88:	3114      	adds	r1, #20
    8d8a:	4620      	mov	r0, r4
    8d8c:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    8d8e:	4639      	mov	r1, r7
    8d90:	4b0b      	ldr	r3, [pc, #44]	; (8dc0 <grid_sys_dma_rx_init_one+0x54>)
    8d92:	4620      	mov	r0, r4
    8d94:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    8d96:	4621      	mov	r1, r4
    8d98:	4b0a      	ldr	r3, [pc, #40]	; (8dc4 <grid_sys_dma_rx_init_one+0x58>)
    8d9a:	a801      	add	r0, sp, #4
    8d9c:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    8d9e:	9b01      	ldr	r3, [sp, #4]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    8da0:	2201      	movs	r2, #1
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    8da2:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    8da4:	4620      	mov	r0, r4
    8da6:	4b08      	ldr	r3, [pc, #32]	; (8dc8 <grid_sys_dma_rx_init_one+0x5c>)
    8da8:	2100      	movs	r1, #0
    8daa:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    8dac:	4b07      	ldr	r3, [pc, #28]	; (8dcc <grid_sys_dma_rx_init_one+0x60>)
    8dae:	2100      	movs	r1, #0
    8db0:	4620      	mov	r0, r4
    8db2:	4798      	blx	r3
	

}
    8db4:	b003      	add	sp, #12
    8db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8db8:	0000cced 	.word	0x0000cced
    8dbc:	0000ccdd 	.word	0x0000ccdd
    8dc0:	0000cd19 	.word	0x0000cd19
    8dc4:	0000cd99 	.word	0x0000cd99
    8dc8:	0000ccb5 	.word	0x0000ccb5
    8dcc:	0000cd5d 	.word	0x0000cd5d

00008dd0 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    8dd0:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    8dd2:	4a10      	ldr	r2, [pc, #64]	; (8e14 <grid_sys_dma_rx_init+0x44>)
    8dd4:	4c10      	ldr	r4, [pc, #64]	; (8e18 <grid_sys_dma_rx_init+0x48>)
    8dd6:	4811      	ldr	r0, [pc, #68]	; (8e1c <grid_sys_dma_rx_init+0x4c>)
    8dd8:	f241 3188 	movw	r1, #5000	; 0x1388
    8ddc:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    8dde:	4a10      	ldr	r2, [pc, #64]	; (8e20 <grid_sys_dma_rx_init+0x50>)
    8de0:	4810      	ldr	r0, [pc, #64]	; (8e24 <grid_sys_dma_rx_init+0x54>)
    8de2:	f241 3188 	movw	r1, #5000	; 0x1388
    8de6:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    8de8:	4a0f      	ldr	r2, [pc, #60]	; (8e28 <grid_sys_dma_rx_init+0x58>)
    8dea:	4810      	ldr	r0, [pc, #64]	; (8e2c <grid_sys_dma_rx_init+0x5c>)
    8dec:	f241 3188 	movw	r1, #5000	; 0x1388
    8df0:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    8df2:	4a0f      	ldr	r2, [pc, #60]	; (8e30 <grid_sys_dma_rx_init+0x60>)
    8df4:	480f      	ldr	r0, [pc, #60]	; (8e34 <grid_sys_dma_rx_init+0x64>)
    8df6:	f241 3188 	movw	r1, #5000	; 0x1388
    8dfa:	47a0      	blx	r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    8dfc:	4b0e      	ldr	r3, [pc, #56]	; (8e38 <grid_sys_dma_rx_init+0x68>)
    8dfe:	2200      	movs	r2, #0
    8e00:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    8e04:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    8e08:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    8e0c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
	NVIC_SetPriority(DMAC_0_IRQn, 0);
	NVIC_SetPriority(DMAC_1_IRQn, 0);
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}
    8e10:	bd10      	pop	{r4, pc}
    8e12:	bf00      	nop
    8e14:	00008c21 	.word	0x00008c21
    8e18:	00008d6d 	.word	0x00008d6d
    8e1c:	200010c8 	.word	0x200010c8
    8e20:	00008c31 	.word	0x00008c31
    8e24:	200115e8 	.word	0x200115e8
    8e28:	00008c41 	.word	0x00008c41
    8e2c:	2000b64c 	.word	0x2000b64c
    8e30:	00008c51 	.word	0x00008c51
    8e34:	2000824c 	.word	0x2000824c
    8e38:	e000e100 	.word	0xe000e100

00008e3c <grid_sys_init>:
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    8e3c:	4b16      	ldr	r3, [pc, #88]	; (8e98 <grid_sys_init+0x5c>)

void grid_sys_init(struct grid_sys_model* mod){
    8e3e:	b570      	push	{r4, r5, r6, lr}
    8e40:	781b      	ldrb	r3, [r3, #0]
	
	mod->uptime = 0;
	mod->reset_cause = hri_rstc_read_RCAUSE_reg(RSTC);
    8e42:	7103      	strb	r3, [r0, #4]
	mod->uptime = 0;
    8e44:	2500      	movs	r5, #0
void grid_sys_init(struct grid_sys_model* mod){
    8e46:	4604      	mov	r4, r0
	mod->uptime = 0;
    8e48:	6005      	str	r5, [r0, #0]
	
    
	mod->sessionid = rand_sync_read8(&RAND_0);
    8e4a:	4b14      	ldr	r3, [pc, #80]	; (8e9c <grid_sys_init+0x60>)
    8e4c:	4814      	ldr	r0, [pc, #80]	; (8ea0 <grid_sys_init+0x64>)
    8e4e:	4798      	blx	r3
	mod->bank_color_r[3] = 100;
	mod->bank_color_g[3] = 0;
	mod->bank_color_b[3] = 200;
	
	mod->bank_enabled[0] = 1;
	mod->bank_enabled[1] = 1;
    8e50:	4a14      	ldr	r2, [pc, #80]	; (8ea4 <grid_sys_init+0x68>)
    8e52:	4b15      	ldr	r3, [pc, #84]	; (8ea8 <grid_sys_init+0x6c>)
	mod->bank_color_g[1] = 100;
    8e54:	4915      	ldr	r1, [pc, #84]	; (8eac <grid_sys_init+0x70>)
	mod->sessionid = rand_sync_read8(&RAND_0);
    8e56:	7160      	strb	r0, [r4, #5]
	mod->bank_enabled[1] = 1;
    8e58:	e9c4 2304 	strd	r2, r3, [r4, #16]
	mod->bank_color_g[1] = 100;
    8e5c:	4b14      	ldr	r3, [pc, #80]	; (8eb0 <grid_sys_init+0x74>)
	mod->bank_setting_changed_flag = 0;
	
	mod->bank_init_flag = 0;


	mod->bank_activebank_number = 0;
    8e5e:	73e5      	strb	r5, [r4, #15]
	mod->bank_color_g[1] = 100;
    8e60:	e9c4 1306 	strd	r1, r3, [r4, #24]
	mod->bank_color_b[1] = 0;
    8e64:	f44f 5348 	mov.w	r3, #12800	; 0x3200
    8e68:	8423      	strh	r3, [r4, #32]
	mod->bank_color_b[3] = 200;
    8e6a:	23c8      	movs	r3, #200	; 0xc8
    8e6c:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
		
		mod->bank_active_changed = 1;
    8e70:	4b10      	ldr	r3, [pc, #64]	; (8eb4 <grid_sys_init+0x78>)
	mod->bank_activebank_color_r = 0;
    8e72:	6265      	str	r5, [r4, #36]	; 0x24
		mod->bank_active_changed = 1;
    8e74:	2201      	movs	r2, #1
    8e76:	745a      	strb	r2, [r3, #17]
				
		mod->bank_activebank_color_r = 127;
    8e78:	f647 727f 	movw	r2, #32639	; 0x7f7f
		mod->bank_activebank_valid = 0;
    8e7c:	f883 5023 	strb.w	r5, [r3, #35]	; 0x23
		mod->bank_activebank_color_r = 127;
    8e80:	849a      	strh	r2, [r3, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
		mod->bank_activebank_color_b = 127;
    8e82:	227f      	movs	r2, #127	; 0x7f
    8e84:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	grid_port_init_all();
    8e88:	4b0b      	ldr	r3, [pc, #44]	; (8eb8 <grid_sys_init+0x7c>)
    8e8a:	4798      	blx	r3
	grid_sys_uart_init();
    8e8c:	4b0b      	ldr	r3, [pc, #44]	; (8ebc <grid_sys_init+0x80>)
    8e8e:	4798      	blx	r3
}
    8e90:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	grid_sys_dma_rx_init();
    8e94:	4b0a      	ldr	r3, [pc, #40]	; (8ec0 <grid_sys_init+0x84>)
    8e96:	4718      	bx	r3
    8e98:	40000c00 	.word	0x40000c00
    8e9c:	0000d2cd 	.word	0x0000d2cd
    8ea0:	20014aec 	.word	0x20014aec
    8ea4:	01000001 	.word	0x01000001
    8ea8:	00010101 	.word	0x00010101
    8eac:	646432c8 	.word	0x646432c8
    8eb0:	c800c864 	.word	0xc800c864
    8eb4:	20006f80 	.word	0x20006f80
    8eb8:	00005171 	.word	0x00005171
    8ebc:	00008c61 	.word	0x00008c61
    8ec0:	00008dd1 	.word	0x00008dd1

00008ec4 <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    8ec4:	2903      	cmp	r1, #3
		mod->bank_enabled[banknumber] = 1;
    8ec6:	bf9e      	ittt	ls
    8ec8:	1809      	addls	r1, r1, r0
    8eca:	2301      	movls	r3, #1
    8ecc:	74cb      	strbls	r3, [r1, #19]
}
    8ece:	4770      	bx	lr

00008ed0 <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    8ed0:	2903      	cmp	r1, #3
		mod->bank_enabled[banknumber] = 0;
    8ed2:	bf9e      	ittt	ls
    8ed4:	1809      	addls	r1, r1, r0
    8ed6:	2300      	movls	r3, #0
    8ed8:	74cb      	strbls	r3, [r1, #19]
}
    8eda:	4770      	bx	lr

00008edc <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    8edc:	2904      	cmp	r1, #4
    8ede:	d901      	bls.n	8ee4 <grid_sys_bank_set_color+0x8>
		return false;
    8ee0:	2000      	movs	r0, #0
    8ee2:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    8ee4:	4401      	add	r1, r0
    8ee6:	0c13      	lsrs	r3, r2, #16
    8ee8:	75cb      	strb	r3, [r1, #23]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    8eea:	0a13      	lsrs	r3, r2, #8
    8eec:	76cb      	strb	r3, [r1, #27]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    8eee:	77ca      	strb	r2, [r1, #31]
}
    8ef0:	4770      	bx	lr

00008ef2 <grid_sys_get_bank_num>:
}
    8ef2:	7bc0      	ldrb	r0, [r0, #15]
    8ef4:	4770      	bx	lr

00008ef6 <grid_sys_get_bank_valid>:
}
    8ef6:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
    8efa:	4770      	bx	lr

00008efc <grid_sys_get_bank_red>:
}
    8efc:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
    8f00:	4770      	bx	lr

00008f02 <grid_sys_get_bank_gre>:
}
    8f02:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
    8f06:	4770      	bx	lr

00008f08 <grid_sys_get_bank_blu>:
}
    8f08:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
    8f0c:	4770      	bx	lr

00008f0e <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    8f0e:	b530      	push	{r4, r5, lr}
    8f10:	4602      	mov	r2, r0
	return mod->bank_activebank_number;
    8f12:	7bc0      	ldrb	r0, [r0, #15]
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8f14:	1c43      	adds	r3, r0, #1
    8f16:	1d44      	adds	r4, r0, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    8f18:	f003 0103 	and.w	r1, r3, #3
		if (mod->bank_enabled[bank_check] == 1){
    8f1c:	1855      	adds	r5, r2, r1
    8f1e:	7ced      	ldrb	r5, [r5, #19]
    8f20:	2d01      	cmp	r5, #1
    8f22:	d003      	beq.n	8f2c <grid_sys_get_bank_next+0x1e>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8f24:	3301      	adds	r3, #1
    8f26:	42a3      	cmp	r3, r4
    8f28:	d1f6      	bne.n	8f18 <grid_sys_get_bank_next+0xa>
}
    8f2a:	bd30      	pop	{r4, r5, pc}
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    8f2c:	b2c8      	uxtb	r0, r1
    8f2e:	e7fc      	b.n	8f2a <grid_sys_get_bank_next+0x1c>

00008f30 <grid_sys_get_bank_number_of_first_valid>:
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8f30:	f100 0213 	add.w	r2, r0, #19
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    8f34:	2300      	movs	r3, #0
		if (mod->bank_enabled[i] == 1){
    8f36:	f812 1b01 	ldrb.w	r1, [r2], #1
    8f3a:	2901      	cmp	r1, #1
    8f3c:	b2d8      	uxtb	r0, r3
    8f3e:	d003      	beq.n	8f48 <grid_sys_get_bank_number_of_first_valid+0x18>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8f40:	3301      	adds	r3, #1
    8f42:	2b04      	cmp	r3, #4
    8f44:	d1f7      	bne.n	8f36 <grid_sys_get_bank_number_of_first_valid+0x6>
	return 255;
    8f46:	20ff      	movs	r0, #255	; 0xff
}
    8f48:	4770      	bx	lr

00008f4a <grid_sys_set_bank>:
	if (banknumber == 255){
    8f4a:	29ff      	cmp	r1, #255	; 0xff
    8f4c:	d10b      	bne.n	8f66 <grid_sys_set_bank+0x1c>
		mod->bank_active_changed = 1;
    8f4e:	2301      	movs	r3, #1
    8f50:	7443      	strb	r3, [r0, #17]
		mod->bank_activebank_valid = 0;
    8f52:	2300      	movs	r3, #0
    8f54:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		mod->bank_activebank_color_r = 127;
    8f58:	f647 737f 	movw	r3, #32639	; 0x7f7f
    8f5c:	8483      	strh	r3, [r0, #36]	; 0x24
		mod->bank_activebank_color_b = 127;
    8f5e:	237f      	movs	r3, #127	; 0x7f
			
			mod->bank_active_changed = 1;
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    8f60:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    8f64:	4770      	bx	lr
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    8f66:	2903      	cmp	r1, #3
    8f68:	d8fc      	bhi.n	8f64 <grid_sys_set_bank+0x1a>
		mod->bank_init_flag = 1;
    8f6a:	2301      	movs	r3, #1
    8f6c:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
		if (mod->bank_enabled[banknumber] == 1){
    8f70:	1843      	adds	r3, r0, r1
    8f72:	7cda      	ldrb	r2, [r3, #19]
    8f74:	2a01      	cmp	r2, #1
    8f76:	d1f5      	bne.n	8f64 <grid_sys_set_bank+0x1a>
			mod->bank_activebank_number = banknumber;
    8f78:	73c1      	strb	r1, [r0, #15]
			mod->bank_activebank_valid = 1;
    8f7a:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23
			mod->bank_active_changed = 1;
    8f7e:	7442      	strb	r2, [r0, #17]
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    8f80:	7dda      	ldrb	r2, [r3, #23]
    8f82:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    8f86:	7eda      	ldrb	r2, [r3, #27]
    8f88:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    8f8c:	7fdb      	ldrb	r3, [r3, #31]
    8f8e:	e7e7      	b.n	8f60 <grid_sys_set_bank+0x16>

00008f90 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    8f90:	6a80      	ldr	r0, [r0, #40]	; 0x28
    8f92:	4770      	bx	lr

00008f94 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    8f94:	6a80      	ldr	r0, [r0, #40]	; 0x28
	
	

}
    8f96:	1a40      	subs	r0, r0, r1
    8f98:	4770      	bx	lr

00008f9a <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	
	mod->realtime++;
    8f9a:	6a83      	ldr	r3, [r0, #40]	; 0x28
    8f9c:	3301      	adds	r3, #1
    8f9e:	6283      	str	r3, [r0, #40]	; 0x28
	if (mod->uptime != -1){
    8fa0:	6803      	ldr	r3, [r0, #0]
    8fa2:	1c5a      	adds	r2, r3, #1
		mod->uptime++;
    8fa4:	bf1c      	itt	ne
    8fa6:	3301      	addne	r3, #1
    8fa8:	6003      	strne	r3, [r0, #0]
	}
	
}
    8faa:	4770      	bx	lr

00008fac <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    8fac:	7b80      	ldrb	r0, [r0, #14]
    8fae:	4770      	bx	lr

00008fb0 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    8fb0:	2300      	movs	r3, #0
    8fb2:	7383      	strb	r3, [r0, #14]
	
}
    8fb4:	4770      	bx	lr

00008fb6 <grid_sys_alert_get_color_intensity>:

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    8fb6:	7b03      	ldrb	r3, [r0, #12]
    8fb8:	b963      	cbnz	r3, 8fd4 <grid_sys_alert_get_color_intensity+0x1e>
		
		return (250-abs(mod->alert_state/2-250))/2;
    8fba:	8940      	ldrh	r0, [r0, #10]
    8fbc:	0840      	lsrs	r0, r0, #1
    8fbe:	38fa      	subs	r0, #250	; 0xfa
    8fc0:	2800      	cmp	r0, #0
    8fc2:	bfb8      	it	lt
    8fc4:	4240      	neglt	r0, r0
    8fc6:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    8fca:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    8fce:	f3c0 0047 	ubfx	r0, r0, #1, #8
    8fd2:	4770      	bx	lr
	}
	else if (mod->alert_style == 1){ // SQUARE
    8fd4:	2b01      	cmp	r3, #1
    8fd6:	d107      	bne.n	8fe8 <grid_sys_alert_get_color_intensity+0x32>
		
		return 255*(mod->alert_state/250%2);
    8fd8:	8940      	ldrh	r0, [r0, #10]
    8fda:	23fa      	movs	r3, #250	; 0xfa
    8fdc:	fbb0 f0f3 	udiv	r0, r0, r3
    8fe0:	f340 0000 	sbfx	r0, r0, #0, #1
    8fe4:	b2c0      	uxtb	r0, r0
    8fe6:	4770      	bx	lr
	}
	else if (mod->alert_style == 2){ // CONST
    8fe8:	2b02      	cmp	r3, #2
    8fea:	d105      	bne.n	8ff8 <grid_sys_alert_get_color_intensity+0x42>
		
		return 255*(mod->alert_state>100);
    8fec:	8940      	ldrh	r0, [r0, #10]
    8fee:	2864      	cmp	r0, #100	; 0x64
    8ff0:	bf8c      	ite	hi
    8ff2:	20ff      	movhi	r0, #255	; 0xff
    8ff4:	2000      	movls	r0, #0
    8ff6:	4770      	bx	lr
	}
	
	
}
    8ff8:	4770      	bx	lr

00008ffa <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    8ffa:	b510      	push	{r4, lr}
	mod->alert_color_blue = blue;
    8ffc:	7203      	strb	r3, [r0, #8]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    8ffe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9002:	8143      	strh	r3, [r0, #10]
	mod->alert_color_changed = 1;
    9004:	2401      	movs	r4, #1
	mod->alert_style = style;
    9006:	f89d 3008 	ldrb.w	r3, [sp, #8]
	mod->alert_color_changed = 1;
    900a:	7384      	strb	r4, [r0, #14]
	mod->alert_color_red = red;
    900c:	7181      	strb	r1, [r0, #6]
	mod->alert_color_green = green;
    900e:	71c2      	strb	r2, [r0, #7]
	mod->alert_style = style;
    9010:	7303      	strb	r3, [r0, #12]
	
}
    9012:	bd10      	pop	{r4, pc}

00009014 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    9014:	7980      	ldrb	r0, [r0, #6]
    9016:	4770      	bx	lr

00009018 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    9018:	79c0      	ldrb	r0, [r0, #7]
    901a:	4770      	bx	lr

0000901c <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    901c:	7a00      	ldrb	r0, [r0, #8]
    901e:	4770      	bx	lr

00009020 <grid_sys_read_hex_char_value>:

uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    9020:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    9024:	b2db      	uxtb	r3, r3
    9026:	2b09      	cmp	r3, #9
    9028:	d905      	bls.n	9036 <grid_sys_read_hex_char_value+0x16>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    902a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
    902e:	2b05      	cmp	r3, #5
    9030:	d803      	bhi.n	903a <grid_sys_read_hex_char_value+0x1a>
		result = ascii - 97 + 10;
    9032:	3857      	subs	r0, #87	; 0x57
    9034:	b2c3      	uxtb	r3, r0
			*error_flag = ascii;
		}
	}
	
	return result;	
}
    9036:	4618      	mov	r0, r3
    9038:	4770      	bx	lr
		if (error_flag != NULL){
    903a:	b111      	cbz	r1, 9042 <grid_sys_read_hex_char_value+0x22>
			*error_flag = ascii;
    903c:	7008      	strb	r0, [r1, #0]
	uint8_t result = 0;
    903e:	2300      	movs	r3, #0
    9040:	e7f9      	b.n	9036 <grid_sys_read_hex_char_value+0x16>
    9042:	460b      	mov	r3, r1
    9044:	e7f7      	b.n	9036 <grid_sys_read_hex_char_value+0x16>
	...

00009048 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    9048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    904a:	4f08      	ldr	r7, [pc, #32]	; (906c <grid_sys_read_hex_string_value+0x24>)
    904c:	1e45      	subs	r5, r0, #1
    904e:	008c      	lsls	r4, r1, #2
	uint32_t result  = 0;
    9050:	2600      	movs	r6, #0
	for(uint8_t i=0; i<length; i++){
    9052:	3c04      	subs	r4, #4
    9054:	1d23      	adds	r3, r4, #4
    9056:	d101      	bne.n	905c <grid_sys_read_hex_string_value+0x14>

		
	}

	return result;
}
    9058:	4630      	mov	r0, r6
    905a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    905c:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    9060:	4611      	mov	r1, r2
    9062:	47b8      	blx	r7
    9064:	40a0      	lsls	r0, r4
    9066:	4406      	add	r6, r0
	for(uint8_t i=0; i<length; i++){
    9068:	e7f3      	b.n	9052 <grid_sys_read_hex_string_value+0xa>
    906a:	bf00      	nop
    906c:	00009021 	.word	0x00009021

00009070 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    9070:	b530      	push	{r4, r5, lr}
    9072:	b085      	sub	sp, #20
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    9074:	4b0a      	ldr	r3, [pc, #40]	; (90a0 <grid_sys_write_hex_string_value+0x30>)
void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    9076:	460c      	mov	r4, r1
    9078:	4605      	mov	r5, r0
	sprintf(str, "%08x", value);
    907a:	490a      	ldr	r1, [pc, #40]	; (90a4 <grid_sys_write_hex_string_value+0x34>)
    907c:	a801      	add	r0, sp, #4
    907e:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    9080:	aa01      	add	r2, sp, #4
    9082:	f1c4 0308 	rsb	r3, r4, #8
    9086:	4413      	add	r3, r2
    9088:	2200      	movs	r2, #0
    908a:	b2d1      	uxtb	r1, r2
    908c:	428c      	cmp	r4, r1
    908e:	d801      	bhi.n	9094 <grid_sys_write_hex_string_value+0x24>
		start_location[i] = str[8-size+i];	
	}

}
    9090:	b005      	add	sp, #20
    9092:	bd30      	pop	{r4, r5, pc}
		start_location[i] = str[8-size+i];	
    9094:	f813 1b01 	ldrb.w	r1, [r3], #1
    9098:	54a9      	strb	r1, [r5, r2]
	for(uint8_t i=0; i<size; i++){	
    909a:	3201      	adds	r2, #1
    909c:	e7f5      	b.n	908a <grid_sys_write_hex_string_value+0x1a>
    909e:	bf00      	nop
    90a0:	00012b49 	.word	0x00012b49
    90a4:	000149a8 	.word	0x000149a8

000090a8 <grid_sys_get_id>:



uint32_t grid_sys_get_id(uint32_t* return_array){
			
	return_array[0] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_0);
    90a8:	4b06      	ldr	r3, [pc, #24]	; (90c4 <grid_sys_get_id+0x1c>)
    90aa:	681b      	ldr	r3, [r3, #0]
    90ac:	6003      	str	r3, [r0, #0]
	return_array[1] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_1);
    90ae:	4b06      	ldr	r3, [pc, #24]	; (90c8 <grid_sys_get_id+0x20>)
    90b0:	681b      	ldr	r3, [r3, #0]
    90b2:	6043      	str	r3, [r0, #4]
	return_array[2] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_2);
    90b4:	4b05      	ldr	r3, [pc, #20]	; (90cc <grid_sys_get_id+0x24>)
    90b6:	681b      	ldr	r3, [r3, #0]
    90b8:	6083      	str	r3, [r0, #8]
	return_array[3] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_3);
    90ba:	4b05      	ldr	r3, [pc, #20]	; (90d0 <grid_sys_get_id+0x28>)
    90bc:	681b      	ldr	r3, [r3, #0]
    90be:	60c3      	str	r3, [r0, #12]
	
	return 1;
	
}
    90c0:	2001      	movs	r0, #1
    90c2:	4770      	bx	lr
    90c4:	008061fc 	.word	0x008061fc
    90c8:	00806010 	.word	0x00806010
    90cc:	00806014 	.word	0x00806014
    90d0:	00806018 	.word	0x00806018

000090d4 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
    90d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    90d8:	4e30      	ldr	r6, [pc, #192]	; (919c <grid_sys_get_hwcfg+0xc8>)
    90da:	6833      	ldr	r3, [r6, #0]
    90dc:	3301      	adds	r3, #1
    90de:	d158      	bne.n	9192 <grid_sys_get_hwcfg+0xbe>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    90e0:	4c2f      	ldr	r4, [pc, #188]	; (91a0 <grid_sys_get_hwcfg+0xcc>)
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    90e2:	4b30      	ldr	r3, [pc, #192]	; (91a4 <grid_sys_get_hwcfg+0xd0>)
		gpio_set_pin_direction(HWCFG_CLOCK, GPIO_DIRECTION_OUT);
		gpio_set_pin_direction(HWCFG_DATA, GPIO_DIRECTION_IN);
			
		// LOAD DATA
		gpio_set_pin_level(HWCFG_SHIFT, 0);
		delay_ms(1);
    90e4:	4f30      	ldr	r7, [pc, #192]	; (91a8 <grid_sys_get_hwcfg+0xd4>)
	CRITICAL_SECTION_ENTER();
    90e6:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 91b4 <grid_sys_get_hwcfg+0xe0>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    90ea:	f44f 5500 	mov.w	r5, #8192	; 0x2000
    90ee:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    90f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    90f6:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    90fa:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
    90fe:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9102:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9106:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    910a:	f8c4 20a8 	str.w	r2, [r4, #168]	; 0xa8
    910e:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    9116:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    911a:	4b24      	ldr	r3, [pc, #144]	; (91ac <grid_sys_get_hwcfg+0xd8>)
    911c:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    9120:	f1a3 2380 	sub.w	r3, r3, #2147516416	; 0x80008000
    9124:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    9128:	2001      	movs	r0, #1
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    912a:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    912e:	47b8      	blx	r7
    9130:	f04f 0a00 	mov.w	sl, #0
			
			
			
		uint8_t hwcfg_value = 0;
    9134:	46d3      	mov	fp, sl
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9136:	46a8      	mov	r8, r5
			
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
				
			// SHIFT DATA
			gpio_set_pin_level(HWCFG_SHIFT, 1); //This outputs the first value to HWCFG_DATA
			delay_ms(1);
    9138:	2001      	movs	r0, #1
    913a:	f8c4 8098 	str.w	r8, [r4, #152]	; 0x98
    913e:	47b8      	blx	r7
    9140:	a801      	add	r0, sp, #4
    9142:	47c8      	blx	r9
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    9144:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    9148:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    914c:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    9150:	405d      	eors	r5, r3
    9152:	4015      	ands	r5, r2
    9154:	405d      	eors	r5, r3
	CRITICAL_SECTION_LEAVE();
    9156:	a801      	add	r0, sp, #4
    9158:	4b15      	ldr	r3, [pc, #84]	; (91b0 <grid_sys_get_hwcfg+0xdc>)
    915a:	4798      	blx	r3
				
				
			if(gpio_get_pin_level(HWCFG_DATA)){
    915c:	042b      	lsls	r3, r5, #16
					
				hwcfg_value |= (1<<i);
    915e:	bf41      	itttt	mi
    9160:	2301      	movmi	r3, #1
    9162:	fa03 f30a 	lslmi.w	r3, r3, sl
    9166:	ea43 0b0b 	orrmi.w	fp, r3, fp
    916a:	fa5f fb8b 	uxtbmi.w	fp, fp
				}else{
					
					
			}
				
			if(i!=7){
    916e:	f1ba 0f07 	cmp.w	sl, #7
    9172:	d007      	beq.n	9184 <grid_sys_get_hwcfg+0xb0>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9174:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    9178:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
					
				// Clock rise
				gpio_set_pin_level(HWCFG_CLOCK, 1);
					
				delay_ms(1);
    917c:	2001      	movs	r0, #1
    917e:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9180:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    9184:	f10a 0a01 	add.w	sl, sl, #1
    9188:	f1ba 0f08 	cmp.w	sl, #8
    918c:	d1d4      	bne.n	9138 <grid_sys_get_hwcfg+0x64>
				gpio_set_pin_level(HWCFG_CLOCK, 0);
			}
							
		}
		
		grid_sys_hwfcg = hwcfg_value;
    918e:	f8c6 b000 	str.w	fp, [r6]
	}

	
	return grid_sys_hwfcg;

}
    9192:	6830      	ldr	r0, [r6, #0]
    9194:	b003      	add	sp, #12
    9196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    919a:	bf00      	nop
    919c:	2000034c 	.word	0x2000034c
    91a0:	41008000 	.word	0x41008000
    91a4:	40002000 	.word	0x40002000
    91a8:	0000c8a5 	.word	0x0000c8a5
    91ac:	40028000 	.word	0x40028000
    91b0:	00010d6f 	.word	0x00010d6f
    91b4:	00010d61 	.word	0x00010d61

000091b8 <grid_msg_calculate_checksum_of_packet_string>:
	grid_sys_ping(&GRID_PORT_S);
	grid_sys_ping(&GRID_PORT_W);
	
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
    91b8:	b510      	push	{r4, lr}
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    91ba:	2300      	movs	r3, #0
uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
    91bc:	4602      	mov	r2, r0
	for (uint32_t i=0; i<length-3; i++){
    91be:	3903      	subs	r1, #3
	uint8_t checksum = 0;
    91c0:	4618      	mov	r0, r3
	for (uint32_t i=0; i<length-3; i++){
    91c2:	4299      	cmp	r1, r3
    91c4:	d800      	bhi.n	91c8 <grid_msg_calculate_checksum_of_packet_string+0x10>
		checksum ^= str[i];
	}
	
	return checksum;
	
}
    91c6:	bd10      	pop	{r4, pc}
		checksum ^= str[i];
    91c8:	5cd4      	ldrb	r4, [r2, r3]
	for (uint32_t i=0; i<length-3; i++){
    91ca:	3301      	adds	r3, #1
		checksum ^= str[i];
    91cc:	4060      	eors	r0, r4
	for (uint32_t i=0; i<length-3; i++){
    91ce:	e7f8      	b.n	91c2 <grid_msg_calculate_checksum_of_packet_string+0xa>

000091d0 <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    91d0:	b507      	push	{r0, r1, r2, lr}
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    91d2:	1ecb      	subs	r3, r1, #3
    91d4:	f10d 0207 	add.w	r2, sp, #7
    91d8:	2102      	movs	r1, #2
    91da:	4418      	add	r0, r3
    91dc:	4b02      	ldr	r3, [pc, #8]	; (91e8 <grid_msg_checksum_read+0x18>)
    91de:	4798      	blx	r3
}
    91e0:	b2c0      	uxtb	r0, r0
    91e2:	b003      	add	sp, #12
    91e4:	f85d fb04 	ldr.w	pc, [sp], #4
    91e8:	00009049 	.word	0x00009049

000091ec <grid_msg_checksum_write>:
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    91ec:	1ecb      	subs	r3, r1, #3
    91ee:	4418      	add	r0, r3
    91f0:	2102      	movs	r1, #2
    91f2:	4b01      	ldr	r3, [pc, #4]	; (91f8 <grid_msg_checksum_write+0xc>)
    91f4:	4718      	bx	r3
    91f6:	bf00      	nop
    91f8:	00009071 	.word	0x00009071

000091fc <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    91fc:	b410      	push	{r4}
    91fe:	460c      	mov	r4, r1
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    9200:	4420      	add	r0, r4
uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    9202:	4611      	mov	r1, r2
}
    9204:	f85d 4b04 	ldr.w	r4, [sp], #4
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    9208:	461a      	mov	r2, r3
    920a:	4b01      	ldr	r3, [pc, #4]	; (9210 <grid_msg_get_parameter+0x14>)
    920c:	4718      	bx	r3
    920e:	bf00      	nop
    9210:	00009049 	.word	0x00009049

00009214 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    9214:	b510      	push	{r4, lr}
    9216:	460c      	mov	r4, r1
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    9218:	4420      	add	r0, r4
uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    921a:	4611      	mov	r1, r2
	grid_sys_write_hex_string_value(&message[offset], length, value);
    921c:	461a      	mov	r2, r3
    921e:	4b01      	ldr	r3, [pc, #4]	; (9224 <grid_msg_set_parameter+0x10>)
    9220:	4798      	blx	r3
	
}
    9222:	bd10      	pop	{r4, pc}
    9224:	00009071 	.word	0x00009071

00009228 <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
    //uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    9228:	f100 032c 	add.w	r3, r0, #44	; 0x2c
    922c:	30ac      	adds	r0, #172	; 0xac
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    922e:	f853 2b04 	ldr.w	r2, [r3], #4
    9232:	428a      	cmp	r2, r1
    9234:	d003      	beq.n	923e <grid_msg_find_recent+0x16>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    9236:	4283      	cmp	r3, r0
    9238:	d1f9      	bne.n	922e <grid_msg_find_recent+0x6>
			
		}
		
	}
	
	return 0;
    923a:	2000      	movs	r0, #0
    923c:	4770      	bx	lr
			return 1;
    923e:	2001      	movs	r0, #1
}
    9240:	4770      	bx	lr

00009242 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    9242:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
    9246:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    9248:	f003 031f 	and.w	r3, r3, #31
    924c:	f880 30ac 	strb.w	r3, [r0, #172]	; 0xac
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    9250:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    9254:	62c1      	str	r1, [r0, #44]	; 0x2c
	
}
    9256:	4770      	bx	lr

00009258 <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9258:	b538      	push	{r3, r4, r5, lr}
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    925a:	2301      	movs	r3, #1
    925c:	7003      	strb	r3, [r0, #0]
void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    925e:	4605      	mov	r5, r0
	
	mod->bank_list_length = bank_list_length;	
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9260:	4b09      	ldr	r3, [pc, #36]	; (9288 <grid_ui_model_init+0x30>)
	mod->bank_list_length = bank_list_length;	
    9262:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9264:	0108      	lsls	r0, r1, #4
void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9266:	460c      	mov	r4, r1
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9268:	4798      	blx	r3
	
	for(uint8_t i=0; i<bank_list_length; i++){
    926a:	2300      	movs	r3, #0
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    926c:	6068      	str	r0, [r5, #4]
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    926e:	461a      	mov	r2, r3
	for(uint8_t i=0; i<bank_list_length; i++){
    9270:	b2d9      	uxtb	r1, r3
    9272:	428c      	cmp	r4, r1
    9274:	f100 0010 	add.w	r0, r0, #16
    9278:	d800      	bhi.n	927c <grid_ui_model_init+0x24>
		mod->bank_list[i].element_list_length = 0;
		
	}
	
}
    927a:	bd38      	pop	{r3, r4, r5, pc}
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    927c:	f800 2c10 	strb.w	r2, [r0, #-16]
		mod->bank_list[i].element_list_length = 0;
    9280:	f800 2c07 	strb.w	r2, [r0, #-7]
	for(uint8_t i=0; i<bank_list_length; i++){
    9284:	3301      	adds	r3, #1
    9286:	e7f3      	b.n	9270 <grid_ui_model_init+0x18>
    9288:	00012399 	.word	0x00012399

0000928c <grid_ui_bank_init>:

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    928c:	b538      	push	{r3, r4, r5, lr}
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    928e:	6843      	ldr	r3, [r0, #4]
    9290:	eb03 1501 	add.w	r5, r3, r1, lsl #4
void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    9294:	4614      	mov	r4, r2
	struct grid_ui_bank* bank = &parent->bank_list[index];
    9296:	010a      	lsls	r2, r1, #4
	bank->parent = parent;
    9298:	6068      	str	r0, [r5, #4]
	bank->index = index;
    929a:	7229      	strb	r1, [r5, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
	
	bank->element_list_length = element_list_length;
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    929c:	2064      	movs	r0, #100	; 0x64
	bank->status = GRID_UI_STATUS_INITIALIZED;
    929e:	2101      	movs	r1, #1
    92a0:	5499      	strb	r1, [r3, r2]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    92a2:	4360      	muls	r0, r4
    92a4:	4b08      	ldr	r3, [pc, #32]	; (92c8 <grid_ui_bank_init+0x3c>)
	bank->element_list_length = element_list_length;
    92a6:	726c      	strb	r4, [r5, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    92a8:	4798      	blx	r3
	
	for(uint8_t i=0; i<element_list_length; i++){
    92aa:	2300      	movs	r3, #0
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    92ac:	60e8      	str	r0, [r5, #12]
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    92ae:	461a      	mov	r2, r3
	for(uint8_t i=0; i<element_list_length; i++){
    92b0:	b2d9      	uxtb	r1, r3
    92b2:	428c      	cmp	r4, r1
    92b4:	f100 0064 	add.w	r0, r0, #100	; 0x64
    92b8:	d800      	bhi.n	92bc <grid_ui_bank_init+0x30>
		bank->element_list[i].event_list_length = 0;
		
	}
	
}
    92ba:	bd38      	pop	{r3, r4, r5, pc}
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    92bc:	f800 2c64 	strb.w	r2, [r0, #-100]
		bank->element_list[i].event_list_length = 0;
    92c0:	f800 2c08 	strb.w	r2, [r0, #-8]
	for(uint8_t i=0; i<element_list_length; i++){
    92c4:	3301      	adds	r3, #1
    92c6:	e7f3      	b.n	92b0 <grid_ui_bank_init+0x24>
    92c8:	00012399 	.word	0x00012399

000092cc <grid_ui_nvm_store_all_configuration>:
	
}



void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    92cc:	460b      	mov	r3, r1
	
    grid_nvm_ui_bulk_store_init(nvm, ui);
    92ce:	4601      	mov	r1, r0
    92d0:	4618      	mov	r0, r3
    92d2:	4b01      	ldr	r3, [pc, #4]	; (92d8 <grid_ui_nvm_store_all_configuration+0xc>)
    92d4:	4718      	bx	r3
    92d6:	bf00      	nop
    92d8:	00008105 	.word	0x00008105

000092dc <grid_ui_nvm_load_all_configuration>:

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    92dc:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    92de:	4601      	mov	r1, r0
    92e0:	4618      	mov	r0, r3
    92e2:	4b01      	ldr	r3, [pc, #4]	; (92e8 <grid_ui_nvm_load_all_configuration+0xc>)
    92e4:	4718      	bx	r3
    92e6:	bf00      	nop
    92e8:	00007ff1 	.word	0x00007ff1

000092ec <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    92ec:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    92ee:	4601      	mov	r1, r0
    92f0:	4618      	mov	r0, r3
    92f2:	4b01      	ldr	r3, [pc, #4]	; (92f8 <grid_ui_nvm_clear_all_configuration+0xc>)
    92f4:	4718      	bx	r3
    92f6:	bf00      	nop
    92f8:	000082c9 	.word	0x000082c9

000092fc <grid_ui_recall_event_configuration>:

}


uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    92fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9300:	4698      	mov	r8, r3
	
	struct grid_ui_element* ele = NULL;
	struct grid_ui_event* eve = NULL;
	uint8_t event_index = 255;
	
	if (bank < ui->bank_list_length){
    9302:	7843      	ldrb	r3, [r0, #1]
    9304:	428b      	cmp	r3, r1
uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    9306:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    930a:	460f      	mov	r7, r1
    930c:	4616      	mov	r6, r2
	if (bank < ui->bank_list_length){
    930e:	f240 80a5 	bls.w	945c <grid_ui_recall_event_configuration+0x160>
		
		if (element < ui->bank_list[bank].element_list_length){
    9312:	6843      	ldr	r3, [r0, #4]
    9314:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    9318:	7a5a      	ldrb	r2, [r3, #9]
    931a:	42b2      	cmp	r2, r6
    931c:	f240 809e 	bls.w	945c <grid_ui_recall_event_configuration+0x160>
			
			ele = &ui->bank_list[bank].element_list[element];
    9320:	68da      	ldr	r2, [r3, #12]
    9322:	2364      	movs	r3, #100	; 0x64
    9324:	fb06 2303 	mla	r3, r6, r3, r2
			
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9328:	2200      	movs	r2, #0
    932a:	f893 c05c 	ldrb.w	ip, [r3, #92]	; 0x5c
	uint8_t event_index = 255;
    932e:	20ff      	movs	r0, #255	; 0xff
	struct grid_ui_event* eve = NULL;
    9330:	4615      	mov	r5, r2
				if (ele->event_list[i].type == event_type){
    9332:	f44f 7e86 	mov.w	lr, #268	; 0x10c
    9336:	b2d4      	uxtb	r4, r2
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9338:	45a4      	cmp	ip, r4
    933a:	d86b      	bhi.n	9414 <grid_ui_recall_event_configuration+0x118>
		
		
	}
	
	
	if (event_index != 255){ // OK
    933c:	28ff      	cmp	r0, #255	; 0xff
    933e:	f000 808d 	beq.w	945c <grid_ui_recall_event_configuration+0x160>
		
		struct grid_msg message;

		grid_msg_init(&message);
    9342:	4b6c      	ldr	r3, [pc, #432]	; (94f4 <grid_ui_recall_event_configuration+0x1f8>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9344:	4c6c      	ldr	r4, [pc, #432]	; (94f8 <grid_ui_recall_event_configuration+0x1fc>)
		uint32_t offset = 0;



		// BANK ENABLED
		offset = grid_msg_body_get_length(&message);
    9346:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 9518 <grid_ui_recall_event_configuration+0x21c>

		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    934a:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 951c <grid_ui_recall_event_configuration+0x220>
		payload_length = strlen(payload);
    934e:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 9520 <grid_ui_recall_event_configuration+0x224>

		grid_msg_body_append_text(&message, payload, payload_length);
    9352:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 9524 <grid_ui_recall_event_configuration+0x228>

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9356:	4f69      	ldr	r7, [pc, #420]	; (94fc <grid_ui_recall_event_configuration+0x200>)
		grid_msg_init(&message);
    9358:	a867      	add	r0, sp, #412	; 0x19c
    935a:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    935c:	227f      	movs	r2, #127	; 0x7f
    935e:	4611      	mov	r1, r2
    9360:	2300      	movs	r3, #0
    9362:	a867      	add	r0, sp, #412	; 0x19c
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9364:	2600      	movs	r6, #0
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9366:	47a0      	blx	r4
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9368:	4b65      	ldr	r3, [pc, #404]	; (9500 <grid_ui_recall_event_configuration+0x204>)
    936a:	9603      	str	r6, [sp, #12]
    936c:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9370:	4631      	mov	r1, r6
    9372:	a804      	add	r0, sp, #16
    9374:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    9376:	a867      	add	r0, sp, #412	; 0x19c
    9378:	47d8      	blx	fp
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    937a:	2380      	movs	r3, #128	; 0x80
		offset = grid_msg_body_get_length(&message);
    937c:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    937e:	4961      	ldr	r1, [pc, #388]	; (9504 <grid_ui_recall_event_configuration+0x208>)
    9380:	2202      	movs	r2, #2
    9382:	a803      	add	r0, sp, #12
    9384:	47d0      	blx	sl
		payload_length = strlen(payload);
    9386:	a803      	add	r0, sp, #12
    9388:	47c8      	blx	r9
		grid_msg_body_append_text(&message, payload, payload_length);
    938a:	a903      	add	r1, sp, #12
    938c:	b2c2      	uxtb	r2, r0
    938e:	a867      	add	r0, sp, #412	; 0x19c
    9390:	47c0      	blx	r8
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9392:	230d      	movs	r3, #13
    9394:	9300      	str	r3, [sp, #0]
    9396:	2204      	movs	r2, #4
    9398:	2301      	movs	r3, #1
    939a:	4621      	mov	r1, r4
    939c:	a867      	add	r0, sp, #412	; 0x19c
    939e:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    93a0:	686b      	ldr	r3, [r5, #4]
    93a2:	685b      	ldr	r3, [r3, #4]
    93a4:	7a1b      	ldrb	r3, [r3, #8]
    93a6:	9300      	str	r3, [sp, #0]
    93a8:	2205      	movs	r2, #5
    93aa:	2302      	movs	r3, #2
    93ac:	4621      	mov	r1, r4
    93ae:	a867      	add	r0, sp, #412	; 0x19c
    93b0:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    93b2:	686b      	ldr	r3, [r5, #4]
    93b4:	7a1b      	ldrb	r3, [r3, #8]
    93b6:	9300      	str	r3, [sp, #0]
    93b8:	2207      	movs	r2, #7
    93ba:	2302      	movs	r3, #2
    93bc:	4621      	mov	r1, r4
    93be:	a867      	add	r0, sp, #412	; 0x19c
    93c0:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    93c2:	7aab      	ldrb	r3, [r5, #10]
    93c4:	9300      	str	r3, [sp, #0]
    93c6:	2209      	movs	r2, #9
    93c8:	2302      	movs	r3, #2
    93ca:	4621      	mov	r1, r4
    93cc:	a867      	add	r0, sp, #412	; 0x19c
    93ce:	47b8      	blx	r7

		offset = grid_msg_body_get_length(&message);
    93d0:	a867      	add	r0, sp, #412	; 0x19c
    93d2:	47d8      	blx	fp
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    93d4:	6c6a      	ldr	r2, [r5, #68]	; 0x44
    93d6:	4b4c      	ldr	r3, [pc, #304]	; (9508 <grid_ui_recall_event_configuration+0x20c>)
		offset = grid_msg_body_get_length(&message);
    93d8:	4683      	mov	fp, r0
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    93da:	f105 0148 	add.w	r1, r5, #72	; 0x48
    93de:	a867      	add	r0, sp, #412	; 0x19c
    93e0:	4798      	blx	r3

		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    93e2:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    93e6:	b2f4      	uxtb	r4, r6
    93e8:	42a3      	cmp	r3, r4
    93ea:	d81e      	bhi.n	942a <grid_ui_recall_event_configuration+0x12e>
		}




		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    93ec:	4947      	ldr	r1, [pc, #284]	; (950c <grid_ui_recall_event_configuration+0x210>)
    93ee:	2203      	movs	r2, #3
    93f0:	a803      	add	r0, sp, #12
    93f2:	47d0      	blx	sl
		payload_length = strlen(payload);
    93f4:	a803      	add	r0, sp, #12
    93f6:	47c8      	blx	r9

		grid_msg_body_append_text(&message, payload, payload_length);
    93f8:	a903      	add	r1, sp, #12
    93fa:	b2c2      	uxtb	r2, r0
    93fc:	a867      	add	r0, sp, #412	; 0x19c
    93fe:	47c0      	blx	r8
		payload_length = strlen(payload);

		grid_msg_body_append_text(&message, payload, payload_length);


		grid_msg_packet_close(&message);
    9400:	4b43      	ldr	r3, [pc, #268]	; (9510 <grid_ui_recall_event_configuration+0x214>)
    9402:	a867      	add	r0, sp, #412	; 0x19c
    9404:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);		
    9406:	4b43      	ldr	r3, [pc, #268]	; (9514 <grid_ui_recall_event_configuration+0x218>)
    9408:	a867      	add	r0, sp, #412	; 0x19c
    940a:	4798      	blx	r3
		
		
	}

	
}
    940c:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    9410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (ele->event_list[i].type == event_type){
    9414:	6e19      	ldr	r1, [r3, #96]	; 0x60
    9416:	fb0e 1102 	mla	r1, lr, r2, r1
    941a:	3201      	adds	r2, #1
    941c:	f891 900a 	ldrb.w	r9, [r1, #10]
    9420:	45c1      	cmp	r9, r8
    9422:	bf04      	itt	eq
    9424:	4620      	moveq	r0, r4
    9426:	460d      	moveq	r5, r1
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9428:	e785      	b.n	9336 <grid_ui_recall_event_configuration+0x3a>
			uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    942a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    942e:	442c      	add	r4, r5
			message.body[offset + parameter_offset] = parameter_group;
    9430:	a967      	add	r1, sp, #412	; 0x19c
			uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    9432:	f894 20c5 	ldrb.w	r2, [r4, #197]	; 0xc5
			uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    9436:	f894 30c4 	ldrb.w	r3, [r4, #196]	; 0xc4
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    943a:	f894 00c3 	ldrb.w	r0, [r4, #195]	; 0xc3
			message.body[offset + parameter_offset] = parameter_group;
    943e:	f894 40c2 	ldrb.w	r4, [r4, #194]	; 0xc2
    9442:	4411      	add	r1, r2
    9444:	4459      	add	r1, fp
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    9446:	3b01      	subs	r3, #1
    9448:	3201      	adds	r2, #1
			message.body[offset + parameter_offset] = parameter_group;
    944a:	750c      	strb	r4, [r1, #20]
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    944c:	b2db      	uxtb	r3, r3
    944e:	9000      	str	r0, [sp, #0]
    9450:	b2d2      	uxtb	r2, r2
    9452:	4659      	mov	r1, fp
    9454:	a867      	add	r0, sp, #412	; 0x19c
    9456:	47b8      	blx	r7
		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    9458:	3601      	adds	r6, #1
    945a:	e7c2      	b.n	93e2 <grid_ui_recall_event_configuration+0xe6>
		grid_msg_init(&message);
    945c:	a867      	add	r0, sp, #412	; 0x19c
    945e:	4b25      	ldr	r3, [pc, #148]	; (94f4 <grid_ui_recall_event_configuration+0x1f8>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9460:	4c25      	ldr	r4, [pc, #148]	; (94f8 <grid_ui_recall_event_configuration+0x1fc>)
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9462:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 951c <grid_ui_recall_event_configuration+0x220>
		payload_length = strlen(payload);
    9466:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 9520 <grid_ui_recall_event_configuration+0x224>
		grid_msg_body_append_text(&message, payload, payload_length);
    946a:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 9524 <grid_ui_recall_event_configuration+0x228>
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    946e:	4d23      	ldr	r5, [pc, #140]	; (94fc <grid_ui_recall_event_configuration+0x200>)
		grid_msg_init(&message);
    9470:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9472:	227f      	movs	r2, #127	; 0x7f
    9474:	4611      	mov	r1, r2
    9476:	a867      	add	r0, sp, #412	; 0x19c
    9478:	2300      	movs	r3, #0
    947a:	47a0      	blx	r4
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    947c:	2100      	movs	r1, #0
    947e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9482:	4b1f      	ldr	r3, [pc, #124]	; (9500 <grid_ui_recall_event_configuration+0x204>)
    9484:	9103      	str	r1, [sp, #12]
    9486:	a804      	add	r0, sp, #16
    9488:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    948a:	4b23      	ldr	r3, [pc, #140]	; (9518 <grid_ui_recall_event_configuration+0x21c>)
    948c:	a867      	add	r0, sp, #412	; 0x19c
    948e:	4798      	blx	r3
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9490:	2380      	movs	r3, #128	; 0x80
		offset = grid_msg_body_get_length(&message);
    9492:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9494:	491b      	ldr	r1, [pc, #108]	; (9504 <grid_ui_recall_event_configuration+0x208>)
    9496:	2202      	movs	r2, #2
    9498:	a803      	add	r0, sp, #12
    949a:	47d8      	blx	fp
		payload_length = strlen(payload);
    949c:	a803      	add	r0, sp, #12
    949e:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    94a0:	a903      	add	r1, sp, #12
    94a2:	b2c2      	uxtb	r2, r0
    94a4:	a867      	add	r0, sp, #412	; 0x19c
    94a6:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    94a8:	230b      	movs	r3, #11
    94aa:	9300      	str	r3, [sp, #0]
    94ac:	4621      	mov	r1, r4
    94ae:	a867      	add	r0, sp, #412	; 0x19c
    94b0:	2301      	movs	r3, #1
    94b2:	2204      	movs	r2, #4
    94b4:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, bank);
    94b6:	4621      	mov	r1, r4
    94b8:	a867      	add	r0, sp, #412	; 0x19c
    94ba:	9700      	str	r7, [sp, #0]
    94bc:	2302      	movs	r3, #2
    94be:	2205      	movs	r2, #5
    94c0:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, element);
    94c2:	4621      	mov	r1, r4
    94c4:	a867      	add	r0, sp, #412	; 0x19c
    94c6:	9600      	str	r6, [sp, #0]
    94c8:	2302      	movs	r3, #2
    94ca:	2207      	movs	r2, #7
    94cc:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, event_type);
    94ce:	2302      	movs	r3, #2
    94d0:	4621      	mov	r1, r4
    94d2:	a867      	add	r0, sp, #412	; 0x19c
    94d4:	f8cd 8000 	str.w	r8, [sp]
    94d8:	2209      	movs	r2, #9
    94da:	47a8      	blx	r5
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    94dc:	490b      	ldr	r1, [pc, #44]	; (950c <grid_ui_recall_event_configuration+0x210>)
    94de:	2203      	movs	r2, #3
    94e0:	a803      	add	r0, sp, #12
    94e2:	47d8      	blx	fp
		payload_length = strlen(payload);
    94e4:	a803      	add	r0, sp, #12
    94e6:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    94e8:	a903      	add	r1, sp, #12
    94ea:	b2c2      	uxtb	r2, r0
    94ec:	a867      	add	r0, sp, #412	; 0x19c
    94ee:	47c8      	blx	r9
    94f0:	e786      	b.n	9400 <grid_ui_recall_event_configuration+0x104>
    94f2:	bf00      	nop
    94f4:	00007d95 	.word	0x00007d95
    94f8:	00007dc9 	.word	0x00007dc9
    94fc:	00007d79 	.word	0x00007d79
    9500:	000124ed 	.word	0x000124ed
    9504:	00014a50 	.word	0x00014a50
    9508:	00007d25 	.word	0x00007d25
    950c:	0001474f 	.word	0x0001474f
    9510:	00007ec1 	.word	0x00007ec1
    9514:	00007f95 	.word	0x00007f95
    9518:	00007cff 	.word	0x00007cff
    951c:	00012b49 	.word	0x00012b49
    9520:	00012c81 	.word	0x00012c81
    9524:	00007d05 	.word	0x00007d05

00009528 <grid_ui_nvm_store_event_configuration>:



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    952c:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
	

	struct grid_msg message;

	grid_msg_init(&message);
    9530:	4b62      	ldr	r3, [pc, #392]	; (96bc <grid_ui_nvm_store_event_configuration+0x194>)
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9532:	4e63      	ldr	r6, [pc, #396]	; (96c0 <grid_ui_nvm_store_event_configuration+0x198>)
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    9534:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 96f0 <grid_ui_nvm_store_event_configuration+0x1c8>

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9538:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 96f4 <grid_ui_nvm_store_event_configuration+0x1cc>
	payload_length = strlen(payload);
    953c:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 96f8 <grid_ui_nvm_store_event_configuration+0x1d0>

	grid_msg_body_append_text(&message, payload, payload_length);

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9540:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 96fc <grid_ui_nvm_store_event_configuration+0x1d4>
	grid_msg_init(&message);
    9544:	a867      	add	r0, sp, #412	; 0x19c
uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9546:	4614      	mov	r4, r2
    9548:	460d      	mov	r5, r1
	grid_msg_init(&message);
    954a:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    954c:	22ff      	movs	r2, #255	; 0xff
    954e:	4611      	mov	r1, r2
    9550:	2300      	movs	r3, #0
    9552:	a867      	add	r0, sp, #412	; 0x19c
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9554:	2700      	movs	r7, #0
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9556:	47b0      	blx	r6
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9558:	4b5a      	ldr	r3, [pc, #360]	; (96c4 <grid_ui_nvm_store_event_configuration+0x19c>)
    955a:	9703      	str	r7, [sp, #12]
    955c:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9560:	4639      	mov	r1, r7
    9562:	a804      	add	r0, sp, #16
    9564:	4798      	blx	r3
	offset = grid_msg_body_get_length(&message);
    9566:	a867      	add	r0, sp, #412	; 0x19c
    9568:	47d8      	blx	fp
	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    956a:	4957      	ldr	r1, [pc, #348]	; (96c8 <grid_ui_nvm_store_event_configuration+0x1a0>)
	offset = grid_msg_body_get_length(&message);
    956c:	4606      	mov	r6, r0
	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    956e:	2380      	movs	r3, #128	; 0x80
    9570:	2202      	movs	r2, #2
    9572:	a803      	add	r0, sp, #12
    9574:	47d0      	blx	sl
	payload_length = strlen(payload);
    9576:	a803      	add	r0, sp, #12
    9578:	47c8      	blx	r9
	grid_msg_body_append_text(&message, payload, payload_length);
    957a:	4b54      	ldr	r3, [pc, #336]	; (96cc <grid_ui_nvm_store_event_configuration+0x1a4>)
    957c:	b2c2      	uxtb	r2, r0
    957e:	a903      	add	r1, sp, #12
    9580:	a867      	add	r0, sp, #412	; 0x19c
    9582:	4798      	blx	r3
	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9584:	230e      	movs	r3, #14
    9586:	9300      	str	r3, [sp, #0]
    9588:	2204      	movs	r2, #4
    958a:	2301      	movs	r3, #1
    958c:	4631      	mov	r1, r6
    958e:	a867      	add	r0, sp, #412	; 0x19c
    9590:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    9592:	6863      	ldr	r3, [r4, #4]
    9594:	685b      	ldr	r3, [r3, #4]
    9596:	7a1b      	ldrb	r3, [r3, #8]
    9598:	9300      	str	r3, [sp, #0]
    959a:	2205      	movs	r2, #5
    959c:	2302      	movs	r3, #2
    959e:	4631      	mov	r1, r6
    95a0:	a867      	add	r0, sp, #412	; 0x19c
    95a2:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    95a4:	6863      	ldr	r3, [r4, #4]
    95a6:	7a1b      	ldrb	r3, [r3, #8]
    95a8:	9300      	str	r3, [sp, #0]
    95aa:	2207      	movs	r2, #7
    95ac:	2302      	movs	r3, #2
    95ae:	4631      	mov	r1, r6
    95b0:	a867      	add	r0, sp, #412	; 0x19c
    95b2:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    95b4:	7aa3      	ldrb	r3, [r4, #10]
    95b6:	9300      	str	r3, [sp, #0]
    95b8:	2209      	movs	r2, #9
    95ba:	2302      	movs	r3, #2
    95bc:	4631      	mov	r1, r6
    95be:	a867      	add	r0, sp, #412	; 0x19c
    95c0:	47c0      	blx	r8

	offset = grid_msg_body_get_length(&message);
    95c2:	a867      	add	r0, sp, #412	; 0x19c
    95c4:	47d8      	blx	fp
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    95c6:	6c62      	ldr	r2, [r4, #68]	; 0x44
    95c8:	4b41      	ldr	r3, [pc, #260]	; (96d0 <grid_ui_nvm_store_event_configuration+0x1a8>)
	offset = grid_msg_body_get_length(&message);
    95ca:	4683      	mov	fp, r0
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    95cc:	f104 0148 	add.w	r1, r4, #72	; 0x48
    95d0:	a867      	add	r0, sp, #412	; 0x19c
    95d2:	4798      	blx	r3

	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    95d4:	f894 30c0 	ldrb.w	r3, [r4, #192]	; 0xc0
    95d8:	b2fe      	uxtb	r6, r7
    95da:	42b3      	cmp	r3, r6
    95dc:	d83c      	bhi.n	9658 <grid_ui_nvm_store_event_configuration+0x130>
	}




	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    95de:	493d      	ldr	r1, [pc, #244]	; (96d4 <grid_ui_nvm_store_event_configuration+0x1ac>)
    95e0:	2203      	movs	r2, #3
    95e2:	a803      	add	r0, sp, #12
    95e4:	47d0      	blx	sl
	payload_length = strlen(payload);
    95e6:	a803      	add	r0, sp, #12
    95e8:	47c8      	blx	r9

	grid_msg_body_append_text(&message, payload, payload_length);
    95ea:	a903      	add	r1, sp, #12
    95ec:	b2c2      	uxtb	r2, r0
    95ee:	4b37      	ldr	r3, [pc, #220]	; (96cc <grid_ui_nvm_store_event_configuration+0x1a4>)
    95f0:	a867      	add	r0, sp, #412	; 0x19c
    95f2:	4798      	blx	r3


	grid_msg_packet_close(&message);
    95f4:	4b38      	ldr	r3, [pc, #224]	; (96d8 <grid_ui_nvm_store_event_configuration+0x1b0>)
    95f6:	a867      	add	r0, sp, #412	; 0x19c
    95f8:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    95fa:	4b38      	ldr	r3, [pc, #224]	; (96dc <grid_ui_nvm_store_event_configuration+0x1b4>)
    95fc:	4628      	mov	r0, r5
    95fe:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    9600:	4b37      	ldr	r3, [pc, #220]	; (96e0 <grid_ui_nvm_store_event_configuration+0x1b8>)
    9602:	a867      	add	r0, sp, #412	; 0x19c
    9604:	4798      	blx	r3

	if (message_length){
    9606:	4606      	mov	r6, r0
    9608:	2800      	cmp	r0, #0
    960a:	d13e      	bne.n	968a <grid_ui_nvm_store_event_configuration+0x162>
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    960c:	4621      	mov	r1, r4
    960e:	4b35      	ldr	r3, [pc, #212]	; (96e4 <grid_ui_nvm_store_event_configuration+0x1bc>)
    9610:	4628      	mov	r0, r5
    9612:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    9614:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    9618:	0241      	lsls	r1, r0, #9
    961a:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    961e:	f8b4 6108 	ldrh.w	r6, [r4, #264]	; 0x108
    9622:	2e01      	cmp	r6, #1
    9624:	d041      	beq.n	96aa <grid_ui_nvm_store_event_configuration+0x182>
	int status = 0;
    9626:	2000      	movs	r0, #0
		eve->cfg_flashempty_flag = 1;
		status = 1;
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    9628:	f894 3108 	ldrb.w	r3, [r4, #264]	; 0x108
    962c:	b96b      	cbnz	r3, 964a <grid_ui_nvm_store_event_configuration+0x122>
    962e:	f894 6107 	ldrb.w	r6, [r4, #263]	; 0x107
    9632:	2e01      	cmp	r6, #1
    9634:	d109      	bne.n	964a <grid_ui_nvm_store_event_configuration+0x122>
		
		//sprintf(debugtext, "Cfg: Store B:%d E:%d Ev:%d => Page: %d Status: %d", eve->parent->parent->index, eve->parent->index, eve->index, event_page_offset, status);		
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    9636:	f8d5 1420 	ldr.w	r1, [r5, #1056]	; 0x420
    963a:	6828      	ldr	r0, [r5, #0]
    963c:	f505 7206 	add.w	r2, r5, #536	; 0x218
    9640:	f44f 7300 	mov.w	r3, #512	; 0x200
    9644:	4d28      	ldr	r5, [pc, #160]	; (96e8 <grid_ui_nvm_store_event_configuration+0x1c0>)
    9646:	47a8      	blx	r5
		status = 1;
    9648:	4630      	mov	r0, r6
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    964a:	2300      	movs	r3, #0
    964c:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	
	return status;
	
}
    9650:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    9654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    9658:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    965c:	4426      	add	r6, r4
		message.body[offset + parameter_offset] = parameter_group;
    965e:	a967      	add	r1, sp, #412	; 0x19c
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    9660:	f896 20c5 	ldrb.w	r2, [r6, #197]	; 0xc5
		uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    9664:	f896 30c4 	ldrb.w	r3, [r6, #196]	; 0xc4
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    9668:	f896 00c3 	ldrb.w	r0, [r6, #195]	; 0xc3
		message.body[offset + parameter_offset] = parameter_group;
    966c:	f896 60c2 	ldrb.w	r6, [r6, #194]	; 0xc2
    9670:	4411      	add	r1, r2
    9672:	4459      	add	r1, fp
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    9674:	3b01      	subs	r3, #1
    9676:	3201      	adds	r2, #1
		message.body[offset + parameter_offset] = parameter_group;
    9678:	750e      	strb	r6, [r1, #20]
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    967a:	b2db      	uxtb	r3, r3
    967c:	9000      	str	r0, [sp, #0]
    967e:	b2d2      	uxtb	r2, r2
    9680:	4659      	mov	r1, fp
    9682:	a867      	add	r0, sp, #412	; 0x19c
    9684:	47c0      	blx	r8
	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    9686:	3701      	adds	r7, #1
    9688:	e7a4      	b.n	95d4 <grid_ui_nvm_store_event_configuration+0xac>
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    968a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 9700 <grid_ui_nvm_store_event_configuration+0x1d8>
		nvm->write_buffer_length = message_length;
    968e:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<message_length; i++){
    9692:	f505 7806 	add.w	r8, r5, #536	; 0x218
    9696:	2700      	movs	r7, #0
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9698:	4639      	mov	r1, r7
    969a:	a867      	add	r0, sp, #412	; 0x19c
    969c:	47c8      	blx	r9
		for(uint32_t i = 0; i<message_length; i++){
    969e:	3701      	adds	r7, #1
    96a0:	42be      	cmp	r6, r7
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    96a2:	f808 0b01 	strb.w	r0, [r8], #1
		for(uint32_t i = 0; i<message_length; i++){
    96a6:	d1f7      	bne.n	9698 <grid_ui_nvm_store_event_configuration+0x170>
    96a8:	e7b0      	b.n	960c <grid_ui_nvm_store_event_configuration+0xe4>
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    96aa:	6828      	ldr	r0, [r5, #0]
    96ac:	4b0f      	ldr	r3, [pc, #60]	; (96ec <grid_ui_nvm_store_event_configuration+0x1c4>)
    96ae:	4632      	mov	r2, r6
    96b0:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    96b2:	f884 6109 	strb.w	r6, [r4, #265]	; 0x109
		status = 1;
    96b6:	4630      	mov	r0, r6
    96b8:	e7b6      	b.n	9628 <grid_ui_nvm_store_event_configuration+0x100>
    96ba:	bf00      	nop
    96bc:	00007d95 	.word	0x00007d95
    96c0:	00007dc9 	.word	0x00007dc9
    96c4:	000124ed 	.word	0x000124ed
    96c8:	00014a50 	.word	0x00014a50
    96cc:	00007d05 	.word	0x00007d05
    96d0:	00007d25 	.word	0x00007d25
    96d4:	0001474f 	.word	0x0001474f
    96d8:	00007ec1 	.word	0x00007ec1
    96dc:	000084a1 	.word	0x000084a1
    96e0:	00007cf1 	.word	0x00007cf1
    96e4:	0000850d 	.word	0x0000850d
    96e8:	0000d8f9 	.word	0x0000d8f9
    96ec:	0000d979 	.word	0x0000d979
    96f0:	00007cff 	.word	0x00007cff
    96f4:	00012b49 	.word	0x00012b49
    96f8:	00012c81 	.word	0x00012c81
    96fc:	00007d79 	.word	0x00007d79
    9700:	00007e8b 	.word	0x00007e8b

00009704 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9704:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
		
	grid_nvm_clear_read_buffer(nvm);
    9706:	4b19      	ldr	r3, [pc, #100]	; (976c <grid_ui_nvm_load_event_configuration+0x68>)
uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9708:	9201      	str	r2, [sp, #4]
    970a:	460c      	mov	r4, r1
	grid_nvm_clear_read_buffer(nvm);
    970c:	4608      	mov	r0, r1
    970e:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    9710:	9901      	ldr	r1, [sp, #4]
    9712:	4b17      	ldr	r3, [pc, #92]	; (9770 <grid_ui_nvm_load_event_configuration+0x6c>)
    9714:	4620      	mov	r0, r4
    9716:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    9718:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    971c:	0241      	lsls	r1, r0, #9
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    971e:	f104 0609 	add.w	r6, r4, #9
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    9722:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    9726:	6820      	ldr	r0, [r4, #0]
    9728:	4c12      	ldr	r4, [pc, #72]	; (9774 <grid_ui_nvm_load_event_configuration+0x70>)
    972a:	f44f 7300 	mov.w	r3, #512	; 0x200
    972e:	4632      	mov	r2, r6
    9730:	47a0      	blx	r4
    9732:	2300      	movs	r3, #0
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9734:	4c10      	ldr	r4, [pc, #64]	; (9778 <grid_ui_nvm_load_event_configuration+0x74>)
	uint8_t cfgfound = 0;
    9736:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    9738:	4619      	mov	r1, r3
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    973a:	f241 37b4 	movw	r7, #5044	; 0x13b4
		if (copydone == 0){
    973e:	1c5a      	adds	r2, r3, #1
    9740:	b971      	cbnz	r1, 9760 <grid_ui_nvm_load_event_configuration+0x5c>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    9742:	5cf5      	ldrb	r5, [r6, r3]
    9744:	2d0a      	cmp	r5, #10
    9746:	d106      	bne.n	9756 <grid_ui_nvm_load_event_configuration+0x52>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9748:	4423      	add	r3, r4
				cfgfound=2;
    974a:	2002      	movs	r0, #2
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    974c:	55dd      	strb	r5, [r3, r7]
				GRID_PORT_U.rx_double_buffer_status = i+1;
    974e:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    9750:	62a1      	str	r1, [r4, #40]	; 0x28
				copydone = 1;
    9752:	2101      	movs	r1, #1
    9754:	e004      	b.n	9760 <grid_ui_nvm_load_event_configuration+0x5c>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    9756:	2dff      	cmp	r5, #255	; 0xff
    9758:	d0fb      	beq.n	9752 <grid_ui_nvm_load_event_configuration+0x4e>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    975a:	4423      	add	r3, r4
				
				cfgfound=1;
    975c:	2001      	movs	r0, #1
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    975e:	55dd      	strb	r5, [r3, r7]
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    9760:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    9764:	4613      	mov	r3, r2
    9766:	d1ea      	bne.n	973e <grid_ui_nvm_load_event_configuration+0x3a>
	}
	
	return cfgfound;
	
	
}
    9768:	b003      	add	sp, #12
    976a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    976c:	00008481 	.word	0x00008481
    9770:	0000850d 	.word	0x0000850d
    9774:	0000d88d 	.word	0x0000d88d
    9778:	20004028 	.word	0x20004028

0000977c <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    977c:	b510      	push	{r4, lr}
    977e:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    9780:	4b06      	ldr	r3, [pc, #24]	; (979c <grid_ui_nvm_clear_event_configuration+0x20>)
    9782:	4611      	mov	r1, r2
    9784:	4620      	mov	r0, r4
    9786:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    9788:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    978c:	0241      	lsls	r1, r0, #9
    978e:	4b04      	ldr	r3, [pc, #16]	; (97a0 <grid_ui_nvm_clear_event_configuration+0x24>)
    9790:	6820      	ldr	r0, [r4, #0]
    9792:	2201      	movs	r2, #1
    9794:	4798      	blx	r3

		
		
		return 1;
		
}
    9796:	2001      	movs	r0, #1
    9798:	bd10      	pop	{r4, pc}
    979a:	bf00      	nop
    979c:	0000850d 	.word	0x0000850d
    97a0:	0000d979 	.word	0x0000d979

000097a4 <grid_ui_event_find>:
	
}



uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    97a4:	b5f0      	push	{r4, r5, r6, r7, lr}

	uint8_t event_index = 255;
		
	for(uint8_t i=0; i<ele->event_list_length; i++){
    97a6:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
    97aa:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    97ac:	22ff      	movs	r2, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    97ae:	f44f 7786 	mov.w	r7, #268	; 0x10c
    97b2:	b2dd      	uxtb	r5, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    97b4:	42ae      	cmp	r6, r5
    97b6:	d801      	bhi.n	97bc <grid_ui_event_find+0x18>

		
		
	return event_index;
	
}
    97b8:	4610      	mov	r0, r2
    97ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    97bc:	6e04      	ldr	r4, [r0, #96]	; 0x60
    97be:	fb07 4403 	mla	r4, r7, r3, r4
    97c2:	3301      	adds	r3, #1
    97c4:	7aa4      	ldrb	r4, [r4, #10]
    97c6:	428c      	cmp	r4, r1
    97c8:	bf08      	it	eq
    97ca:	462a      	moveq	r2, r5
	for(uint8_t i=0; i<ele->event_list_length; i++){
    97cc:	e7f1      	b.n	97b2 <grid_ui_event_find+0xe>

000097ce <grid_ui_event_trigger>:

void grid_ui_event_trigger(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    97ce:	29ff      	cmp	r1, #255	; 0xff
    97d0:	d006      	beq.n	97e0 <grid_ui_event_trigger+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    97d2:	6e03      	ldr	r3, [r0, #96]	; 0x60
    97d4:	f44f 7286 	mov.w	r2, #268	; 0x10c
    97d8:	fb02 3101 	mla	r1, r2, r1, r3
    97dc:	2305      	movs	r3, #5
    97de:	724b      	strb	r3, [r1, #9]

}
    97e0:	4770      	bx	lr

000097e2 <grid_ui_event_trigger_local>:

void grid_ui_event_trigger_local(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    97e2:	29ff      	cmp	r1, #255	; 0xff
    97e4:	d006      	beq.n	97f4 <grid_ui_event_trigger_local+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED_LOCAL;
    97e6:	6e03      	ldr	r3, [r0, #96]	; 0x60
    97e8:	f44f 7286 	mov.w	r2, #268	; 0x10c
    97ec:	fb02 3101 	mla	r1, r2, r1, r3
    97f0:	2306      	movs	r3, #6
    97f2:	724b      	strb	r3, [r1, #9]

}
    97f4:	4770      	bx	lr

000097f6 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    97f6:	b510      	push	{r4, lr}
    97f8:	f100 0210 	add.w	r2, r0, #16

	
	uint32_t i=0;
    97fc:	2300      	movs	r3, #0
	
	for(true; i<eve->event_string_length; i++){
    97fe:	68c4      	ldr	r4, [r0, #12]
    9800:	429c      	cmp	r4, r3
    9802:	d80e      	bhi.n	9822 <grid_ui_event_render_action+0x2c>
		target_string[i] = eve->event_string[i];
		
	}
		
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    9804:	68c2      	ldr	r2, [r0, #12]
    9806:	6c44      	ldr	r4, [r0, #68]	; 0x44
    9808:	4414      	add	r4, r2
    980a:	429c      	cmp	r4, r3
    980c:	d80e      	bhi.n	982c <grid_ui_event_render_action+0x36>
		
	}
	
	
	// RESET ENCODER RELATIVE TEMPLATE PARAMETER VALUES
	if(eve->parent->type == GRID_UI_ELEMENT_ENCODER){	
    980e:	6843      	ldr	r3, [r0, #4]
    9810:	7a5a      	ldrb	r2, [r3, #9]
    9812:	2a03      	cmp	r2, #3
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = 255;	
    9814:	bf02      	ittt	eq
    9816:	22ff      	moveq	r2, #255	; 0xff
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_LOW] = 255;	
    9818:	e9c3 220d 	strdeq	r2, r2, [r3, #52]	; 0x34
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_HIGH] = 255;	
    981c:	63da      	streq	r2, [r3, #60]	; 0x3c
    }
	
	
	return eve->event_string_length + eve->action_string_length;
		
}
    981e:	4620      	mov	r0, r4
    9820:	bd10      	pop	{r4, pc}
		target_string[i] = eve->event_string[i];
    9822:	f812 4b01 	ldrb.w	r4, [r2], #1
    9826:	54cc      	strb	r4, [r1, r3]
	for(true; i<eve->event_string_length; i++){
    9828:	3301      	adds	r3, #1
    982a:	e7e8      	b.n	97fe <grid_ui_event_render_action+0x8>
		target_string[i] = eve->action_string[i-eve->event_string_length];
    982c:	1a9a      	subs	r2, r3, r2
    982e:	4402      	add	r2, r0
    9830:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    9834:	54ca      	strb	r2, [r1, r3]
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    9836:	3301      	adds	r3, #1
    9838:	e7e4      	b.n	9804 <grid_ui_event_render_action+0xe>
	...

0000983c <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    983c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    9840:	4fb1      	ldr	r7, [pc, #708]	; (9b08 <grid_port_process_ui+0x2cc>)
void grid_port_process_ui(struct grid_port* por){
    9842:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    9846:	2100      	movs	r1, #0
void grid_port_process_ui(struct grid_port* por){
    9848:	9001      	str	r0, [sp, #4]
	uint8_t message_local_action_available = 0;
    984a:	4688      	mov	r8, r1
	uint8_t message_broadcast_action_available = 0;
    984c:	460d      	mov	r5, r1
    984e:	46ba      	mov	sl, r7
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    9850:	f04f 0c64 	mov.w	ip, #100	; 0x64
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9854:	f44f 7e86 	mov.w	lr, #268	; 0x10c
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    9858:	787a      	ldrb	r2, [r7, #1]
    985a:	b2cb      	uxtb	r3, r1
    985c:	429a      	cmp	r2, r3
    985e:	d95e      	bls.n	991e <grid_port_process_ui+0xe2>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    9860:	011b      	lsls	r3, r3, #4
    9862:	2400      	movs	r4, #0
    9864:	e02e      	b.n	98c4 <grid_port_process_ui+0x88>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9866:	f8da 9004 	ldr.w	r9, [sl, #4]
    986a:	4499      	add	r9, r3
    986c:	fb0e f000 	mul.w	r0, lr, r0
    9870:	f8d9 900c 	ldr.w	r9, [r9, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9874:	4491      	add	r9, r2
    9876:	3601      	adds	r6, #1
    9878:	f8d9 9060 	ldr.w	r9, [r9, #96]	; 0x60
    987c:	4481      	add	r9, r0
    987e:	f899 9009 	ldrb.w	r9, [r9, #9]
    9882:	f1b9 0f05 	cmp.w	r9, #5
				if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9886:	f8da 9004 	ldr.w	r9, [sl, #4]
    988a:	4499      	add	r9, r3
					message_broadcast_action_available++;
    988c:	bf08      	it	eq
    988e:	3501      	addeq	r5, #1
				if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9890:	f8d9 900c 	ldr.w	r9, [r9, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    9894:	4491      	add	r9, r2
					message_broadcast_action_available++;
    9896:	bf08      	it	eq
    9898:	b2ed      	uxtbeq	r5, r5
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    989a:	f8d9 9060 	ldr.w	r9, [r9, #96]	; 0x60
    989e:	4448      	add	r0, r9
    98a0:	7a40      	ldrb	r0, [r0, #9]
    98a2:	2806      	cmp	r0, #6
                    message_local_action_available++;
    98a4:	bf04      	itt	eq
    98a6:	f108 0801 	addeq.w	r8, r8, #1
    98aa:	fa5f f888 	uxtbeq.w	r8, r8
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    98ae:	f8da 0004 	ldr.w	r0, [sl, #4]
    98b2:	4418      	add	r0, r3
    98b4:	68c0      	ldr	r0, [r0, #12]
    98b6:	4410      	add	r0, r2
    98b8:	f890 905c 	ldrb.w	r9, [r0, #92]	; 0x5c
    98bc:	b2f0      	uxtb	r0, r6
    98be:	4581      	cmp	r9, r0
    98c0:	d8d1      	bhi.n	9866 <grid_port_process_ui+0x2a>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    98c2:	3401      	adds	r4, #1
    98c4:	f8da 2004 	ldr.w	r2, [sl, #4]
    98c8:	441a      	add	r2, r3
    98ca:	7a50      	ldrb	r0, [r2, #9]
    98cc:	b2e2      	uxtb	r2, r4
    98ce:	4290      	cmp	r0, r2
    98d0:	d903      	bls.n	98da <grid_port_process_ui+0x9e>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    98d2:	fb0c f202 	mul.w	r2, ip, r2
    98d6:	2600      	movs	r6, #0
    98d8:	e7e9      	b.n	98ae <grid_port_process_ui+0x72>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    98da:	3101      	adds	r1, #1
    98dc:	e7bc      	b.n	9858 <grid_port_process_ui+0x1c>
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    98de:	6870      	ldr	r0, [r6, #4]
    98e0:	68c0      	ldr	r0, [r0, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    98e2:	eb00 0e03 	add.w	lr, r0, r3
    98e6:	3201      	adds	r2, #1
    98e8:	f8de 0060 	ldr.w	r0, [lr, #96]	; 0x60
    98ec:	fb0c 0009 	mla	r0, ip, r9, r0
    98f0:	7a40      	ldrb	r0, [r0, #9]
    98f2:	2805      	cmp	r0, #5
				message_broadcast_action_available++;
    98f4:	bf04      	itt	eq
    98f6:	3501      	addeq	r5, #1
    98f8:	b2ed      	uxtbeq	r5, r5
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    98fa:	6870      	ldr	r0, [r6, #4]
    98fc:	68c0      	ldr	r0, [r0, #12]
    98fe:	4418      	add	r0, r3
    9900:	fa5f f982 	uxtb.w	r9, r2
    9904:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
    9908:	4548      	cmp	r0, r9
    990a:	d8e8      	bhi.n	98de <grid_port_process_ui+0xa2>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    990c:	3101      	adds	r1, #1
    990e:	6863      	ldr	r3, [r4, #4]
    9910:	7a5a      	ldrb	r2, [r3, #9]
    9912:	b2cb      	uxtb	r3, r1
    9914:	429a      	cmp	r2, r3
    9916:	d909      	bls.n	992c <grid_port_process_ui+0xf0>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    9918:	437b      	muls	r3, r7
    991a:	2200      	movs	r2, #0
    991c:	e7ed      	b.n	98fa <grid_port_process_ui+0xbe>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    991e:	4c7b      	ldr	r4, [pc, #492]	; (9b0c <grid_port_process_ui+0x2d0>)
    9920:	2100      	movs	r1, #0
    9922:	4626      	mov	r6, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    9924:	2764      	movs	r7, #100	; 0x64
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9926:	f44f 7c86 	mov.w	ip, #268	; 0x10c
    992a:	e7f0      	b.n	990e <grid_port_process_ui+0xd2>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    992c:	4b78      	ldr	r3, [pc, #480]	; (9b10 <grid_port_process_ui+0x2d4>)
    992e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    9930:	ae07      	add	r6, sp, #28
    9932:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    9936:	2404      	movs	r4, #4
		if (port[k]->ping_flag == 1){
    9938:	f856 7b04 	ldr.w	r7, [r6], #4
    993c:	f642 7348 	movw	r3, #12104	; 0x2f48
    9940:	5cfb      	ldrb	r3, [r7, r3]
    9942:	2b01      	cmp	r3, #1
    9944:	d11f      	bne.n	9986 <grid_port_process_ui+0x14a>
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    9946:	f642 7347 	movw	r3, #12103	; 0x2f47
    994a:	f507 591c 	add.w	r9, r7, #9984	; 0x2700
    994e:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    9952:	18fa      	adds	r2, r7, r3
    9954:	5cf9      	ldrb	r1, [r7, r3]
    9956:	4b6f      	ldr	r3, [pc, #444]	; (9b14 <grid_port_process_ui+0x2d8>)
    9958:	9202      	str	r2, [sp, #8]
    995a:	4648      	mov	r0, r9
    995c:	4798      	blx	r3
    995e:	b170      	cbz	r0, 997e <grid_port_process_ui+0x142>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    9960:	4b6d      	ldr	r3, [pc, #436]	; (9b18 <grid_port_process_ui+0x2dc>)
    9962:	f507 5b3c 	add.w	fp, r7, #12032	; 0x2f00
    9966:	f10b 0b33 	add.w	fp, fp, #51	; 0x33
    996a:	1bdb      	subs	r3, r3, r7
    996c:	9a02      	ldr	r2, [sp, #8]
    996e:	7811      	ldrb	r1, [r2, #0]
    9970:	eb03 020b 	add.w	r2, r3, fp
    9974:	4291      	cmp	r1, r2
    9976:	d826      	bhi.n	99c6 <grid_port_process_ui+0x18a>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    9978:	4b68      	ldr	r3, [pc, #416]	; (9b1c <grid_port_process_ui+0x2e0>)
    997a:	4648      	mov	r0, r9
    997c:	4798      	blx	r3
			port[k]->ping_flag = 0;
    997e:	f642 7248 	movw	r2, #12104	; 0x2f48
    9982:	2300      	movs	r3, #0
    9984:	54bb      	strb	r3, [r7, r2]
	for (uint8_t k = 0; k<4; k++){
    9986:	3c01      	subs	r4, #1
    9988:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    998c:	d1d4      	bne.n	9938 <grid_port_process_ui+0xfc>
	if (message_local_action_available){
    998e:	f1b8 0f00 	cmp.w	r8, #0
    9992:	d07f      	beq.n	9a94 <grid_port_process_ui+0x258>
		grid_msg_init(&message);
    9994:	4b62      	ldr	r3, [pc, #392]	; (9b20 <grid_port_process_ui+0x2e4>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9996:	4e63      	ldr	r6, [pc, #396]	; (9b24 <grid_port_process_ui+0x2e8>)
		grid_msg_init(&message);
    9998:	a86f      	add	r0, sp, #444	; 0x1bc
    999a:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    999c:	227f      	movs	r2, #127	; 0x7f
    999e:	4611      	mov	r1, r2
    99a0:	4623      	mov	r3, r4
    99a2:	a86f      	add	r0, sp, #444	; 0x1bc
    99a4:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    99a6:	4b60      	ldr	r3, [pc, #384]	; (9b28 <grid_port_process_ui+0x2ec>)
    99a8:	940b      	str	r4, [sp, #44]	; 0x2c
    99aa:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    99ae:	4621      	mov	r1, r4
    99b0:	a80c      	add	r0, sp, #48	; 0x30
    99b2:	4798      	blx	r3
		uint32_t offset=0;
    99b4:	46a0      	mov	r8, r4
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    99b6:	f89a 3001 	ldrb.w	r3, [sl, #1]
    99ba:	b2e6      	uxtb	r6, r4
    99bc:	42b3      	cmp	r3, r6
    99be:	d957      	bls.n	9a70 <grid_port_process_ui+0x234>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    99c0:	0136      	lsls	r6, r6, #4
    99c2:	2300      	movs	r3, #0
    99c4:	e044      	b.n	9a50 <grid_port_process_ui+0x214>
    99c6:	9303      	str	r3, [sp, #12]
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    99c8:	f81b 1b01 	ldrb.w	r1, [fp], #1
    99cc:	4b57      	ldr	r3, [pc, #348]	; (9b2c <grid_port_process_ui+0x2f0>)
    99ce:	4648      	mov	r0, r9
    99d0:	4798      	blx	r3
    99d2:	9b03      	ldr	r3, [sp, #12]
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    99d4:	e7ca      	b.n	996c <grid_port_process_ui+0x130>
					if (offset>GRID_PARAMETER_PACKET_marign){
    99d6:	f1b8 0fc8 	cmp.w	r8, #200	; 0xc8
    99da:	d82a      	bhi.n	9a32 <grid_port_process_ui+0x1f6>
						CRITICAL_SECTION_ENTER()
    99dc:	4b54      	ldr	r3, [pc, #336]	; (9b30 <grid_port_process_ui+0x2f4>)
    99de:	a805      	add	r0, sp, #20
    99e0:	4798      	blx	r3
						if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    99e2:	f8da 3004 	ldr.w	r3, [sl, #4]
    99e6:	4433      	add	r3, r6
    99e8:	f44f 7286 	mov.w	r2, #268	; 0x10c
    99ec:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    99ee:	443b      	add	r3, r7
						if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    99f0:	fb02 fb0b 	mul.w	fp, r2, fp
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    99f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    99f6:	445b      	add	r3, fp
    99f8:	7a5b      	ldrb	r3, [r3, #9]
    99fa:	2b06      	cmp	r3, #6
    99fc:	d116      	bne.n	9a2c <grid_port_process_ui+0x1f0>
                            offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &payload[offset]);
    99fe:	f8da 3004 	ldr.w	r3, [sl, #4]
    9a02:	4433      	add	r3, r6
    9a04:	68db      	ldr	r3, [r3, #12]
    9a06:	443b      	add	r3, r7
    9a08:	6e18      	ldr	r0, [r3, #96]	; 0x60
    9a0a:	ab0b      	add	r3, sp, #44	; 0x2c
    9a0c:	eb03 0108 	add.w	r1, r3, r8
    9a10:	4458      	add	r0, fp
    9a12:	4b48      	ldr	r3, [pc, #288]	; (9b34 <grid_port_process_ui+0x2f8>)
    9a14:	4798      	blx	r3
                            grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    9a16:	f8da 3004 	ldr.w	r3, [sl, #4]
    9a1a:	4433      	add	r3, r6
                            offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &payload[offset]);
    9a1c:	4480      	add	r8, r0
                            grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    9a1e:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    9a20:	443b      	add	r3, r7
    9a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9a24:	449b      	add	fp, r3
    9a26:	2304      	movs	r3, #4
    9a28:	f88b 3009 	strb.w	r3, [fp, #9]
						CRITICAL_SECTION_LEAVE()
    9a2c:	4b42      	ldr	r3, [pc, #264]	; (9b38 <grid_port_process_ui+0x2fc>)
    9a2e:	a805      	add	r0, sp, #20
    9a30:	4798      	blx	r3
                for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    9a32:	f109 0901 	add.w	r9, r9, #1
    9a36:	f8da 3004 	ldr.w	r3, [sl, #4]
    9a3a:	4433      	add	r3, r6
    9a3c:	fa5f fb89 	uxtb.w	fp, r9
    9a40:	68db      	ldr	r3, [r3, #12]
    9a42:	443b      	add	r3, r7
    9a44:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    9a48:	455b      	cmp	r3, fp
    9a4a:	d8c4      	bhi.n	99d6 <grid_port_process_ui+0x19a>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    9a4c:	9b02      	ldr	r3, [sp, #8]
    9a4e:	3301      	adds	r3, #1
    9a50:	9302      	str	r3, [sp, #8]
    9a52:	f8da 3004 	ldr.w	r3, [sl, #4]
    9a56:	4433      	add	r3, r6
    9a58:	7a5a      	ldrb	r2, [r3, #9]
    9a5a:	f89d 3008 	ldrb.w	r3, [sp, #8]
    9a5e:	429a      	cmp	r2, r3
    9a60:	d904      	bls.n	9a6c <grid_port_process_ui+0x230>
                for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    9a62:	2764      	movs	r7, #100	; 0x64
    9a64:	435f      	muls	r7, r3
    9a66:	f04f 0900 	mov.w	r9, #0
    9a6a:	e7e4      	b.n	9a36 <grid_port_process_ui+0x1fa>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    9a6c:	3401      	adds	r4, #1
    9a6e:	e7a2      	b.n	99b6 <grid_port_process_ui+0x17a>
		grid_msg_body_append_text(&message, payload, offset);
    9a70:	a90b      	add	r1, sp, #44	; 0x2c
    9a72:	4642      	mov	r2, r8
    9a74:	4b31      	ldr	r3, [pc, #196]	; (9b3c <grid_port_process_ui+0x300>)
    9a76:	a86f      	add	r0, sp, #444	; 0x1bc
    9a78:	4798      	blx	r3
		grid_msg_packet_close(&message);
    9a7a:	4b31      	ldr	r3, [pc, #196]	; (9b40 <grid_port_process_ui+0x304>)
    9a7c:	a86f      	add	r0, sp, #444	; 0x1bc
    9a7e:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    9a80:	4b30      	ldr	r3, [pc, #192]	; (9b44 <grid_port_process_ui+0x308>)
    9a82:	a86f      	add	r0, sp, #444	; 0x1bc
    9a84:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    9a86:	4b23      	ldr	r3, [pc, #140]	; (9b14 <grid_port_process_ui+0x2d8>)
		uint32_t message_length = grid_msg_packet_get_length(&message);
    9a88:	4604      	mov	r4, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    9a8a:	b281      	uxth	r1, r0
    9a8c:	482e      	ldr	r0, [pc, #184]	; (9b48 <grid_port_process_ui+0x30c>)
    9a8e:	4798      	blx	r3
    9a90:	2800      	cmp	r0, #0
    9a92:	d132      	bne.n	9afa <grid_port_process_ui+0x2be>
	if (por->cooldown > 0){
    9a94:	9b01      	ldr	r3, [sp, #4]
    9a96:	681b      	ldr	r3, [r3, #0]
    9a98:	b12b      	cbz	r3, 9aa6 <grid_port_process_ui+0x26a>
		por->cooldown--;
    9a9a:	3b01      	subs	r3, #1
    9a9c:	9a01      	ldr	r2, [sp, #4]
	if (por->cooldown > 10){
    9a9e:	2b0a      	cmp	r3, #10
		por->cooldown--;
    9aa0:	6013      	str	r3, [r2, #0]
	if (por->cooldown > 10){
    9aa2:	f200 80fd 	bhi.w	9ca0 <grid_port_process_ui+0x464>
	if (message_broadcast_action_available){
    9aa6:	2d00      	cmp	r5, #0
    9aa8:	f000 80fa 	beq.w	9ca0 <grid_port_process_ui+0x464>
		grid_msg_init(&message);
    9aac:	4b1c      	ldr	r3, [pc, #112]	; (9b20 <grid_port_process_ui+0x2e4>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9aae:	4c1d      	ldr	r4, [pc, #116]	; (9b24 <grid_port_process_ui+0x2e8>)
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    9ab0:	f8df 8058 	ldr.w	r8, [pc, #88]	; 9b0c <grid_port_process_ui+0x2d0>
		grid_msg_init(&message);
    9ab4:	a86f      	add	r0, sp, #444	; 0x1bc
    9ab6:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9ab8:	227f      	movs	r2, #127	; 0x7f
    9aba:	2300      	movs	r3, #0
    9abc:	4611      	mov	r1, r2
    9abe:	a86f      	add	r0, sp, #444	; 0x1bc
    9ac0:	47a0      	blx	r4
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    9ac2:	2700      	movs	r7, #0
    9ac4:	4645      	mov	r5, r8
    9ac6:	f8d8 3004 	ldr.w	r3, [r8, #4]
    9aca:	7a5a      	ldrb	r2, [r3, #9]
    9acc:	b2fb      	uxtb	r3, r7
    9ace:	429a      	cmp	r2, r3
    9ad0:	f240 80d3 	bls.w	9c7a <grid_port_process_ui+0x43e>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    9ad4:	2464      	movs	r4, #100	; 0x64
					CRITICAL_SECTION_LEAVE()
    9ad6:	f8df b060 	ldr.w	fp, [pc, #96]	; 9b38 <grid_port_process_ui+0x2fc>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    9ada:	435c      	muls	r4, r3
    9adc:	2600      	movs	r6, #0
    9ade:	e067      	b.n	9bb0 <grid_port_process_ui+0x374>
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    9ae0:	4631      	mov	r1, r6
    9ae2:	a86f      	add	r0, sp, #444	; 0x1bc
    9ae4:	47b8      	blx	r7
    9ae6:	4601      	mov	r1, r0
    9ae8:	4640      	mov	r0, r8
    9aea:	47c8      	blx	r9
			for(uint32_t i = 0; i<message_length; i++){
    9aec:	3601      	adds	r6, #1
    9aee:	42a6      	cmp	r6, r4
    9af0:	d1f6      	bne.n	9ae0 <grid_port_process_ui+0x2a4>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    9af2:	4b0a      	ldr	r3, [pc, #40]	; (9b1c <grid_port_process_ui+0x2e0>)
    9af4:	4814      	ldr	r0, [pc, #80]	; (9b48 <grid_port_process_ui+0x30c>)
    9af6:	4798      	blx	r3
		}
    9af8:	e7cc      	b.n	9a94 <grid_port_process_ui+0x258>
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    9afa:	4f14      	ldr	r7, [pc, #80]	; (9b4c <grid_port_process_ui+0x310>)
    9afc:	f8df 8048 	ldr.w	r8, [pc, #72]	; 9b48 <grid_port_process_ui+0x30c>
    9b00:	f8df 9028 	ldr.w	r9, [pc, #40]	; 9b2c <grid_port_process_ui+0x2f0>
			for(uint32_t i = 0; i<message_length; i++){
    9b04:	2600      	movs	r6, #0
    9b06:	e7f2      	b.n	9aee <grid_port_process_ui+0x2b2>
    9b08:	20006f74 	.word	0x20006f74
    9b0c:	20014538 	.word	0x20014538
    9b10:	00014bf0 	.word	0x00014bf0
    9b14:	00004845 	.word	0x00004845
    9b18:	ffffd0cd 	.word	0xffffd0cd
    9b1c:	000048a1 	.word	0x000048a1
    9b20:	00007d95 	.word	0x00007d95
    9b24:	00007dc9 	.word	0x00007dc9
    9b28:	000124ed 	.word	0x000124ed
    9b2c:	00004881 	.word	0x00004881
    9b30:	00010d61 	.word	0x00010d61
    9b34:	000097f7 	.word	0x000097f7
    9b38:	00010d6f 	.word	0x00010d6f
    9b3c:	00007d05 	.word	0x00007d05
    9b40:	00007ec1 	.word	0x00007ec1
    9b44:	00007cf1 	.word	0x00007cf1
    9b48:	20006764 	.word	0x20006764
    9b4c:	00007e8b 	.word	0x00007e8b
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    9b50:	4b5f      	ldr	r3, [pc, #380]	; (9cd0 <grid_port_process_ui+0x494>)
    9b52:	a86f      	add	r0, sp, #444	; 0x1bc
    9b54:	4798      	blx	r3
    9b56:	28c8      	cmp	r0, #200	; 0xc8
    9b58:	d829      	bhi.n	9bae <grid_port_process_ui+0x372>
					CRITICAL_SECTION_ENTER()
    9b5a:	4b5e      	ldr	r3, [pc, #376]	; (9cd4 <grid_port_process_ui+0x498>)
    9b5c:	a806      	add	r0, sp, #24
    9b5e:	4798      	blx	r3
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    9b60:	686b      	ldr	r3, [r5, #4]
    9b62:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9b64:	4423      	add	r3, r4
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    9b66:	f44f 7286 	mov.w	r2, #268	; 0x10c
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9b6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    9b6c:	fb02 f909 	mul.w	r9, r2, r9
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9b70:	444b      	add	r3, r9
    9b72:	7a5b      	ldrb	r3, [r3, #9]
    9b74:	2b05      	cmp	r3, #5
    9b76:	d118      	bne.n	9baa <grid_port_process_ui+0x36e>
						uint32_t offset = grid_msg_body_get_length(&message); 
    9b78:	4b57      	ldr	r3, [pc, #348]	; (9cd8 <grid_port_process_ui+0x49c>)
    9b7a:	a86f      	add	r0, sp, #444	; 0x1bc
    9b7c:	4798      	blx	r3
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    9b7e:	686b      	ldr	r3, [r5, #4]
    9b80:	68db      	ldr	r3, [r3, #12]
    9b82:	4423      	add	r3, r4
    9b84:	3014      	adds	r0, #20
    9b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9b88:	aa6f      	add	r2, sp, #444	; 0x1bc
    9b8a:	1811      	adds	r1, r2, r0
    9b8c:	eb03 0009 	add.w	r0, r3, r9
    9b90:	4b52      	ldr	r3, [pc, #328]	; (9cdc <grid_port_process_ui+0x4a0>)
    9b92:	4798      	blx	r3
    9b94:	9bd4      	ldr	r3, [sp, #848]	; 0x350
    9b96:	4418      	add	r0, r3
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    9b98:	686b      	ldr	r3, [r5, #4]
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    9b9a:	90d4      	str	r0, [sp, #848]	; 0x350
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    9b9c:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    9b9e:	4423      	add	r3, r4
    9ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9ba2:	4499      	add	r9, r3
    9ba4:	2304      	movs	r3, #4
    9ba6:	f889 3009 	strb.w	r3, [r9, #9]
					CRITICAL_SECTION_LEAVE()
    9baa:	a806      	add	r0, sp, #24
    9bac:	47d8      	blx	fp
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    9bae:	3601      	adds	r6, #1
    9bb0:	686b      	ldr	r3, [r5, #4]
    9bb2:	68db      	ldr	r3, [r3, #12]
    9bb4:	4423      	add	r3, r4
    9bb6:	fa5f f986 	uxtb.w	r9, r6
    9bba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    9bbe:	454b      	cmp	r3, r9
    9bc0:	d8c6      	bhi.n	9b50 <grid_port_process_ui+0x314>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    9bc2:	3701      	adds	r7, #1
    9bc4:	e77f      	b.n	9ac6 <grid_port_process_ui+0x28a>
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    9bc6:	4b42      	ldr	r3, [pc, #264]	; (9cd0 <grid_port_process_ui+0x494>)
    9bc8:	a86f      	add	r0, sp, #444	; 0x1bc
    9bca:	4798      	blx	r3
    9bcc:	28c8      	cmp	r0, #200	; 0xc8
    9bce:	d82f      	bhi.n	9c30 <grid_port_process_ui+0x3f4>
						CRITICAL_SECTION_ENTER()
    9bd0:	4b40      	ldr	r3, [pc, #256]	; (9cd4 <grid_port_process_ui+0x498>)
    9bd2:	a80b      	add	r0, sp, #44	; 0x2c
    9bd4:	4798      	blx	r3
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9bd6:	f8da 3004 	ldr.w	r3, [sl, #4]
    9bda:	4423      	add	r3, r4
    9bdc:	f44f 7286 	mov.w	r2, #268	; 0x10c
    9be0:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9be2:	442b      	add	r3, r5
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    9be4:	fb02 f909 	mul.w	r9, r2, r9
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    9be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9bea:	444b      	add	r3, r9
    9bec:	7a5b      	ldrb	r3, [r3, #9]
    9bee:	2b05      	cmp	r3, #5
    9bf0:	d11c      	bne.n	9c2c <grid_port_process_ui+0x3f0>
							uint32_t offset = grid_msg_body_get_length(&message); 
    9bf2:	4b39      	ldr	r3, [pc, #228]	; (9cd8 <grid_port_process_ui+0x49c>)
    9bf4:	a86f      	add	r0, sp, #444	; 0x1bc
    9bf6:	4798      	blx	r3
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    9bf8:	f8da 3004 	ldr.w	r3, [sl, #4]
    9bfc:	4423      	add	r3, r4
    9bfe:	3014      	adds	r0, #20
    9c00:	68db      	ldr	r3, [r3, #12]
    9c02:	442b      	add	r3, r5
    9c04:	aa6f      	add	r2, sp, #444	; 0x1bc
    9c06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9c08:	1811      	adds	r1, r2, r0
    9c0a:	eb03 0009 	add.w	r0, r3, r9
    9c0e:	4b33      	ldr	r3, [pc, #204]	; (9cdc <grid_port_process_ui+0x4a0>)
    9c10:	4798      	blx	r3
    9c12:	9bd4      	ldr	r3, [sp, #848]	; 0x350
    9c14:	4418      	add	r0, r3
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    9c16:	f8da 3004 	ldr.w	r3, [sl, #4]
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    9c1a:	90d4      	str	r0, [sp, #848]	; 0x350
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    9c1c:	4423      	add	r3, r4
    9c1e:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    9c20:	442b      	add	r3, r5
    9c22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    9c24:	4499      	add	r9, r3
    9c26:	2304      	movs	r3, #4
    9c28:	f889 3009 	strb.w	r3, [r9, #9]
						CRITICAL_SECTION_LEAVE()
    9c2c:	a80b      	add	r0, sp, #44	; 0x2c
    9c2e:	47d8      	blx	fp
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    9c30:	f108 0801 	add.w	r8, r8, #1
    9c34:	f8da 3004 	ldr.w	r3, [sl, #4]
    9c38:	4423      	add	r3, r4
    9c3a:	fa5f f988 	uxtb.w	r9, r8
    9c3e:	68db      	ldr	r3, [r3, #12]
    9c40:	442b      	add	r3, r5
    9c42:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    9c46:	454b      	cmp	r3, r9
    9c48:	d8bd      	bhi.n	9bc6 <grid_port_process_ui+0x38a>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    9c4a:	3601      	adds	r6, #1
    9c4c:	f8da 3004 	ldr.w	r3, [sl, #4]
    9c50:	4423      	add	r3, r4
    9c52:	7a5a      	ldrb	r2, [r3, #9]
    9c54:	b2f3      	uxtb	r3, r6
    9c56:	429a      	cmp	r2, r3
    9c58:	d906      	bls.n	9c68 <grid_port_process_ui+0x42c>
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    9c5a:	2564      	movs	r5, #100	; 0x64
						CRITICAL_SECTION_LEAVE()
    9c5c:	f8df b094 	ldr.w	fp, [pc, #148]	; 9cf4 <grid_port_process_ui+0x4b8>
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    9c60:	435d      	muls	r5, r3
    9c62:	f04f 0800 	mov.w	r8, #0
    9c66:	e7e5      	b.n	9c34 <grid_port_process_ui+0x3f8>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    9c68:	3701      	adds	r7, #1
    9c6a:	f89a 3001 	ldrb.w	r3, [sl, #1]
    9c6e:	b2fc      	uxtb	r4, r7
    9c70:	42a3      	cmp	r3, r4
    9c72:	d904      	bls.n	9c7e <grid_port_process_ui+0x442>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    9c74:	0124      	lsls	r4, r4, #4
    9c76:	2600      	movs	r6, #0
    9c78:	e7e8      	b.n	9c4c <grid_port_process_ui+0x410>
    9c7a:	2700      	movs	r7, #0
    9c7c:	e7f5      	b.n	9c6a <grid_port_process_ui+0x42e>
		por->cooldown += 10;
    9c7e:	9b01      	ldr	r3, [sp, #4]
    9c80:	9a01      	ldr	r2, [sp, #4]
    9c82:	681b      	ldr	r3, [r3, #0]
    9c84:	330a      	adds	r3, #10
    9c86:	6013      	str	r3, [r2, #0]
		grid_msg_packet_close(&message);
    9c88:	a86f      	add	r0, sp, #444	; 0x1bc
    9c8a:	4b15      	ldr	r3, [pc, #84]	; (9ce0 <grid_port_process_ui+0x4a4>)
    9c8c:	4798      	blx	r3
		uint32_t length = grid_msg_packet_get_length(&message);
    9c8e:	4b10      	ldr	r3, [pc, #64]	; (9cd0 <grid_port_process_ui+0x494>)
    9c90:	a86f      	add	r0, sp, #444	; 0x1bc
    9c92:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    9c94:	4b13      	ldr	r3, [pc, #76]	; (9ce4 <grid_port_process_ui+0x4a8>)
		uint32_t length = grid_msg_packet_get_length(&message);
    9c96:	4604      	mov	r4, r0
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    9c98:	b281      	uxth	r1, r0
    9c9a:	4813      	ldr	r0, [pc, #76]	; (9ce8 <grid_port_process_ui+0x4ac>)
    9c9c:	4798      	blx	r3
    9c9e:	b988      	cbnz	r0, 9cc4 <grid_port_process_ui+0x488>
}
    9ca0:	f50d 7d57 	add.w	sp, sp, #860	; 0x35c
    9ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    9ca8:	a86f      	add	r0, sp, #444	; 0x1bc
    9caa:	47b0      	blx	r6
    9cac:	4601      	mov	r1, r0
    9cae:	4638      	mov	r0, r7
    9cb0:	47c0      	blx	r8
			for(uint16_t i = 0; i<length; i++){
    9cb2:	b2a9      	uxth	r1, r5
    9cb4:	428c      	cmp	r4, r1
    9cb6:	f105 0501 	add.w	r5, r5, #1
    9cba:	d8f5      	bhi.n	9ca8 <grid_port_process_ui+0x46c>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    9cbc:	4b0b      	ldr	r3, [pc, #44]	; (9cec <grid_port_process_ui+0x4b0>)
    9cbe:	480a      	ldr	r0, [pc, #40]	; (9ce8 <grid_port_process_ui+0x4ac>)
    9cc0:	4798      	blx	r3
		}
    9cc2:	e7ed      	b.n	9ca0 <grid_port_process_ui+0x464>
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    9cc4:	4e0a      	ldr	r6, [pc, #40]	; (9cf0 <grid_port_process_ui+0x4b4>)
    9cc6:	4f08      	ldr	r7, [pc, #32]	; (9ce8 <grid_port_process_ui+0x4ac>)
    9cc8:	f8df 802c 	ldr.w	r8, [pc, #44]	; 9cf8 <grid_port_process_ui+0x4bc>
    9ccc:	2500      	movs	r5, #0
    9cce:	e7f0      	b.n	9cb2 <grid_port_process_ui+0x476>
    9cd0:	00007cf1 	.word	0x00007cf1
    9cd4:	00010d61 	.word	0x00010d61
    9cd8:	00007cff 	.word	0x00007cff
    9cdc:	000097f7 	.word	0x000097f7
    9ce0:	00007ec1 	.word	0x00007ec1
    9ce4:	00004845 	.word	0x00004845
    9ce8:	20006b5c 	.word	0x20006b5c
    9cec:	000048a1 	.word	0x000048a1
    9cf0:	00007e8b 	.word	0x00007e8b
    9cf4:	00010d6f 	.word	0x00010d6f
    9cf8:	00004881 	.word	0x00004881

00009cfc <grid_ui_event_template_action>:

uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    9cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	if (event_index == 255){
    9d00:	29ff      	cmp	r1, #255	; 0xff
uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    9d02:	b085      	sub	sp, #20
    9d04:	4604      	mov	r4, r0
	if (event_index == 255){
    9d06:	d01e      	beq.n	9d46 <grid_ui_event_template_action+0x4a>
		
		return;
	}
	
	// TEMPLATE EVENT
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    9d08:	f44f 7586 	mov.w	r5, #268	; 0x10c
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
				
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9d0c:	f8df 8220 	ldr.w	r8, [pc, #544]	; 9f30 <grid_ui_event_template_action+0x234>
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    9d10:	4e82      	ldr	r6, [pc, #520]	; (9f1c <grid_ui_event_template_action+0x220>)
    9d12:	f8df 9220 	ldr.w	r9, [pc, #544]	; 9f34 <grid_ui_event_template_action+0x238>
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    9d16:	434d      	muls	r5, r1
    9d18:	2700      	movs	r7, #0
    9d1a:	6e20      	ldr	r0, [r4, #96]	; 0x60
    9d1c:	4428      	add	r0, r5
    9d1e:	fa5f fb87 	uxtb.w	fp, r7
    9d22:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    9d26:	455b      	cmp	r3, fp
    9d28:	d811      	bhi.n	9d4e <grid_ui_event_template_action+0x52>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
			
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9d2a:	f8df 8204 	ldr.w	r8, [pc, #516]	; 9f30 <grid_ui_event_template_action+0x234>
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    9d2e:	4e7b      	ldr	r6, [pc, #492]	; (9f1c <grid_ui_event_template_action+0x220>)
    9d30:	f8df 9200 	ldr.w	r9, [pc, #512]	; 9f34 <grid_ui_event_template_action+0x238>
    9d34:	2700      	movs	r7, #0
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    9d36:	6e20      	ldr	r0, [r4, #96]	; 0x60
    9d38:	4428      	add	r0, r5
    9d3a:	fa5f fb87 	uxtb.w	fp, r7
    9d3e:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    9d42:	455b      	cmp	r3, fp
    9d44:	d876      	bhi.n	9e34 <grid_ui_event_template_action+0x138>
	
	
	
	
	
}
    9d46:	2000      	movs	r0, #0
    9d48:	b005      	add	sp, #20
    9d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (ele->event_list[event_index].event_parameter_list[i].group == 'P' || ele->event_list[event_index].event_parameter_list[i].group == 'B'){
    9d4e:	eb0b 038b 	add.w	r3, fp, fp, lsl #2
    9d52:	4403      	add	r3, r0
    9d54:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    9d58:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    9d5c:	2b50      	cmp	r3, #80	; 0x50
    9d5e:	d001      	beq.n	9d64 <grid_ui_event_template_action+0x68>
    9d60:	2b42      	cmp	r3, #66	; 0x42
    9d62:	d114      	bne.n	9d8e <grid_ui_event_template_action+0x92>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    9d64:	eb0a 030b 	add.w	r3, sl, fp
    9d68:	4403      	add	r3, r0
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9d6a:	3010      	adds	r0, #16
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    9d6c:	f893 c031 	ldrb.w	ip, [r3, #49]	; 0x31
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    9d70:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    9d74:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
			uint8_t error = 0;
    9d78:	2300      	movs	r3, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    9d7a:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
			uint8_t error = 0;
    9d7e:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9d82:	f10d 030f 	add.w	r3, sp, #15
    9d86:	9300      	str	r3, [sp, #0]
    9d88:	f8dc 300c 	ldr.w	r3, [ip, #12]
    9d8c:	47c0      	blx	r8
		if (ele->event_list[event_index].event_parameter_list[i].group == 'E'){
    9d8e:	6e20      	ldr	r0, [r4, #96]	; 0x60
    9d90:	eb0a 030b 	add.w	r3, sl, fp
    9d94:	4428      	add	r0, r5
    9d96:	4403      	add	r3, r0
    9d98:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
    9d9c:	2a45      	cmp	r2, #69	; 0x45
    9d9e:	d113      	bne.n	9dc8 <grid_ui_event_template_action+0xcc>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].event_parameter_list[i].address];
    9da0:	f893 c031 	ldrb.w	ip, [r3, #49]	; 0x31
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    9da4:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    9da8:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
			uint8_t error = 0;
    9dac:	2300      	movs	r3, #0
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].event_parameter_list[i].address];
    9dae:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
			uint8_t error = 0;
    9db2:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9db6:	f10d 030f 	add.w	r3, sp, #15
    9dba:	9300      	str	r3, [sp, #0]
    9dbc:	f8dc 3020 	ldr.w	r3, [ip, #32]
    9dc0:	3010      	adds	r0, #16
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9dc2:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    9dc4:	3701      	adds	r7, #1
    9dc6:	e7a8      	b.n	9d1a <grid_ui_event_template_action+0x1e>
		else if (ele->event_list[event_index].event_parameter_list[i].group == 'Z'){
    9dc8:	2a5a      	cmp	r2, #90	; 0x5a
    9dca:	d1fb      	bne.n	9dc4 <grid_ui_event_template_action+0xc8>
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    9dcc:	f893 a033 	ldrb.w	sl, [r3, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    9dd0:	f893 b032 	ldrb.w	fp, [r3, #50]	; 0x32
			if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    9dd4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
    9dd8:	b98b      	cbnz	r3, 9dfe <grid_ui_event_template_action+0x102>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    9dda:	4b51      	ldr	r3, [pc, #324]	; (9f20 <grid_ui_event_template_action+0x224>)
    9ddc:	4630      	mov	r0, r6
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    9dde:	4798      	blx	r3
			uint8_t error = 0;
    9de0:	2300      	movs	r3, #0
    9de2:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    9de6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    9de8:	eb03 0c05 	add.w	ip, r3, r5
    9dec:	f10d 030f 	add.w	r3, sp, #15
    9df0:	9300      	str	r3, [sp, #0]
    9df2:	465a      	mov	r2, fp
    9df4:	4603      	mov	r3, r0
    9df6:	4651      	mov	r1, sl
    9df8:	f10c 0010 	add.w	r0, ip, #16
    9dfc:	e7e1      	b.n	9dc2 <grid_ui_event_template_action+0xc6>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    9dfe:	2b01      	cmp	r3, #1
    9e00:	d102      	bne.n	9e08 <grid_ui_event_template_action+0x10c>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    9e02:	4b48      	ldr	r3, [pc, #288]	; (9f24 <grid_ui_event_template_action+0x228>)
    9e04:	4630      	mov	r0, r6
    9e06:	e7ea      	b.n	9dde <grid_ui_event_template_action+0xe2>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    9e08:	2b02      	cmp	r3, #2
    9e0a:	d102      	bne.n	9e12 <grid_ui_event_template_action+0x116>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    9e0c:	4b46      	ldr	r3, [pc, #280]	; (9f28 <grid_ui_event_template_action+0x22c>)
    9e0e:	4630      	mov	r0, r6
    9e10:	e7e5      	b.n	9dde <grid_ui_event_template_action+0xe2>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    9e12:	2b03      	cmp	r3, #3
    9e14:	d102      	bne.n	9e1c <grid_ui_event_template_action+0x120>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    9e16:	4b45      	ldr	r3, [pc, #276]	; (9f2c <grid_ui_event_template_action+0x230>)
    9e18:	4630      	mov	r0, r6
    9e1a:	e7e0      	b.n	9dde <grid_ui_event_template_action+0xe2>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    9e1c:	2b04      	cmp	r3, #4
    9e1e:	d102      	bne.n	9e26 <grid_ui_event_template_action+0x12a>
				parameter_value = grid_sys_state.mapmodestate;
    9e20:	7c30      	ldrb	r0, [r6, #16]
    9e22:	b2c0      	uxtb	r0, r0
    9e24:	e7dc      	b.n	9de0 <grid_ui_event_template_action+0xe4>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    9e26:	2b05      	cmp	r3, #5
    9e28:	d102      	bne.n	9e30 <grid_ui_event_template_action+0x134>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    9e2a:	4630      	mov	r0, r6
    9e2c:	47c8      	blx	r9
    9e2e:	e7d7      	b.n	9de0 <grid_ui_event_template_action+0xe4>
			uint32_t parameter_value = 0;
    9e30:	2000      	movs	r0, #0
    9e32:	e7d5      	b.n	9de0 <grid_ui_event_template_action+0xe4>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'P' || ele->event_list[event_index].action_parameter_list[i].group == 'B'){
    9e34:	eb0b 038b 	add.w	r3, fp, fp, lsl #2
    9e38:	4403      	add	r3, r0
    9e3a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
    9e3e:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    9e42:	2b50      	cmp	r3, #80	; 0x50
    9e44:	d001      	beq.n	9e4a <grid_ui_event_template_action+0x14e>
    9e46:	2b42      	cmp	r3, #66	; 0x42
    9e48:	d114      	bne.n	9e74 <grid_ui_event_template_action+0x178>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    9e4a:	eb0a 030b 	add.w	r3, sl, fp
    9e4e:	4403      	add	r3, r0
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9e50:	3048      	adds	r0, #72	; 0x48
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    9e52:	f893 c0c3 	ldrb.w	ip, [r3, #195]	; 0xc3
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    9e56:	f893 10c5 	ldrb.w	r1, [r3, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    9e5a:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
			uint8_t error = 0;
    9e5e:	2300      	movs	r3, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    9e60:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
			uint8_t error = 0;
    9e64:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9e68:	f10d 030f 	add.w	r3, sp, #15
    9e6c:	9300      	str	r3, [sp, #0]
    9e6e:	f8dc 300c 	ldr.w	r3, [ip, #12]
    9e72:	47c0      	blx	r8
		if (ele->event_list[event_index].action_parameter_list[i].group == 'E'){
    9e74:	6e20      	ldr	r0, [r4, #96]	; 0x60
    9e76:	eb0a 030b 	add.w	r3, sl, fp
    9e7a:	4428      	add	r0, r5
    9e7c:	4403      	add	r3, r0
    9e7e:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
    9e82:	2a45      	cmp	r2, #69	; 0x45
    9e84:	d113      	bne.n	9eae <grid_ui_event_template_action+0x1b2>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].action_parameter_list[i].address];
    9e86:	f893 c0c3 	ldrb.w	ip, [r3, #195]	; 0xc3
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    9e8a:	f893 10c5 	ldrb.w	r1, [r3, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    9e8e:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
			uint8_t error = 0;
    9e92:	2300      	movs	r3, #0
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].action_parameter_list[i].address];
    9e94:	eb04 0c8c 	add.w	ip, r4, ip, lsl #2
			uint8_t error = 0;
    9e98:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9e9c:	f10d 030f 	add.w	r3, sp, #15
    9ea0:	9300      	str	r3, [sp, #0]
    9ea2:	f8dc 3020 	ldr.w	r3, [ip, #32]
    9ea6:	3048      	adds	r0, #72	; 0x48
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9ea8:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    9eaa:	3701      	adds	r7, #1
    9eac:	e743      	b.n	9d36 <grid_ui_event_template_action+0x3a>
		else if (ele->event_list[event_index].action_parameter_list[i].group == 'Z'){
    9eae:	2a5a      	cmp	r2, #90	; 0x5a
    9eb0:	d1fb      	bne.n	9eaa <grid_ui_event_template_action+0x1ae>
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    9eb2:	f893 a0c5 	ldrb.w	sl, [r3, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    9eb6:	f893 b0c4 	ldrb.w	fp, [r3, #196]	; 0xc4
			if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    9eba:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
    9ebe:	b98b      	cbnz	r3, 9ee4 <grid_ui_event_template_action+0x1e8>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    9ec0:	4b17      	ldr	r3, [pc, #92]	; (9f20 <grid_ui_event_template_action+0x224>)
    9ec2:	4630      	mov	r0, r6
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    9ec4:	4798      	blx	r3
			uint8_t error = 0;
    9ec6:	2300      	movs	r3, #0
    9ec8:	f88d 300f 	strb.w	r3, [sp, #15]
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    9ecc:	6e23      	ldr	r3, [r4, #96]	; 0x60
    9ece:	eb03 0c05 	add.w	ip, r3, r5
    9ed2:	f10d 030f 	add.w	r3, sp, #15
    9ed6:	9300      	str	r3, [sp, #0]
    9ed8:	465a      	mov	r2, fp
    9eda:	4603      	mov	r3, r0
    9edc:	4651      	mov	r1, sl
    9ede:	f10c 0048 	add.w	r0, ip, #72	; 0x48
    9ee2:	e7e1      	b.n	9ea8 <grid_ui_event_template_action+0x1ac>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    9ee4:	2b01      	cmp	r3, #1
    9ee6:	d102      	bne.n	9eee <grid_ui_event_template_action+0x1f2>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    9ee8:	4b0e      	ldr	r3, [pc, #56]	; (9f24 <grid_ui_event_template_action+0x228>)
    9eea:	4630      	mov	r0, r6
    9eec:	e7ea      	b.n	9ec4 <grid_ui_event_template_action+0x1c8>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    9eee:	2b02      	cmp	r3, #2
    9ef0:	d102      	bne.n	9ef8 <grid_ui_event_template_action+0x1fc>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    9ef2:	4b0d      	ldr	r3, [pc, #52]	; (9f28 <grid_ui_event_template_action+0x22c>)
    9ef4:	4630      	mov	r0, r6
    9ef6:	e7e5      	b.n	9ec4 <grid_ui_event_template_action+0x1c8>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    9ef8:	2b03      	cmp	r3, #3
    9efa:	d102      	bne.n	9f02 <grid_ui_event_template_action+0x206>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    9efc:	4b0b      	ldr	r3, [pc, #44]	; (9f2c <grid_ui_event_template_action+0x230>)
    9efe:	4630      	mov	r0, r6
    9f00:	e7e0      	b.n	9ec4 <grid_ui_event_template_action+0x1c8>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    9f02:	2b04      	cmp	r3, #4
    9f04:	d102      	bne.n	9f0c <grid_ui_event_template_action+0x210>
				parameter_value = grid_sys_state.mapmodestate;
    9f06:	7c30      	ldrb	r0, [r6, #16]
    9f08:	b2c0      	uxtb	r0, r0
    9f0a:	e7dc      	b.n	9ec6 <grid_ui_event_template_action+0x1ca>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    9f0c:	2b05      	cmp	r3, #5
    9f0e:	d102      	bne.n	9f16 <grid_ui_event_template_action+0x21a>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    9f10:	4630      	mov	r0, r6
    9f12:	47c8      	blx	r9
    9f14:	e7d7      	b.n	9ec6 <grid_ui_event_template_action+0x1ca>
			uint32_t parameter_value = 0;
    9f16:	2000      	movs	r0, #0
    9f18:	e7d5      	b.n	9ec6 <grid_ui_event_template_action+0x1ca>
    9f1a:	bf00      	nop
    9f1c:	20006f80 	.word	0x20006f80
    9f20:	00008ef3 	.word	0x00008ef3
    9f24:	00008efd 	.word	0x00008efd
    9f28:	00008f03 	.word	0x00008f03
    9f2c:	00008f09 	.word	0x00008f09
    9f30:	00009215 	.word	0x00009215
    9f34:	00008f0f 	.word	0x00008f0f

00009f38 <grid_ui_event_register_actionstring>:
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    9f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9f3c:	f890 c05c 	ldrb.w	ip, [r0, #92]	; 0x5c
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    9f40:	460d      	mov	r5, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9f42:	2400      	movs	r4, #0
	uint8_t event_index = 255;
    9f44:	21ff      	movs	r1, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    9f46:	f44f 7e86 	mov.w	lr, #268	; 0x10c
    9f4a:	b2e7      	uxtb	r7, r4
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9f4c:	45bc      	cmp	ip, r7
    9f4e:	d839      	bhi.n	9fc4 <grid_ui_event_register_actionstring+0x8c>
	if (event_index == 255){
    9f50:	29ff      	cmp	r1, #255	; 0xff
    9f52:	d07a      	beq.n	a04a <grid_ui_event_register_actionstring+0x112>
		ele->event_list[event_index].action_string[i] = 0;
    9f54:	6e04      	ldr	r4, [r0, #96]	; 0x60
    9f56:	f44f 7586 	mov.w	r5, #268	; 0x10c
    9f5a:	fb05 4401 	mla	r4, r5, r1, r4
    9f5e:	f104 0c48 	add.w	ip, r4, #72	; 0x48
    9f62:	4625      	mov	r5, r4
    9f64:	f104 0ec0 	add.w	lr, r4, #192	; 0xc0
    9f68:	4666      	mov	r6, ip
    9f6a:	2700      	movs	r7, #0
    9f6c:	f806 7b01 	strb.w	r7, [r6], #1
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    9f70:	4576      	cmp	r6, lr
    9f72:	d1fb      	bne.n	9f6c <grid_ui_event_register_actionstring+0x34>
	ele->event_list[event_index].action_string_length = 0;
    9f74:	6467      	str	r7, [r4, #68]	; 0x44
		ele->event_list[event_index].action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    9f76:	2600      	movs	r6, #0
    9f78:	f104 0746 	add.w	r7, r4, #70	; 0x46
    9f7c:	f885 60c1 	strb.w	r6, [r5, #193]	; 0xc1
		ele->event_list[event_index].action_parameter_list[i].address = 0;
    9f80:	f885 60c3 	strb.w	r6, [r5, #195]	; 0xc3
		ele->event_list[event_index].action_parameter_list[i].group = 0;
    9f84:	f885 60c2 	strb.w	r6, [r5, #194]	; 0xc2
		ele->event_list[event_index].action_parameter_list[i].length = 0;
    9f88:	f885 60c4 	strb.w	r6, [r5, #196]	; 0xc4
		ele->event_list[event_index].action_parameter_list[i].offset = 0;
    9f8c:	f885 60c5 	strb.w	r6, [r5, #197]	; 0xc5
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    9f90:	3505      	adds	r5, #5
    9f92:	42bd      	cmp	r5, r7
    9f94:	d1f2      	bne.n	9f7c <grid_ui_event_register_actionstring+0x44>
	ele->event_list[event_index].action_parameter_count = 0;
    9f96:	f884 60c0 	strb.w	r6, [r4, #192]	; 0xc0
	for (uint32_t i=0; i<action_string_length; i++){
    9f9a:	2600      	movs	r6, #0
    9f9c:	3a01      	subs	r2, #1
	uint8_t parameter_list_length = 0;
    9f9e:	4635      	mov	r5, r6
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    9fa0:	f244 0909 	movw	r9, #16393	; 0x4009
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    9fa4:	f04f 0e01 	mov.w	lr, #1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    9fa8:	f04f 0802 	mov.w	r8, #2
	for (uint32_t i=0; i<action_string_length; i++){
    9fac:	429e      	cmp	r6, r3
    9fae:	d112      	bne.n	9fd6 <grid_ui_event_register_actionstring+0x9e>
	ele->event_list[event_index].cfg_changed_flag = 1;
    9fb0:	2301      	movs	r3, #1
    9fb2:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	ele->event_list[event_index].action_parameter_count = parameter_list_length;
    9fb6:	f884 50c0 	strb.w	r5, [r4, #192]	; 0xc0
	ele->event_list[event_index].action_string_length = action_string_length;
    9fba:	6466      	str	r6, [r4, #68]	; 0x44
	grid_ui_event_template_action(ele, event_index);
    9fbc:	4b24      	ldr	r3, [pc, #144]	; (a050 <grid_ui_event_register_actionstring+0x118>)
}
    9fbe:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_ui_event_template_action(ele, event_index);
    9fc2:	4718      	bx	r3
		if (ele->event_list[i].type == event_type){
    9fc4:	6e06      	ldr	r6, [r0, #96]	; 0x60
    9fc6:	fb0e 6604 	mla	r6, lr, r4, r6
    9fca:	3401      	adds	r4, #1
    9fcc:	7ab6      	ldrb	r6, [r6, #10]
    9fce:	42ae      	cmp	r6, r5
    9fd0:	bf08      	it	eq
    9fd2:	4639      	moveq	r1, r7
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9fd4:	e7b9      	b.n	9f4a <grid_ui_event_register_actionstring+0x12>
		if (ele->event_list[event_index].action_string[i] > 127){
    9fd6:	f992 a001 	ldrsb.w	sl, [r2, #1]
		ele->event_list[event_index].action_string[i] = action_string[i];
    9fda:	7857      	ldrb	r7, [r2, #1]
		if (ele->event_list[event_index].action_string[i] > 127){
    9fdc:	f1ba 0f00 	cmp.w	sl, #0
			ele->event_list[event_index].action_string[i] -= 128;
    9fe0:	bfb8      	it	lt
    9fe2:	3f80      	sublt	r7, #128	; 0x80
    9fe4:	f88c 7000 	strb.w	r7, [ip]
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    9fe8:	f892 a000 	ldrb.w	sl, [r2]
    9fec:	f1aa 0742 	sub.w	r7, sl, #66	; 0x42
    9ff0:	b2ff      	uxtb	r7, r7
    9ff2:	2f0e      	cmp	r7, #14
    9ff4:	d907      	bls.n	a006 <grid_ui_event_register_actionstring+0xce>
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    9ff6:	f1ba 0f5a 	cmp.w	sl, #90	; 0x5a
    9ffa:	d023      	beq.n	a044 <grid_ui_event_register_actionstring+0x10c>
	for (uint32_t i=0; i<action_string_length; i++){
    9ffc:	3601      	adds	r6, #1
    9ffe:	f10c 0c01 	add.w	ip, ip, #1
    a002:	3201      	adds	r2, #1
    a004:	e7d2      	b.n	9fac <grid_ui_event_register_actionstring+0x74>
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    a006:	fa29 f707 	lsr.w	r7, r9, r7
    a00a:	07ff      	lsls	r7, r7, #31
    a00c:	d5f6      	bpl.n	9ffc <grid_ui_event_register_actionstring+0xc4>
    a00e:	7857      	ldrb	r7, [r2, #1]
    a010:	2f39      	cmp	r7, #57	; 0x39
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    a012:	d8f3      	bhi.n	9ffc <grid_ui_event_register_actionstring+0xc4>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    a014:	eb05 0785 	add.w	r7, r5, r5, lsl #2
    a018:	4427      	add	r7, r4
			parameter_list_length++;
    a01a:	3501      	adds	r5, #1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    a01c:	f887 e0c1 	strb.w	lr, [r7, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    a020:	f892 a000 	ldrb.w	sl, [r2]
    a024:	f887 a0c2 	strb.w	sl, [r7, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    a028:	f892 a001 	ldrb.w	sl, [r2, #1]
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    a02c:	f887 80c4 	strb.w	r8, [r7, #196]	; 0xc4
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    a030:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
    a034:	f887 a0c3 	strb.w	sl, [r7, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    a038:	f106 3aff 	add.w	sl, r6, #4294967295	; 0xffffffff
    a03c:	f887 a0c5 	strb.w	sl, [r7, #197]	; 0xc5
			parameter_list_length++;
    a040:	b2ed      	uxtb	r5, r5
    a042:	e7db      	b.n	9ffc <grid_ui_event_register_actionstring+0xc4>
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    a044:	7857      	ldrb	r7, [r2, #1]
    a046:	2f35      	cmp	r7, #53	; 0x35
    a048:	e7e3      	b.n	a012 <grid_ui_event_register_actionstring+0xda>
}
    a04a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    a04e:	bf00      	nop
    a050:	00009cfd 	.word	0x00009cfd

0000a054 <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a054:	b5f0      	push	{r4, r5, r6, r7, lr}
    a056:	4606      	mov	r6, r0
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a058:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a05c:	b09f      	sub	sp, #124	; 0x7c
    a05e:	460c      	mov	r4, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a060:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    a062:	25ff      	movs	r5, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a064:	f44f 7786 	mov.w	r7, #268	; 0x10c
    a068:	b2d9      	uxtb	r1, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a06a:	4288      	cmp	r0, r1
    a06c:	d82c      	bhi.n	a0c8 <grid_ui_event_generate_actionstring+0x74>
	if (event_index == 255){
    a06e:	2dff      	cmp	r5, #255	; 0xff
    a070:	d028      	beq.n	a0c4 <grid_ui_event_generate_actionstring+0x70>
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    a072:	4b36      	ldr	r3, [pc, #216]	; (a14c <grid_ui_event_generate_actionstring+0xf8>)
    a074:	2100      	movs	r1, #0
    a076:	2274      	movs	r2, #116	; 0x74
    a078:	a801      	add	r0, sp, #4
    a07a:	9100      	str	r1, [sp, #0]
    a07c:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    a07e:	7a73      	ldrb	r3, [r6, #9]
    a080:	2b02      	cmp	r3, #2
    a082:	d12e      	bne.n	a0e2 <grid_ui_event_generate_actionstring+0x8e>
		switch(event_type){
    a084:	2c04      	cmp	r4, #4
    a086:	d028      	beq.n	a0da <grid_ui_event_generate_actionstring+0x86>
    a088:	2c05      	cmp	r4, #5
    a08a:	d028      	beq.n	a0de <grid_ui_event_generate_actionstring+0x8a>
    a08c:	b91c      	cbnz	r4, a096 <grid_ui_event_generate_actionstring+0x42>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    a08e:	4930      	ldr	r1, [pc, #192]	; (a150 <grid_ui_event_generate_actionstring+0xfc>)
			case GRID_UI_EVENT_DR:          sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    a090:	4b30      	ldr	r3, [pc, #192]	; (a154 <grid_ui_event_generate_actionstring+0x100>)
    a092:	4668      	mov	r0, sp
    a094:	4798      	blx	r3
	if (strlen(action_string)){
    a096:	f89d 3000 	ldrb.w	r3, [sp]
    a09a:	b143      	cbz	r3, a0ae <grid_ui_event_generate_actionstring+0x5a>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    a09c:	4b2e      	ldr	r3, [pc, #184]	; (a158 <grid_ui_event_generate_actionstring+0x104>)
    a09e:	4668      	mov	r0, sp
    a0a0:	4798      	blx	r3
    a0a2:	4621      	mov	r1, r4
    a0a4:	4603      	mov	r3, r0
    a0a6:	4c2d      	ldr	r4, [pc, #180]	; (a15c <grid_ui_event_generate_actionstring+0x108>)
    a0a8:	466a      	mov	r2, sp
    a0aa:	4630      	mov	r0, r6
    a0ac:	47a0      	blx	r4
	ele->event_list[event_index].cfg_changed_flag = 0;
    a0ae:	6e33      	ldr	r3, [r6, #96]	; 0x60
    a0b0:	f44f 7286 	mov.w	r2, #268	; 0x10c
    a0b4:	fb02 3505 	mla	r5, r2, r5, r3
    a0b8:	2300      	movs	r3, #0
    a0ba:	f885 3107 	strb.w	r3, [r5, #263]	; 0x107
	ele->event_list[event_index].cfg_default_flag = 1;	
    a0be:	2301      	movs	r3, #1
    a0c0:	f885 3108 	strb.w	r3, [r5, #264]	; 0x108
}
    a0c4:	b01f      	add	sp, #124	; 0x7c
    a0c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    a0c8:	6e32      	ldr	r2, [r6, #96]	; 0x60
    a0ca:	fb07 2203 	mla	r2, r7, r3, r2
    a0ce:	3301      	adds	r3, #1
    a0d0:	7a92      	ldrb	r2, [r2, #10]
    a0d2:	42a2      	cmp	r2, r4
    a0d4:	bf08      	it	eq
    a0d6:	460d      	moveq	r5, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a0d8:	e7c6      	b.n	a068 <grid_ui_event_generate_actionstring+0x14>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_BUT);		break;
    a0da:	4921      	ldr	r1, [pc, #132]	; (a160 <grid_ui_event_generate_actionstring+0x10c>)
    a0dc:	e7d8      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_BUT);		break;
    a0de:	4921      	ldr	r1, [pc, #132]	; (a164 <grid_ui_event_generate_actionstring+0x110>)
    a0e0:	e7d6      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    a0e2:	2b01      	cmp	r3, #1
    a0e4:	d105      	bne.n	a0f2 <grid_ui_event_generate_actionstring+0x9e>
		switch(event_type){
    a0e6:	2c00      	cmp	r4, #0
    a0e8:	d0d1      	beq.n	a08e <grid_ui_event_generate_actionstring+0x3a>
    a0ea:	2c01      	cmp	r4, #1
    a0ec:	d1d3      	bne.n	a096 <grid_ui_event_generate_actionstring+0x42>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_POT);		break;
    a0ee:	491e      	ldr	r1, [pc, #120]	; (a168 <grid_ui_event_generate_actionstring+0x114>)
    a0f0:	e7ce      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    a0f2:	2b03      	cmp	r3, #3
    a0f4:	d1cf      	bne.n	a096 <grid_ui_event_generate_actionstring+0x42>
		switch(event_type){
    a0f6:	2c0d      	cmp	r4, #13
    a0f8:	d8cd      	bhi.n	a096 <grid_ui_event_generate_actionstring+0x42>
    a0fa:	a301      	add	r3, pc, #4	; (adr r3, a100 <grid_ui_event_generate_actionstring+0xac>)
    a0fc:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    a100:	0000a139 	.word	0x0000a139
    a104:	0000a13d 	.word	0x0000a13d
    a108:	0000a097 	.word	0x0000a097
    a10c:	0000a097 	.word	0x0000a097
    a110:	0000a145 	.word	0x0000a145
    a114:	0000a149 	.word	0x0000a149
    a118:	0000a097 	.word	0x0000a097
    a11c:	0000a097 	.word	0x0000a097
    a120:	0000a097 	.word	0x0000a097
    a124:	0000a097 	.word	0x0000a097
    a128:	0000a097 	.word	0x0000a097
    a12c:	0000a097 	.word	0x0000a097
    a130:	0000a097 	.word	0x0000a097
    a134:	0000a141 	.word	0x0000a141
			case GRID_UI_EVENT_INIT:        sprintf(action_string, GRID_ACTIONSTRING_INIT_ENC);	break;
    a138:	490c      	ldr	r1, [pc, #48]	; (a16c <grid_ui_event_generate_actionstring+0x118>)
    a13a:	e7a9      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
			case GRID_UI_EVENT_AVC7:        sprintf(action_string, GRID_ACTIONSTRING_AVC7_ENC);	break;
    a13c:	490c      	ldr	r1, [pc, #48]	; (a170 <grid_ui_event_generate_actionstring+0x11c>)
    a13e:	e7a7      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
			case GRID_UI_EVENT_ENCPUSHROT:	sprintf(action_string, GRID_ACTIONSTRING_PUSHROT_ENC);	break;
    a140:	490c      	ldr	r1, [pc, #48]	; (a174 <grid_ui_event_generate_actionstring+0x120>)
    a142:	e7a5      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
			case GRID_UI_EVENT_DP:          sprintf(action_string, GRID_ACTIONSTRING_DP_ENC);	break;
    a144:	490c      	ldr	r1, [pc, #48]	; (a178 <grid_ui_event_generate_actionstring+0x124>)
    a146:	e7a3      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
			case GRID_UI_EVENT_DR:          sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    a148:	490c      	ldr	r1, [pc, #48]	; (a17c <grid_ui_event_generate_actionstring+0x128>)
    a14a:	e7a1      	b.n	a090 <grid_ui_event_generate_actionstring+0x3c>
    a14c:	000124ed 	.word	0x000124ed
    a150:	00014a5e 	.word	0x00014a5e
    a154:	00012b8d 	.word	0x00012b8d
    a158:	00012c81 	.word	0x00012c81
    a15c:	00009f39 	.word	0x00009f39
    a160:	00014a6f 	.word	0x00014a6f
    a164:	00014a8a 	.word	0x00014a8a
    a168:	00014aa5 	.word	0x00014aa5
    a16c:	00014ac0 	.word	0x00014ac0
    a170:	00014ae1 	.word	0x00014ae1
    a174:	00014afc 	.word	0x00014afc
    a178:	00014b0b 	.word	0x00014b0b
    a17c:	00014b26 	.word	0x00014b26

0000a180 <grid_ui_reinit>:
void grid_ui_reinit(struct grid_ui_model* ui){
    a180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a184:	4606      	mov	r6, r0
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a186:	2700      	movs	r7, #0
    a188:	7873      	ldrb	r3, [r6, #1]
    a18a:	b2fc      	uxtb	r4, r7
    a18c:	42a3      	cmp	r3, r4
    a18e:	d805      	bhi.n	a19c <grid_ui_reinit+0x1c>
	grid_sys_state.bank_active_changed = 1;
    a190:	4b18      	ldr	r3, [pc, #96]	; (a1f4 <grid_ui_reinit+0x74>)
    a192:	2201      	movs	r2, #1
    a194:	745a      	strb	r2, [r3, #17]
}
    a196:	b003      	add	sp, #12
    a198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a19c:	6873      	ldr	r3, [r6, #4]
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a19e:	f04f 0800 	mov.w	r8, #0
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a1a2:	eb03 1404 	add.w	r4, r3, r4, lsl #4
			struct grid_ui_element* ele = &bank->element_list[j];
    a1a6:	f04f 0b64 	mov.w	fp, #100	; 0x64
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a1aa:	7a63      	ldrb	r3, [r4, #9]
    a1ac:	fa5f f088 	uxtb.w	r0, r8
    a1b0:	4283      	cmp	r3, r0
    a1b2:	d801      	bhi.n	a1b8 <grid_ui_reinit+0x38>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a1b4:	3701      	adds	r7, #1
    a1b6:	e7e7      	b.n	a188 <grid_ui_reinit+0x8>
			struct grid_ui_element* ele = &bank->element_list[j];
    a1b8:	68e3      	ldr	r3, [r4, #12]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a1ba:	f04f 0900 	mov.w	r9, #0
			struct grid_ui_element* ele = &bank->element_list[j];
    a1be:	fb0b 3000 	mla	r0, fp, r0, r3
				struct grid_ui_event* eve = &ele->event_list[k];
    a1c2:	f44f 7a86 	mov.w	sl, #268	; 0x10c
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a1c6:	f890 105c 	ldrb.w	r1, [r0, #92]	; 0x5c
    a1ca:	fa5f f589 	uxtb.w	r5, r9
    a1ce:	42a9      	cmp	r1, r5
    a1d0:	d802      	bhi.n	a1d8 <grid_ui_reinit+0x58>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a1d2:	f108 0801 	add.w	r8, r8, #1
    a1d6:	e7e8      	b.n	a1aa <grid_ui_reinit+0x2a>
				struct grid_ui_event* eve = &ele->event_list[k];
    a1d8:	6e01      	ldr	r1, [r0, #96]	; 0x60
				grid_ui_event_generate_actionstring(ele, eve->type);
    a1da:	4b07      	ldr	r3, [pc, #28]	; (a1f8 <grid_ui_reinit+0x78>)
    a1dc:	9001      	str	r0, [sp, #4]
				struct grid_ui_event* eve = &ele->event_list[k];
    a1de:	fb0a 1505 	mla	r5, sl, r5, r1
				grid_ui_event_generate_actionstring(ele, eve->type);
    a1e2:	f109 0901 	add.w	r9, r9, #1
    a1e6:	7aa9      	ldrb	r1, [r5, #10]
    a1e8:	4798      	blx	r3
	eve->trigger = GRID_UI_STATUS_READY;
    a1ea:	2204      	movs	r2, #4
    a1ec:	9801      	ldr	r0, [sp, #4]
    a1ee:	726a      	strb	r2, [r5, #9]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a1f0:	e7e9      	b.n	a1c6 <grid_ui_reinit+0x46>
    a1f2:	bf00      	nop
    a1f4:	20006f80 	.word	0x20006f80
    a1f8:	0000a055 	.word	0x0000a055

0000a1fc <grid_ui_smart_trigger>:
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a1fe:	4605      	mov	r5, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a200:	010f      	lsls	r7, r1, #4
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a202:	4608      	mov	r0, r1
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a204:	2164      	movs	r1, #100	; 0x64
    a206:	fb02 f401 	mul.w	r4, r2, r1
    a20a:	686a      	ldr	r2, [r5, #4]
    a20c:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    a210:	4619      	mov	r1, r3
    a212:	68d6      	ldr	r6, [r2, #12]
    a214:	4b0b      	ldr	r3, [pc, #44]	; (a244 <grid_ui_smart_trigger+0x48>)
    a216:	4426      	add	r6, r4
    a218:	4630      	mov	r0, r6
    a21a:	4798      	blx	r3
	if (event_index == 255){
    a21c:	28ff      	cmp	r0, #255	; 0xff
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a21e:	4601      	mov	r1, r0
	if (event_index == 255){
    a220:	d00d      	beq.n	a23e <grid_ui_smart_trigger+0x42>
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    a222:	9001      	str	r0, [sp, #4]
    a224:	4b08      	ldr	r3, [pc, #32]	; (a248 <grid_ui_smart_trigger+0x4c>)
    a226:	4630      	mov	r0, r6
    a228:	4798      	blx	r3
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    a22a:	686b      	ldr	r3, [r5, #4]
    a22c:	9901      	ldr	r1, [sp, #4]
    a22e:	443b      	add	r3, r7
    a230:	68d8      	ldr	r0, [r3, #12]
    a232:	4b06      	ldr	r3, [pc, #24]	; (a24c <grid_ui_smart_trigger+0x50>)
    a234:	4420      	add	r0, r4
}
    a236:	b003      	add	sp, #12
    a238:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    a23c:	4718      	bx	r3
}
    a23e:	b003      	add	sp, #12
    a240:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a242:	bf00      	nop
    a244:	000097a5 	.word	0x000097a5
    a248:	00009cfd 	.word	0x00009cfd
    a24c:	000097cf 	.word	0x000097cf

0000a250 <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    a250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a254:	4606      	mov	r6, r0
	grid_debug_print_text("Register Action");
    a256:	4d4f      	ldr	r5, [pc, #316]	; (a394 <grid_ui_event_register_eventstring+0x144>)
    a258:	484f      	ldr	r0, [pc, #316]	; (a398 <grid_ui_event_register_eventstring+0x148>)
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    a25a:	9301      	str	r3, [sp, #4]
    a25c:	4614      	mov	r4, r2
    a25e:	4689      	mov	r9, r1
	grid_debug_print_text("Register Action");
    a260:	47a8      	blx	r5
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a262:	f896 705c 	ldrb.w	r7, [r6, #92]	; 0x5c
    a266:	46aa      	mov	sl, r5
    a268:	2200      	movs	r2, #0
	uint8_t event_index = 255;
    a26a:	23ff      	movs	r3, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a26c:	f44f 7586 	mov.w	r5, #268	; 0x10c
    a270:	b2d0      	uxtb	r0, r2
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a272:	4287      	cmp	r7, r0
    a274:	d807      	bhi.n	a286 <grid_ui_event_register_eventstring+0x36>
	if (event_index == 255){
    a276:	2bff      	cmp	r3, #255	; 0xff
    a278:	d10e      	bne.n	a298 <grid_ui_event_register_eventstring+0x48>
		grid_debug_print_text("Event Not Found");
    a27a:	4848      	ldr	r0, [pc, #288]	; (a39c <grid_ui_event_register_eventstring+0x14c>)
    a27c:	4653      	mov	r3, sl
}
    a27e:	b003      	add	sp, #12
    a280:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		grid_debug_print_text("Event Not Found");
    a284:	4718      	bx	r3
		if (ele->event_list[i].type == event_type){
    a286:	6e31      	ldr	r1, [r6, #96]	; 0x60
    a288:	fb05 1102 	mla	r1, r5, r2, r1
    a28c:	3201      	adds	r2, #1
    a28e:	7a89      	ldrb	r1, [r1, #10]
    a290:	4549      	cmp	r1, r9
    a292:	bf08      	it	eq
    a294:	4603      	moveq	r3, r0
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a296:	e7eb      	b.n	a270 <grid_ui_event_register_eventstring+0x20>
		ele->event_list[event_index].event_string[i] = 0;
    a298:	f44f 7886 	mov.w	r8, #268	; 0x10c
    a29c:	fb08 f803 	mul.w	r8, r8, r3
    a2a0:	6e33      	ldr	r3, [r6, #96]	; 0x60
    a2a2:	4443      	add	r3, r8
    a2a4:	f103 0210 	add.w	r2, r3, #16
    a2a8:	4619      	mov	r1, r3
    a2aa:	f103 052e 	add.w	r5, r3, #46	; 0x2e
    a2ae:	2000      	movs	r0, #0
    a2b0:	f802 0b01 	strb.w	r0, [r2], #1
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a2b4:	42aa      	cmp	r2, r5
    a2b6:	d1fb      	bne.n	a2b0 <grid_ui_event_register_eventstring+0x60>
	ele->event_list[event_index].event_string_length = 0;
    a2b8:	60d8      	str	r0, [r3, #12]
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    a2ba:	f103 0214 	add.w	r2, r3, #20
		ele->event_list[event_index].event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    a2be:	2000      	movs	r0, #0
    a2c0:	f881 002f 	strb.w	r0, [r1, #47]	; 0x2f
		ele->event_list[event_index].event_parameter_list[i].address = 0;
    a2c4:	f881 0031 	strb.w	r0, [r1, #49]	; 0x31
		ele->event_list[event_index].event_parameter_list[i].group = 0;
    a2c8:	f881 0030 	strb.w	r0, [r1, #48]	; 0x30
		ele->event_list[event_index].event_parameter_list[i].length = 0;
    a2cc:	f881 0032 	strb.w	r0, [r1, #50]	; 0x32
		ele->event_list[event_index].event_parameter_list[i].offset = 0;
    a2d0:	f881 0033 	strb.w	r0, [r1, #51]	; 0x33
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    a2d4:	3105      	adds	r1, #5
    a2d6:	428a      	cmp	r2, r1
    a2d8:	d1f2      	bne.n	a2c0 <grid_ui_event_register_eventstring+0x70>
	ele->event_list[event_index].event_parameter_count = 0;
    a2da:	f883 002e 	strb.w	r0, [r3, #46]	; 0x2e
	for (uint32_t i=0; i<event_string_length; i++){
    a2de:	2700      	movs	r7, #0
			grid_debug_print_text(" Escaped Char Found ");
    a2e0:	482f      	ldr	r0, [pc, #188]	; (a3a0 <grid_ui_event_register_eventstring+0x150>)
    a2e2:	3c01      	subs	r4, #1
	uint8_t parameter_list_length = 0;
    a2e4:	463d      	mov	r5, r7
		if ((event_string[i-1] == 'P' || event_string[i-1] == 'B' || event_string[i-1] == 'E') && (event_string[i]-'0') < 10){
    a2e6:	f04f 0b01 	mov.w	fp, #1
    a2ea:	f244 0209 	movw	r2, #16393	; 0x4009
	for (uint32_t i=0; i<event_string_length; i++){
    a2ee:	9901      	ldr	r1, [sp, #4]
    a2f0:	6e33      	ldr	r3, [r6, #96]	; 0x60
    a2f2:	428f      	cmp	r7, r1
    a2f4:	4443      	add	r3, r8
    a2f6:	d10d      	bne.n	a314 <grid_ui_event_register_eventstring+0xc4>
	ele->event_list[event_index].event_parameter_count = parameter_list_length;
    a2f8:	f883 502e 	strb.w	r5, [r3, #46]	; 0x2e
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a2fc:	6870      	ldr	r0, [r6, #4]
	ele->event_list[event_index].event_string_length = event_string_length;
    a2fe:	60df      	str	r7, [r3, #12]
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a300:	4c28      	ldr	r4, [pc, #160]	; (a3a4 <grid_ui_event_register_eventstring+0x154>)
    a302:	7a01      	ldrb	r1, [r0, #8]
    a304:	7a32      	ldrb	r2, [r6, #8]
    a306:	6840      	ldr	r0, [r0, #4]
    a308:	464b      	mov	r3, r9
    a30a:	46a4      	mov	ip, r4
}
    a30c:	b003      	add	sp, #12
    a30e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a312:	4760      	bx	ip
		ele->event_list[event_index].event_string[i] = event_string[i];
    a314:	7861      	ldrb	r1, [r4, #1]
    a316:	443b      	add	r3, r7
    a318:	7419      	strb	r1, [r3, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    a31a:	060b      	lsls	r3, r1, #24
    a31c:	d509      	bpl.n	a332 <grid_ui_event_register_eventstring+0xe2>
			grid_debug_print_text(" Escaped Char Found ");
    a31e:	47d0      	blx	sl
			ele->event_list[event_index].event_string[i] -= 128;
    a320:	6e33      	ldr	r3, [r6, #96]	; 0x60
    a322:	481f      	ldr	r0, [pc, #124]	; (a3a0 <grid_ui_event_register_eventstring+0x150>)
    a324:	4443      	add	r3, r8
    a326:	443b      	add	r3, r7
    a328:	f244 0209 	movw	r2, #16393	; 0x4009
    a32c:	7c19      	ldrb	r1, [r3, #16]
    a32e:	3980      	subs	r1, #128	; 0x80
    a330:	7419      	strb	r1, [r3, #16]
		if ((event_string[i-1] == 'P' || event_string[i-1] == 'B' || event_string[i-1] == 'E') && (event_string[i]-'0') < 10){
    a332:	f894 c000 	ldrb.w	ip, [r4]
    a336:	6e33      	ldr	r3, [r6, #96]	; 0x60
    a338:	f1ac 0142 	sub.w	r1, ip, #66	; 0x42
    a33c:	b2c9      	uxtb	r1, r1
    a33e:	290e      	cmp	r1, #14
    a340:	bf9d      	ittte	ls
    a342:	fa22 f101 	lsrls.w	r1, r2, r1
    a346:	43c9      	mvnls	r1, r1
    a348:	f001 0101 	andls.w	r1, r1, #1
    a34c:	2101      	movhi	r1, #1
    a34e:	4443      	add	r3, r8
    a350:	b9b9      	cbnz	r1, a382 <grid_ui_event_register_eventstring+0x132>
    a352:	7861      	ldrb	r1, [r4, #1]
    a354:	2939      	cmp	r1, #57	; 0x39
    a356:	d814      	bhi.n	a382 <grid_ui_event_register_eventstring+0x132>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    a358:	eb05 0185 	add.w	r1, r5, r5, lsl #2
    a35c:	440b      	add	r3, r1
			parameter_list_length++;
    a35e:	3501      	adds	r5, #1
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    a360:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    a364:	7821      	ldrb	r1, [r4, #0]
    a366:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    a36a:	7861      	ldrb	r1, [r4, #1]
    a36c:	3930      	subs	r1, #48	; 0x30
    a36e:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    a372:	1e79      	subs	r1, r7, #1
    a374:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    a378:	2102      	movs	r1, #2
    a37a:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
			parameter_list_length++;
    a37e:	b2ed      	uxtb	r5, r5
    a380:	e005      	b.n	a38e <grid_ui_event_register_eventstring+0x13e>
		else if (event_string[i-1] == 'Z' && (event_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    a382:	f1bc 0f5a 	cmp.w	ip, #90	; 0x5a
    a386:	d102      	bne.n	a38e <grid_ui_event_register_eventstring+0x13e>
    a388:	7861      	ldrb	r1, [r4, #1]
    a38a:	2935      	cmp	r1, #53	; 0x35
    a38c:	d9e4      	bls.n	a358 <grid_ui_event_register_eventstring+0x108>
	for (uint32_t i=0; i<event_string_length; i++){
    a38e:	3701      	adds	r7, #1
    a390:	3401      	adds	r4, #1
    a392:	e7ac      	b.n	a2ee <grid_ui_event_register_eventstring+0x9e>
    a394:	00008a65 	.word	0x00008a65
    a398:	00014b41 	.word	0x00014b41
    a39c:	00014b51 	.word	0x00014b51
    a3a0:	00014b61 	.word	0x00014b61
    a3a4:	0000a1fd 	.word	0x0000a1fd

0000a3a8 <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a3a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a3aa:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a3ae:	b089      	sub	sp, #36	; 0x24
    a3b0:	4605      	mov	r5, r0
    a3b2:	460c      	mov	r4, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a3b4:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    a3b6:	22ff      	movs	r2, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a3b8:	f44f 7786 	mov.w	r7, #268	; 0x10c
    a3bc:	b2d8      	uxtb	r0, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a3be:	4286      	cmp	r6, r0
    a3c0:	d816      	bhi.n	a3f0 <grid_ui_event_generate_eventstring+0x48>
	if (event_index == 255){
    a3c2:	2aff      	cmp	r2, #255	; 0xff
    a3c4:	d02c      	beq.n	a420 <grid_ui_event_generate_eventstring+0x78>
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    a3c6:	4b24      	ldr	r3, [pc, #144]	; (a458 <grid_ui_event_generate_eventstring+0xb0>)
    a3c8:	2100      	movs	r1, #0
    a3ca:	221a      	movs	r2, #26
    a3cc:	a801      	add	r0, sp, #4
    a3ce:	9100      	str	r1, [sp, #0]
    a3d0:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    a3d2:	7a6b      	ldrb	r3, [r5, #9]
    a3d4:	2b02      	cmp	r3, #2
    a3d6:	d129      	bne.n	a42c <grid_ui_event_generate_eventstring+0x84>
		if (event_type == GRID_UI_EVENT_INIT){
    a3d8:	b99c      	cbnz	r4, a402 <grid_ui_event_generate_eventstring+0x5a>
			sprintf(event_string, GRID_EVENTSTRING_INIT_BUT); // !!
    a3da:	4920      	ldr	r1, [pc, #128]	; (a45c <grid_ui_event_generate_eventstring+0xb4>)
			sprintf(event_string, GRID_EVENTSTRING_PUSHROT_ENC); // !!
    a3dc:	4b20      	ldr	r3, [pc, #128]	; (a460 <grid_ui_event_generate_eventstring+0xb8>)
    a3de:	4668      	mov	r0, sp
    a3e0:	4798      	blx	r3
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a3e2:	4b20      	ldr	r3, [pc, #128]	; (a464 <grid_ui_event_generate_eventstring+0xbc>)
    a3e4:	4668      	mov	r0, sp
    a3e6:	4798      	blx	r3
    a3e8:	466a      	mov	r2, sp
    a3ea:	4603      	mov	r3, r0
    a3ec:	4621      	mov	r1, r4
    a3ee:	e014      	b.n	a41a <grid_ui_event_generate_eventstring+0x72>
		if (ele->event_list[i].type == event_type){
    a3f0:	6e29      	ldr	r1, [r5, #96]	; 0x60
    a3f2:	fb07 1103 	mla	r1, r7, r3, r1
    a3f6:	3301      	adds	r3, #1
    a3f8:	7a89      	ldrb	r1, [r1, #10]
    a3fa:	42a1      	cmp	r1, r4
    a3fc:	bf08      	it	eq
    a3fe:	4602      	moveq	r2, r0
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a400:	e7dc      	b.n	a3bc <grid_ui_event_generate_eventstring+0x14>
		else if (event_type == GRID_UI_EVENT_DP){
    a402:	2c04      	cmp	r4, #4
    a404:	d10e      	bne.n	a424 <grid_ui_event_generate_eventstring+0x7c>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    a406:	4918      	ldr	r1, [pc, #96]	; (a468 <grid_ui_event_generate_eventstring+0xc0>)
    a408:	4b15      	ldr	r3, [pc, #84]	; (a460 <grid_ui_event_generate_eventstring+0xb8>)
    a40a:	4668      	mov	r0, sp
    a40c:	4798      	blx	r3
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a40e:	4b15      	ldr	r3, [pc, #84]	; (a464 <grid_ui_event_generate_eventstring+0xbc>)
    a410:	4668      	mov	r0, sp
    a412:	4798      	blx	r3
    a414:	466a      	mov	r2, sp
    a416:	4603      	mov	r3, r0
    a418:	2104      	movs	r1, #4
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a41a:	4c14      	ldr	r4, [pc, #80]	; (a46c <grid_ui_event_generate_eventstring+0xc4>)
    a41c:	4628      	mov	r0, r5
    a41e:	47a0      	blx	r4
}
    a420:	b009      	add	sp, #36	; 0x24
    a422:	bdf0      	pop	{r4, r5, r6, r7, pc}
		else if (event_type == GRID_UI_EVENT_DR){
    a424:	2c05      	cmp	r4, #5
    a426:	d1fb      	bne.n	a420 <grid_ui_event_generate_eventstring+0x78>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    a428:	4911      	ldr	r1, [pc, #68]	; (a470 <grid_ui_event_generate_eventstring+0xc8>)
    a42a:	e7d7      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    a42c:	2b01      	cmp	r3, #1
    a42e:	d106      	bne.n	a43e <grid_ui_event_generate_eventstring+0x96>
		if (event_type == GRID_UI_EVENT_INIT){
    a430:	b90c      	cbnz	r4, a436 <grid_ui_event_generate_eventstring+0x8e>
			sprintf(event_string, GRID_EVENTSTRING_INIT_POT); // !!
    a432:	4910      	ldr	r1, [pc, #64]	; (a474 <grid_ui_event_generate_eventstring+0xcc>)
    a434:	e7d2      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
		else if (event_type == GRID_UI_EVENT_AVC7){
    a436:	2c01      	cmp	r4, #1
    a438:	d1f2      	bne.n	a420 <grid_ui_event_generate_eventstring+0x78>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    a43a:	490f      	ldr	r1, [pc, #60]	; (a478 <grid_ui_event_generate_eventstring+0xd0>)
    a43c:	e7ce      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    a43e:	2b03      	cmp	r3, #3
    a440:	d1ee      	bne.n	a420 <grid_ui_event_generate_eventstring+0x78>
		if (event_type == GRID_UI_EVENT_INIT){
    a442:	b90c      	cbnz	r4, a448 <grid_ui_event_generate_eventstring+0xa0>
			sprintf(event_string, GRID_EVENTSTRING_INIT_ENC); // !!
    a444:	490d      	ldr	r1, [pc, #52]	; (a47c <grid_ui_event_generate_eventstring+0xd4>)
    a446:	e7c9      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
		else if (event_type == GRID_UI_EVENT_AVC7){
    a448:	2c01      	cmp	r4, #1
    a44a:	d101      	bne.n	a450 <grid_ui_event_generate_eventstring+0xa8>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    a44c:	490c      	ldr	r1, [pc, #48]	; (a480 <grid_ui_event_generate_eventstring+0xd8>)
    a44e:	e7c5      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
		else if (event_type == GRID_UI_EVENT_ENCPUSHROT){
    a450:	2c0d      	cmp	r4, #13
    a452:	d1d6      	bne.n	a402 <grid_ui_event_generate_eventstring+0x5a>
			sprintf(event_string, GRID_EVENTSTRING_PUSHROT_ENC); // !!
    a454:	490b      	ldr	r1, [pc, #44]	; (a484 <grid_ui_event_generate_eventstring+0xdc>)
    a456:	e7c1      	b.n	a3dc <grid_ui_event_generate_eventstring+0x34>
    a458:	000124ed 	.word	0x000124ed
    a45c:	00014b76 	.word	0x00014b76
    a460:	00012b8d 	.word	0x00012b8d
    a464:	00012c81 	.word	0x00012c81
    a468:	00014b85 	.word	0x00014b85
    a46c:	0000a251 	.word	0x0000a251
    a470:	00014b94 	.word	0x00014b94
    a474:	00014ba3 	.word	0x00014ba3
    a478:	00014bb2 	.word	0x00014bb2
    a47c:	00014bc1 	.word	0x00014bc1
    a480:	00014bd0 	.word	0x00014bd0
    a484:	00014bdf 	.word	0x00014bdf

0000a488 <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    a488:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_event* eve = &parent->event_list[index];
    a48a:	f44f 7386 	mov.w	r3, #268	; 0x10c
    a48e:	6e05      	ldr	r5, [r0, #96]	; 0x60
    a490:	434b      	muls	r3, r1
    a492:	18ec      	adds	r4, r5, r3
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    a494:	4616      	mov	r6, r2
	eve->index = index;
    a496:	7221      	strb	r1, [r4, #8]
	eve->cfg_changed_flag = 0;
    a498:	2200      	movs	r2, #0
	eve->status = GRID_UI_STATUS_READY;
    a49a:	2104      	movs	r1, #4
	eve->parent = parent;
    a49c:	6060      	str	r0, [r4, #4]
	eve->cfg_changed_flag = 0;
    a49e:	f884 2107 	strb.w	r2, [r4, #263]	; 0x107
	eve->type   = event_type;	
    a4a2:	72a6      	strb	r6, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    a4a4:	54e9      	strb	r1, [r5, r3]
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a4a6:	f104 0110 	add.w	r1, r4, #16
    a4aa:	4623      	mov	r3, r4
    a4ac:	f104 052e 	add.w	r5, r4, #46	; 0x2e
		eve->event_string[i] = 0;
    a4b0:	f801 2b01 	strb.w	r2, [r1], #1
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a4b4:	42a9      	cmp	r1, r5
    a4b6:	d1fb      	bne.n	a4b0 <grid_ui_event_init+0x28>
	eve->event_string_length = 0;
    a4b8:	60e2      	str	r2, [r4, #12]
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    a4ba:	f104 0148 	add.w	r1, r4, #72	; 0x48
    a4be:	f104 05c0 	add.w	r5, r4, #192	; 0xc0
		eve->action_string[i] = 0;
    a4c2:	2200      	movs	r2, #0
    a4c4:	f801 2b01 	strb.w	r2, [r1], #1
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    a4c8:	42a9      	cmp	r1, r5
    a4ca:	d1fb      	bne.n	a4c4 <grid_ui_event_init+0x3c>
	eve->action_string_length = 0;
    a4cc:	6462      	str	r2, [r4, #68]	; 0x44
	eve->event_parameter_count = 0;
    a4ce:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    a4d2:	f104 0114 	add.w	r1, r4, #20
	eve->event_parameter_count = 0;
    a4d6:	4625      	mov	r5, r4
		eve->event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    a4d8:	2200      	movs	r2, #0
    a4da:	f885 202f 	strb.w	r2, [r5, #47]	; 0x2f
		eve->event_parameter_list[i].address = 0;
    a4de:	f885 2031 	strb.w	r2, [r5, #49]	; 0x31
		eve->event_parameter_list[i].offset = 0;
    a4e2:	f885 2033 	strb.w	r2, [r5, #51]	; 0x33
		eve->event_parameter_list[i].length = 0;
    a4e6:	f885 2032 	strb.w	r2, [r5, #50]	; 0x32
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    a4ea:	3505      	adds	r5, #5
    a4ec:	428d      	cmp	r5, r1
    a4ee:	d1f4      	bne.n	a4da <grid_ui_event_init+0x52>
	eve->action_parameter_count = 0;
    a4f0:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
		eve->action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    a4f4:	2500      	movs	r5, #0
    a4f6:	f104 0246 	add.w	r2, r4, #70	; 0x46
    a4fa:	f883 50c1 	strb.w	r5, [r3, #193]	; 0xc1
		eve->action_parameter_list[i].address = 0;
    a4fe:	f883 50c3 	strb.w	r5, [r3, #195]	; 0xc3
		eve->action_parameter_list[i].offset = 0;
    a502:	f883 50c5 	strb.w	r5, [r3, #197]	; 0xc5
		eve->action_parameter_list[i].length = 0;
    a506:	f883 50c4 	strb.w	r5, [r3, #196]	; 0xc4
	for (uint32_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    a50a:	3305      	adds	r3, #5
    a50c:	429a      	cmp	r2, r3
    a50e:	d1f4      	bne.n	a4fa <grid_ui_event_init+0x72>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    a510:	4b06      	ldr	r3, [pc, #24]	; (a52c <grid_ui_event_init+0xa4>)
    a512:	4631      	mov	r1, r6
    a514:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    a516:	4b06      	ldr	r3, [pc, #24]	; (a530 <grid_ui_event_init+0xa8>)
    a518:	6860      	ldr	r0, [r4, #4]
    a51a:	4631      	mov	r1, r6
    a51c:	4798      	blx	r3
	eve->cfg_default_flag = 1;
    a51e:	f240 1301 	movw	r3, #257	; 0x101
	eve->cfg_changed_flag = 0;
    a522:	f884 5107 	strb.w	r5, [r4, #263]	; 0x107
	eve->cfg_default_flag = 1;
    a526:	f8a4 3108 	strh.w	r3, [r4, #264]	; 0x108
}
    a52a:	bd70      	pop	{r4, r5, r6, pc}
    a52c:	0000a3a9 	.word	0x0000a3a9
    a530:	0000a055 	.word	0x0000a055

0000a534 <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    a534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    a538:	2364      	movs	r3, #100	; 0x64
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    a53a:	4615      	mov	r5, r2
	struct grid_ui_element* ele = &parent->element_list[index];
    a53c:	68c2      	ldr	r2, [r0, #12]
    a53e:	fb11 f303 	smulbb	r3, r1, r3
    a542:	18d4      	adds	r4, r2, r3
	ele->index = index;
    a544:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    a546:	2101      	movs	r1, #1
	ele->parent = parent;
    a548:	6060      	str	r0, [r4, #4]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    a54a:	54d1      	strb	r1, [r2, r3]
	ele->type = element_type;
    a54c:	7265      	strb	r5, [r4, #9]
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    a54e:	f104 030c 	add.w	r3, r4, #12
    a552:	f104 025c 	add.w	r2, r4, #92	; 0x5c
		ele->template_parameter_list[i] = 0;
    a556:	2100      	movs	r1, #0
    a558:	f843 1b04 	str.w	r1, [r3], #4
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    a55c:	429a      	cmp	r2, r3
    a55e:	d1fb      	bne.n	a558 <grid_ui_element_init+0x24>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    a560:	bb1d      	cbnz	r5, a5aa <grid_ui_element_init+0x76>
		ele->event_list_length = 6;
    a562:	2306      	movs	r3, #6
    a564:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a568:	f44f 60c9 	mov.w	r0, #1608	; 0x648
    a56c:	4b34      	ldr	r3, [pc, #208]	; (a640 <grid_ui_element_init+0x10c>)
    a56e:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a570:	462a      	mov	r2, r5
    a572:	4629      	mov	r1, r5
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a574:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a576:	4d33      	ldr	r5, [pc, #204]	; (a644 <grid_ui_element_init+0x110>)
    a578:	4620      	mov	r0, r4
    a57a:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    a57c:	220c      	movs	r2, #12
    a57e:	2101      	movs	r1, #1
    a580:	4620      	mov	r0, r4
    a582:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    a584:	2207      	movs	r2, #7
    a586:	2102      	movs	r1, #2
    a588:	4620      	mov	r0, r4
    a58a:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    a58c:	2208      	movs	r2, #8
    a58e:	2103      	movs	r1, #3
    a590:	4620      	mov	r0, r4
    a592:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    a594:	2209      	movs	r2, #9
    a596:	2104      	movs	r1, #4
    a598:	4620      	mov	r0, r4
    a59a:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    a59c:	220a      	movs	r2, #10
    a59e:	2105      	movs	r1, #5
    a5a0:	4620      	mov	r0, r4
    a5a2:	462b      	mov	r3, r5
}
    a5a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a5a8:	4718      	bx	r3
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    a5aa:	2d01      	cmp	r5, #1
    a5ac:	d111      	bne.n	a5d2 <grid_ui_element_init+0x9e>
		ele->event_list_length = 2;
    a5ae:	2302      	movs	r3, #2
    a5b0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5b4:	f44f 7006 	mov.w	r0, #536	; 0x218
    a5b8:	4b21      	ldr	r3, [pc, #132]	; (a640 <grid_ui_element_init+0x10c>)
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5ba:	4e22      	ldr	r6, [pc, #136]	; (a644 <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5bc:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5be:	2200      	movs	r2, #0
    a5c0:	4611      	mov	r1, r2
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5c2:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5c4:	4620      	mov	r0, r4
    a5c6:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    a5c8:	462a      	mov	r2, r5
    a5ca:	4629      	mov	r1, r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a5cc:	4620      	mov	r0, r4
    a5ce:	4633      	mov	r3, r6
    a5d0:	e7e8      	b.n	a5a4 <grid_ui_element_init+0x70>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    a5d2:	2d02      	cmp	r5, #2
    a5d4:	d113      	bne.n	a5fe <grid_ui_element_init+0xca>
		ele->event_list_length = 3;
    a5d6:	2303      	movs	r3, #3
    a5d8:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5dc:	f44f 7049 	mov.w	r0, #804	; 0x324
    a5e0:	4b17      	ldr	r3, [pc, #92]	; (a640 <grid_ui_element_init+0x10c>)
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5e2:	4e18      	ldr	r6, [pc, #96]	; (a644 <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5e4:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5e6:	2200      	movs	r2, #0
    a5e8:	4611      	mov	r1, r2
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a5ea:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a5ec:	4620      	mov	r0, r4
    a5ee:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    a5f0:	2204      	movs	r2, #4
    a5f2:	2101      	movs	r1, #1
    a5f4:	4620      	mov	r0, r4
    a5f6:	47b0      	blx	r6
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    a5f8:	2205      	movs	r2, #5
    a5fa:	4629      	mov	r1, r5
    a5fc:	e7e6      	b.n	a5cc <grid_ui_element_init+0x98>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    a5fe:	2d03      	cmp	r5, #3
    a600:	d11b      	bne.n	a63a <grid_ui_element_init+0x106>
		ele->event_list_length = 5;
    a602:	2705      	movs	r7, #5
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a604:	4b0e      	ldr	r3, [pc, #56]	; (a640 <grid_ui_element_init+0x10c>)
		ele->event_list_length = 5;
    a606:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a60a:	f240 503c 	movw	r0, #1340	; 0x53c
    a60e:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a610:	2200      	movs	r2, #0
    a612:	4e0c      	ldr	r6, [pc, #48]	; (a644 <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a614:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a616:	4611      	mov	r1, r2
    a618:	4620      	mov	r0, r4
    a61a:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    a61c:	2204      	movs	r2, #4
    a61e:	2101      	movs	r1, #1
    a620:	4620      	mov	r0, r4
    a622:	47b0      	blx	r6
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    a624:	463a      	mov	r2, r7
    a626:	2102      	movs	r1, #2
    a628:	4620      	mov	r0, r4
    a62a:	47b0      	blx	r6
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    a62c:	2201      	movs	r2, #1
    a62e:	4629      	mov	r1, r5
    a630:	4620      	mov	r0, r4
    a632:	47b0      	blx	r6
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a634:	220d      	movs	r2, #13
    a636:	2104      	movs	r1, #4
    a638:	e7c8      	b.n	a5cc <grid_ui_element_init+0x98>
}
    a63a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a63e:	bf00      	nop
    a640:	00012399 	.word	0x00012399
    a644:	0000a489 	.word	0x0000a489

0000a648 <grid_ui_smart_trigger_local>:
void grid_ui_smart_trigger_local(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    a64a:	4605      	mov	r5, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a64c:	010f      	lsls	r7, r1, #4
void grid_ui_smart_trigger_local(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a64e:	4608      	mov	r0, r1
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a650:	2164      	movs	r1, #100	; 0x64
    a652:	fb02 f401 	mul.w	r4, r2, r1
    a656:	686a      	ldr	r2, [r5, #4]
    a658:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    a65c:	4619      	mov	r1, r3
    a65e:	68d6      	ldr	r6, [r2, #12]
    a660:	4b0b      	ldr	r3, [pc, #44]	; (a690 <grid_ui_smart_trigger_local+0x48>)
    a662:	4426      	add	r6, r4
    a664:	4630      	mov	r0, r6
    a666:	4798      	blx	r3
	if (event_index == 255){
    a668:	28ff      	cmp	r0, #255	; 0xff
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a66a:	4601      	mov	r1, r0
	if (event_index == 255){
    a66c:	d00d      	beq.n	a68a <grid_ui_smart_trigger_local+0x42>
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    a66e:	9001      	str	r0, [sp, #4]
    a670:	4b08      	ldr	r3, [pc, #32]	; (a694 <grid_ui_smart_trigger_local+0x4c>)
    a672:	4630      	mov	r0, r6
    a674:	4798      	blx	r3
    grid_ui_event_trigger_local(&mod->bank_list[bank].element_list[element], event_index);
    a676:	686b      	ldr	r3, [r5, #4]
    a678:	9901      	ldr	r1, [sp, #4]
    a67a:	443b      	add	r3, r7
    a67c:	68d8      	ldr	r0, [r3, #12]
    a67e:	4b06      	ldr	r3, [pc, #24]	; (a698 <grid_ui_smart_trigger_local+0x50>)
    a680:	4420      	add	r0, r4
}
    a682:	b003      	add	sp, #12
    a684:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    grid_ui_event_trigger_local(&mod->bank_list[bank].element_list[element], event_index);
    a688:	4718      	bx	r3
}
    a68a:	b003      	add	sp, #12
    a68c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a68e:	bf00      	nop
    a690:	000097a5 	.word	0x000097a5
    a694:	00009cfd 	.word	0x00009cfd
    a698:	000097e3 	.word	0x000097e3

0000a69c <grid_ui_reinit_local>:
void grid_ui_reinit_local(struct grid_ui_model* ui){
    a69c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a6a0:	4604      	mov	r4, r0
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a6a2:	f04f 0800 	mov.w	r8, #0
    a6a6:	7863      	ldrb	r3, [r4, #1]
    a6a8:	fa5f f788 	uxtb.w	r7, r8
    a6ac:	42bb      	cmp	r3, r7
    a6ae:	d805      	bhi.n	a6bc <grid_ui_reinit_local+0x20>
	grid_sys_state.bank_active_changed = 1;
    a6b0:	4b1d      	ldr	r3, [pc, #116]	; (a728 <grid_ui_reinit_local+0x8c>)
    a6b2:	2201      	movs	r2, #1
    a6b4:	745a      	strb	r2, [r3, #17]
}
    a6b6:	b003      	add	sp, #12
    a6b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a6bc:	6866      	ldr	r6, [r4, #4]
    a6be:	eb06 1307 	add.w	r3, r6, r7, lsl #4
    a6c2:	9300      	str	r3, [sp, #0]
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a6c4:	f04f 0900 	mov.w	r9, #0
    a6c8:	9b00      	ldr	r3, [sp, #0]
    a6ca:	7a5b      	ldrb	r3, [r3, #9]
    a6cc:	fa5f fb89 	uxtb.w	fp, r9
    a6d0:	455b      	cmp	r3, fp
    a6d2:	d802      	bhi.n	a6da <grid_ui_reinit_local+0x3e>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a6d4:	f108 0801 	add.w	r8, r8, #1
    a6d8:	e7e5      	b.n	a6a6 <grid_ui_reinit_local+0xa>
			struct grid_ui_element* ele = &bank->element_list[j];
    a6da:	9b00      	ldr	r3, [sp, #0]
    a6dc:	68db      	ldr	r3, [r3, #12]
    a6de:	2564      	movs	r5, #100	; 0x64
    a6e0:	fb05 350b 	mla	r5, r5, fp, r3
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a6e4:	f04f 0a00 	mov.w	sl, #0
    a6e8:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    a6ec:	fa5f f38a 	uxtb.w	r3, sl
    a6f0:	4299      	cmp	r1, r3
    a6f2:	d802      	bhi.n	a6fa <grid_ui_reinit_local+0x5e>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a6f4:	f109 0901 	add.w	r9, r9, #1
    a6f8:	e7e6      	b.n	a6c8 <grid_ui_reinit_local+0x2c>
				struct grid_ui_event* eve = &ele->event_list[k];
    a6fa:	6e29      	ldr	r1, [r5, #96]	; 0x60
                grid_ui_smart_trigger_local(ui, i, j, eve->type);
    a6fc:	4e0b      	ldr	r6, [pc, #44]	; (a72c <grid_ui_reinit_local+0x90>)
				struct grid_ui_event* eve = &ele->event_list[k];
    a6fe:	f44f 7286 	mov.w	r2, #268	; 0x10c
    a702:	fb02 1303 	mla	r3, r2, r3, r1
				grid_ui_event_generate_actionstring(ele, eve->type);
    a706:	9301      	str	r3, [sp, #4]
    a708:	7a99      	ldrb	r1, [r3, #10]
    a70a:	4b09      	ldr	r3, [pc, #36]	; (a730 <grid_ui_reinit_local+0x94>)
    a70c:	4628      	mov	r0, r5
    a70e:	4798      	blx	r3
	eve->trigger = GRID_UI_STATUS_READY;
    a710:	9b01      	ldr	r3, [sp, #4]
    a712:	2104      	movs	r1, #4
    a714:	7259      	strb	r1, [r3, #9]
                grid_ui_smart_trigger_local(ui, i, j, eve->type);
    a716:	465a      	mov	r2, fp
    a718:	7a9b      	ldrb	r3, [r3, #10]
    a71a:	4639      	mov	r1, r7
    a71c:	4620      	mov	r0, r4
    a71e:	47b0      	blx	r6
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a720:	f10a 0a01 	add.w	sl, sl, #1
    a724:	e7e0      	b.n	a6e8 <grid_ui_reinit_local+0x4c>
    a726:	bf00      	nop
    a728:	20006f80 	.word	0x20006f80
    a72c:	0000a649 	.word	0x0000a649
    a730:	0000a055 	.word	0x0000a055

0000a734 <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    a734:	2000      	movs	r0, #0
    a736:	4770      	bx	lr

0000a738 <grid_usb_serial_statechange_cb>:

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    a738:	b513      	push	{r0, r1, r4, lr}
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    a73a:	4c06      	ldr	r4, [pc, #24]	; (a754 <grid_usb_serial_statechange_cb+0x1c>)
{
    a73c:	f8ad 0004 	strh.w	r0, [sp, #4]
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    a740:	4905      	ldr	r1, [pc, #20]	; (a758 <grid_usb_serial_statechange_cb+0x20>)
    a742:	2000      	movs	r0, #0
    a744:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    a746:	4905      	ldr	r1, [pc, #20]	; (a75c <grid_usb_serial_statechange_cb+0x24>)
    a748:	2001      	movs	r0, #1
    a74a:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    a74c:	2000      	movs	r0, #0
    a74e:	b002      	add	sp, #8
    a750:	bd10      	pop	{r4, pc}
    a752:	bf00      	nop
    a754:	0000b309 	.word	0x0000b309
    a758:	0000a735 	.word	0x0000a735
    a75c:	0000a7b1 	.word	0x0000a7b1

0000a760 <grid_usb_midi_bulkin_cb>:
{
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    a760:	b513      	push	{r0, r1, r4, lr}
	
	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    a762:	2302      	movs	r3, #2
    a764:	f44f 7296 	mov.w	r2, #300	; 0x12c
    a768:	e9cd 3200 	strd	r3, r2, [sp]
    a76c:	23ff      	movs	r3, #255	; 0xff
    a76e:	4804      	ldr	r0, [pc, #16]	; (a780 <grid_usb_midi_bulkin_cb+0x20>)
    a770:	4c04      	ldr	r4, [pc, #16]	; (a784 <grid_usb_midi_bulkin_cb+0x24>)
    a772:	2200      	movs	r2, #0
    a774:	4619      	mov	r1, r3
    a776:	47a0      	blx	r4
	return false;
}
    a778:	2000      	movs	r0, #0
    a77a:	b002      	add	sp, #8
    a77c:	bd10      	pop	{r4, pc}
    a77e:	bf00      	nop
    a780:	20006f80 	.word	0x20006f80
    a784:	00008ffb 	.word	0x00008ffb

0000a788 <grid_usb_midi_bulkout_cb>:
{
    a788:	b513      	push	{r0, r1, r4, lr}
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    a78a:	2302      	movs	r3, #2
    a78c:	f44f 7296 	mov.w	r2, #300	; 0x12c
    a790:	e9cd 3200 	strd	r3, r2, [sp]
    a794:	22ff      	movs	r2, #255	; 0xff
    a796:	4804      	ldr	r0, [pc, #16]	; (a7a8 <grid_usb_midi_bulkout_cb+0x20>)
    a798:	4c04      	ldr	r4, [pc, #16]	; (a7ac <grid_usb_midi_bulkout_cb+0x24>)
    a79a:	2300      	movs	r3, #0
    a79c:	4611      	mov	r1, r2
    a79e:	47a0      	blx	r4
}
    a7a0:	2000      	movs	r0, #0
    a7a2:	b002      	add	sp, #8
    a7a4:	bd10      	pop	{r4, pc}
    a7a6:	bf00      	nop
    a7a8:	20006f80 	.word	0x20006f80
    a7ac:	00008ffb 	.word	0x00008ffb

0000a7b0 <grid_usb_serial_bulkin_cb>:
    a7b0:	2000      	movs	r0, #0
    a7b2:	4770      	bx	lr

0000a7b4 <grid_usb_serial_init>:
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    a7b4:	4901      	ldr	r1, [pc, #4]	; (a7bc <grid_usb_serial_init+0x8>)
    a7b6:	4b02      	ldr	r3, [pc, #8]	; (a7c0 <grid_usb_serial_init+0xc>)
    a7b8:	2003      	movs	r0, #3
    a7ba:	4718      	bx	r3
    a7bc:	0000a739 	.word	0x0000a739
    a7c0:	0000b309 	.word	0x0000b309

0000a7c4 <grid_keyboard_cleanup>:
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
	
	uint8_t changed_flag = 0;
	
	// Remove all inactive (released) keys
	for(uint8_t i=0; i<kb->key_active_count; i++){
    a7c4:	2300      	movs	r3, #0
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
    a7c6:	b5f0      	push	{r4, r5, r6, r7, lr}
			
			changed_flag = 1;
			
			kb->key_list[i].ismodifier = 0;
			kb->key_list[i].ispressed = 0;
			kb->key_list[i].keycode = 255;	
    a7c8:	f04f 0cff 	mov.w	ip, #255	; 0xff
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
    a7cc:	4604      	mov	r4, r0
			// Pop item, move each remaining after this forvard one index
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
				
				kb->key_list[j-1] = kb->key_list[j];
				
				kb->key_list[j].ismodifier = 0;
    a7ce:	469e      	mov	lr, r3
	uint8_t changed_flag = 0;
    a7d0:	4618      	mov	r0, r3
	for(uint8_t i=0; i<kb->key_active_count; i++){
    a7d2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
    a7d6:	429d      	cmp	r5, r3
    a7d8:	d800      	bhi.n	a7dc <grid_keyboard_cleanup+0x18>
		// USB SEND
	}
	
	return changed_flag;
	
}
    a7da:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (kb->key_list[i].ispressed == false){
    a7dc:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
    a7e0:	7d8f      	ldrb	r7, [r1, #22]
    a7e2:	b98f      	cbnz	r7, a808 <grid_keyboard_cleanup+0x44>
    a7e4:	1c5a      	adds	r2, r3, #1
    a7e6:	b2d6      	uxtb	r6, r2
			kb->key_list[i].ismodifier = 0;
    a7e8:	754f      	strb	r7, [r1, #21]
			kb->key_list[i].ispressed = 0;
    a7ea:	758f      	strb	r7, [r1, #22]
			kb->key_list[i].keycode = 255;	
    a7ec:	f881 c014 	strb.w	ip, [r1, #20]
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    a7f0:	eb04 02c6 	add.w	r2, r4, r6, lsl #3
    a7f4:	42b5      	cmp	r5, r6
    a7f6:	f102 0208 	add.w	r2, r2, #8
    a7fa:	d108      	bne.n	a80e <grid_keyboard_cleanup+0x4a>
			kb->key_active_count--;
    a7fc:	3d01      	subs	r5, #1
			i--; // Retest this index, because it now points to a new item
    a7fe:	3b01      	subs	r3, #1
			kb->key_active_count--;
    a800:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
			i--; // Retest this index, because it now points to a new item
    a804:	b2db      	uxtb	r3, r3
			changed_flag = 1;
    a806:	2001      	movs	r0, #1
	for(uint8_t i=0; i<kb->key_active_count; i++){
    a808:	3301      	adds	r3, #1
    a80a:	b2db      	uxtb	r3, r3
    a80c:	e7e1      	b.n	a7d2 <grid_keyboard_cleanup+0xe>
				kb->key_list[j-1] = kb->key_list[j];
    a80e:	e9d2 0103 	ldrd	r0, r1, [r2, #12]
    a812:	1d17      	adds	r7, r2, #4
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    a814:	3601      	adds	r6, #1
				kb->key_list[j-1] = kb->key_list[j];
    a816:	e887 0003 	stmia.w	r7, {r0, r1}
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    a81a:	b2f6      	uxtb	r6, r6
				kb->key_list[j].ismodifier = 0;
    a81c:	f882 e00d 	strb.w	lr, [r2, #13]
				kb->key_list[j].ispressed = 0;
    a820:	f882 e00e 	strb.w	lr, [r2, #14]
				kb->key_list[j].keycode = 255;
    a824:	f882 c00c 	strb.w	ip, [r2, #12]
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    a828:	e7e4      	b.n	a7f4 <grid_keyboard_cleanup+0x30>
	...

0000a82c <grid_keyboard_keychange>:


uint8_t grid_keyboard_keychange(struct grid_keyboard_model* kb, struct grid_keyboard_event_desc* key){
    a82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a830:	4604      	mov	r4, r0
	uint8_t item_index = 255;
	uint8_t remove_flag = 0;
	uint8_t changed_flag = 0;
	

	grid_keyboard_cleanup(kb);
    a832:	f8df 814c 	ldr.w	r8, [pc, #332]	; a980 <grid_keyboard_keychange+0x154>
uint8_t grid_keyboard_keychange(struct grid_keyboard_model* kb, struct grid_keyboard_event_desc* key){
    a836:	b0ec      	sub	sp, #432	; 0x1b0
    a838:	460d      	mov	r5, r1
	grid_keyboard_cleanup(kb);
    a83a:	47c0      	blx	r8
	

	for(uint8_t i=0; i<kb->key_active_count; i++){
    a83c:	2200      	movs	r2, #0
    a83e:	f894 c044 	ldrb.w	ip, [r4, #68]	; 0x44
    a842:	4626      	mov	r6, r4
    a844:	4623      	mov	r3, r4
	uint8_t changed_flag = 0;
    a846:	4691      	mov	r9, r2
	uint8_t item_index = 255;
    a848:	27ff      	movs	r7, #255	; 0xff
				if (key->ispressed == true){
					// OK nothing to do here
				}
				else{
					// Release the damn key
					kb->key_list[i].ispressed = false;
    a84a:	4696      	mov	lr, r2
    a84c:	b2d1      	uxtb	r1, r2
	for(uint8_t i=0; i<kb->key_active_count; i++){
    a84e:	458c      	cmp	ip, r1
    a850:	d82e      	bhi.n	a8b0 <grid_keyboard_keychange+0x84>
		}
		
	}
	
	
	uint8_t print_happened = grid_keyboard_cleanup(kb);
    a852:	4620      	mov	r0, r4
    a854:	47c0      	blx	r8
	
	
	if (item_index == 255){
    a856:	2fff      	cmp	r7, #255	; 0xff
    a858:	d143      	bne.n	a8e2 <grid_keyboard_keychange+0xb6>
		
		// item not in list
		
		if (kb->key_active_count< GRID_KEYBOARD_KEY_maxcount){
    a85a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    a85e:	2b05      	cmp	r3, #5
    a860:	d83f      	bhi.n	a8e2 <grid_keyboard_keychange+0xb6>
			
			if (key->ispressed == true){
    a862:	78aa      	ldrb	r2, [r5, #2]
    a864:	2a01      	cmp	r2, #1
    a866:	d13c      	bne.n	a8e2 <grid_keyboard_keychange+0xb6>
				
				kb->key_list[kb->key_active_count] = *key;
    a868:	e895 0003 	ldmia.w	r5, {r0, r1}
    a86c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    a870:	3214      	adds	r2, #20
				kb->key_active_count++;
    a872:	3301      	adds	r3, #1
				kb->key_list[kb->key_active_count] = *key;
    a874:	e882 0003 	stmia.w	r2, {r0, r1}
				kb->key_active_count++;
    a878:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		}
		
	}
	
	
	if (changed_flag == 1){
    a87c:	f104 0112 	add.w	r1, r4, #18
	uint8_t item_index = 255;
    a880:	4623      	mov	r3, r4
//		}
			
		
		for(uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++){
		
			kb->hid_key_array[i].b_modifier = kb->key_list[i].ismodifier;
    a882:	7d72      	ldrb	r2, [r6, #21]
    a884:	3a00      	subs	r2, #0
    a886:	bf18      	it	ne
    a888:	2201      	movne	r2, #1
    a88a:	705a      	strb	r2, [r3, #1]
			kb->hid_key_array[i].key_id = kb->key_list[i].keycode;
    a88c:	7d32      	ldrb	r2, [r6, #20]
    a88e:	701a      	strb	r2, [r3, #0]
			kb->hid_key_array[i].state = kb->key_list[i].ispressed;
    a890:	7db2      	ldrb	r2, [r6, #22]
    a892:	709a      	strb	r2, [r3, #2]
		for(uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++){
    a894:	3303      	adds	r3, #3
    a896:	428b      	cmp	r3, r1
    a898:	f106 0608 	add.w	r6, r6, #8
    a89c:	d1f1      	bne.n	a882 <grid_keyboard_keychange+0x56>
		
		}
        
        
        if (kb->isenabled){
    a89e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    a8a2:	b325      	cbz	r5, a8ee <grid_keyboard_keychange+0xc2>
            
            
    		hiddf_keyboard_keys_state_change(kb->hid_key_array, kb->key_active_count);    
    a8a4:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    a8a8:	4b2b      	ldr	r3, [pc, #172]	; (a958 <grid_keyboard_keychange+0x12c>)
    a8aa:	4620      	mov	r0, r4
    a8ac:	4798      	blx	r3
    a8ae:	e01b      	b.n	a8e8 <grid_keyboard_keychange+0xbc>
		if (kb->key_list[i].keycode == key->keycode && kb->key_list[i].ismodifier == key->ismodifier){
    a8b0:	f893 a014 	ldrb.w	sl, [r3, #20]
    a8b4:	7828      	ldrb	r0, [r5, #0]
    a8b6:	4582      	cmp	sl, r0
    a8b8:	d111      	bne.n	a8de <grid_keyboard_keychange+0xb2>
    a8ba:	f893 a015 	ldrb.w	sl, [r3, #21]
    a8be:	7868      	ldrb	r0, [r5, #1]
    a8c0:	4582      	cmp	sl, r0
    a8c2:	d10c      	bne.n	a8de <grid_keyboard_keychange+0xb2>
			if (kb->key_list[i].ispressed == true){
    a8c4:	7d98      	ldrb	r0, [r3, #22]
    a8c6:	2801      	cmp	r0, #1
    a8c8:	d105      	bne.n	a8d6 <grid_keyboard_keychange+0xaa>
				if (key->ispressed == true){
    a8ca:	78af      	ldrb	r7, [r5, #2]
    a8cc:	2f01      	cmp	r7, #1
    a8ce:	d002      	beq.n	a8d6 <grid_keyboard_keychange+0xaa>
					kb->key_list[i].ispressed = false;
    a8d0:	f883 e016 	strb.w	lr, [r3, #22]
					changed_flag = 1;
    a8d4:	4681      	mov	r9, r0
	for(uint8_t i=0; i<kb->key_active_count; i++){
    a8d6:	3201      	adds	r2, #1
    a8d8:	3308      	adds	r3, #8
	uint8_t item_index = 255;
    a8da:	460f      	mov	r7, r1
    a8dc:	e7b6      	b.n	a84c <grid_keyboard_keychange+0x20>
    a8de:	4639      	mov	r1, r7
    a8e0:	e7f9      	b.n	a8d6 <grid_keyboard_keychange+0xaa>
	if (changed_flag == 1){
    a8e2:	f1b9 0f00 	cmp.w	r9, #0
    a8e6:	d1c9      	bne.n	a87c <grid_keyboard_keychange+0x50>
		
		
		// USB SEND
	}
	
}
    a8e8:	b06c      	add	sp, #432	; 0x1b0
    a8ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            grid_msg_init(&response);
    a8ee:	a805      	add	r0, sp, #20
    a8f0:	4b1a      	ldr	r3, [pc, #104]	; (a95c <grid_keyboard_keychange+0x130>)
            grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    a8f2:	4e1b      	ldr	r6, [pc, #108]	; (a960 <grid_keyboard_keychange+0x134>)
            grid_msg_init(&response);
    a8f4:	4798      	blx	r3
            grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    a8f6:	227f      	movs	r2, #127	; 0x7f
    a8f8:	462b      	mov	r3, r5
    a8fa:	4611      	mov	r1, r2
    a8fc:	a805      	add	r0, sp, #20
    a8fe:	47b0      	blx	r6
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    a900:	2303      	movs	r3, #3
    a902:	4918      	ldr	r1, [pc, #96]	; (a964 <grid_keyboard_keychange+0x138>)
    a904:	9300      	str	r3, [sp, #0]
    a906:	2202      	movs	r2, #2
    a908:	4e17      	ldr	r6, [pc, #92]	; (a968 <grid_keyboard_keychange+0x13c>)
            uint8_t response_payload[10] = {0};
    a90a:	f8ad 5010 	strh.w	r5, [sp, #16]
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    a90e:	2392      	movs	r3, #146	; 0x92
    a910:	a802      	add	r0, sp, #8
            uint8_t response_payload[10] = {0};
    a912:	e9cd 5502 	strd	r5, r5, [sp, #8]
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    a916:	47b0      	blx	r6
            grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    a918:	4b14      	ldr	r3, [pc, #80]	; (a96c <grid_keyboard_keychange+0x140>)
    a91a:	a802      	add	r0, sp, #8
    a91c:	4798      	blx	r3
    a91e:	a902      	add	r1, sp, #8
    a920:	4602      	mov	r2, r0
    a922:	4b13      	ldr	r3, [pc, #76]	; (a970 <grid_keyboard_keychange+0x144>)
    a924:	a805      	add	r0, sp, #20
    a926:	4798      	blx	r3
            grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, kb->isenabled);
    a928:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    a92c:	9300      	str	r3, [sp, #0]
    a92e:	4c11      	ldr	r4, [pc, #68]	; (a974 <grid_keyboard_keychange+0x148>)
    a930:	4629      	mov	r1, r5
    a932:	a805      	add	r0, sp, #20
    a934:	2302      	movs	r3, #2
    a936:	2205      	movs	r2, #5
    a938:	47a0      	blx	r4
            grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    a93a:	230d      	movs	r3, #13
    a93c:	9300      	str	r3, [sp, #0]
    a93e:	2204      	movs	r2, #4
    a940:	4629      	mov	r1, r5
    a942:	a805      	add	r0, sp, #20
    a944:	2301      	movs	r3, #1
    a946:	47a0      	blx	r4
            grid_msg_packet_close(&response);
    a948:	4b0b      	ldr	r3, [pc, #44]	; (a978 <grid_keyboard_keychange+0x14c>)
    a94a:	a805      	add	r0, sp, #20
    a94c:	4798      	blx	r3
            grid_msg_packet_send_everywhere(&response);
    a94e:	4b0b      	ldr	r3, [pc, #44]	; (a97c <grid_keyboard_keychange+0x150>)
    a950:	a805      	add	r0, sp, #20
    a952:	4798      	blx	r3
    a954:	e7c8      	b.n	a8e8 <grid_keyboard_keychange+0xbc>
    a956:	bf00      	nop
    a958:	0000d599 	.word	0x0000d599
    a95c:	00007d95 	.word	0x00007d95
    a960:	00007dc9 	.word	0x00007dc9
    a964:	00014764 	.word	0x00014764
    a968:	00012b49 	.word	0x00012b49
    a96c:	00012c81 	.word	0x00012c81
    a970:	00007d05 	.word	0x00007d05
    a974:	00007d79 	.word	0x00007d79
    a978:	00007ec1 	.word	0x00007ec1
    a97c:	00007f95 	.word	0x00007f95
    a980:	0000a7c5 	.word	0x0000a7c5

0000a984 <grid_midi_buffer_init>:



void grid_midi_buffer_init(struct grid_midi_event_desc* buf, uint16_t length){
    a984:	b510      	push	{r4, lr}
	
	
	for (uint16_t i=0; i<length; i++)
    a986:	2300      	movs	r3, #0
	{
		buf[i].byte0 = 0;
    a988:	461a      	mov	r2, r3
	for (uint16_t i=0; i<length; i++)
    a98a:	b29c      	uxth	r4, r3
    a98c:	42a1      	cmp	r1, r4
    a98e:	f100 0004 	add.w	r0, r0, #4
    a992:	d800      	bhi.n	a996 <grid_midi_buffer_init+0x12>
		buf[i].byte1 = 0;
		buf[i].byte2 = 0;
		buf[i].byte3 = 0;
	}
	
}
    a994:	bd10      	pop	{r4, pc}
		buf[i].byte0 = 0;
    a996:	f800 2c04 	strb.w	r2, [r0, #-4]
		buf[i].byte1 = 0;
    a99a:	f800 2c03 	strb.w	r2, [r0, #-3]
		buf[i].byte2 = 0;
    a99e:	f800 2c02 	strb.w	r2, [r0, #-2]
		buf[i].byte3 = 0;
    a9a2:	f800 2c01 	strb.w	r2, [r0, #-1]
	for (uint16_t i=0; i<length; i++)
    a9a6:	3301      	adds	r3, #1
    a9a8:	e7ef      	b.n	a98a <grid_midi_buffer_init+0x6>
	...

0000a9ac <grid_usb_midi_init>:
	grid_midi_tx_write_index = 0;
    a9ac:	4b0a      	ldr	r3, [pc, #40]	; (a9d8 <grid_usb_midi_init+0x2c>)
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    a9ae:	480b      	ldr	r0, [pc, #44]	; (a9dc <grid_usb_midi_init+0x30>)
{
    a9b0:	b510      	push	{r4, lr}
	grid_midi_tx_write_index = 0;
    a9b2:	2400      	movs	r4, #0
    a9b4:	801c      	strh	r4, [r3, #0]
	grid_midi_tx_read_index = 0;
    a9b6:	4b0a      	ldr	r3, [pc, #40]	; (a9e0 <grid_usb_midi_init+0x34>)
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    a9b8:	f44f 7196 	mov.w	r1, #300	; 0x12c
	grid_midi_tx_read_index = 0;
    a9bc:	801c      	strh	r4, [r3, #0]
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    a9be:	4b09      	ldr	r3, [pc, #36]	; (a9e4 <grid_usb_midi_init+0x38>)
    a9c0:	4798      	blx	r3
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    a9c2:	4620      	mov	r0, r4
    a9c4:	4c08      	ldr	r4, [pc, #32]	; (a9e8 <grid_usb_midi_init+0x3c>)
    a9c6:	4909      	ldr	r1, [pc, #36]	; (a9ec <grid_usb_midi_init+0x40>)
    a9c8:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    a9ca:	4623      	mov	r3, r4
    a9cc:	4908      	ldr	r1, [pc, #32]	; (a9f0 <grid_usb_midi_init+0x44>)
}
    a9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    a9d2:	2001      	movs	r0, #1
    a9d4:	4718      	bx	r3
    a9d6:	bf00      	nop
    a9d8:	2000401c 	.word	0x2000401c
    a9dc:	2000b198 	.word	0x2000b198
    a9e0:	200081d8 	.word	0x200081d8
    a9e4:	0000a985 	.word	0x0000a985
    a9e8:	00004591 	.word	0x00004591
    a9ec:	0000a789 	.word	0x0000a789
    a9f0:	0000a761 	.word	0x0000a761

0000a9f4 <grid_midi_tx_push>:

uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){


	grid_midi_tx_buffer[grid_midi_tx_write_index] = midi_event;
    a9f4:	4907      	ldr	r1, [pc, #28]	; (aa14 <grid_midi_tx_push+0x20>)
    a9f6:	4a08      	ldr	r2, [pc, #32]	; (aa18 <grid_midi_tx_push+0x24>)
    a9f8:	880b      	ldrh	r3, [r1, #0]
    a9fa:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    a9fe:	f44f 7096 	mov.w	r0, #300	; 0x12c
    aa02:	3301      	adds	r3, #1
uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){
    aa04:	b082      	sub	sp, #8
	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    aa06:	fbb3 f2f0 	udiv	r2, r3, r0
    aa0a:	fb00 3312 	mls	r3, r0, r2, r3
    aa0e:	800b      	strh	r3, [r1, #0]




}
    aa10:	b002      	add	sp, #8
    aa12:	4770      	bx	lr
    aa14:	2000401c 	.word	0x2000401c
    aa18:	2000b198 	.word	0x2000b198

0000aa1c <grid_midi_tx_pop>:

uint8_t grid_midi_tx_pop(){
    aa1c:	b538      	push	{r3, r4, r5, lr}

	if (grid_midi_tx_read_index != grid_midi_tx_write_index){
    aa1e:	4c0f      	ldr	r4, [pc, #60]	; (aa5c <grid_midi_tx_pop+0x40>)
    aa20:	4b0f      	ldr	r3, [pc, #60]	; (aa60 <grid_midi_tx_pop+0x44>)
    aa22:	8822      	ldrh	r2, [r4, #0]
    aa24:	881b      	ldrh	r3, [r3, #0]
    aa26:	429a      	cmp	r2, r3
    aa28:	d017      	beq.n	aa5a <grid_midi_tx_pop+0x3e>
		
		if (audiodf_midi_write_status() != USB_BUSY){
    aa2a:	4b0e      	ldr	r3, [pc, #56]	; (aa64 <grid_midi_tx_pop+0x48>)
    aa2c:	4798      	blx	r3
    aa2e:	2801      	cmp	r0, #1
    aa30:	d013      	beq.n	aa5a <grid_midi_tx_pop+0x3e>

			uint8_t byte0 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte0;
    aa32:	8825      	ldrh	r5, [r4, #0]
			uint8_t byte1 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte1;
			uint8_t byte2 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte2;
			uint8_t byte3 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte3;
    aa34:	480c      	ldr	r0, [pc, #48]	; (aa68 <grid_midi_tx_pop+0x4c>)
    aa36:	eb00 0185 	add.w	r1, r0, r5, lsl #2
			
			audiodf_midi_write(byte0, byte1, byte2, byte3);
    aa3a:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
    aa3e:	78cb      	ldrb	r3, [r1, #3]
    aa40:	788a      	ldrb	r2, [r1, #2]
    aa42:	4d0a      	ldr	r5, [pc, #40]	; (aa6c <grid_midi_tx_pop+0x50>)
    aa44:	7849      	ldrb	r1, [r1, #1]
    aa46:	47a8      	blx	r5

			grid_midi_tx_read_index = (grid_midi_tx_read_index+1)%GRID_MIDI_TX_BUFFER_length;
    aa48:	8823      	ldrh	r3, [r4, #0]
    aa4a:	f44f 7196 	mov.w	r1, #300	; 0x12c
    aa4e:	3301      	adds	r3, #1
    aa50:	fbb3 f2f1 	udiv	r2, r3, r1
    aa54:	fb01 3312 	mls	r3, r1, r2, r3
    aa58:	8023      	strh	r3, [r4, #0]

		}
		
	}

}
    aa5a:	bd38      	pop	{r3, r4, r5, pc}
    aa5c:	200081d8 	.word	0x200081d8
    aa60:	2000401c 	.word	0x2000401c
    aa64:	00004555 	.word	0x00004555
    aa68:	2000b198 	.word	0x2000b198
    aa6c:	0000452d 	.word	0x0000452d

0000aa70 <grid_keyboard_buffer_init>:


void grid_keyboard_buffer_init(struct grid_keyboard_event_desc* buf, uint16_t length){
    aa70:	b510      	push	{r4, lr}
	
	
	for (uint16_t i=0; i<length; i++)
    aa72:	2300      	movs	r3, #0
	{
		buf[i].ismodifier = 0;
    aa74:	461a      	mov	r2, r3
	for (uint16_t i=0; i<length; i++)
    aa76:	b29c      	uxth	r4, r3
    aa78:	42a1      	cmp	r1, r4
    aa7a:	f100 0008 	add.w	r0, r0, #8
    aa7e:	d800      	bhi.n	aa82 <grid_keyboard_buffer_init+0x12>
		buf[i].keycode = 0;
		buf[i].ispressed = 0;
		buf[i].delay = 0;
	}
	
}
    aa80:	bd10      	pop	{r4, pc}
		buf[i].ismodifier = 0;
    aa82:	f800 2c07 	strb.w	r2, [r0, #-7]
		buf[i].keycode = 0;
    aa86:	f800 2c08 	strb.w	r2, [r0, #-8]
		buf[i].ispressed = 0;
    aa8a:	f800 2c06 	strb.w	r2, [r0, #-6]
		buf[i].delay = 0;
    aa8e:	f840 2c04 	str.w	r2, [r0, #-4]
	for (uint16_t i=0; i<length; i++)
    aa92:	3301      	adds	r3, #1
    aa94:	e7ef      	b.n	aa76 <grid_keyboard_buffer_init+0x6>
	...

0000aa98 <grid_keyboard_init>:
void grid_keyboard_init(struct grid_keyboard_model* kb){
    aa98:	b570      	push	{r4, r5, r6, lr}
    grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    aa9a:	4b13      	ldr	r3, [pc, #76]	; (aae8 <grid_keyboard_init+0x50>)
void grid_keyboard_init(struct grid_keyboard_model* kb){
    aa9c:	4605      	mov	r5, r0
    grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    aa9e:	4813      	ldr	r0, [pc, #76]	; (aaec <grid_keyboard_init+0x54>)
    aaa0:	4798      	blx	r3
    aaa2:	4b13      	ldr	r3, [pc, #76]	; (aaf0 <grid_keyboard_init+0x58>)
    aaa4:	6018      	str	r0, [r3, #0]
    grid_keyboard_tx_write_index = 0;
    aaa6:	4b13      	ldr	r3, [pc, #76]	; (aaf4 <grid_keyboard_init+0x5c>)
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    aaa8:	4813      	ldr	r0, [pc, #76]	; (aaf8 <grid_keyboard_init+0x60>)
    grid_keyboard_tx_write_index = 0;
    aaaa:	2400      	movs	r4, #0
    aaac:	801c      	strh	r4, [r3, #0]
	grid_keyboard_tx_read_index = 0;
    aaae:	4b13      	ldr	r3, [pc, #76]	; (aafc <grid_keyboard_init+0x64>)
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    aab0:	f44f 7196 	mov.w	r1, #300	; 0x12c
	grid_keyboard_tx_read_index = 0;
    aab4:	801c      	strh	r4, [r3, #0]
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    aab6:	4b12      	ldr	r3, [pc, #72]	; (ab00 <grid_keyboard_init+0x68>)
    aab8:	4798      	blx	r3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    aaba:	f105 0612 	add.w	r6, r5, #18
    aabe:	462a      	mov	r2, r5
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    aac0:	4629      	mov	r1, r5
		kb->hid_key_array[i].b_modifier = false;
    aac2:	4623      	mov	r3, r4
		kb->hid_key_array[i].key_id = 255;
    aac4:	20ff      	movs	r0, #255	; 0xff
		kb->hid_key_array[i].b_modifier = false;
    aac6:	7053      	strb	r3, [r2, #1]
		kb->hid_key_array[i].key_id = 255;
    aac8:	7010      	strb	r0, [r2, #0]
		kb->hid_key_array[i].state = HID_KB_KEY_UP;
    aaca:	7093      	strb	r3, [r2, #2]
		kb->key_list[i].ismodifier = 0;
    aacc:	3203      	adds	r2, #3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    aace:	42b2      	cmp	r2, r6
		kb->key_list[i].ismodifier = 0;
    aad0:	754b      	strb	r3, [r1, #21]
		kb->key_list[i].ispressed = 0;
    aad2:	758b      	strb	r3, [r1, #22]
		kb->key_list[i].keycode = 255;
    aad4:	7508      	strb	r0, [r1, #20]
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    aad6:	f101 0108 	add.w	r1, r1, #8
    aada:	d1f4      	bne.n	aac6 <grid_keyboard_init+0x2e>
	kb->key_active_count = 0;
    aadc:	f44f 7380 	mov.w	r3, #256	; 0x100
    aae0:	f8a5 3044 	strh.w	r3, [r5, #68]	; 0x44
}
    aae4:	bd70      	pop	{r4, r5, r6, pc}
    aae6:	bf00      	nop
    aae8:	00008f91 	.word	0x00008f91
    aaec:	20006f80 	.word	0x20006f80
    aaf0:	20014544 	.word	0x20014544
    aaf4:	20007030 	.word	0x20007030
    aaf8:	20007034 	.word	0x20007034
    aafc:	20008224 	.word	0x20008224
    ab00:	0000aa71 	.word	0x0000aa71

0000ab04 <grid_keyboard_tx_push>:

uint8_t grid_keyboard_tx_push(struct grid_keyboard_event_desc keyboard_event){
    ab04:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ab06:	466c      	mov	r4, sp
    ab08:	e884 0003 	stmia.w	r4, {r0, r1}


	grid_keyboard_tx_buffer[grid_keyboard_tx_write_index] = keyboard_event;
    ab0c:	4d09      	ldr	r5, [pc, #36]	; (ab34 <grid_keyboard_tx_push+0x30>)
    ab0e:	4a0a      	ldr	r2, [pc, #40]	; (ab38 <grid_keyboard_tx_push+0x34>)
    ab10:	882b      	ldrh	r3, [r5, #0]
    ab12:	e894 0003 	ldmia.w	r4, {r0, r1}
    ab16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    ab1a:	e882 0003 	stmia.w	r2, {r0, r1}

	grid_keyboard_tx_write_index = (grid_keyboard_tx_write_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    ab1e:	f44f 7196 	mov.w	r1, #300	; 0x12c
    ab22:	3301      	adds	r3, #1
    ab24:	fbb3 f2f1 	udiv	r2, r3, r1
    ab28:	fb01 3312 	mls	r3, r1, r2, r3
    ab2c:	802b      	strh	r3, [r5, #0]



}
    ab2e:	b003      	add	sp, #12
    ab30:	bd30      	pop	{r4, r5, pc}
    ab32:	bf00      	nop
    ab34:	20007030 	.word	0x20007030
    ab38:	20007034 	.word	0x20007034

0000ab3c <grid_keyboard_tx_pop>:

uint8_t grid_keyboard_tx_pop(){
    ab3c:	b573      	push	{r0, r1, r4, r5, r6, lr}

	if (grid_keyboard_tx_read_index != grid_keyboard_tx_write_index){
    ab3e:	4b17      	ldr	r3, [pc, #92]	; (ab9c <grid_keyboard_tx_pop+0x60>)
    ab40:	4c17      	ldr	r4, [pc, #92]	; (aba0 <grid_keyboard_tx_pop+0x64>)
    ab42:	881b      	ldrh	r3, [r3, #0]
    ab44:	8822      	ldrh	r2, [r4, #0]
    ab46:	429a      	cmp	r2, r3
    ab48:	d026      	beq.n	ab98 <grid_keyboard_tx_pop+0x5c>
		
        
        
        uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_keyboard_tx_rtc_lasttimestamp);
    ab4a:	4d16      	ldr	r5, [pc, #88]	; (aba4 <grid_keyboard_tx_pop+0x68>)
    ab4c:	4b16      	ldr	r3, [pc, #88]	; (aba8 <grid_keyboard_tx_pop+0x6c>)
    ab4e:	6829      	ldr	r1, [r5, #0]
    ab50:	4816      	ldr	r0, [pc, #88]	; (abac <grid_keyboard_tx_pop+0x70>)
    ab52:	4798      	blx	r3
        
        
		if (elapsed > grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].delay*RTC1MS){
    ab54:	8822      	ldrh	r2, [r4, #0]
    ab56:	4b16      	ldr	r3, [pc, #88]	; (abb0 <grid_keyboard_tx_pop+0x74>)
    ab58:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
    ab5c:	684e      	ldr	r6, [r1, #4]
    ab5e:	ebb0 1f06 	cmp.w	r0, r6, lsl #4
    ab62:	d919      	bls.n	ab98 <grid_keyboard_tx_pop+0x5c>
            
            struct grid_keyboard_event_desc key;
            
            key.ismodifier = grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ismodifier;
            key.keycode =    grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].keycode;
    ab64:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
            key.ispressed =  grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ispressed;
    ab68:	7889      	ldrb	r1, [r1, #2]
            key.keycode =    grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].keycode;
    ab6a:	f8ad 3000 	strh.w	r3, [sp]
            key.delay = 0;
    ab6e:	2300      	movs	r3, #0
            key.ispressed =  grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ispressed;
    ab70:	f88d 1002 	strb.w	r1, [sp, #2]
            key.delay = 0;
    ab74:	9301      	str	r3, [sp, #4]
            
                  
            //grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 50);
            
            grid_keyboard_keychange(&grid_keyboard_state, &key);
    ab76:	4669      	mov	r1, sp
    ab78:	4b0e      	ldr	r3, [pc, #56]	; (abb4 <grid_keyboard_tx_pop+0x78>)
    ab7a:	480f      	ldr	r0, [pc, #60]	; (abb8 <grid_keyboard_tx_pop+0x7c>)
    ab7c:	4798      	blx	r3

			grid_keyboard_tx_read_index = (grid_keyboard_tx_read_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    ab7e:	8823      	ldrh	r3, [r4, #0]
            
            grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    ab80:	480a      	ldr	r0, [pc, #40]	; (abac <grid_keyboard_tx_pop+0x70>)
			grid_keyboard_tx_read_index = (grid_keyboard_tx_read_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    ab82:	f44f 7196 	mov.w	r1, #300	; 0x12c
    ab86:	3301      	adds	r3, #1
    ab88:	fbb3 f2f1 	udiv	r2, r3, r1
    ab8c:	fb01 3312 	mls	r3, r1, r2, r3
    ab90:	8023      	strh	r3, [r4, #0]
            grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    ab92:	4b0a      	ldr	r3, [pc, #40]	; (abbc <grid_keyboard_tx_pop+0x80>)
    ab94:	4798      	blx	r3
    ab96:	6028      	str	r0, [r5, #0]

		}
		
	}

}
    ab98:	b002      	add	sp, #8
    ab9a:	bd70      	pop	{r4, r5, r6, pc}
    ab9c:	20007030 	.word	0x20007030
    aba0:	20008224 	.word	0x20008224
    aba4:	20014544 	.word	0x20014544
    aba8:	00008f95 	.word	0x00008f95
    abac:	20006f80 	.word	0x20006f80
    abb0:	20007034 	.word	0x20007034
    abb4:	0000a82d 	.word	0x0000a82d
    abb8:	200081dc 	.word	0x200081dc
    abbc:	00008f91 	.word	0x00008f91

0000abc0 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    abc0:	b570      	push	{r4, r5, r6, lr}
    abc2:	460d      	mov	r5, r1
    abc4:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    abc6:	4604      	mov	r4, r0
    abc8:	b110      	cbz	r0, abd0 <io_write+0x10>
    abca:	1e08      	subs	r0, r1, #0
    abcc:	bf18      	it	ne
    abce:	2001      	movne	r0, #1
    abd0:	4905      	ldr	r1, [pc, #20]	; (abe8 <io_write+0x28>)
    abd2:	4b06      	ldr	r3, [pc, #24]	; (abec <io_write+0x2c>)
    abd4:	2234      	movs	r2, #52	; 0x34
    abd6:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    abd8:	6823      	ldr	r3, [r4, #0]
    abda:	4632      	mov	r2, r6
    abdc:	4629      	mov	r1, r5
    abde:	4620      	mov	r0, r4
}
    abe0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return io_descr->write(io_descr, buf, length);
    abe4:	4718      	bx	r3
    abe6:	bf00      	nop
    abe8:	00014c00 	.word	0x00014c00
    abec:	0000cb55 	.word	0x0000cb55

0000abf0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    abf0:	b570      	push	{r4, r5, r6, lr}
    abf2:	460d      	mov	r5, r1
    abf4:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    abf6:	4604      	mov	r4, r0
    abf8:	b110      	cbz	r0, ac00 <io_read+0x10>
    abfa:	1e08      	subs	r0, r1, #0
    abfc:	bf18      	it	ne
    abfe:	2001      	movne	r0, #1
    ac00:	4905      	ldr	r1, [pc, #20]	; (ac18 <io_read+0x28>)
    ac02:	4b06      	ldr	r3, [pc, #24]	; (ac1c <io_read+0x2c>)
    ac04:	223d      	movs	r2, #61	; 0x3d
    ac06:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    ac08:	6863      	ldr	r3, [r4, #4]
    ac0a:	4632      	mov	r2, r6
    ac0c:	4629      	mov	r1, r5
    ac0e:	4620      	mov	r0, r4
}
    ac10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return io_descr->read(io_descr, buf, length);
    ac14:	4718      	bx	r3
    ac16:	bf00      	nop
    ac18:	00014c00 	.word	0x00014c00
    ac1c:	0000cb55 	.word	0x0000cb55

0000ac20 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    ac20:	b570      	push	{r4, r5, r6, lr}
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    ac22:	4e07      	ldr	r6, [pc, #28]	; (ac40 <stdio_io_init+0x20>)
    ac24:	4d07      	ldr	r5, [pc, #28]	; (ac44 <stdio_io_init+0x24>)
    ac26:	6833      	ldr	r3, [r6, #0]
{
    ac28:	4604      	mov	r4, r0
	setbuf(stdout, NULL);
    ac2a:	2100      	movs	r1, #0
    ac2c:	6898      	ldr	r0, [r3, #8]
    ac2e:	47a8      	blx	r5
	setbuf(stdin, NULL);
    ac30:	6833      	ldr	r3, [r6, #0]
    ac32:	2100      	movs	r1, #0
    ac34:	6858      	ldr	r0, [r3, #4]
    ac36:	47a8      	blx	r5
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    ac38:	4b03      	ldr	r3, [pc, #12]	; (ac48 <stdio_io_init+0x28>)
    ac3a:	601c      	str	r4, [r3, #0]
}
    ac3c:	bd70      	pop	{r4, r5, r6, pc}
    ac3e:	bf00      	nop
    ac40:	20000548 	.word	0x20000548
    ac44:	00012875 	.word	0x00012875
    ac48:	200007fc 	.word	0x200007fc

0000ac4c <stdio_io_read>:
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
	if (stdio_io == NULL) {
    ac4c:	4a04      	ldr	r2, [pc, #16]	; (ac60 <stdio_io_read+0x14>)
{
    ac4e:	4603      	mov	r3, r0
	if (stdio_io == NULL) {
    ac50:	6810      	ldr	r0, [r2, #0]
    ac52:	b118      	cbz	r0, ac5c <stdio_io_read+0x10>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    ac54:	b28a      	uxth	r2, r1
    ac56:	4619      	mov	r1, r3
    ac58:	4b02      	ldr	r3, [pc, #8]	; (ac64 <stdio_io_read+0x18>)
    ac5a:	4718      	bx	r3
}
    ac5c:	4770      	bx	lr
    ac5e:	bf00      	nop
    ac60:	200007fc 	.word	0x200007fc
    ac64:	0000abf1 	.word	0x0000abf1

0000ac68 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
	if (stdio_io == NULL) {
    ac68:	4a04      	ldr	r2, [pc, #16]	; (ac7c <stdio_io_write+0x14>)
{
    ac6a:	4603      	mov	r3, r0
	if (stdio_io == NULL) {
    ac6c:	6810      	ldr	r0, [r2, #0]
    ac6e:	b118      	cbz	r0, ac78 <stdio_io_write+0x10>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    ac70:	b28a      	uxth	r2, r1
    ac72:	4619      	mov	r1, r3
    ac74:	4b02      	ldr	r3, [pc, #8]	; (ac80 <stdio_io_write+0x18>)
    ac76:	4718      	bx	r3
}
    ac78:	4770      	bx	lr
    ac7a:	bf00      	nop
    ac7c:	200007fc 	.word	0x200007fc
    ac80:	0000abc1 	.word	0x0000abc1

0000ac84 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    ac84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    ac86:	8a83      	ldrh	r3, [r0, #20]
    ac88:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
	msg.flags  = I2C_M_STOP;
    ac8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    ac90:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    ac94:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    ac96:	4b05      	ldr	r3, [pc, #20]	; (acac <i2c_m_async_write+0x28>)
	msg.len    = n;
    ac98:	9202      	str	r2, [sp, #8]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    ac9a:	a901      	add	r1, sp, #4
    ac9c:	3828      	subs	r0, #40	; 0x28
{
    ac9e:	4614      	mov	r4, r2
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    aca0:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    aca2:	2800      	cmp	r0, #0
    aca4:	bf08      	it	eq
    aca6:	4620      	moveq	r0, r4
    aca8:	b004      	add	sp, #16
    acaa:	bd10      	pop	{r4, pc}
    acac:	000103c1 	.word	0x000103c1

0000acb0 <i2c_m_async_read>:
{
    acb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	msg.addr   = i2c->slave_addr;
    acb2:	8a83      	ldrh	r3, [r0, #20]
    acb4:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    acb8:	f248 0301 	movw	r3, #32769	; 0x8001
    acbc:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    acc0:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    acc2:	4b05      	ldr	r3, [pc, #20]	; (acd8 <i2c_m_async_read+0x28>)
	msg.len    = n;
    acc4:	9202      	str	r2, [sp, #8]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    acc6:	a901      	add	r1, sp, #4
    acc8:	3828      	subs	r0, #40	; 0x28
{
    acca:	4614      	mov	r4, r2
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    accc:	4798      	blx	r3
}
    acce:	2800      	cmp	r0, #0
    acd0:	bf08      	it	eq
    acd2:	4620      	moveq	r0, r4
    acd4:	b004      	add	sp, #16
    acd6:	bd10      	pop	{r4, pc}
    acd8:	000103c1 	.word	0x000103c1

0000acdc <i2c_tx_complete>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    acdc:	8842      	ldrh	r2, [r0, #2]
    acde:	05d2      	lsls	r2, r2, #23
    ace0:	d402      	bmi.n	ace8 <i2c_tx_complete+0xc>
		if (i2c->i2c_cb.tx_complete) {
    ace2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    ace4:	b103      	cbz	r3, ace8 <i2c_tx_complete+0xc>
			i2c->i2c_cb.tx_complete(i2c);
    ace6:	4718      	bx	r3
}
    ace8:	4770      	bx	lr

0000acea <i2c_rx_complete>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    acea:	8842      	ldrh	r2, [r0, #2]
    acec:	05d2      	lsls	r2, r2, #23
    acee:	d402      	bmi.n	acf6 <i2c_rx_complete+0xc>
		if (i2c->i2c_cb.rx_complete) {
    acf0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    acf2:	b103      	cbz	r3, acf6 <i2c_rx_complete+0xc>
			i2c->i2c_cb.rx_complete(i2c);
    acf4:	4718      	bx	r3
}
    acf6:	4770      	bx	lr

0000acf8 <i2c_error>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    acf8:	8842      	ldrh	r2, [r0, #2]
    acfa:	05d2      	lsls	r2, r2, #23
    acfc:	d402      	bmi.n	ad04 <i2c_error+0xc>
		if (i2c->i2c_cb.error) {
    acfe:	6b03      	ldr	r3, [r0, #48]	; 0x30
    ad00:	b103      	cbz	r3, ad04 <i2c_error+0xc>
			i2c->i2c_cb.error(i2c, error);
    ad02:	4718      	bx	r3
}
    ad04:	4770      	bx	lr
	...

0000ad08 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    ad08:	b570      	push	{r4, r5, r6, lr}
	int32_t init_status;
	ASSERT(i2c);
    ad0a:	4604      	mov	r4, r0
    ad0c:	3800      	subs	r0, #0
{
    ad0e:	460d      	mov	r5, r1
	ASSERT(i2c);
    ad10:	bf18      	it	ne
    ad12:	2001      	movne	r0, #1
    ad14:	490e      	ldr	r1, [pc, #56]	; (ad50 <i2c_m_async_init+0x48>)
    ad16:	4b0f      	ldr	r3, [pc, #60]	; (ad54 <i2c_m_async_init+0x4c>)
    ad18:	2289      	movs	r2, #137	; 0x89
    ad1a:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    ad1c:	4629      	mov	r1, r5
    ad1e:	4b0e      	ldr	r3, [pc, #56]	; (ad58 <i2c_m_async_init+0x50>)
    ad20:	4620      	mov	r0, r4
    ad22:	4798      	blx	r3
	if (init_status) {
    ad24:	4605      	mov	r5, r0
    ad26:	b980      	cbnz	r0, ad4a <i2c_m_async_init+0x42>
		return init_status;
	}
	/* Init I/O */
	i2c->io.read  = i2c_m_async_read;
    ad28:	4b0c      	ldr	r3, [pc, #48]	; (ad5c <i2c_m_async_init+0x54>)
    ad2a:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    ad2c:	4b0c      	ldr	r3, [pc, #48]	; (ad60 <i2c_m_async_init+0x58>)

	/* Init callbacks */
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    ad2e:	4a0d      	ldr	r2, [pc, #52]	; (ad64 <i2c_m_async_init+0x5c>)
    ad30:	4e0d      	ldr	r6, [pc, #52]	; (ad68 <i2c_m_async_init+0x60>)
	i2c->io.write = i2c_m_async_write;
    ad32:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    ad34:	2101      	movs	r1, #1
    ad36:	4620      	mov	r0, r4
    ad38:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    ad3a:	4a0c      	ldr	r2, [pc, #48]	; (ad6c <i2c_m_async_init+0x64>)
    ad3c:	2102      	movs	r1, #2
    ad3e:	4620      	mov	r0, r4
    ad40:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    ad42:	4a0b      	ldr	r2, [pc, #44]	; (ad70 <i2c_m_async_init+0x68>)
    ad44:	4629      	mov	r1, r5
    ad46:	4620      	mov	r0, r4
    ad48:	47b0      	blx	r6

	return ERR_NONE;
}
    ad4a:	4628      	mov	r0, r5
    ad4c:	bd70      	pop	{r4, r5, r6, pc}
    ad4e:	bf00      	nop
    ad50:	00014c14 	.word	0x00014c14
    ad54:	0000cb55 	.word	0x0000cb55
    ad58:	00010345 	.word	0x00010345
    ad5c:	0000acb1 	.word	0x0000acb1
    ad60:	0000ac85 	.word	0x0000ac85
    ad64:	0000acdd 	.word	0x0000acdd
    ad68:	000104c9 	.word	0x000104c9
    ad6c:	0000aceb 	.word	0x0000aceb
    ad70:	0000acf9 	.word	0x0000acf9

0000ad74 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    ad74:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    ad76:	4604      	mov	r4, r0
    ad78:	b118      	cbz	r0, ad82 <_wdt_init+0xe>
    ad7a:	6800      	ldr	r0, [r0, #0]
    ad7c:	3800      	subs	r0, #0
    ad7e:	bf18      	it	ne
    ad80:	2001      	movne	r0, #1
    ad82:	4b12      	ldr	r3, [pc, #72]	; (adcc <_wdt_init+0x58>)
    ad84:	4912      	ldr	r1, [pc, #72]	; (add0 <_wdt_init+0x5c>)
    ad86:	2250      	movs	r2, #80	; 0x50
    ad88:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    ad8a:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    ad8c:	689a      	ldr	r2, [r3, #8]
    ad8e:	f012 0f0e 	tst.w	r2, #14
    ad92:	d1fb      	bne.n	ad8c <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    ad94:	781a      	ldrb	r2, [r3, #0]
    ad96:	09d2      	lsrs	r2, r2, #7
    ad98:	d115      	bne.n	adc6 <_wdt_init+0x52>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    ad9a:	689a      	ldr	r2, [r3, #8]
    ad9c:	f012 0f0e 	tst.w	r2, #14
    ada0:	d1fb      	bne.n	ad9a <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    ada2:	781a      	ldrb	r2, [r3, #0]
    ada4:	0792      	lsls	r2, r2, #30
    ada6:	d40e      	bmi.n	adc6 <_wdt_init+0x52>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    ada8:	781a      	ldrb	r2, [r3, #0]
    adaa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    adae:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    adb0:	6898      	ldr	r0, [r3, #8]
    adb2:	f010 000e 	ands.w	r0, r0, #14
    adb6:	d1fb      	bne.n	adb0 <_wdt_init+0x3c>

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    adb8:	785a      	ldrb	r2, [r3, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    adba:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    adbe:	f042 020b 	orr.w	r2, r2, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    adc2:	705a      	strb	r2, [r3, #1]

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
	}

	return ERR_NONE;
}
    adc4:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    adc6:	f06f 0010 	mvn.w	r0, #16
    adca:	e7fb      	b.n	adc4 <_wdt_init+0x50>
    adcc:	0000cb55 	.word	0x0000cb55
    add0:	00014c31 	.word	0x00014c31

0000add4 <usb_find_desc>:
#define _param_error_check(cond) ASSERT(cond)
#define _desc_len_check() ASSERT(usb_desc_len(desc) >= 2)
#endif

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
    add4:	b510      	push	{r4, lr}
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    add6:	4288      	cmp	r0, r1
    add8:	d301      	bcc.n	adde <usb_find_desc+0xa>
		_desc_len_check();
    adda:	2000      	movs	r0, #0
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
}
    addc:	bd10      	pop	{r4, pc}
		_desc_len_check();
    adde:	7803      	ldrb	r3, [r0, #0]
    ade0:	2b01      	cmp	r3, #1
    ade2:	d9fa      	bls.n	adda <usb_find_desc+0x6>
		if (type == usb_desc_type(desc)) {
    ade4:	7844      	ldrb	r4, [r0, #1]
    ade6:	4294      	cmp	r4, r2
    ade8:	d0f8      	beq.n	addc <usb_find_desc+0x8>
    adea:	4418      	add	r0, r3
    adec:	e7f3      	b.n	add6 <usb_find_desc+0x2>

0000adee <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    adee:	4288      	cmp	r0, r1
    adf0:	d301      	bcc.n	adf6 <usb_find_ep_desc+0x8>
		_desc_len_check();
    adf2:	2000      	movs	r0, #0
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
}
    adf4:	4770      	bx	lr
		_desc_len_check();
    adf6:	7803      	ldrb	r3, [r0, #0]
    adf8:	2b01      	cmp	r3, #1
    adfa:	d9fa      	bls.n	adf2 <usb_find_ep_desc+0x4>
	return desc[1];
    adfc:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    adfe:	2a04      	cmp	r2, #4
    ae00:	d0f7      	beq.n	adf2 <usb_find_ep_desc+0x4>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    ae02:	2a05      	cmp	r2, #5
    ae04:	d0f6      	beq.n	adf4 <usb_find_ep_desc+0x6>
	return (desc + usb_desc_len(desc));
    ae06:	4418      	add	r0, r3
    ae08:	e7f1      	b.n	adee <usb_find_ep_desc>
	...

0000ae0c <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    ae0c:	b538      	push	{r3, r4, r5, lr}
    ae0e:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    ae10:	4b0c      	ldr	r3, [pc, #48]	; (ae44 <usb_find_cfg_desc+0x38>)
    ae12:	2202      	movs	r2, #2
{
    ae14:	460c      	mov	r4, r1
	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    ae16:	4798      	blx	r3
	if (!desc) {
    ae18:	b978      	cbnz	r0, ae3a <usb_find_cfg_desc+0x2e>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
}
    ae1a:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    ae1c:	7803      	ldrb	r3, [r0, #0]
    ae1e:	2b01      	cmp	r3, #1
    ae20:	d90d      	bls.n	ae3e <usb_find_cfg_desc+0x32>
		if (desc[1] != USB_DT_CONFIG) {
    ae22:	7843      	ldrb	r3, [r0, #1]
    ae24:	2b02      	cmp	r3, #2
    ae26:	d10a      	bne.n	ae3e <usb_find_cfg_desc+0x32>
		if (desc[5] == cfg_value) {
    ae28:	7943      	ldrb	r3, [r0, #5]
    ae2a:	42ab      	cmp	r3, r5
    ae2c:	d0f5      	beq.n	ae1a <usb_find_cfg_desc+0xe>
	return (ptr[0] + (ptr[1] << 8));
    ae2e:	78c2      	ldrb	r2, [r0, #3]
    ae30:	7883      	ldrb	r3, [r0, #2]
    ae32:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    ae36:	fa10 f083 	uxtah	r0, r0, r3
	while (desc < eof) {
    ae3a:	42a0      	cmp	r0, r4
    ae3c:	d3ee      	bcc.n	ae1c <usb_find_cfg_desc+0x10>
		return NULL;
    ae3e:	2000      	movs	r0, #0
    ae40:	e7eb      	b.n	ae1a <usb_find_cfg_desc+0xe>
    ae42:	bf00      	nop
    ae44:	0000add5 	.word	0x0000add5

0000ae48 <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    ae48:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    ae4a:	4e09      	ldr	r6, [pc, #36]	; (ae70 <usb_find_str_desc+0x28>)
{
    ae4c:	4615      	mov	r5, r2
	for (i = 0; desc < eof;) {
    ae4e:	2400      	movs	r4, #0
    ae50:	4288      	cmp	r0, r1
    ae52:	d301      	bcc.n	ae58 <usb_find_str_desc+0x10>
				return desc;
			}
			i++;
			desc = usb_desc_next(desc);
		} else {
			return NULL;
    ae54:	2000      	movs	r0, #0
		}
	}
	return NULL;
}
    ae56:	bd70      	pop	{r4, r5, r6, pc}
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    ae58:	2203      	movs	r2, #3
    ae5a:	47b0      	blx	r6
		if (desc) {
    ae5c:	2800      	cmp	r0, #0
    ae5e:	d0fa      	beq.n	ae56 <usb_find_str_desc+0xe>
			_desc_len_check();
    ae60:	7803      	ldrb	r3, [r0, #0]
    ae62:	2b01      	cmp	r3, #1
    ae64:	d9f6      	bls.n	ae54 <usb_find_str_desc+0xc>
			if (i == str_index) {
    ae66:	42ac      	cmp	r4, r5
    ae68:	d0f5      	beq.n	ae56 <usb_find_str_desc+0xe>
	return (desc + usb_desc_len(desc));
    ae6a:	4418      	add	r0, r3
    ae6c:	3401      	adds	r4, #1
    ae6e:	e7ef      	b.n	ae50 <usb_find_str_desc+0x8>
    ae70:	0000add5 	.word	0x0000add5

0000ae74 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    ae74:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ASSERT(io);
    ae76:	4604      	mov	r4, r0
    ae78:	3800      	subs	r0, #0
{
    ae7a:	460d      	mov	r5, r1
    ae7c:	9201      	str	r2, [sp, #4]
	ASSERT(io);
    ae7e:	bf18      	it	ne
    ae80:	2001      	movne	r0, #1
    ae82:	4907      	ldr	r1, [pc, #28]	; (aea0 <_spi_m_dma_io_write+0x2c>)
    ae84:	4e07      	ldr	r6, [pc, #28]	; (aea4 <_spi_m_dma_io_write+0x30>)
    ae86:	2298      	movs	r2, #152	; 0x98
    ae88:	47b0      	blx	r6

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    ae8a:	f1a4 001c 	sub.w	r0, r4, #28
    ae8e:	4c06      	ldr	r4, [pc, #24]	; (aea8 <_spi_m_dma_io_write+0x34>)
    ae90:	9b01      	ldr	r3, [sp, #4]
    ae92:	2200      	movs	r2, #0
    ae94:	4629      	mov	r1, r5
    ae96:	46a4      	mov	ip, r4
}
    ae98:	b002      	add	sp, #8
    ae9a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    ae9e:	4760      	bx	ip
    aea0:	00014c46 	.word	0x00014c46
    aea4:	0000cb55 	.word	0x0000cb55
    aea8:	00010b4d 	.word	0x00010b4d

0000aeac <_spi_m_dma_io_read>:
{
    aeac:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ASSERT(io);
    aeae:	4604      	mov	r4, r0
    aeb0:	3800      	subs	r0, #0
{
    aeb2:	460d      	mov	r5, r1
    aeb4:	9201      	str	r2, [sp, #4]
	ASSERT(io);
    aeb6:	bf18      	it	ne
    aeb8:	2001      	movne	r0, #1
    aeba:	4907      	ldr	r1, [pc, #28]	; (aed8 <_spi_m_dma_io_read+0x2c>)
    aebc:	4e07      	ldr	r6, [pc, #28]	; (aedc <_spi_m_dma_io_read+0x30>)
    aebe:	2281      	movs	r2, #129	; 0x81
    aec0:	47b0      	blx	r6
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    aec2:	f1a4 001c 	sub.w	r0, r4, #28
    aec6:	4c06      	ldr	r4, [pc, #24]	; (aee0 <_spi_m_dma_io_read+0x34>)
    aec8:	9b01      	ldr	r3, [sp, #4]
    aeca:	462a      	mov	r2, r5
    aecc:	2100      	movs	r1, #0
    aece:	46a4      	mov	ip, r4
}
    aed0:	b002      	add	sp, #8
    aed2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    aed6:	4760      	bx	ip
    aed8:	00014c46 	.word	0x00014c46
    aedc:	0000cb55 	.word	0x0000cb55
    aee0:	00010b4d 	.word	0x00010b4d

0000aee4 <spi_m_dma_init>:
{
    aee4:	b538      	push	{r3, r4, r5, lr}
    aee6:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    aee8:	4604      	mov	r4, r0
    aeea:	b110      	cbz	r0, aef2 <spi_m_dma_init+0xe>
    aeec:	1e08      	subs	r0, r1, #0
    aeee:	bf18      	it	ne
    aef0:	2001      	movne	r0, #1
    aef2:	4908      	ldr	r1, [pc, #32]	; (af14 <spi_m_dma_init+0x30>)
    aef4:	4b08      	ldr	r3, [pc, #32]	; (af18 <spi_m_dma_init+0x34>)
    aef6:	223b      	movs	r2, #59	; 0x3b
    aef8:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    aefa:	4620      	mov	r0, r4
	rc            = _spi_m_dma_init(&spi->dev, hw);
    aefc:	4b07      	ldr	r3, [pc, #28]	; (af1c <spi_m_dma_init+0x38>)
	spi->dev.prvt = (void *)hw;
    aefe:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    af02:	4629      	mov	r1, r5
    af04:	4798      	blx	r3
	if (rc) {
    af06:	b918      	cbnz	r0, af10 <spi_m_dma_init+0x2c>
	spi->io.read  = _spi_m_dma_io_read;
    af08:	4b05      	ldr	r3, [pc, #20]	; (af20 <spi_m_dma_init+0x3c>)
    af0a:	6263      	str	r3, [r4, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    af0c:	4b05      	ldr	r3, [pc, #20]	; (af24 <spi_m_dma_init+0x40>)
    af0e:	6223      	str	r3, [r4, #32]
}
    af10:	bd38      	pop	{r3, r4, r5, pc}
    af12:	bf00      	nop
    af14:	00014c46 	.word	0x00014c46
    af18:	0000cb55 	.word	0x0000cb55
    af1c:	000109c5 	.word	0x000109c5
    af20:	0000aead 	.word	0x0000aead
    af24:	0000ae75 	.word	0x0000ae75

0000af28 <spi_m_dma_enable>:
{
    af28:	b510      	push	{r4, lr}
	ASSERT(spi);
    af2a:	4604      	mov	r4, r0
    af2c:	3800      	subs	r0, #0
    af2e:	4b05      	ldr	r3, [pc, #20]	; (af44 <spi_m_dma_enable+0x1c>)
    af30:	4905      	ldr	r1, [pc, #20]	; (af48 <spi_m_dma_enable+0x20>)
    af32:	bf18      	it	ne
    af34:	2001      	movne	r0, #1
    af36:	2251      	movs	r2, #81	; 0x51
    af38:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    af3a:	1d20      	adds	r0, r4, #4
    af3c:	4b03      	ldr	r3, [pc, #12]	; (af4c <spi_m_dma_enable+0x24>)
}
    af3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_spi_m_dma_enable(&spi->dev);
    af42:	4718      	bx	r3
    af44:	0000cb55 	.word	0x0000cb55
    af48:	00014c46 	.word	0x00014c46
    af4c:	00010a89 	.word	0x00010a89

0000af50 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    af50:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    af52:	4604      	mov	r4, r0
    af54:	3800      	subs	r0, #0
{
    af56:	460d      	mov	r5, r1
    af58:	4616      	mov	r6, r2
	ASSERT(spi);
    af5a:	4907      	ldr	r1, [pc, #28]	; (af78 <spi_m_dma_register_callback+0x28>)
    af5c:	4b07      	ldr	r3, [pc, #28]	; (af7c <spi_m_dma_register_callback+0x2c>)
    af5e:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    af62:	bf18      	it	ne
    af64:	2001      	movne	r0, #1
    af66:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    af68:	4632      	mov	r2, r6
    af6a:	4629      	mov	r1, r5
    af6c:	1d20      	adds	r0, r4, #4
    af6e:	4b04      	ldr	r3, [pc, #16]	; (af80 <spi_m_dma_register_callback+0x30>)
}
    af70:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    af74:	4718      	bx	r3
    af76:	bf00      	nop
    af78:	00014c46 	.word	0x00014c46
    af7c:	0000cb55 	.word	0x0000cb55
    af80:	00010ab9 	.word	0x00010ab9

0000af84 <spi_m_dma_get_io_descriptor>:

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    af84:	b538      	push	{r3, r4, r5, lr}
    af86:	460d      	mov	r5, r1
	ASSERT(spi && io);
    af88:	4604      	mov	r4, r0
    af8a:	b110      	cbz	r0, af92 <spi_m_dma_get_io_descriptor+0xe>
    af8c:	1e08      	subs	r0, r1, #0
    af8e:	bf18      	it	ne
    af90:	2001      	movne	r0, #1
    af92:	4904      	ldr	r1, [pc, #16]	; (afa4 <spi_m_dma_get_io_descriptor+0x20>)
    af94:	4b04      	ldr	r3, [pc, #16]	; (afa8 <spi_m_dma_get_io_descriptor+0x24>)
    af96:	22ae      	movs	r2, #174	; 0xae
	*io = &spi->io;
    af98:	3420      	adds	r4, #32
	ASSERT(spi && io);
    af9a:	4798      	blx	r3
	*io = &spi->io;
    af9c:	602c      	str	r4, [r5, #0]

	return 0;
}
    af9e:	2000      	movs	r0, #0
    afa0:	bd38      	pop	{r3, r4, r5, pc}
    afa2:	bf00      	nop
    afa4:	00014c46 	.word	0x00014c46
    afa8:	0000cb55 	.word	0x0000cb55

0000afac <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    afac:	3801      	subs	r0, #1
    afae:	2802      	cmp	r0, #2
{
    afb0:	b508      	push	{r3, lr}
    afb2:	460b      	mov	r3, r1
    afb4:	4611      	mov	r1, r2
	if ((file != 1) && (file != 2) && (file != 3)) {
    afb6:	d805      	bhi.n	afc4 <_write+0x18>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    afb8:	4618      	mov	r0, r3
    afba:	4b04      	ldr	r3, [pc, #16]	; (afcc <_write+0x20>)
    afbc:	4798      	blx	r3
	if (n < 0) {
    afbe:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
		return -1;
	}

	return n;
}
    afc2:	bd08      	pop	{r3, pc}
		return -1;
    afc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    afc8:	e7fb      	b.n	afc2 <_write+0x16>
    afca:	bf00      	nop
    afcc:	0000ac69 	.word	0x0000ac69

0000afd0 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    afd0:	b510      	push	{r4, lr}
    afd2:	4a13      	ldr	r2, [pc, #76]	; (b020 <_event_system_init+0x50>)
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    afd4:	4913      	ldr	r1, [pc, #76]	; (b024 <_event_system_init+0x54>)
    afd6:	2300      	movs	r3, #0
    afd8:	f103 0048 	add.w	r0, r3, #72	; 0x48
    afdc:	3301      	adds	r3, #1
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    afde:	f812 4b01 	ldrb.w	r4, [r2], #1
    afe2:	f841 4020 	str.w	r4, [r1, r0, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    afe6:	2b43      	cmp	r3, #67	; 0x43
    afe8:	d1f6      	bne.n	afd8 <_event_system_init+0x8>
    afea:	480f      	ldr	r0, [pc, #60]	; (b028 <_event_system_init+0x58>)
    afec:	2100      	movs	r1, #0
    afee:	f100 0440 	add.w	r4, r0, #64	; 0x40
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    aff2:	00ca      	lsls	r2, r1, #3
    aff4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    aff8:	f502 4260 	add.w	r2, r2, #57344	; 0xe000
    affc:	f830 3b02 	ldrh.w	r3, [r0], #2

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    b000:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    b002:	f854 3b04 	ldr.w	r3, [r4], #4
    b006:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    b008:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    b00c:	3101      	adds	r1, #1
    b00e:	43db      	mvns	r3, r3
    b010:	b2db      	uxtb	r3, r3
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    b012:	2920      	cmp	r1, #32
    b014:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    b018:	d1eb      	bne.n	aff2 <_event_system_init+0x22>
	}

	return ERR_NONE;
}
    b01a:	2000      	movs	r0, #0
    b01c:	bd10      	pop	{r4, pc}
    b01e:	bf00      	nop
    b020:	00014c64 	.word	0x00014c64
    b024:	4100e000 	.word	0x4100e000
    b028:	00014ca8 	.word	0x00014ca8

0000b02c <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b02c:	0943      	lsrs	r3, r0, #5
    b02e:	2201      	movs	r2, #1
    b030:	f000 001f 	and.w	r0, r0, #31
    b034:	fa02 f000 	lsl.w	r0, r2, r0
    b038:	3340      	adds	r3, #64	; 0x40
    b03a:	4a02      	ldr	r2, [pc, #8]	; (b044 <_irq_set+0x18>)
    b03c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
}
    b040:	4770      	bx	lr
    b042:	bf00      	nop
    b044:	e000e100 	.word	0xe000e100

0000b048 <_get_cycles_for_us>:
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    b048:	2378      	movs	r3, #120	; 0x78
    b04a:	4358      	muls	r0, r3
    b04c:	4770      	bx	lr
	...

0000b050 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    b050:	4b01      	ldr	r3, [pc, #4]	; (b058 <_get_cycles_for_ms+0x8>)
    b052:	4358      	muls	r0, r3
    b054:	4770      	bx	lr
    b056:	bf00      	nop
    b058:	0001d4c0 	.word	0x0001d4c0

0000b05c <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b05c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    b060:	4615      	mov	r5, r2
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b062:	780a      	ldrb	r2, [r1, #0]
    b064:	f3c2 1341 	ubfx	r3, r2, #5, #2
    b068:	2b01      	cmp	r3, #1
{
    b06a:	4606      	mov	r6, r0
    b06c:	460c      	mov	r4, r1
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b06e:	d155      	bne.n	b11c <cdcdf_acm_req+0xc0>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    b070:	4b2d      	ldr	r3, [pc, #180]	; (b128 <cdcdf_acm_req+0xcc>)
    b072:	8889      	ldrh	r1, [r1, #4]
    b074:	7818      	ldrb	r0, [r3, #0]
    b076:	4288      	cmp	r0, r1
    b078:	4698      	mov	r8, r3
    b07a:	d002      	beq.n	b082 <cdcdf_acm_req+0x26>
    b07c:	785b      	ldrb	r3, [r3, #1]
    b07e:	428b      	cmp	r3, r1
    b080:	d14c      	bne.n	b11c <cdcdf_acm_req+0xc0>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    b082:	0613      	lsls	r3, r2, #24
    b084:	88e7      	ldrh	r7, [r4, #6]
    b086:	d50f      	bpl.n	b0a8 <cdcdf_acm_req+0x4c>
	if (USB_DATA_STAGE == stage) {
    b088:	2d01      	cmp	r5, #1
    b08a:	d033      	beq.n	b0f4 <cdcdf_acm_req+0x98>
	switch (req->bRequest) {
    b08c:	7863      	ldrb	r3, [r4, #1]
    b08e:	2b21      	cmp	r3, #33	; 0x21
    b090:	d112      	bne.n	b0b8 <cdcdf_acm_req+0x5c>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    b092:	2f07      	cmp	r7, #7
    b094:	d145      	bne.n	b122 <cdcdf_acm_req+0xc6>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    b096:	4925      	ldr	r1, [pc, #148]	; (b12c <cdcdf_acm_req+0xd0>)
    b098:	2300      	movs	r3, #0
    b09a:	463a      	mov	r2, r7
			return usbdc_xfer(ep, ctrl_buf, len, false);
    b09c:	4c24      	ldr	r4, [pc, #144]	; (b130 <cdcdf_acm_req+0xd4>)
    b09e:	4630      	mov	r0, r6
    b0a0:	47a0      	blx	r4
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    b0a2:	b002      	add	sp, #8
    b0a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    b0a8:	4b22      	ldr	r3, [pc, #136]	; (b134 <cdcdf_acm_req+0xd8>)
    b0aa:	4798      	blx	r3
	switch (req->bRequest) {
    b0ac:	7863      	ldrb	r3, [r4, #1]
    b0ae:	2b20      	cmp	r3, #32
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    b0b0:	4601      	mov	r1, r0
	switch (req->bRequest) {
    b0b2:	d004      	beq.n	b0be <cdcdf_acm_req+0x62>
    b0b4:	2b22      	cmp	r3, #34	; 0x22
    b0b6:	d024      	beq.n	b102 <cdcdf_acm_req+0xa6>
		return ERR_INVALID_ARG;
    b0b8:	f06f 000c 	mvn.w	r0, #12
    b0bc:	e7f1      	b.n	b0a2 <cdcdf_acm_req+0x46>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    b0be:	2f07      	cmp	r7, #7
    b0c0:	d12f      	bne.n	b122 <cdcdf_acm_req+0xc6>
		if (USB_SETUP_STAGE == stage) {
    b0c2:	b915      	cbnz	r5, b0ca <cdcdf_acm_req+0x6e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    b0c4:	462b      	mov	r3, r5
    b0c6:	463a      	mov	r2, r7
    b0c8:	e7e8      	b.n	b09c <cdcdf_acm_req+0x40>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    b0ca:	6800      	ldr	r0, [r0, #0]
    b0cc:	9000      	str	r0, [sp, #0]
    b0ce:	798b      	ldrb	r3, [r1, #6]
    b0d0:	888a      	ldrh	r2, [r1, #4]
    b0d2:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b0d6:	f8d8 3010 	ldr.w	r3, [r8, #16]
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    b0da:	f8ad 2004 	strh.w	r2, [sp, #4]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b0de:	b95b      	cbnz	r3, b0f8 <cdcdf_acm_req+0x9c>
				usbd_cdc_line_coding = line_coding_tmp;
    b0e0:	4b12      	ldr	r3, [pc, #72]	; (b12c <cdcdf_acm_req+0xd0>)
    b0e2:	9800      	ldr	r0, [sp, #0]
    b0e4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    b0e8:	f89d 2006 	ldrb.w	r2, [sp, #6]
    b0ec:	f8c8 0006 	str.w	r0, [r8, #6]
    b0f0:	8099      	strh	r1, [r3, #4]
    b0f2:	719a      	strb	r2, [r3, #6]
		return ERR_NONE;
    b0f4:	2000      	movs	r0, #0
    b0f6:	e7d4      	b.n	b0a2 <cdcdf_acm_req+0x46>
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b0f8:	4668      	mov	r0, sp
    b0fa:	4798      	blx	r3
    b0fc:	2800      	cmp	r0, #0
    b0fe:	d1ef      	bne.n	b0e0 <cdcdf_acm_req+0x84>
    b100:	e7f8      	b.n	b0f4 <cdcdf_acm_req+0x98>
		usbdc_xfer(0, NULL, 0, 0);
    b102:	2300      	movs	r3, #0
    b104:	461a      	mov	r2, r3
    b106:	4619      	mov	r1, r3
    b108:	4618      	mov	r0, r3
    b10a:	4d09      	ldr	r5, [pc, #36]	; (b130 <cdcdf_acm_req+0xd4>)
    b10c:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    b10e:	f8d8 3014 	ldr.w	r3, [r8, #20]
    b112:	2b00      	cmp	r3, #0
    b114:	d0ee      	beq.n	b0f4 <cdcdf_acm_req+0x98>
			cdcdf_acm_notify_state(req->wValue);
    b116:	8860      	ldrh	r0, [r4, #2]
    b118:	4798      	blx	r3
    b11a:	e7eb      	b.n	b0f4 <cdcdf_acm_req+0x98>
		return ERR_NOT_FOUND;
    b11c:	f06f 0009 	mvn.w	r0, #9
    b120:	e7bf      	b.n	b0a2 <cdcdf_acm_req+0x46>
			return ERR_INVALID_DATA;
    b122:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b126:	e7bc      	b.n	b0a2 <cdcdf_acm_req+0x46>
    b128:	20000800 	.word	0x20000800
    b12c:	20000806 	.word	0x20000806
    b130:	00011311 	.word	0x00011311
    b134:	0001173d 	.word	0x0001173d

0000b138 <cdcdf_acm_ctrl>:
	switch (ctrl) {
    b138:	2901      	cmp	r1, #1
{
    b13a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b13e:	4615      	mov	r5, r2
	switch (ctrl) {
    b140:	d04f      	beq.n	b1e2 <cdcdf_acm_ctrl+0xaa>
    b142:	2902      	cmp	r1, #2
    b144:	d076      	beq.n	b234 <cdcdf_acm_ctrl+0xfc>
    b146:	2900      	cmp	r1, #0
    b148:	d177      	bne.n	b23a <cdcdf_acm_ctrl+0x102>
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    b14a:	6887      	ldr	r7, [r0, #8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b14c:	f8df 8114 	ldr.w	r8, [pc, #276]	; b264 <cdcdf_acm_ctrl+0x12c>
	ifc = desc->sod;
    b150:	6810      	ldr	r0, [r2, #0]
	for (i = 0; i < 2; i++) {
    b152:	1e7e      	subs	r6, r7, #1
		if (NULL == ifc) {
    b154:	b928      	cbnz	r0, b162 <cdcdf_acm_ctrl+0x2a>
			return ERR_NOT_FOUND;
    b156:	f06f 0009 	mvn.w	r0, #9
}
    b15a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b15e:	464e      	mov	r6, r9
    b160:	e7f8      	b.n	b154 <cdcdf_acm_ctrl+0x1c>
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    b162:	7943      	ldrb	r3, [r0, #5]
		ifc_desc.bInterfaceNumber = ifc[2];
    b164:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    b166:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    b16a:	2b02      	cmp	r3, #2
    b16c:	d1f3      	bne.n	b156 <cdcdf_acm_ctrl+0x1e>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    b16e:	7873      	ldrb	r3, [r6, #1]
    b170:	429a      	cmp	r2, r3
    b172:	d065      	beq.n	b240 <cdcdf_acm_ctrl+0x108>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    b174:	2bff      	cmp	r3, #255	; 0xff
    b176:	d166      	bne.n	b246 <cdcdf_acm_ctrl+0x10e>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    b178:	7072      	strb	r2, [r6, #1]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b17a:	6869      	ldr	r1, [r5, #4]
    b17c:	f8df a0e8 	ldr.w	sl, [pc, #232]	; b268 <cdcdf_acm_ctrl+0x130>
    b180:	2205      	movs	r2, #5
    b182:	47c0      	blx	r8
    b184:	f106 0901 	add.w	r9, r6, #1
    b188:	4604      	mov	r4, r0
		while (NULL != ep) {
    b18a:	b964      	cbnz	r4, b1a6 <cdcdf_acm_ctrl+0x6e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    b18c:	682b      	ldr	r3, [r5, #0]
    b18e:	6869      	ldr	r1, [r5, #4]
    b190:	7818      	ldrb	r0, [r3, #0]
    b192:	2204      	movs	r2, #4
    b194:	4418      	add	r0, r3
    b196:	47c0      	blx	r8
	for (i = 0; i < 2; i++) {
    b198:	42be      	cmp	r6, r7
    b19a:	d1e0      	bne.n	b15e <cdcdf_acm_ctrl+0x26>
	_cdcdf_acm_funcd.enabled = true;
    b19c:	4b2d      	ldr	r3, [pc, #180]	; (b254 <cdcdf_acm_ctrl+0x11c>)
    b19e:	2201      	movs	r2, #1
    b1a0:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    b1a2:	4620      	mov	r0, r4
    b1a4:	e7d9      	b.n	b15a <cdcdf_acm_ctrl+0x22>
	return (ptr[0] + (ptr[1] << 8));
    b1a6:	7961      	ldrb	r1, [r4, #5]
    b1a8:	7922      	ldrb	r2, [r4, #4]
			ep_desc.bEndpointAddress = ep[2];
    b1aa:	f894 b002 	ldrb.w	fp, [r4, #2]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b1ae:	4b2a      	ldr	r3, [pc, #168]	; (b258 <cdcdf_acm_ctrl+0x120>)
    b1b0:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    b1b4:	b292      	uxth	r2, r2
    b1b6:	78e1      	ldrb	r1, [r4, #3]
    b1b8:	4658      	mov	r0, fp
    b1ba:	4798      	blx	r3
    b1bc:	2800      	cmp	r0, #0
    b1be:	d145      	bne.n	b24c <cdcdf_acm_ctrl+0x114>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b1c0:	f01b 0f80 	tst.w	fp, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    b1c4:	bf14      	ite	ne
    b1c6:	f889 b002 	strbne.w	fp, [r9, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    b1ca:	f887 b004 	strbeq.w	fp, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    b1ce:	4658      	mov	r0, fp
    b1d0:	47d0      	blx	sl
			desc->sod = ep;
    b1d2:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
    b1d4:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b1d6:	6869      	ldr	r1, [r5, #4]
    b1d8:	4b20      	ldr	r3, [pc, #128]	; (b25c <cdcdf_acm_ctrl+0x124>)
    b1da:	4420      	add	r0, r4
    b1dc:	4798      	blx	r3
    b1de:	4604      	mov	r4, r0
    b1e0:	e7d3      	b.n	b18a <cdcdf_acm_ctrl+0x52>
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    b1e2:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    b1e4:	b12a      	cbz	r2, b1f2 <cdcdf_acm_ctrl+0xba>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b1e6:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    b1e8:	795b      	ldrb	r3, [r3, #5]
    b1ea:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    b1ee:	2b02      	cmp	r3, #2
    b1f0:	d1b1      	bne.n	b156 <cdcdf_acm_ctrl+0x1e>
		if (func_data->func_iface[i] == 0xFF) {
    b1f2:	7823      	ldrb	r3, [r4, #0]
    b1f4:	2bff      	cmp	r3, #255	; 0xff
    b1f6:	d007      	beq.n	b208 <cdcdf_acm_ctrl+0xd0>
			if (func_data->func_ep_in[i] != 0xFF) {
    b1f8:	78a0      	ldrb	r0, [r4, #2]
			func_data->func_iface[i] = 0xFF;
    b1fa:	25ff      	movs	r5, #255	; 0xff
			if (func_data->func_ep_in[i] != 0xFF) {
    b1fc:	42a8      	cmp	r0, r5
			func_data->func_iface[i] = 0xFF;
    b1fe:	7025      	strb	r5, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    b200:	d002      	beq.n	b208 <cdcdf_acm_ctrl+0xd0>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    b202:	4b17      	ldr	r3, [pc, #92]	; (b260 <cdcdf_acm_ctrl+0x128>)
    b204:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    b206:	70a5      	strb	r5, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    b208:	7863      	ldrb	r3, [r4, #1]
    b20a:	2bff      	cmp	r3, #255	; 0xff
    b20c:	d007      	beq.n	b21e <cdcdf_acm_ctrl+0xe6>
			if (func_data->func_ep_in[i] != 0xFF) {
    b20e:	78e0      	ldrb	r0, [r4, #3]
			func_data->func_iface[i] = 0xFF;
    b210:	25ff      	movs	r5, #255	; 0xff
			if (func_data->func_ep_in[i] != 0xFF) {
    b212:	42a8      	cmp	r0, r5
			func_data->func_iface[i] = 0xFF;
    b214:	7065      	strb	r5, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    b216:	d002      	beq.n	b21e <cdcdf_acm_ctrl+0xe6>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    b218:	4b11      	ldr	r3, [pc, #68]	; (b260 <cdcdf_acm_ctrl+0x128>)
    b21a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    b21c:	70e5      	strb	r5, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    b21e:	7920      	ldrb	r0, [r4, #4]
    b220:	28ff      	cmp	r0, #255	; 0xff
    b222:	d003      	beq.n	b22c <cdcdf_acm_ctrl+0xf4>
		usb_d_ep_deinit(func_data->func_ep_out);
    b224:	4b0e      	ldr	r3, [pc, #56]	; (b260 <cdcdf_acm_ctrl+0x128>)
    b226:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    b228:	23ff      	movs	r3, #255	; 0xff
    b22a:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    b22c:	4b09      	ldr	r3, [pc, #36]	; (b254 <cdcdf_acm_ctrl+0x11c>)
    b22e:	2000      	movs	r0, #0
    b230:	7158      	strb	r0, [r3, #5]
	return ERR_NONE;
    b232:	e792      	b.n	b15a <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    b234:	f06f 001a 	mvn.w	r0, #26
    b238:	e78f      	b.n	b15a <cdcdf_acm_ctrl+0x22>
	switch (ctrl) {
    b23a:	f06f 000c 	mvn.w	r0, #12
    b23e:	e78c      	b.n	b15a <cdcdf_acm_ctrl+0x22>
				return ERR_ALREADY_INITIALIZED;
    b240:	f06f 0011 	mvn.w	r0, #17
    b244:	e789      	b.n	b15a <cdcdf_acm_ctrl+0x22>
				return ERR_NO_RESOURCE;
    b246:	f06f 001b 	mvn.w	r0, #27
    b24a:	e786      	b.n	b15a <cdcdf_acm_ctrl+0x22>
				return ERR_NOT_INITIALIZED;
    b24c:	f06f 0013 	mvn.w	r0, #19
    b250:	e783      	b.n	b15a <cdcdf_acm_ctrl+0x22>
    b252:	bf00      	nop
    b254:	20000800 	.word	0x20000800
    b258:	0000e039 	.word	0x0000e039
    b25c:	0000adef 	.word	0x0000adef
    b260:	0000e09d 	.word	0x0000e09d
    b264:	0000add5 	.word	0x0000add5
    b268:	0000e0c9 	.word	0x0000e0c9

0000b26c <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    b26c:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    b26e:	4b0a      	ldr	r3, [pc, #40]	; (b298 <cdcdf_acm_init+0x2c>)
    b270:	4798      	blx	r3
    b272:	2801      	cmp	r0, #1
    b274:	d80c      	bhi.n	b290 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    b276:	4809      	ldr	r0, [pc, #36]	; (b29c <cdcdf_acm_init+0x30>)
    b278:	4b09      	ldr	r3, [pc, #36]	; (b2a0 <cdcdf_acm_init+0x34>)
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    b27a:	e9c0 3007 	strd	r3, r0, [r0, #28]

	usbdc_register_function(&_cdcdf_acm);
    b27e:	4b09      	ldr	r3, [pc, #36]	; (b2a4 <cdcdf_acm_init+0x38>)
    b280:	3018      	adds	r0, #24
    b282:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    b284:	2001      	movs	r0, #1
    b286:	4908      	ldr	r1, [pc, #32]	; (b2a8 <cdcdf_acm_init+0x3c>)
    b288:	4b08      	ldr	r3, [pc, #32]	; (b2ac <cdcdf_acm_init+0x40>)
    b28a:	4798      	blx	r3
	return ERR_NONE;
    b28c:	2000      	movs	r0, #0
}
    b28e:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b290:	f06f 0010 	mvn.w	r0, #16
    b294:	e7fb      	b.n	b28e <cdcdf_acm_init+0x22>
    b296:	bf00      	nop
    b298:	00011749 	.word	0x00011749
    b29c:	20000800 	.word	0x20000800
    b2a0:	0000b139 	.word	0x0000b139
    b2a4:	000116f1 	.word	0x000116f1
    b2a8:	20000350 	.word	0x20000350
    b2ac:	00011669 	.word	0x00011669

0000b2b0 <cdcdf_acm_read>:

/**
 * \brief USB CDC ACM Function Read Data
 */
int32_t cdcdf_acm_read(uint8_t *buf, uint32_t size)
{
    b2b0:	b410      	push	{r4}
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    b2b2:	4c08      	ldr	r4, [pc, #32]	; (b2d4 <cdcdf_acm_read+0x24>)
	if (!cdcdf_acm_is_enabled()) {
    b2b4:	7963      	ldrb	r3, [r4, #5]
{
    b2b6:	460a      	mov	r2, r1
	if (!cdcdf_acm_is_enabled()) {
    b2b8:	b13b      	cbz	r3, b2ca <cdcdf_acm_read+0x1a>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    b2ba:	4601      	mov	r1, r0
    b2bc:	7920      	ldrb	r0, [r4, #4]
    b2be:	4c06      	ldr	r4, [pc, #24]	; (b2d8 <cdcdf_acm_read+0x28>)
    b2c0:	2300      	movs	r3, #0
    b2c2:	46a4      	mov	ip, r4
}
    b2c4:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    b2c8:	4760      	bx	ip
}
    b2ca:	f06f 0010 	mvn.w	r0, #16
    b2ce:	f85d 4b04 	ldr.w	r4, [sp], #4
    b2d2:	4770      	bx	lr
    b2d4:	20000800 	.word	0x20000800
    b2d8:	00011311 	.word	0x00011311

0000b2dc <cdcdf_acm_write>:
{
    b2dc:	b410      	push	{r4}
	return _cdcdf_acm_funcd.enabled;
    b2de:	4c08      	ldr	r4, [pc, #32]	; (b300 <cdcdf_acm_write+0x24>)
	if (!cdcdf_acm_is_enabled()) {
    b2e0:	7963      	ldrb	r3, [r4, #5]
{
    b2e2:	460a      	mov	r2, r1
	if (!cdcdf_acm_is_enabled()) {
    b2e4:	b13b      	cbz	r3, b2f6 <cdcdf_acm_write+0x1a>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    b2e6:	4601      	mov	r1, r0
    b2e8:	78e0      	ldrb	r0, [r4, #3]
    b2ea:	4c06      	ldr	r4, [pc, #24]	; (b304 <cdcdf_acm_write+0x28>)
    b2ec:	2301      	movs	r3, #1
    b2ee:	46a4      	mov	ip, r4
}
    b2f0:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    b2f4:	4760      	bx	ip
}
    b2f6:	f06f 0010 	mvn.w	r0, #16
    b2fa:	f85d 4b04 	ldr.w	r4, [sp], #4
    b2fe:	4770      	bx	lr
    b300:	20000800 	.word	0x20000800
    b304:	00011311 	.word	0x00011311

0000b308 <cdcdf_acm_register_callback>:
{
    b308:	b508      	push	{r3, lr}
    b30a:	460a      	mov	r2, r1
    b30c:	2803      	cmp	r0, #3
    b30e:	d814      	bhi.n	b33a <cdcdf_acm_register_callback+0x32>
    b310:	e8df f000 	tbb	[pc, r0]
    b314:	100d0902 	.word	0x100d0902
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    b318:	4b09      	ldr	r3, [pc, #36]	; (b340 <cdcdf_acm_register_callback+0x38>)
    b31a:	7918      	ldrb	r0, [r3, #4]
    b31c:	2102      	movs	r1, #2
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    b31e:	4b09      	ldr	r3, [pc, #36]	; (b344 <cdcdf_acm_register_callback+0x3c>)
    b320:	4798      	blx	r3
	return ERR_NONE;
    b322:	2000      	movs	r0, #0
}
    b324:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    b326:	4b06      	ldr	r3, [pc, #24]	; (b340 <cdcdf_acm_register_callback+0x38>)
    b328:	2102      	movs	r1, #2
    b32a:	78d8      	ldrb	r0, [r3, #3]
    b32c:	e7f7      	b.n	b31e <cdcdf_acm_register_callback+0x16>
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    b32e:	4b04      	ldr	r3, [pc, #16]	; (b340 <cdcdf_acm_register_callback+0x38>)
    b330:	6119      	str	r1, [r3, #16]
		break;
    b332:	e7f6      	b.n	b322 <cdcdf_acm_register_callback+0x1a>
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    b334:	4b02      	ldr	r3, [pc, #8]	; (b340 <cdcdf_acm_register_callback+0x38>)
    b336:	6159      	str	r1, [r3, #20]
    b338:	e7f3      	b.n	b322 <cdcdf_acm_register_callback+0x1a>
	return ERR_NONE;
    b33a:	f06f 000c 	mvn.w	r0, #12
    b33e:	e7f1      	b.n	b324 <cdcdf_acm_register_callback+0x1c>
    b340:	20000800 	.word	0x20000800
    b344:	0000e2b1 	.word	0x0000e2b1

0000b348 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    b348:	4b04      	ldr	r3, [pc, #16]	; (b35c <_sbrk+0x14>)
    b34a:	6819      	ldr	r1, [r3, #0]
{
    b34c:	4602      	mov	r2, r0
	if (heap == NULL) {
    b34e:	b909      	cbnz	r1, b354 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
    b350:	4903      	ldr	r1, [pc, #12]	; (b360 <_sbrk+0x18>)
    b352:	6019      	str	r1, [r3, #0]
	}
	prev_heap = heap;
    b354:	6818      	ldr	r0, [r3, #0]

	heap += incr;
    b356:	4402      	add	r2, r0
    b358:	601a      	str	r2, [r3, #0]

	return (caddr_t)prev_heap;
}
    b35a:	4770      	bx	lr
    b35c:	20000824 	.word	0x20000824
    b360:	20024d48 	.word	0x20024d48

0000b364 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    b364:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b368:	4770      	bx	lr

0000b36a <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    b36a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    b36e:	604b      	str	r3, [r1, #4]

	return 0;
}
    b370:	2000      	movs	r0, #0
    b372:	4770      	bx	lr

0000b374 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    b374:	2001      	movs	r0, #1
    b376:	4770      	bx	lr

0000b378 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    b378:	2000      	movs	r0, #0
    b37a:	4770      	bx	lr

0000b37c <_qspi_dma_rx_complete>:
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    b37c:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    b37e:	4903      	ldr	r1, [pc, #12]	; (b38c <_qspi_dma_rx_complete+0x10>)

	_qspi_end_transfer(dev->prvt);
    b380:	681a      	ldr	r2, [r3, #0]

	if (dev->cb.xfer_done) {
    b382:	685b      	ldr	r3, [r3, #4]
    b384:	6011      	str	r1, [r2, #0]
    b386:	b103      	cbz	r3, b38a <_qspi_dma_rx_complete+0xe>
		dev->cb.xfer_done(resource);
    b388:	4718      	bx	r3
	}
}
    b38a:	4770      	bx	lr
    b38c:	01000002 	.word	0x01000002

0000b390 <_qspi_dma_tx_complete>:
    b390:	4b00      	ldr	r3, [pc, #0]	; (b394 <_qspi_dma_tx_complete+0x4>)
    b392:	4718      	bx	r3
    b394:	0000b37d 	.word	0x0000b37d

0000b398 <_qspi_dma_error_occured>:
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    b398:	6883      	ldr	r3, [r0, #8]
    b39a:	689b      	ldr	r3, [r3, #8]
    b39c:	b103      	cbz	r3, b3a0 <_qspi_dma_error_occured+0x8>
		dev->cb.error(resource);
    b39e:	4718      	bx	r3
	}
}
    b3a0:	4770      	bx	lr
	...

0000b3a4 <_qspi_dma_init>:

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    b3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b3a6:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    b3a8:	4604      	mov	r4, r0
    b3aa:	b110      	cbz	r0, b3b2 <_qspi_dma_init+0xe>
    b3ac:	1e08      	subs	r0, r1, #0
    b3ae:	bf18      	it	ne
    b3b0:	2001      	movne	r0, #1
	dev->prvt = hw;
    b3b2:	4626      	mov	r6, r4
	ASSERT(dev && hw);
    b3b4:	22cb      	movs	r2, #203	; 0xcb
    b3b6:	490f      	ldr	r1, [pc, #60]	; (b3f4 <_qspi_dma_init+0x50>)
    b3b8:	4b0f      	ldr	r3, [pc, #60]	; (b3f8 <_qspi_dma_init+0x54>)
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    b3ba:	4f10      	ldr	r7, [pc, #64]	; (b3fc <_qspi_dma_init+0x58>)
	ASSERT(dev && hw);
    b3bc:	4798      	blx	r3
    b3be:	2301      	movs	r3, #1
	dev->prvt = hw;
    b3c0:	f846 5b0c 	str.w	r5, [r6], #12
    b3c4:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    b3c6:	4b0e      	ldr	r3, [pc, #56]	; (b400 <_qspi_dma_init+0x5c>)
    b3c8:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    b3ca:	4b0e      	ldr	r3, [pc, #56]	; (b404 <_qspi_dma_init+0x60>)
    b3cc:	60ab      	str	r3, [r5, #8]
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    b3ce:	211f      	movs	r1, #31
    b3d0:	4630      	mov	r0, r6
    b3d2:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b3d4:	68e3      	ldr	r3, [r4, #12]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    b3d6:	4a0c      	ldr	r2, [pc, #48]	; (b408 <_qspi_dma_init+0x64>)
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b3d8:	4d0c      	ldr	r5, [pc, #48]	; (b40c <_qspi_dma_init+0x68>)
	dev->resource->back                 = dev;
    b3da:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    b3dc:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b3de:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    b3e0:	211e      	movs	r1, #30
    b3e2:	4630      	mov	r0, r6
    b3e4:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b3e6:	68e3      	ldr	r3, [r4, #12]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    b3e8:	4a09      	ldr	r2, [pc, #36]	; (b410 <_qspi_dma_init+0x6c>)
	dev->resource->back                 = dev;
    b3ea:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b3ec:	e9c3 2500 	strd	r2, r5, [r3]

	return ERR_NONE;
}
    b3f0:	2000      	movs	r0, #0
    b3f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b3f4:	00014d68 	.word	0x00014d68
    b3f8:	0000cb55 	.word	0x0000cb55
    b3fc:	0000cd99 	.word	0x0000cd99
    b400:	06000011 	.word	0x06000011
    b404:	00243b00 	.word	0x00243b00
    b408:	0000b37d 	.word	0x0000b37d
    b40c:	0000b399 	.word	0x0000b399
    b410:	0000b391 	.word	0x0000b391

0000b414 <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    b414:	b570      	push	{r4, r5, r6, lr}
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
    b416:	088d      	lsrs	r5, r1, #2
	return ((Nvmctrl *)hw)->PARAM.reg;
}

static inline bool hri_nvmctrl_get_STATUS_READY_bit(const void *const hw)
{
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b418:	8a44      	ldrh	r4, [r0, #18]
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b41a:	07e6      	lsls	r6, r4, #31
    b41c:	d5fc      	bpl.n	b418 <_flash_program+0x4>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b41e:	f24a 5415 	movw	r4, #42261	; 0xa515
    b422:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b424:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b426:	07e4      	lsls	r4, r4, #31
    b428:	d5fc      	bpl.n	b424 <_flash_program+0x10>
    b42a:	00ad      	lsls	r5, r5, #2
    b42c:	2400      	movs	r4, #0
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    b42e:	b2a6      	uxth	r6, r4
    b430:	429e      	cmp	r6, r3
    b432:	d307      	bcc.n	b444 <_flash_program+0x30>
    b434:	8a43      	ldrh	r3, [r0, #18]
		NVM_MEMORY[nvm_address++] = *ptr_read;
		ptr_read++;
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b436:	07db      	lsls	r3, r3, #31
    b438:	d5fc      	bpl.n	b434 <_flash_program+0x20>
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b43a:	f24a 5303 	movw	r3, #42243	; 0xa503
	((Nvmctrl *)hw)->ADDR.reg = data;
    b43e:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b440:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    b442:	bd70      	pop	{r4, r5, r6, pc}
		NVM_MEMORY[nvm_address++] = *ptr_read;
    b444:	5916      	ldr	r6, [r2, r4]
    b446:	5166      	str	r6, [r4, r5]
	for (i = 0; i < size; i += 4) {
    b448:	3404      	adds	r4, #4
    b44a:	e7f0      	b.n	b42e <_flash_program+0x1a>

0000b44c <_flash_init>:
{
    b44c:	b538      	push	{r3, r4, r5, lr}
    b44e:	460d      	mov	r5, r1
	ASSERT(device && (hw == NVMCTRL));
    b450:	4604      	mov	r4, r0
    b452:	b118      	cbz	r0, b45c <_flash_init+0x10>
    b454:	4814      	ldr	r0, [pc, #80]	; (b4a8 <_flash_init+0x5c>)
    b456:	1a0b      	subs	r3, r1, r0
    b458:	4258      	negs	r0, r3
    b45a:	4158      	adcs	r0, r3
    b45c:	4913      	ldr	r1, [pc, #76]	; (b4ac <_flash_init+0x60>)
    b45e:	4b14      	ldr	r3, [pc, #80]	; (b4b0 <_flash_init+0x64>)
    b460:	224b      	movs	r2, #75	; 0x4b
    b462:	4798      	blx	r3
	return ((Nvmctrl *)hw)->CTRLA.reg;
    b464:	882b      	ldrh	r3, [r5, #0]
	device->hw = hw;
    b466:	6125      	str	r5, [r4, #16]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    b468:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    b46c:	049b      	lsls	r3, r3, #18
    b46e:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    b470:	802b      	strh	r3, [r5, #0]
	_nvm_dev = device;
    b472:	4b10      	ldr	r3, [pc, #64]	; (b4b4 <_flash_init+0x68>)
    b474:	601c      	str	r4, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b476:	4b10      	ldr	r3, [pc, #64]	; (b4b8 <_flash_init+0x6c>)
    b478:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    b47c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
    b480:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    b484:	f3bf 8f6f 	isb	sy
    b488:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    b48c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    b490:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    b494:	f3bf 8f6f 	isb	sy
}
    b498:	2000      	movs	r0, #0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b49a:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    b49e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b4a2:	6019      	str	r1, [r3, #0]
    b4a4:	601a      	str	r2, [r3, #0]
    b4a6:	bd38      	pop	{r3, r4, r5, pc}
    b4a8:	41004000 	.word	0x41004000
    b4ac:	00014d7f 	.word	0x00014d7f
    b4b0:	0000cb55 	.word	0x0000cb55
    b4b4:	20000828 	.word	0x20000828
    b4b8:	e000e100 	.word	0xe000e100

0000b4bc <_flash_get_page_size>:
}
    b4bc:	f44f 7000 	mov.w	r0, #512	; 0x200
    b4c0:	4770      	bx	lr

0000b4c2 <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    b4c2:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    b4c4:	6898      	ldr	r0, [r3, #8]
}
    b4c6:	b280      	uxth	r0, r0
    b4c8:	4770      	bx	lr

0000b4ca <_flash_read>:
{
    b4ca:	b510      	push	{r4, lr}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    b4cc:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b4ce:	8a60      	ldrh	r0, [r4, #18]
    b4d0:	07c0      	lsls	r0, r0, #31
    b4d2:	d5fc      	bpl.n	b4ce <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    b4d4:	2000      	movs	r0, #0
    b4d6:	e002      	b.n	b4de <_flash_read+0x14>
		buffer[i] = nvm_addr[src_addr + i];
    b4d8:	5c44      	ldrb	r4, [r0, r1]
    b4da:	5414      	strb	r4, [r2, r0]
	for (i = 0; i < length; i++) {
    b4dc:	3001      	adds	r0, #1
    b4de:	4298      	cmp	r0, r3
    b4e0:	d1fa      	bne.n	b4d8 <_flash_read+0xe>
}
    b4e2:	bd10      	pop	{r4, pc}

0000b4e4 <_flash_write>:
{
    b4e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b4e8:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    b4ec:	b083      	sub	sp, #12
    b4ee:	4606      	mov	r6, r0
    b4f0:	460c      	mov	r4, r1
    b4f2:	4617      	mov	r7, r2
    b4f4:	9301      	str	r3, [sp, #4]
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    b4f6:	f424 59ff 	bic.w	r9, r4, #8160	; 0x1fe0
    b4fa:	f029 091f 	bic.w	r9, r9, #31
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    b4fe:	f509 5aff 	add.w	sl, r9, #8160	; 0x1fe0
    b502:	f10a 0a1f 	add.w	sl, sl, #31
    b506:	f04f 0800 	mov.w	r8, #0
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    b50a:	aa02      	add	r2, sp, #8
    b50c:	4442      	add	r2, r8
    b50e:	eb09 0108 	add.w	r1, r9, r8
    b512:	4d24      	ldr	r5, [pc, #144]	; (b5a4 <_flash_write+0xc0>)
    b514:	f44f 7300 	mov.w	r3, #512	; 0x200
    b518:	4630      	mov	r0, r6
    b51a:	f508 7800 	add.w	r8, r8, #512	; 0x200
    b51e:	47a8      	blx	r5
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    b520:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
    b524:	d1f1      	bne.n	b50a <_flash_write+0x26>
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    b526:	eba4 0309 	sub.w	r3, r4, r9
    b52a:	0a5a      	lsrs	r2, r3, #9
		k = wr_start_addr - block_start_addr - j * NVMCTRL_PAGE_SIZE;
    b52c:	4639      	mov	r1, r7
    b52e:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    b532:	4554      	cmp	r4, sl
    b534:	460f      	mov	r7, r1
    b536:	d801      	bhi.n	b53c <_flash_write+0x58>
    b538:	9801      	ldr	r0, [sp, #4]
    b53a:	bb18      	cbnz	r0, b584 <_flash_write+0xa0>
		_flash_erase_block(device->hw, block_start_addr);
    b53c:	6933      	ldr	r3, [r6, #16]
    b53e:	8a5a      	ldrh	r2, [r3, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b540:	07d2      	lsls	r2, r2, #31
    b542:	d5fc      	bpl.n	b53e <_flash_write+0x5a>
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b544:	f24a 5201 	movw	r2, #42241	; 0xa501
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    b548:	f8df b05c 	ldr.w	fp, [pc, #92]	; b5a8 <_flash_write+0xc4>
	((Nvmctrl *)hw)->ADDR.reg = data;
    b54c:	f8c3 9014 	str.w	r9, [r3, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b550:	f04f 0800 	mov.w	r8, #0
    b554:	809a      	strh	r2, [r3, #4]
    b556:	aa02      	add	r2, sp, #8
    b558:	4442      	add	r2, r8
    b55a:	eb09 0108 	add.w	r1, r9, r8
    b55e:	6930      	ldr	r0, [r6, #16]
    b560:	f44f 7300 	mov.w	r3, #512	; 0x200
    b564:	f508 7800 	add.w	r8, r8, #512	; 0x200
    b568:	47d8      	blx	fp
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    b56a:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
    b56e:	d1f2      	bne.n	b556 <_flash_write+0x72>
	} while (block_end_addr < (wr_start_addr + length - 1));
    b570:	9b01      	ldr	r3, [sp, #4]
    b572:	4423      	add	r3, r4
    b574:	3b01      	subs	r3, #1
    b576:	4553      	cmp	r3, sl
    b578:	d8bd      	bhi.n	b4f6 <_flash_write+0x12>
}
    b57a:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    b57e:	b003      	add	sp, #12
    b580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			tmp_buffer[j][k] = *buffer;
    b584:	a802      	add	r0, sp, #8
    b586:	eb00 2042 	add.w	r0, r0, r2, lsl #9
    b58a:	783f      	ldrb	r7, [r7, #0]
    b58c:	54c7      	strb	r7, [r0, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    b58e:	3301      	adds	r3, #1
    b590:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    b594:	3101      	adds	r1, #1
    b596:	b903      	cbnz	r3, b59a <_flash_write+0xb6>
				j++;
    b598:	3201      	adds	r2, #1
			length--;
    b59a:	9801      	ldr	r0, [sp, #4]
    b59c:	3801      	subs	r0, #1
			wr_start_addr++;
    b59e:	3401      	adds	r4, #1
			length--;
    b5a0:	9001      	str	r0, [sp, #4]
    b5a2:	e7c6      	b.n	b532 <_flash_write+0x4e>
    b5a4:	0000b4cb 	.word	0x0000b4cb
    b5a8:	0000b415 	.word	0x0000b415

0000b5ac <_flash_erase>:
{
    b5ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    b5b0:	f421 54ff 	bic.w	r4, r1, #8160	; 0x1fe0
{
    b5b4:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
    b5b8:	460e      	mov	r6, r1
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    b5ba:	4b25      	ldr	r3, [pc, #148]	; (b650 <_flash_erase+0xa4>)
{
    b5bc:	4607      	mov	r7, r0
    b5be:	4615      	mov	r5, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    b5c0:	f024 041f 	bic.w	r4, r4, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    b5c4:	f44f 7200 	mov.w	r2, #512	; 0x200
    b5c8:	21ff      	movs	r1, #255	; 0xff
    b5ca:	4668      	mov	r0, sp
    b5cc:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    b5ce:	42a6      	cmp	r6, r4
    b5d0:	d11e      	bne.n	b610 <_flash_erase+0x64>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    b5d2:	4622      	mov	r2, r4
    b5d4:	462b      	mov	r3, r5
    b5d6:	f24a 5001 	movw	r0, #42241	; 0xa501
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    b5da:	2b0f      	cmp	r3, #15
    b5dc:	d82e      	bhi.n	b63c <_flash_erase+0x90>
    b5de:	0929      	lsrs	r1, r5, #4
    b5e0:	f06f 020f 	mvn.w	r2, #15
    b5e4:	fb02 5501 	mla	r5, r2, r1, r5
    b5e8:	eb04 3441 	add.w	r4, r4, r1, lsl #13
	if (page_nums != 0) {
    b5ec:	b165      	cbz	r5, b608 <_flash_erase+0x5c>
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    b5ee:	4e19      	ldr	r6, [pc, #100]	; (b654 <_flash_erase+0xa8>)
    b5f0:	eb04 2545 	add.w	r5, r4, r5, lsl #9
    b5f4:	4621      	mov	r1, r4
    b5f6:	f44f 7300 	mov.w	r3, #512	; 0x200
    b5fa:	466a      	mov	r2, sp
    b5fc:	4638      	mov	r0, r7
			block_start_addr += NVMCTRL_PAGE_SIZE;
    b5fe:	f504 7400 	add.w	r4, r4, #512	; 0x200
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    b602:	47b0      	blx	r6
		for (i = 0; i < page_nums; i++) {
    b604:	42a5      	cmp	r5, r4
    b606:	d1f5      	bne.n	b5f4 <_flash_erase+0x48>
}
    b608:	f50d 7d01 	add.w	sp, sp, #516	; 0x204
    b60c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    b610:	f504 5800 	add.w	r8, r4, #8192	; 0x2000
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    b614:	f506 59f0 	add.w	r9, r6, #7680	; 0x1e00
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    b618:	4634      	mov	r4, r6
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    b61a:	4e0e      	ldr	r6, [pc, #56]	; (b654 <_flash_erase+0xa8>)
    b61c:	f44f 7300 	mov.w	r3, #512	; 0x200
    b620:	466a      	mov	r2, sp
    b622:	4621      	mov	r1, r4
    b624:	4638      	mov	r0, r7
    b626:	47b0      	blx	r6
			if (--page_nums == 0) {
    b628:	3d01      	subs	r5, #1
    b62a:	d0ed      	beq.n	b608 <_flash_erase+0x5c>
			dst_addr += NVMCTRL_PAGE_SIZE;
    b62c:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    b630:	45a0      	cmp	r8, r4
    b632:	d0ce      	beq.n	b5d2 <_flash_erase+0x26>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    b634:	45a1      	cmp	r9, r4
    b636:	d1f1      	bne.n	b61c <_flash_erase+0x70>
    b638:	4644      	mov	r4, r8
    b63a:	e7ca      	b.n	b5d2 <_flash_erase+0x26>
		_flash_erase_block(device->hw, block_start_addr);
    b63c:	6939      	ldr	r1, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b63e:	8a4e      	ldrh	r6, [r1, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b640:	07f6      	lsls	r6, r6, #31
    b642:	d5fc      	bpl.n	b63e <_flash_erase+0x92>
	((Nvmctrl *)hw)->ADDR.reg = data;
    b644:	614a      	str	r2, [r1, #20]
		page_nums -= NVMCTRL_BLOCK_PAGES;
    b646:	3b10      	subs	r3, #16
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b648:	8088      	strh	r0, [r1, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    b64a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    b64e:	e7c4      	b.n	b5da <_flash_erase+0x2e>
    b650:	000124ed 	.word	0x000124ed
    b654:	0000b4e5 	.word	0x0000b4e5

0000b658 <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    b658:	6903      	ldr	r3, [r0, #16]
    b65a:	f3c1 31cf 	ubfx	r1, r1, #15, #16
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    b65e:	699a      	ldr	r2, [r3, #24]
    b660:	2301      	movs	r3, #1
    b662:	fa03 f101 	lsl.w	r1, r3, r1
    b666:	4211      	tst	r1, r2
}
    b668:	bf0c      	ite	eq
    b66a:	4618      	moveq	r0, r3
    b66c:	2000      	movne	r0, #0
    b66e:	4770      	bx	lr

0000b670 <NVMCTRL_0_Handler>:
/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
	_nvm_interrupt_handler(_nvm_dev);
    b670:	4b09      	ldr	r3, [pc, #36]	; (b698 <NVMCTRL_0_Handler+0x28>)
    b672:	6818      	ldr	r0, [r3, #0]
	void *const hw = device->hw;
    b674:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    b676:	8a1a      	ldrh	r2, [r3, #16]
	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    b678:	07d2      	lsls	r2, r2, #31
    b67a:	d504      	bpl.n	b686 <NVMCTRL_0_Handler+0x16>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    b67c:	2201      	movs	r2, #1
    b67e:	821a      	strh	r2, [r3, #16]
		if (NULL != device->flash_cb.ready_cb) {
    b680:	6803      	ldr	r3, [r0, #0]
		if (NULL != device->flash_cb.error_cb) {
    b682:	b143      	cbz	r3, b696 <NVMCTRL_0_Handler+0x26>
			device->flash_cb.error_cb(device);
    b684:	4718      	bx	r3
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    b686:	8a1a      	ldrh	r2, [r3, #16]
    b688:	b292      	uxth	r2, r2
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    b68a:	b122      	cbz	r2, b696 <NVMCTRL_0_Handler+0x26>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    b68c:	f240 225e 	movw	r2, #606	; 0x25e
    b690:	821a      	strh	r2, [r3, #16]
		if (NULL != device->flash_cb.error_cb) {
    b692:	6843      	ldr	r3, [r0, #4]
    b694:	e7f5      	b.n	b682 <NVMCTRL_0_Handler+0x12>
}
    b696:	4770      	bx	lr
    b698:	20000828 	.word	0x20000828

0000b69c <NVMCTRL_1_Handler>:
    b69c:	4b00      	ldr	r3, [pc, #0]	; (b6a0 <NVMCTRL_1_Handler+0x4>)
    b69e:	4718      	bx	r3
    b6a0:	0000b671 	.word	0x0000b671

0000b6a4 <gpio_get_pin_level>:
 * Reads the level on pins connected to a port
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
    b6a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
	CRITICAL_SECTION_ENTER();
    b6a6:	4b0e      	ldr	r3, [pc, #56]	; (b6e0 <gpio_get_pin_level+0x3c>)
    b6a8:	4605      	mov	r5, r0
    b6aa:	a801      	add	r0, sp, #4
    b6ac:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    b6ae:	4a0d      	ldr	r2, [pc, #52]	; (b6e4 <gpio_get_pin_level+0x40>)
    b6b0:	096b      	lsrs	r3, r5, #5
    b6b2:	01d9      	lsls	r1, r3, #7
    b6b4:	eb02 13c3 	add.w	r3, r2, r3, lsl #7
    b6b8:	5851      	ldr	r1, [r2, r1]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    b6ba:	6a1a      	ldr	r2, [r3, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    b6bc:	691c      	ldr	r4, [r3, #16]
	CRITICAL_SECTION_LEAVE();
    b6be:	4b0a      	ldr	r3, [pc, #40]	; (b6e8 <gpio_get_pin_level+0x44>)
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    b6c0:	4054      	eors	r4, r2
    b6c2:	400c      	ands	r4, r1
	CRITICAL_SECTION_LEAVE();
    b6c4:	a801      	add	r0, sp, #4
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    b6c6:	4054      	eors	r4, r2
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    b6c8:	f005 051f 	and.w	r5, r5, #31
	CRITICAL_SECTION_LEAVE();
    b6cc:	4798      	blx	r3
    b6ce:	2001      	movs	r0, #1
    b6d0:	fa00 f505 	lsl.w	r5, r0, r5
    b6d4:	4225      	tst	r5, r4
}
    b6d6:	bf08      	it	eq
    b6d8:	2000      	moveq	r0, #0
    b6da:	b003      	add	sp, #12
    b6dc:	bd30      	pop	{r4, r5, pc}
    b6de:	bf00      	nop
    b6e0:	00010d61 	.word	0x00010d61
    b6e4:	41008000 	.word	0x41008000
    b6e8:	00010d6f 	.word	0x00010d6f

0000b6ec <hiddf_demo_sof_event>:
#endif /* CONF_USB_COMPOSITE_CDC_ECHO_DEMO */

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
static uint32_t pin_btn1, pin_btn2, pin_btn3;
static void     hiddf_demo_sof_event(void)
{
    b6ec:	b570      	push	{r4, r5, r6, lr}
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    b6ee:	4a15      	ldr	r2, [pc, #84]	; (b744 <hiddf_demo_sof_event+0x58>)
    b6f0:	7913      	ldrb	r3, [r2, #4]
    b6f2:	2b0a      	cmp	r3, #10
    b6f4:	4614      	mov	r4, r2
    b6f6:	d802      	bhi.n	b6fe <hiddf_demo_sof_event+0x12>
    b6f8:	3301      	adds	r3, #1
    b6fa:	7113      	strb	r3, [r2, #4]
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    b6fc:	bd70      	pop	{r4, r5, r6, pc}
		interval = 0;
    b6fe:	2300      	movs	r3, #0
		if (!gpio_get_pin_level(pin_btn1)) {
    b700:	7a10      	ldrb	r0, [r2, #8]
    b702:	4d11      	ldr	r5, [pc, #68]	; (b748 <hiddf_demo_sof_event+0x5c>)
		interval = 0;
    b704:	7113      	strb	r3, [r2, #4]
		if (!gpio_get_pin_level(pin_btn1)) {
    b706:	47a8      	blx	r5
    b708:	b920      	cbnz	r0, b714 <hiddf_demo_sof_event+0x28>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    b70a:	4b10      	ldr	r3, [pc, #64]	; (b74c <hiddf_demo_sof_event+0x60>)
    b70c:	2101      	movs	r1, #1
    b70e:	f06f 0004 	mvn.w	r0, #4
    b712:	4798      	blx	r3
		if (!gpio_get_pin_level(pin_btn3)) {
    b714:	7b20      	ldrb	r0, [r4, #12]
    b716:	47a8      	blx	r5
    b718:	b918      	cbnz	r0, b722 <hiddf_demo_sof_event+0x36>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    b71a:	4b0c      	ldr	r3, [pc, #48]	; (b74c <hiddf_demo_sof_event+0x60>)
    b71c:	2101      	movs	r1, #1
    b71e:	2005      	movs	r0, #5
    b720:	4798      	blx	r3
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    b722:	7c20      	ldrb	r0, [r4, #16]
    b724:	47a8      	blx	r5
    b726:	7d22      	ldrb	r2, [r4, #20]
    b728:	f080 0001 	eor.w	r0, r0, #1
    b72c:	b2c3      	uxtb	r3, r0
    b72e:	429a      	cmp	r2, r3
    b730:	d0e4      	beq.n	b6fc <hiddf_demo_sof_event+0x10>
			b_btn_last_state = b_btn_state;
    b732:	4807      	ldr	r0, [pc, #28]	; (b750 <hiddf_demo_sof_event+0x64>)
    b734:	7523      	strb	r3, [r4, #20]
			if (1 == b_btn_last_state) {
    b736:	7083      	strb	r3, [r0, #2]
}
    b738:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			hiddf_keyboard_keys_state_change(key_array, 1);
    b73c:	4b05      	ldr	r3, [pc, #20]	; (b754 <hiddf_demo_sof_event+0x68>)
    b73e:	2101      	movs	r1, #1
    b740:	4718      	bx	r3
    b742:	bf00      	nop
    b744:	2000082c 	.word	0x2000082c
    b748:	0000b6a5 	.word	0x0000b6a5
    b74c:	0000cb0d 	.word	0x0000cb0d
    b750:	20000358 	.word	0x20000358
    b754:	0000d599 	.word	0x0000d599

0000b758 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    b758:	b510      	push	{r4, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    b75a:	4b05      	ldr	r3, [pc, #20]	; (b770 <composite_device_init+0x18>)
    b75c:	4805      	ldr	r0, [pc, #20]	; (b774 <composite_device_init+0x1c>)
    b75e:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    b760:	4b05      	ldr	r3, [pc, #20]	; (b778 <composite_device_init+0x20>)
    b762:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    b764:	4b05      	ldr	r3, [pc, #20]	; (b77c <composite_device_init+0x24>)
    b766:	4798      	blx	r3
	hiddf_keyboard_init();
#endif
#if CONF_USB_COMPOSITE_MSC_EN
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}
    b768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hiddf_keyboard_init();
    b76c:	4b04      	ldr	r3, [pc, #16]	; (b780 <composite_device_init+0x28>)
    b76e:	4718      	bx	r3
    b770:	00011695 	.word	0x00011695
    b774:	20000841 	.word	0x20000841
    b778:	0000b26d 	.word	0x0000b26d
    b77c:	0000cac9 	.word	0x0000cac9
    b780:	0000d555 	.word	0x0000d555

0000b784 <composite_device_start>:

void composite_device_start(void)
{
    b784:	b510      	push	{r4, lr}
	usbdc_start(multi_desc);
    b786:	4b03      	ldr	r3, [pc, #12]	; (b794 <composite_device_start+0x10>)
    b788:	4803      	ldr	r0, [pc, #12]	; (b798 <composite_device_start+0x14>)
    b78a:	4798      	blx	r3
	usbdc_attach();
}
    b78c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	usbdc_attach();
    b790:	4b02      	ldr	r3, [pc, #8]	; (b79c <composite_device_start+0x18>)
    b792:	4718      	bx	r3
    b794:	00011701 	.word	0x00011701
    b798:	20000364 	.word	0x20000364
    b79c:	00011735 	.word	0x00011735

0000b7a0 <usb_init>:
}

void usb_init(void)
{

	composite_device_init();
    b7a0:	4b00      	ldr	r3, [pc, #0]	; (b7a4 <usb_init+0x4>)
    b7a2:	4718      	bx	r3
    b7a4:	0000b759 	.word	0x0000b759

0000b7a8 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    b7a8:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    b7aa:	6805      	ldr	r5, [r0, #0]

	if (!head) {
    b7ac:	b91d      	cbnz	r5, b7b6 <timer_add_timer_task+0xe>
		list_insert_as_head(list, new_task);
    b7ae:	4b0f      	ldr	r3, [pc, #60]	; (b7ec <timer_add_timer_task+0x44>)
	if (it == head) {
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
	}
}
    b7b0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		list_insert_after(prev, new_task);
    b7b4:	4718      	bx	r3
		if (time_left >= new_task->interval)
    b7b6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    b7ba:	462c      	mov	r4, r5
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    b7bc:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    b7be:	f1c2 0e01 	rsb	lr, r2, #1
		if (it->time_label <= time) {
    b7c2:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
    b7c6:	4293      	cmp	r3, r2
			time_left = it->interval - (time - it->time_label);
    b7c8:	bf95      	itete	ls
    b7ca:	19db      	addls	r3, r3, r7
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    b7cc:	4473      	addhi	r3, lr
			time_left = it->interval - (time - it->time_label);
    b7ce:	1a9b      	subls	r3, r3, r2
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    b7d0:	19db      	addhi	r3, r3, r7
		if (time_left >= new_task->interval)
    b7d2:	459c      	cmp	ip, r3
    b7d4:	d907      	bls.n	b7e6 <timer_add_timer_task+0x3e>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    b7d6:	6823      	ldr	r3, [r4, #0]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    b7d8:	4626      	mov	r6, r4
    b7da:	b913      	cbnz	r3, b7e2 <timer_add_timer_task+0x3a>
		list_insert_after(prev, new_task);
    b7dc:	4b04      	ldr	r3, [pc, #16]	; (b7f0 <timer_add_timer_task+0x48>)
    b7de:	4630      	mov	r0, r6
    b7e0:	e7e6      	b.n	b7b0 <timer_add_timer_task+0x8>
    b7e2:	461c      	mov	r4, r3
    b7e4:	e7ed      	b.n	b7c2 <timer_add_timer_task+0x1a>
	if (it == head) {
    b7e6:	42a5      	cmp	r5, r4
    b7e8:	d0e1      	beq.n	b7ae <timer_add_timer_task+0x6>
    b7ea:	e7f7      	b.n	b7dc <timer_add_timer_task+0x34>
    b7ec:	0000ea4d 	.word	0x0000ea4d
    b7f0:	0000ea79 	.word	0x0000ea79

0000b7f4 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    b7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    b7f8:	e9d0 6504 	ldrd	r6, r5, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    b7fc:	7e03      	ldrb	r3, [r0, #24]
	uint32_t                 time  = ++timer->time;
    b7fe:	3601      	adds	r6, #1
	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    b800:	07da      	lsls	r2, r3, #31
{
    b802:	4604      	mov	r4, r0
	uint32_t                 time  = ++timer->time;
    b804:	6106      	str	r6, [r0, #16]
	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    b806:	d41f      	bmi.n	b848 <timer_process_counted+0x54>
    b808:	7e03      	ldrb	r3, [r0, #24]
    b80a:	079b      	lsls	r3, r3, #30
    b80c:	d41c      	bmi.n	b848 <timer_process_counted+0x54>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    b80e:	f8df 8044 	ldr.w	r8, [pc, #68]	; b854 <timer_process_counted+0x60>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    b812:	f8df 9044 	ldr.w	r9, [pc, #68]	; b858 <timer_process_counted+0x64>
		list_remove_head(&timer->tasks);
    b816:	f100 0714 	add.w	r7, r0, #20
	while (it && ((time - it->time_label) >= it->interval)) {
    b81a:	b1cd      	cbz	r5, b850 <timer_process_counted+0x5c>
    b81c:	686b      	ldr	r3, [r5, #4]
    b81e:	68aa      	ldr	r2, [r5, #8]
    b820:	1af3      	subs	r3, r6, r3
    b822:	4293      	cmp	r3, r2
    b824:	d314      	bcc.n	b850 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    b826:	4638      	mov	r0, r7
    b828:	47c0      	blx	r8
		if (TIMER_TASK_REPEAT == tmp->mode) {
    b82a:	7c2b      	ldrb	r3, [r5, #16]
    b82c:	2b01      	cmp	r3, #1
    b82e:	d104      	bne.n	b83a <timer_process_counted+0x46>
			tmp->time_label = time;
    b830:	606e      	str	r6, [r5, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    b832:	4632      	mov	r2, r6
    b834:	4629      	mov	r1, r5
    b836:	4638      	mov	r0, r7
    b838:	47c8      	blx	r9
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    b83a:	f8d4 a014 	ldr.w	sl, [r4, #20]

		tmp->cb(tmp);
    b83e:	68eb      	ldr	r3, [r5, #12]
    b840:	4628      	mov	r0, r5
    b842:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    b844:	4655      	mov	r5, sl
    b846:	e7e8      	b.n	b81a <timer_process_counted+0x26>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    b848:	7e23      	ldrb	r3, [r4, #24]
    b84a:	f043 0302 	orr.w	r3, r3, #2
    b84e:	7623      	strb	r3, [r4, #24]
	}
}
    b850:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    b854:	0000eac1 	.word	0x0000eac1
    b858:	0000b7a9 	.word	0x0000b7a9

0000b85c <timer_init>:
{
    b85c:	b570      	push	{r4, r5, r6, lr}
    b85e:	460d      	mov	r5, r1
    b860:	4616      	mov	r6, r2
	ASSERT(descr && hw && func);
    b862:	4604      	mov	r4, r0
    b864:	b118      	cbz	r0, b86e <timer_init+0x12>
    b866:	b189      	cbz	r1, b88c <timer_init+0x30>
    b868:	1e10      	subs	r0, r2, #0
    b86a:	bf18      	it	ne
    b86c:	2001      	movne	r0, #1
    b86e:	223b      	movs	r2, #59	; 0x3b
    b870:	4907      	ldr	r1, [pc, #28]	; (b890 <timer_init+0x34>)
    b872:	4b08      	ldr	r3, [pc, #32]	; (b894 <timer_init+0x38>)
    b874:	4798      	blx	r3
	descr->func = func;
    b876:	4620      	mov	r0, r4
	descr->func->init(&descr->device, hw);
    b878:	6833      	ldr	r3, [r6, #0]
	descr->func = func;
    b87a:	f840 6b04 	str.w	r6, [r0], #4
	descr->func->init(&descr->device, hw);
    b87e:	4629      	mov	r1, r5
    b880:	4798      	blx	r3
	descr->device.timer_cb.period_expired = timer_process_counted;
    b882:	4b05      	ldr	r3, [pc, #20]	; (b898 <timer_init+0x3c>)
    b884:	6063      	str	r3, [r4, #4]
	descr->time                           = 0;
    b886:	2000      	movs	r0, #0
    b888:	6160      	str	r0, [r4, #20]
}
    b88a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    b88c:	4608      	mov	r0, r1
    b88e:	e7ee      	b.n	b86e <timer_init+0x12>
    b890:	00014d9c 	.word	0x00014d9c
    b894:	0000cb55 	.word	0x0000cb55
    b898:	0000b7f5 	.word	0x0000b7f5

0000b89c <timer_start>:
{
    b89c:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr && descr->func);
    b89e:	4605      	mov	r5, r0
    b8a0:	b118      	cbz	r0, b8aa <timer_start+0xe>
    b8a2:	6800      	ldr	r0, [r0, #0]
    b8a4:	3800      	subs	r0, #0
    b8a6:	bf18      	it	ne
    b8a8:	2001      	movne	r0, #1
	if (descr->func->is_timer_started(&descr->device)) {
    b8aa:	462e      	mov	r6, r5
	ASSERT(descr && descr->func);
    b8ac:	4909      	ldr	r1, [pc, #36]	; (b8d4 <timer_start+0x38>)
    b8ae:	4b0a      	ldr	r3, [pc, #40]	; (b8d8 <timer_start+0x3c>)
    b8b0:	2254      	movs	r2, #84	; 0x54
    b8b2:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    b8b4:	f856 3b04 	ldr.w	r3, [r6], #4
    b8b8:	699b      	ldr	r3, [r3, #24]
    b8ba:	4630      	mov	r0, r6
    b8bc:	4798      	blx	r3
    b8be:	4604      	mov	r4, r0
    b8c0:	b928      	cbnz	r0, b8ce <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    b8c2:	682b      	ldr	r3, [r5, #0]
    b8c4:	4630      	mov	r0, r6
    b8c6:	689b      	ldr	r3, [r3, #8]
    b8c8:	4798      	blx	r3
	return ERR_NONE;
    b8ca:	4620      	mov	r0, r4
}
    b8cc:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_DENIED;
    b8ce:	f06f 0010 	mvn.w	r0, #16
    b8d2:	e7fb      	b.n	b8cc <timer_start+0x30>
    b8d4:	00014d9c 	.word	0x00014d9c
    b8d8:	0000cb55 	.word	0x0000cb55

0000b8dc <timer_add_task>:
{
    b8dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    b8e0:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    b8e2:	4604      	mov	r4, r0
    b8e4:	b120      	cbz	r0, b8f0 <timer_add_task+0x14>
    b8e6:	b309      	cbz	r1, b92c <timer_add_task+0x50>
    b8e8:	6800      	ldr	r0, [r0, #0]
    b8ea:	3800      	subs	r0, #0
    b8ec:	bf18      	it	ne
    b8ee:	2001      	movne	r0, #1
    b8f0:	4920      	ldr	r1, [pc, #128]	; (b974 <timer_add_task+0x98>)
    b8f2:	f8df 8094 	ldr.w	r8, [pc, #148]	; b988 <timer_add_task+0xac>
    b8f6:	227b      	movs	r2, #123	; 0x7b
    b8f8:	47c0      	blx	r8
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    b8fa:	7f23      	ldrb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    b8fc:	f104 0718 	add.w	r7, r4, #24
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    b900:	f043 0301 	orr.w	r3, r3, #1
    b904:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    b906:	4629      	mov	r1, r5
    b908:	4b1b      	ldr	r3, [pc, #108]	; (b978 <timer_add_task+0x9c>)
    b90a:	4638      	mov	r0, r7
    b90c:	4798      	blx	r3
    b90e:	4606      	mov	r6, r0
    b910:	b170      	cbz	r0, b930 <timer_add_task+0x54>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    b912:	7f23      	ldrb	r3, [r4, #28]
		ASSERT(false);
    b914:	4917      	ldr	r1, [pc, #92]	; (b974 <timer_add_task+0x98>)
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    b916:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
		ASSERT(false);
    b91a:	2000      	movs	r0, #0
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    b91c:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    b91e:	2280      	movs	r2, #128	; 0x80
    b920:	47c0      	blx	r8
		return ERR_ALREADY_INITIALIZED;
    b922:	f06f 0011 	mvn.w	r0, #17
}
    b926:	b002      	add	sp, #8
    b928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(descr && task && descr->func);
    b92c:	4608      	mov	r0, r1
    b92e:	e7df      	b.n	b8f0 <timer_add_task+0x14>
	task->time_label = descr->time;
    b930:	6962      	ldr	r2, [r4, #20]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    b932:	4b12      	ldr	r3, [pc, #72]	; (b97c <timer_add_task+0xa0>)
	task->time_label = descr->time;
    b934:	606a      	str	r2, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    b936:	4629      	mov	r1, r5
    b938:	4638      	mov	r0, r7
    b93a:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    b93c:	7f23      	ldrb	r3, [r4, #28]
    b93e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    b942:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    b944:	7f23      	ldrb	r3, [r4, #28]
    b946:	f013 0302 	ands.w	r3, r3, #2
    b94a:	d010      	beq.n	b96e <timer_add_task+0x92>
		CRITICAL_SECTION_ENTER()
    b94c:	4b0c      	ldr	r3, [pc, #48]	; (b980 <timer_add_task+0xa4>)
    b94e:	a801      	add	r0, sp, #4
    b950:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    b952:	7f23      	ldrb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    b954:	4620      	mov	r0, r4
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    b956:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    b95a:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    b95c:	f850 3b04 	ldr.w	r3, [r0], #4
    b960:	69db      	ldr	r3, [r3, #28]
    b962:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    b964:	a801      	add	r0, sp, #4
    b966:	4b07      	ldr	r3, [pc, #28]	; (b984 <timer_add_task+0xa8>)
    b968:	4798      	blx	r3
	return ERR_NONE;
    b96a:	4630      	mov	r0, r6
    b96c:	e7db      	b.n	b926 <timer_add_task+0x4a>
    b96e:	4618      	mov	r0, r3
    b970:	e7d9      	b.n	b926 <timer_add_task+0x4a>
    b972:	bf00      	nop
    b974:	00014d9c 	.word	0x00014d9c
    b978:	0000ea3d 	.word	0x0000ea3d
    b97c:	0000b7a9 	.word	0x0000b7a9
    b980:	00010d61 	.word	0x00010d61
    b984:	00010d6f 	.word	0x00010d6f
    b988:	0000cb55 	.word	0x0000cb55

0000b98c <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    b98c:	2000      	movs	r0, #0
    b98e:	4770      	bx	lr

0000b990 <_usb_d_dev_wait_dfll_rdy>:
}

static inline bool hri_oscctrl_get_DFLLCTRLB_MODE_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    b990:	4b07      	ldr	r3, [pc, #28]	; (b9b0 <_usb_d_dev_wait_dfll_rdy+0x20>)
    b992:	f893 2020 	ldrb.w	r2, [r3, #32]
/**
 * \brief Wait DFLL clock to be ready
 */
static inline void _usb_d_dev_wait_dfll_rdy(void)
{
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    b996:	07d1      	lsls	r1, r2, #31
    b998:	d506      	bpl.n	b9a8 <_usb_d_dev_wait_dfll_rdy+0x18>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    b99a:	691a      	ldr	r2, [r3, #16]
	tmp &= mask;
    b99c:	f402 6210 	and.w	r2, r2, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    b9a0:	f5b2 6f10 	cmp.w	r2, #2304	; 0x900
    b9a4:	d1f9      	bne.n	b99a <_usb_d_dev_wait_dfll_rdy+0xa>
    b9a6:	4770      	bx	lr
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    b9a8:	691a      	ldr	r2, [r3, #16]
		       != (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
			;
	} else {
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    b9aa:	05d2      	lsls	r2, r2, #23
    b9ac:	d5fc      	bpl.n	b9a8 <_usb_d_dev_wait_dfll_rdy+0x18>
			;
	}
}
    b9ae:	4770      	bx	lr
    b9b0:	40001000 	.word	0x40001000

0000b9b4 <_usb_d_dev_ept>:
 * \param[in] epn Endpoint number.
 * \param[in] dir Endpoint direction.
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    b9b4:	b110      	cbz	r0, b9bc <_usb_d_dev_ept+0x8>
    b9b6:	b109      	cbz	r1, b9bc <_usb_d_dev_ept+0x8>
    b9b8:	3005      	adds	r0, #5
    b9ba:	b2c0      	uxtb	r0, r0
	return &dev_inst.ep[ep_index];
    b9bc:	2314      	movs	r3, #20
    b9be:	fb00 3003 	mla	r0, r0, r3, r3
}
    b9c2:	4b01      	ldr	r3, [pc, #4]	; (b9c8 <_usb_d_dev_ept+0x14>)
    b9c4:	4418      	add	r0, r3
    b9c6:	4770      	bx	lr
    b9c8:	20000884 	.word	0x20000884

0000b9cc <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    b9cc:	b430      	push	{r4, r5}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    b9ce:	7cc1      	ldrb	r1, [r0, #19]
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    b9d0:	7c85      	ldrb	r5, [r0, #18]

	if (!is_ctrl) {
    b9d2:	f001 0307 	and.w	r3, r1, #7
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    b9d6:	f005 020f 	and.w	r2, r5, #15
	if (!is_ctrl) {
    b9da:	2b01      	cmp	r3, #1
    b9dc:	ea4f 1442 	mov.w	r4, r2, lsl #5
    b9e0:	f102 0308 	add.w	r3, r2, #8
    b9e4:	d00a      	beq.n	b9fc <_usb_d_dev_handle_setup+0x30>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b9e6:	015a      	lsls	r2, r3, #5
    b9e8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    b9ec:	f104 4382 	add.w	r3, r4, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    b9f0:	2110      	movs	r1, #16
    b9f2:	71d1      	strb	r1, [r2, #7]
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
}
    b9f4:	bc30      	pop	{r4, r5}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    b9f6:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    b9fa:	4770      	bx	lr
	if (_usb_d_dev_ep_is_busy(ept)) {
    b9fc:	f011 0f40 	tst.w	r1, #64	; 0x40
    ba00:	d00b      	beq.n	ba1a <_usb_d_dev_handle_setup+0x4e>
		ept->flags.bits.is_busy = 0;
    ba02:	0152      	lsls	r2, r2, #5
    ba04:	f36f 1186 	bfc	r1, #6, #1
    ba08:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    ba0c:	74c1      	strb	r1, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    ba0e:	2180      	movs	r1, #128	; 0x80
    ba10:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    ba14:	2140      	movs	r1, #64	; 0x40
    ba16:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105
	ept->flags.bits.is_stalled = 0;
    ba1a:	7cc2      	ldrb	r2, [r0, #19]
    ba1c:	f36f 02c3 	bfc	r2, #3, #1
    ba20:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    ba22:	4a0a      	ldr	r2, [pc, #40]	; (ba4c <_usb_d_dev_handle_setup+0x80>)
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    ba24:	015b      	lsls	r3, r3, #5
    ba26:	1911      	adds	r1, r2, r4
    ba28:	2000      	movs	r0, #0
    ba2a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    ba2e:	f881 023a 	strb.w	r0, [r1, #570]	; 0x23a
    ba32:	f881 024a 	strb.w	r0, [r1, #586]	; 0x24a
    ba36:	216f      	movs	r1, #111	; 0x6f
    ba38:	71d9      	strb	r1, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    ba3a:	f104 4382 	add.w	r3, r4, #1090519040	; 0x41000000
	dev_inst.ep_callbacks.setup(ept->ep);
    ba3e:	4628      	mov	r0, r5
    ba40:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    ba44:	bc30      	pop	{r4, r5}
	dev_inst.ep_callbacks.setup(ept->ep);
    ba46:	6893      	ldr	r3, [r2, #8]
    ba48:	4718      	bx	r3
    ba4a:	bf00      	nop
    ba4c:	20000884 	.word	0x20000884

0000ba50 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    ba50:	b410      	push	{r4}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    ba52:	7c84      	ldrb	r4, [r0, #18]
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    ba54:	6882      	ldr	r2, [r0, #8]
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    ba56:	2320      	movs	r3, #32
    ba58:	fa03 f101 	lsl.w	r1, r3, r1
    ba5c:	f004 030f 	and.w	r3, r4, #15
    ba60:	015b      	lsls	r3, r3, #5
    ba62:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    ba66:	b2c9      	uxtb	r1, r1
    ba68:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    ba6c:	4b03      	ldr	r3, [pc, #12]	; (ba7c <_usb_d_dev_handle_stall+0x2c>)
    ba6e:	4620      	mov	r0, r4
    ba70:	691b      	ldr	r3, [r3, #16]
}
    ba72:	f85d 4b04 	ldr.w	r4, [sp], #4
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    ba76:	2101      	movs	r1, #1
    ba78:	4718      	bx	r3
    ba7a:	bf00      	nop
    ba7c:	20000884 	.word	0x20000884

0000ba80 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    ba80:	b410      	push	{r4}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    ba82:	7c84      	ldrb	r4, [r0, #18]
    ba84:	2cff      	cmp	r4, #255	; 0xff
    ba86:	d00c      	beq.n	baa2 <_usb_d_dev_trans_done+0x22>
    ba88:	7cc3      	ldrb	r3, [r0, #19]
    ba8a:	065a      	lsls	r2, r3, #25
    ba8c:	d509      	bpl.n	baa2 <_usb_d_dev_trans_done+0x22>
		return;
	}
	ept->flags.bits.is_busy = 0;
    ba8e:	f36f 1386 	bfc	r3, #6, #1
    ba92:	74c3      	strb	r3, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    ba94:	4b04      	ldr	r3, [pc, #16]	; (baa8 <_usb_d_dev_trans_done+0x28>)
    ba96:	6882      	ldr	r2, [r0, #8]
    ba98:	691b      	ldr	r3, [r3, #16]
    ba9a:	4620      	mov	r0, r4
}
    ba9c:	f85d 4b04 	ldr.w	r4, [sp], #4
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    baa0:	4718      	bx	r3
}
    baa2:	f85d 4b04 	ldr.w	r4, [sp], #4
    baa6:	4770      	bx	lr
    baa8:	20000884 	.word	0x20000884

0000baac <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    baac:	b477      	push	{r0, r1, r2, r4, r5, r6}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    baae:	7c83      	ldrb	r3, [r0, #18]
{
    bab0:	460d      	mov	r5, r1
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    bab2:	2bff      	cmp	r3, #255	; 0xff
{
    bab4:	4611      	mov	r1, r2
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    bab6:	f644 2225 	movw	r2, #18981	; 0x4a25
    baba:	f8ad 2004 	strh.w	r2, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    babe:	d020      	beq.n	bb02 <_usb_d_dev_trans_stop+0x56>
    bac0:	7cc2      	ldrb	r2, [r0, #19]
    bac2:	0652      	lsls	r2, r2, #25
    bac4:	d51d      	bpl.n	bb02 <_usb_d_dev_trans_stop+0x56>
		return;
	}
	/* Stop transfer */
	if (dir) {
    bac6:	f003 030f 	and.w	r3, r3, #15
    baca:	f103 0408 	add.w	r4, r3, #8
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    bace:	0162      	lsls	r2, r4, #5
    bad0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    bad4:	b195      	cbz	r5, bafc <_usb_d_dev_trans_stop+0x50>
    bad6:	2680      	movs	r6, #128	; 0x80
    bad8:	7116      	strb	r6, [r2, #4]
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    bada:	aa02      	add	r2, sp, #8
    badc:	4415      	add	r5, r2
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bade:	0164      	lsls	r4, r4, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bae0:	015b      	lsls	r3, r3, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bae2:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bae6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    baea:	f815 2c04 	ldrb.w	r2, [r5, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    baee:	71e2      	strb	r2, [r4, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    baf0:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    baf4:	4b04      	ldr	r3, [pc, #16]	; (bb08 <_usb_d_dev_trans_stop+0x5c>)
}
    baf6:	b003      	add	sp, #12
    baf8:	bc70      	pop	{r4, r5, r6}
	_usb_d_dev_trans_done(ept, code);
    bafa:	4718      	bx	r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    bafc:	2640      	movs	r6, #64	; 0x40
    bafe:	7156      	strb	r6, [r2, #5]
}
    bb00:	e7eb      	b.n	bada <_usb_d_dev_trans_stop+0x2e>
}
    bb02:	b003      	add	sp, #12
    bb04:	bc70      	pop	{r4, r5, r6}
    bb06:	4770      	bx	lr
    bb08:	0000ba81 	.word	0x0000ba81

0000bb0c <_usb_d_dev_handle_trfail>:
{
    bb0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    bb0e:	7c83      	ldrb	r3, [r0, #18]
    bb10:	f003 0c0f 	and.w	ip, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    bb14:	f640 0204 	movw	r2, #2052	; 0x804
    bb18:	4663      	mov	r3, ip
    bb1a:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    bb1e:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    bb20:	f10c 0308 	add.w	r3, ip, #8
    bb24:	460c      	mov	r4, r1

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    bb26:	0159      	lsls	r1, r3, #5
    bb28:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    bb2c:	780f      	ldrb	r7, [r1, #0]
    bb2e:	b334      	cbz	r4, bb7e <_usb_d_dev_handle_trfail+0x72>
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    bb30:	f3c7 1702 	ubfx	r7, r7, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    bb34:	4e2c      	ldr	r6, [pc, #176]	; (bbe8 <_usb_d_dev_handle_trfail+0xdc>)
    bb36:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    bb3a:	4416      	add	r6, r2
    bb3c:	aa02      	add	r2, sp, #8
    bb3e:	4422      	add	r2, r4
    bb40:	7ab5      	ldrb	r5, [r6, #10]
    bb42:	f812 ec04 	ldrb.w	lr, [r2, #-4]
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    bb46:	2f02      	cmp	r7, #2
	st.reg = bank[bank_n].STATUS_BK.reg;
    bb48:	b2ed      	uxtb	r5, r5
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    bb4a:	ea4f 124c 	mov.w	r2, ip, lsl #5
    bb4e:	d119      	bne.n	bb84 <_usb_d_dev_handle_trfail+0x78>
    bb50:	07e9      	lsls	r1, r5, #31
    bb52:	d517      	bpl.n	bb84 <_usb_d_dev_handle_trfail+0x78>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    bb54:	7ab1      	ldrb	r1, [r6, #10]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bb56:	015b      	lsls	r3, r3, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bb58:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bb5c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bb60:	f36f 0100 	bfc	r1, #0, #1
    bb64:	72b1      	strb	r1, [r6, #10]
    bb66:	f883 e007 	strb.w	lr, [r3, #7]
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    bb6a:	f004 0101 	and.w	r1, r4, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bb6e:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
    bb72:	2204      	movs	r2, #4
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    bb74:	4b1d      	ldr	r3, [pc, #116]	; (bbec <_usb_d_dev_handle_trfail+0xe0>)
}
    bb76:	b003      	add	sp, #12
    bb78:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    bb7c:	4718      	bx	r3
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    bb7e:	f007 0707 	and.w	r7, r7, #7
	return tmp;
    bb82:	e7d7      	b.n	bb34 <_usb_d_dev_handle_trfail+0x28>
	} else if (st.bit.ERRORFLOW) {
    bb84:	f015 0502 	ands.w	r5, r5, #2
    bb88:	d01b      	beq.n	bbc2 <_usb_d_dev_handle_trfail+0xb6>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    bb8a:	7ab1      	ldrb	r1, [r6, #10]
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bb8c:	7cc5      	ldrb	r5, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bb8e:	015b      	lsls	r3, r3, #5
    bb90:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    bb94:	f36f 0141 	bfc	r1, #1, #1
    bb98:	72b1      	strb	r1, [r6, #10]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bb9a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bb9e:	f883 e007 	strb.w	lr, [r3, #7]
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    bba2:	f005 0307 	and.w	r3, r5, #7
    bba6:	2b01      	cmp	r3, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bba8:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
    bbac:	d119      	bne.n	bbe2 <_usb_d_dev_handle_trfail+0xd6>
    bbae:	066b      	lsls	r3, r5, #25
    bbb0:	d517      	bpl.n	bbe2 <_usb_d_dev_handle_trfail+0xd6>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    bbb2:	7cc3      	ldrb	r3, [r0, #19]
    bbb4:	ebb4 1fd3 	cmp.w	r4, r3, lsr #7
    bbb8:	ea4f 11d3 	mov.w	r1, r3, lsr #7
    bbbc:	d011      	beq.n	bbe2 <_usb_d_dev_handle_trfail+0xd6>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    bbbe:	2200      	movs	r2, #0
    bbc0:	e7d8      	b.n	bb74 <_usb_d_dev_handle_trfail+0x68>
	bank->STATUS_BK.reg     = 0;
    bbc2:	490b      	ldr	r1, [pc, #44]	; (bbf0 <_usb_d_dev_handle_trfail+0xe4>)
    bbc4:	eb04 044c 	add.w	r4, r4, ip, lsl #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bbc8:	015b      	lsls	r3, r3, #5
    bbca:	eb01 1404 	add.w	r4, r1, r4, lsl #4
    bbce:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bbd2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    bbd6:	f884 523a 	strb.w	r5, [r4, #570]	; 0x23a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bbda:	f883 e007 	strb.w	lr, [r3, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bbde:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
}
    bbe2:	b003      	add	sp, #12
    bbe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bbe6:	bf00      	nop
    bbe8:	20000ab4 	.word	0x20000ab4
    bbec:	0000baad 	.word	0x0000baad
    bbf0:	20000884 	.word	0x20000884

0000bbf4 <_usb_d_dev_reset_epts>:
{
    bbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bbf8:	4c0a      	ldr	r4, [pc, #40]	; (bc24 <_usb_d_dev_reset_epts+0x30>)
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    bbfa:	4f0b      	ldr	r7, [pc, #44]	; (bc28 <_usb_d_dev_reset_epts+0x34>)
{
    bbfc:	2501      	movs	r5, #1
		dev_inst.ep[i].ep       = 0xFF;
    bbfe:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    bc00:	2103      	movs	r1, #3
    bc02:	4620      	mov	r0, r4
    bc04:	3501      	adds	r5, #1
    bc06:	47b8      	blx	r7
		dev_inst.ep[i].flags.u8 = 0;
    bc08:	2100      	movs	r1, #0
	for (i = 0; i < USB_D_N_EP; i++) {
    bc0a:	2d1c      	cmp	r5, #28
		dev_inst.ep[i].ep       = 0xFF;
    bc0c:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    bc0e:	74e1      	strb	r1, [r4, #19]
	for (i = 0; i < USB_D_N_EP; i++) {
    bc10:	f104 0414 	add.w	r4, r4, #20
    bc14:	d1f4      	bne.n	bc00 <_usb_d_dev_reset_epts+0xc>
}
    bc16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    bc1a:	4804      	ldr	r0, [pc, #16]	; (bc2c <_usb_d_dev_reset_epts+0x38>)
    bc1c:	4b04      	ldr	r3, [pc, #16]	; (bc30 <_usb_d_dev_reset_epts+0x3c>)
    bc1e:	22c0      	movs	r2, #192	; 0xc0
    bc20:	4718      	bx	r3
    bc22:	bf00      	nop
    bc24:	20000898 	.word	0x20000898
    bc28:	0000ba81 	.word	0x0000ba81
    bc2c:	20000ab4 	.word	0x20000ab4
    bc30:	000124ed 	.word	0x000124ed

0000bc34 <_usb_d_dev_in_next>:
{
    bc34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bc38:	4604      	mov	r4, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    bc3a:	7c80      	ldrb	r0, [r0, #18]
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    bc3c:	4688      	mov	r8, r1
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    bc3e:	f000 070f 	and.w	r7, r0, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    bc42:	2900      	cmp	r1, #0
    bc44:	d05b      	beq.n	bcfe <_usb_d_dev_in_next+0xca>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    bc46:	4b4d      	ldr	r3, [pc, #308]	; (bd7c <_usb_d_dev_in_next+0x148>)
    bc48:	eb03 1347 	add.w	r3, r3, r7, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    bc4c:	695e      	ldr	r6, [r3, #20]
    bc4e:	f3c6 060d 	ubfx	r6, r6, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    bc52:	8a22      	ldrh	r2, [r4, #16]
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    bc54:	f894 e013 	ldrb.w	lr, [r4, #19]
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    bc58:	f240 33ff 	movw	r3, #1023	; 0x3ff
    bc5c:	429a      	cmp	r2, r3
    bc5e:	bf1a      	itte	ne
    bc60:	f102 3cff 	addne.w	ip, r2, #4294967295	; 0xffffffff
    bc64:	fa0f fc8c 	sxthne.w	ip, ip
    bc68:	4694      	moveq	ip, r2
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    bc6a:	f00e 0907 	and.w	r9, lr, #7
	if (isr) {
    bc6e:	f1b8 0f00 	cmp.w	r8, #0
    bc72:	d005      	beq.n	bc80 <_usb_d_dev_in_next+0x4c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bc74:	017b      	lsls	r3, r7, #5
    bc76:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bc7a:	2102      	movs	r1, #2
    bc7c:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	ept->trans_count += trans_count;
    bc80:	68a1      	ldr	r1, [r4, #8]
	if (ept->trans_count < ept->trans_size) {
    bc82:	6863      	ldr	r3, [r4, #4]
	ept->trans_count += trans_count;
    bc84:	4431      	add	r1, r6
	if (ept->trans_count < ept->trans_size) {
    bc86:	4299      	cmp	r1, r3
	ept->trans_count += trans_count;
    bc88:	60a1      	str	r1, [r4, #8]
	if (ept->trans_count < ept->trans_size) {
    bc8a:	ea4f 1547 	mov.w	r5, r7, lsl #5
    bc8e:	d242      	bcs.n	bd16 <_usb_d_dev_in_next+0xe2>
		trans_next = ept->trans_size - ept->trans_count;
    bc90:	1a5b      	subs	r3, r3, r1
    bc92:	b29e      	uxth	r6, r3
		if (ept->flags.bits.use_cache) {
    bc94:	6823      	ldr	r3, [r4, #0]
    bc96:	f8df a0f0 	ldr.w	sl, [pc, #240]	; bd88 <_usb_d_dev_in_next+0x154>
    bc9a:	f01e 0f20 	tst.w	lr, #32
    bc9e:	4419      	add	r1, r3
    bca0:	d02f      	beq.n	bd02 <_usb_d_dev_in_next+0xce>
			if (trans_next > ept->size) {
    bca2:	4296      	cmp	r6, r2
    bca4:	bf28      	it	cs
    bca6:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    bca8:	4b35      	ldr	r3, [pc, #212]	; (bd80 <_usb_d_dev_in_next+0x14c>)
    bcaa:	68e0      	ldr	r0, [r4, #12]
    bcac:	4632      	mov	r2, r6
    bcae:	4798      	blx	r3
	bank->ADDR.reg          = addr;
    bcb0:	eb0a 0305 	add.w	r3, sl, r5
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    bcb4:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    bcb6:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    bcba:	eb0a 0205 	add.w	r2, sl, r5
    bcbe:	f8d2 3244 	ldr.w	r3, [r2, #580]	; 0x244
    bcc2:	f366 030d 	bfi	r3, r6, #0, #14
    bcc6:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    bcca:	f8d2 3244 	ldr.w	r3, [r2, #580]	; 0x244
    bcce:	f36f 339b 	bfc	r3, #14, #14
    bcd2:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
	if (!isr) {
    bcd6:	f1b8 0f00 	cmp.w	r8, #0
    bcda:	d108      	bne.n	bcee <_usb_d_dev_in_next+0xba>
			inten = USB_D_BANK1_INT_FLAGS;
    bcdc:	f1b9 0f01 	cmp.w	r9, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    bce0:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    bce4:	bf0c      	ite	eq
    bce6:	234e      	moveq	r3, #78	; 0x4e
    bce8:	234a      	movne	r3, #74	; 0x4a
    bcea:	f885 3109 	strb.w	r3, [r5, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    bcee:	017b      	lsls	r3, r7, #5
    bcf0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bcf4:	2280      	movs	r2, #128	; 0x80
    bcf6:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
}
    bcfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    bcfe:	460e      	mov	r6, r1
    bd00:	e7a7      	b.n	bc52 <_usb_d_dev_in_next+0x1e>
	bank->ADDR.reg          = addr;
    bd02:	eb0a 0305 	add.w	r3, sl, r5
    bd06:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    bd0a:	bf28      	it	cs
    bd0c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
    bd10:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
}
    bd14:	e7d1      	b.n	bcba <_usb_d_dev_in_next+0x86>
	} else if (ept->flags.bits.need_zlp) {
    bd16:	f01e 0f10 	tst.w	lr, #16
    bd1a:	d00e      	beq.n	bd3a <_usb_d_dev_in_next+0x106>
		ept->flags.bits.need_zlp = 0;
    bd1c:	7ce3      	ldrb	r3, [r4, #19]
    bd1e:	f36f 1304 	bfc	r3, #4, #1
    bd22:	74e3      	strb	r3, [r4, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    bd24:	4b17      	ldr	r3, [pc, #92]	; (bd84 <_usb_d_dev_in_next+0x150>)
    bd26:	442b      	add	r3, r5
    bd28:	685a      	ldr	r2, [r3, #4]
    bd2a:	f36f 020d 	bfc	r2, #0, #14
    bd2e:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    bd30:	685a      	ldr	r2, [r3, #4]
    bd32:	f36f 329b 	bfc	r2, #14, #14
    bd36:	605a      	str	r2, [r3, #4]
		goto _in_tx_exec;
    bd38:	e7cd      	b.n	bcd6 <_usb_d_dev_in_next+0xa2>
	if (is_ctrl) {
    bd3a:	f1b9 0f01 	cmp.w	r9, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bd3e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
	if (last_pkt == ept->size) {
    bd42:	ea0c 0c06 	and.w	ip, ip, r6
    bd46:	bf0c      	ite	eq
    bd48:	234b      	moveq	r3, #75	; 0x4b
    bd4a:	234a      	movne	r3, #74	; 0x4a
    bd4c:	4562      	cmp	r2, ip
    bd4e:	f885 3108 	strb.w	r3, [r5, #264]	; 0x108
    bd52:	d10c      	bne.n	bd6e <_usb_d_dev_in_next+0x13a>
		ept->flags.bits.is_busy = 0;
    bd54:	7ce3      	ldrb	r3, [r4, #19]
    bd56:	f36f 1386 	bfc	r3, #6, #1
    bd5a:	74e3      	strb	r3, [r4, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    bd5c:	4b0a      	ldr	r3, [pc, #40]	; (bd88 <_usb_d_dev_in_next+0x154>)
    bd5e:	68db      	ldr	r3, [r3, #12]
    bd60:	4798      	blx	r3
    bd62:	2800      	cmp	r0, #0
    bd64:	d1c9      	bne.n	bcfa <_usb_d_dev_in_next+0xc6>
		ept->flags.bits.is_busy = 1;
    bd66:	7ce3      	ldrb	r3, [r4, #19]
    bd68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bd6c:	74e3      	strb	r3, [r4, #19]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    bd6e:	4620      	mov	r0, r4
    bd70:	4b06      	ldr	r3, [pc, #24]	; (bd8c <_usb_d_dev_in_next+0x158>)
}
    bd72:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    bd76:	2100      	movs	r1, #0
    bd78:	4718      	bx	r3
    bd7a:	bf00      	nop
    bd7c:	20000ab4 	.word	0x20000ab4
    bd80:	000123b9 	.word	0x000123b9
    bd84:	20000ac4 	.word	0x20000ac4
    bd88:	20000884 	.word	0x20000884
    bd8c:	0000ba81 	.word	0x0000ba81

0000bd90 <_usb_d_dev_out_next>:
{
    bd90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    bd94:	7c86      	ldrb	r6, [r0, #18]
    bd96:	f006 060f 	and.w	r6, r6, #15
{
    bd9a:	4604      	mov	r4, r0
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    bd9c:	460f      	mov	r7, r1
    bd9e:	0175      	lsls	r5, r6, #5
    bda0:	2900      	cmp	r1, #0
    bda2:	d060      	beq.n	be66 <_usb_d_dev_out_next+0xd6>
    bda4:	4b5d      	ldr	r3, [pc, #372]	; (bf1c <_usb_d_dev_out_next+0x18c>)
    bda6:	442b      	add	r3, r5
    bda8:	685a      	ldr	r2, [r3, #4]
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    bdaa:	685b      	ldr	r3, [r3, #4]
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    bdac:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    bdb0:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    bdb4:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bdb8:	7ce2      	ldrb	r2, [r4, #19]
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    bdba:	f240 33ff 	movw	r3, #1023	; 0x3ff
    bdbe:	4598      	cmp	r8, r3
    bdc0:	bf1c      	itt	ne
    bdc2:	f108 38ff 	addne.w	r8, r8, #4294967295	; 0xffffffff
    bdc6:	fa1f f888 	uxthne.w	r8, r8
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bdca:	f002 0307 	and.w	r3, r2, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    bdce:	ea09 0b08 	and.w	fp, r9, r8
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bdd2:	9301      	str	r3, [sp, #4]
	if (isr) {
    bdd4:	b12f      	cbz	r7, bde2 <_usb_d_dev_out_next+0x52>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bdd6:	0173      	lsls	r3, r6, #5
    bdd8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bddc:	2101      	movs	r1, #1
    bdde:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    bde2:	0690      	lsls	r0, r2, #26
    bde4:	d50c      	bpl.n	be00 <_usb_d_dev_out_next+0x70>
    bde6:	6862      	ldr	r2, [r4, #4]
    bde8:	b152      	cbz	r2, be00 <_usb_d_dev_out_next+0x70>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    bdea:	68a0      	ldr	r0, [r4, #8]
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    bdec:	6823      	ldr	r3, [r4, #0]
    bdee:	68e1      	ldr	r1, [r4, #12]
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    bdf0:	1a12      	subs	r2, r2, r0
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    bdf2:	b292      	uxth	r2, r2
    bdf4:	455a      	cmp	r2, fp
    bdf6:	4418      	add	r0, r3
    bdf8:	bf28      	it	cs
    bdfa:	465a      	movcs	r2, fp
    bdfc:	4b48      	ldr	r3, [pc, #288]	; (bf20 <_usb_d_dev_out_next+0x190>)
    bdfe:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    be00:	6863      	ldr	r3, [r4, #4]
    be02:	2b00      	cmp	r3, #0
    be04:	d132      	bne.n	be6c <_usb_d_dev_out_next+0xdc>
    be06:	7ce2      	ldrb	r2, [r4, #19]
    be08:	06d1      	lsls	r1, r2, #27
    be0a:	d52f      	bpl.n	be6c <_usb_d_dev_out_next+0xdc>
	bank->ADDR.reg          = addr;
    be0c:	4845      	ldr	r0, [pc, #276]	; (bf24 <_usb_d_dev_out_next+0x194>)
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    be0e:	68e1      	ldr	r1, [r4, #12]
		ept->flags.bits.need_zlp  = 0;
    be10:	f022 0230 	bic.w	r2, r2, #48	; 0x30
	bank->ADDR.reg          = addr;
    be14:	4428      	add	r0, r5
		ept->flags.bits.need_zlp  = 0;
    be16:	f042 0220 	orr.w	r2, r2, #32
    be1a:	74e2      	strb	r2, [r4, #19]
	bank->ADDR.reg          = addr;
    be1c:	f500 720c 	add.w	r2, r0, #560	; 0x230
    be20:	f8c0 1230 	str.w	r1, [r0, #560]	; 0x230
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    be24:	6851      	ldr	r1, [r2, #4]
    be26:	8a20      	ldrh	r0, [r4, #16]
    be28:	f360 319b 	bfi	r1, r0, #14, #14
    be2c:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    be2e:	6851      	ldr	r1, [r2, #4]
    be30:	f363 010d 	bfi	r1, r3, #0, #14
    be34:	6051      	str	r1, [r2, #4]
	if (!isr) {
    be36:	b96f      	cbnz	r7, be54 <_usb_d_dev_out_next+0xc4>
		if (is_ctrl) {
    be38:	9b01      	ldr	r3, [sp, #4]
    be3a:	2b01      	cmp	r3, #1
	bank->STATUS_BK.reg     = 0;
    be3c:	bf04      	itt	eq
    be3e:	4b39      	ldreq	r3, [pc, #228]	; (bf24 <_usb_d_dev_out_next+0x194>)
    be40:	195b      	addeq	r3, r3, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    be42:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    be46:	bf0a      	itet	eq
    be48:	f883 724a 	strbeq.w	r7, [r3, #586]	; 0x24a
			inten = USB_D_BANK0_INT_FLAGS;
    be4c:	2325      	movne	r3, #37	; 0x25
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    be4e:	232d      	moveq	r3, #45	; 0x2d
    be50:	f885 3109 	strb.w	r3, [r5, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    be54:	0176      	lsls	r6, r6, #5
    be56:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
    be5a:	2340      	movs	r3, #64	; 0x40
    be5c:	f886 3104 	strb.w	r3, [r6, #260]	; 0x104
}
    be60:	b003      	add	sp, #12
    be62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    be66:	468a      	mov	sl, r1
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    be68:	4689      	mov	r9, r1
    be6a:	e7a3      	b.n	bdb4 <_usb_d_dev_out_next+0x24>
	} else if (isr && last_pkt < ept->size) {
    be6c:	68a1      	ldr	r1, [r4, #8]
    be6e:	b1ef      	cbz	r7, beac <_usb_d_dev_out_next+0x11c>
    be70:	8a22      	ldrh	r2, [r4, #16]
    be72:	455a      	cmp	r2, fp
    be74:	d91a      	bls.n	beac <_usb_d_dev_out_next+0x11c>
		ept->flags.bits.need_zlp = 0;
    be76:	7ce3      	ldrb	r3, [r4, #19]
		ept->trans_count += last_trans;
    be78:	4449      	add	r1, r9
		ept->flags.bits.need_zlp = 0;
    be7a:	f36f 1304 	bfc	r3, #4, #1
    be7e:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    be80:	60a1      	str	r1, [r4, #8]
	if (is_ctrl) {
    be82:	9b01      	ldr	r3, [sp, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    be84:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    be88:	2b01      	cmp	r3, #1
    be8a:	bf0c      	ite	eq
    be8c:	232d      	moveq	r3, #45	; 0x2d
    be8e:	2325      	movne	r3, #37	; 0x25
    be90:	f885 3108 	strb.w	r3, [r5, #264]	; 0x108
	if (0 == epn) {
    be94:	b91e      	cbnz	r6, be9e <_usb_d_dev_out_next+0x10e>
	bank->ADDR.reg          = addr;
    be96:	4b23      	ldr	r3, [pc, #140]	; (bf24 <_usb_d_dev_out_next+0x194>)
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    be98:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    be9a:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    be9e:	4b22      	ldr	r3, [pc, #136]	; (bf28 <_usb_d_dev_out_next+0x198>)
    bea0:	2100      	movs	r1, #0
    bea2:	4620      	mov	r0, r4
}
    bea4:	b003      	add	sp, #12
    bea6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    beaa:	4718      	bx	r3
		ept->trans_count += trans_size;
    beac:	4451      	add	r1, sl
		if (ept->trans_count < ept->trans_size) {
    beae:	428b      	cmp	r3, r1
		ept->trans_count += trans_size;
    beb0:	60a1      	str	r1, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    beb2:	d9e6      	bls.n	be82 <_usb_d_dev_out_next+0xf2>
			if (ept->flags.bits.use_cache) {
    beb4:	7ce0      	ldrb	r0, [r4, #19]
    beb6:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    beba:	4a1a      	ldr	r2, [pc, #104]	; (bf24 <_usb_d_dev_out_next+0x194>)
			trans_next = ept->trans_size - ept->trans_count;
    bebc:	1a5b      	subs	r3, r3, r1
			if (ept->flags.bits.use_cache) {
    bebe:	f010 0f20 	tst.w	r0, #32
			trans_next = ept->trans_size - ept->trans_count;
    bec2:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    bec4:	d014      	beq.n	bef0 <_usb_d_dev_out_next+0x160>
	bank->ADDR.reg          = addr;
    bec6:	1951      	adds	r1, r2, r5
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    bec8:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    beca:	f8c1 0230 	str.w	r0, [r1, #560]	; 0x230
    bece:	4563      	cmp	r3, ip
    bed0:	bf28      	it	cs
    bed2:	4663      	movcs	r3, ip
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    bed4:	442a      	add	r2, r5
    bed6:	f8d2 1234 	ldr.w	r1, [r2, #564]	; 0x234
    beda:	f363 319b 	bfi	r1, r3, #14, #14
    bede:	f8c2 1234 	str.w	r1, [r2, #564]	; 0x234
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    bee2:	f8d2 3234 	ldr.w	r3, [r2, #564]	; 0x234
    bee6:	f36f 030d 	bfc	r3, #0, #14
    beea:	f8c2 3234 	str.w	r3, [r2, #564]	; 0x234
			goto _out_rx_exec;
    beee:	e7a2      	b.n	be36 <_usb_d_dev_out_next+0xa6>
				if (trans_next > ept->size) {
    bef0:	4563      	cmp	r3, ip
    bef2:	d90a      	bls.n	bf0a <_usb_d_dev_out_next+0x17a>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    bef4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    bef8:	d80c      	bhi.n	bf14 <_usb_d_dev_out_next+0x184>
						trans_next -= trans_next & size_mask;
    befa:	ea23 0308 	bic.w	r3, r3, r8
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    befe:	6820      	ldr	r0, [r4, #0]
    bf00:	4401      	add	r1, r0
	bank->ADDR.reg          = addr;
    bf02:	1950      	adds	r0, r2, r5
    bf04:	f8c0 1230 	str.w	r1, [r0, #560]	; 0x230
}
    bf08:	e7e4      	b.n	bed4 <_usb_d_dev_out_next+0x144>
				} else if (trans_next < ept->size) {
    bf0a:	d2f8      	bcs.n	befe <_usb_d_dev_out_next+0x16e>
					ept->flags.bits.use_cache = 1;
    bf0c:	f040 0020 	orr.w	r0, r0, #32
    bf10:	74e0      	strb	r0, [r4, #19]
    bf12:	e7f4      	b.n	befe <_usb_d_dev_out_next+0x16e>
						trans_next = USB_D_DEV_TRANS_MAX;
    bf14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    bf18:	e7f1      	b.n	befe <_usb_d_dev_out_next+0x16e>
    bf1a:	bf00      	nop
    bf1c:	20000ab4 	.word	0x20000ab4
    bf20:	000123b9 	.word	0x000123b9
    bf24:	20000884 	.word	0x20000884
    bf28:	0000ba81 	.word	0x0000ba81

0000bf2c <_usb_d_dev_handler>:
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    bf2c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
{
    bf30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    bf34:	8c1f      	ldrh	r7, [r3, #32]
    bf36:	4d69      	ldr	r5, [pc, #420]	; (c0dc <_usb_d_dev_handler+0x1b0>)
    bf38:	b2bf      	uxth	r7, r7
	if (0 == epint) {
    bf3a:	2f00      	cmp	r7, #0
    bf3c:	d163      	bne.n	c006 <_usb_d_dev_handler+0xda>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    bf3e:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    bf40:	8b1a      	ldrh	r2, [r3, #24]
    bf42:	b292      	uxth	r2, r2
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    bf44:	400a      	ands	r2, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    bf46:	f012 0004 	ands.w	r0, r2, #4
    bf4a:	d005      	beq.n	bf58 <_usb_d_dev_handler+0x2c>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bf4c:	2204      	movs	r2, #4
    bf4e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    bf50:	682b      	ldr	r3, [r5, #0]
}
    bf52:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	dev_inst.callbacks.sof();
    bf56:	4718      	bx	r3
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    bf58:	f412 7100 	ands.w	r1, r2, #512	; 0x200
    bf5c:	d01f      	beq.n	bf9e <_usb_d_dev_handler+0x72>
    bf5e:	f240 2201 	movw	r2, #513	; 0x201
    bf62:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bf64:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bf66:	2270      	movs	r2, #112	; 0x70
    bf68:	831a      	strh	r2, [r3, #24]
    bf6a:	4603      	mov	r3, r0
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    bf6c:	eb05 1243 	add.w	r2, r5, r3, lsl #5
    bf70:	f502 700e 	add.w	r0, r2, #568	; 0x238
    bf74:	f8b2 2238 	ldrh.w	r2, [r2, #568]	; 0x238
    bf78:	f002 020f 	and.w	r2, r2, #15
    bf7c:	2a03      	cmp	r2, #3
    bf7e:	d109      	bne.n	bf94 <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    bf80:	8801      	ldrh	r1, [r0, #0]
			bank->EXTREG.reg = 0;
    bf82:	2300      	movs	r3, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    bf84:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    bf88:	8003      	strh	r3, [r0, #0]
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    bf8a:	686b      	ldr	r3, [r5, #4]
    bf8c:	2003      	movs	r0, #3
}
    bf8e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    bf92:	4718      	bx	r3
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    bf94:	3301      	adds	r3, #1
    bf96:	2b05      	cmp	r3, #5
    bf98:	d1e8      	bne.n	bf6c <_usb_d_dev_handler+0x40>
	uint32_t lpm_variable = 0;
    bf9a:	2100      	movs	r1, #0
    bf9c:	e7f5      	b.n	bf8a <_usb_d_dev_handler+0x5e>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    bf9e:	f012 0080 	ands.w	r0, r2, #128	; 0x80
    bfa2:	d004      	beq.n	bfae <_usb_d_dev_handler+0x82>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bfa4:	2280      	movs	r2, #128	; 0x80
    bfa6:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    bfa8:	2005      	movs	r0, #5
    bfaa:	686b      	ldr	r3, [r5, #4]
    bfac:	e7ef      	b.n	bf8e <_usb_d_dev_handler+0x62>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    bfae:	f012 0470 	ands.w	r4, r2, #112	; 0x70
    bfb2:	d00b      	beq.n	bfcc <_usb_d_dev_handler+0xa0>
    bfb4:	2270      	movs	r2, #112	; 0x70
    bfb6:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bfb8:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bfba:	f240 2201 	movw	r2, #513	; 0x201
    bfbe:	831a      	strh	r2, [r3, #24]
		_usb_d_dev_wait_dfll_rdy();
    bfc0:	4b47      	ldr	r3, [pc, #284]	; (c0e0 <_usb_d_dev_handler+0x1b4>)
    bfc2:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    bfc4:	686b      	ldr	r3, [r5, #4]
    bfc6:	4601      	mov	r1, r0
    bfc8:	2002      	movs	r0, #2
    bfca:	e7e0      	b.n	bf8e <_usb_d_dev_handler+0x62>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    bfcc:	f012 0108 	ands.w	r1, r2, #8
    bfd0:	d00e      	beq.n	bff0 <_usb_d_dev_handler+0xc4>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bfd2:	2208      	movs	r2, #8
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    bfd4:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bfd8:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bfda:	2270      	movs	r2, #112	; 0x70
    bfdc:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bfde:	f240 2201 	movw	r2, #513	; 0x201
    bfe2:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    bfe4:	4b3f      	ldr	r3, [pc, #252]	; (c0e4 <_usb_d_dev_handler+0x1b8>)
    bfe6:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    bfe8:	686b      	ldr	r3, [r5, #4]
    bfea:	4621      	mov	r1, r4
    bfec:	2001      	movs	r0, #1
    bfee:	e7ce      	b.n	bf8e <_usb_d_dev_handler+0x62>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    bff0:	07d0      	lsls	r0, r2, #31
    bff2:	d508      	bpl.n	c006 <_usb_d_dev_handler+0xda>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    bff4:	f240 2201 	movw	r2, #513	; 0x201
    bff8:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    bffa:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    bffc:	2270      	movs	r2, #112	; 0x70
    bffe:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    c000:	2004      	movs	r0, #4
    c002:	686b      	ldr	r3, [r5, #4]
    c004:	e7c3      	b.n	bf8e <_usb_d_dev_handler+0x62>
    c006:	4c35      	ldr	r4, [pc, #212]	; (c0dc <_usb_d_dev_handler+0x1b0>)
			_usb_d_dev_handle_setup(ept);
    c008:	f8df 90e4 	ldr.w	r9, [pc, #228]	; c0f0 <_usb_d_dev_handler+0x1c4>
			_usb_d_dev_handle_trfail(ept, 1);
    c00c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; c0f4 <_usb_d_dev_handler+0x1c8>
		_usb_d_dev_out_next(ept, true);
    c010:	f8df a0e4 	ldr.w	sl, [pc, #228]	; c0f8 <_usb_d_dev_handler+0x1cc>
	uint32_t lpm_variable = 0;
    c014:	2600      	movs	r6, #0
		if (ept->ep == 0xFF) {
    c016:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
    c01a:	2aff      	cmp	r2, #255	; 0xff
    c01c:	f104 0414 	add.w	r4, r4, #20
    c020:	d029      	beq.n	c076 <_usb_d_dev_handler+0x14a>
	if (!(epint & (1u << epn))) {
    c022:	f002 020f 	and.w	r2, r2, #15
    c026:	2101      	movs	r1, #1
    c028:	fa01 f302 	lsl.w	r3, r1, r2
    c02c:	423b      	tst	r3, r7
    c02e:	d022      	beq.n	c076 <_usb_d_dev_handler+0x14a>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c030:	0153      	lsls	r3, r2, #5
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c032:	0152      	lsls	r2, r2, #5
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c034:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c038:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c03c:	f893 0107 	ldrb.w	r0, [r3, #263]	; 0x107
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c040:	f892 3109 	ldrb.w	r3, [r2, #265]	; 0x109
	if (flags) {
    c044:	4003      	ands	r3, r0
    c046:	d016      	beq.n	c076 <_usb_d_dev_handler+0x14a>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    c048:	2214      	movs	r2, #20
    c04a:	fb02 5206 	mla	r2, r2, r6, r5
    c04e:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
    c052:	f002 0047 	and.w	r0, r2, #71	; 0x47
    c056:	4288      	cmp	r0, r1
    c058:	d112      	bne.n	c080 <_usb_d_dev_handler+0x154>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c05a:	06da      	lsls	r2, r3, #27
    c05c:	d502      	bpl.n	c064 <_usb_d_dev_handler+0x138>
			_usb_d_dev_handle_setup(ept);
    c05e:	4620      	mov	r0, r4
    c060:	47c8      	blx	r9
    c062:	e008      	b.n	c076 <_usb_d_dev_handler+0x14a>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c064:	f013 0140 	ands.w	r1, r3, #64	; 0x40
    c068:	d003      	beq.n	c072 <_usb_d_dev_handler+0x146>
		_usb_d_dev_handle_stall(ept, 1);
    c06a:	4601      	mov	r1, r0
		_usb_d_dev_handle_stall(ept, 0);
    c06c:	4b1e      	ldr	r3, [pc, #120]	; (c0e8 <_usb_d_dev_handler+0x1bc>)
    c06e:	4620      	mov	r0, r4
    c070:	e013      	b.n	c09a <_usb_d_dev_handler+0x16e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c072:	069b      	lsls	r3, r3, #26
    c074:	d4fa      	bmi.n	c06c <_usb_d_dev_handler+0x140>
	for (i = 0; i < USB_D_N_EP; i++) {
    c076:	3601      	adds	r6, #1
    c078:	2e1b      	cmp	r6, #27
    c07a:	d1cc      	bne.n	c016 <_usb_d_dev_handler+0xea>
}
    c07c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if (_usb_d_dev_ep_is_in(ept)) {
    c080:	0610      	lsls	r0, r2, #24
    c082:	d514      	bpl.n	c0ae <_usb_d_dev_handler+0x182>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c084:	0658      	lsls	r0, r3, #25
    c086:	d4f1      	bmi.n	c06c <_usb_d_dev_handler+0x140>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c088:	0718      	lsls	r0, r3, #28
    c08a:	d502      	bpl.n	c092 <_usb_d_dev_handler+0x166>
			_usb_d_dev_handle_trfail(ept, 1);
    c08c:	4620      	mov	r0, r4
    c08e:	47c0      	blx	r8
    c090:	e7f1      	b.n	c076 <_usb_d_dev_handler+0x14a>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    c092:	0798      	lsls	r0, r3, #30
    c094:	d503      	bpl.n	c09e <_usb_d_dev_handler+0x172>
		_usb_d_dev_in_next(ept, true);
    c096:	4b15      	ldr	r3, [pc, #84]	; (c0ec <_usb_d_dev_handler+0x1c0>)
    c098:	4620      	mov	r0, r4
		_usb_d_dev_handle_stall(ept, 0);
    c09a:	4798      	blx	r3
    c09c:	e7eb      	b.n	c076 <_usb_d_dev_handler+0x14a>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c09e:	f002 0207 	and.w	r2, r2, #7
    c0a2:	2a01      	cmp	r2, #1
    c0a4:	d1e7      	bne.n	c076 <_usb_d_dev_handler+0x14a>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c0a6:	075a      	lsls	r2, r3, #29
    c0a8:	d515      	bpl.n	c0d6 <_usb_d_dev_handler+0x1aa>
			_usb_d_dev_handle_trfail(ept, 0);
    c0aa:	2100      	movs	r1, #0
    c0ac:	e7ee      	b.n	c08c <_usb_d_dev_handler+0x160>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c0ae:	f013 0020 	ands.w	r0, r3, #32
    c0b2:	d001      	beq.n	c0b8 <_usb_d_dev_handler+0x18c>
		_usb_d_dev_handle_stall(ept, 0);
    c0b4:	2100      	movs	r1, #0
    c0b6:	e7d9      	b.n	c06c <_usb_d_dev_handler+0x140>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c0b8:	0758      	lsls	r0, r3, #29
    c0ba:	d4f6      	bmi.n	c0aa <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    c0bc:	07d8      	lsls	r0, r3, #31
    c0be:	d502      	bpl.n	c0c6 <_usb_d_dev_handler+0x19a>
		_usb_d_dev_out_next(ept, true);
    c0c0:	4620      	mov	r0, r4
    c0c2:	47d0      	blx	sl
    c0c4:	e7d7      	b.n	c076 <_usb_d_dev_handler+0x14a>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c0c6:	f002 0207 	and.w	r2, r2, #7
    c0ca:	2a01      	cmp	r2, #1
    c0cc:	d1d3      	bne.n	c076 <_usb_d_dev_handler+0x14a>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c0ce:	071a      	lsls	r2, r3, #28
    c0d0:	d501      	bpl.n	c0d6 <_usb_d_dev_handler+0x1aa>
			_usb_d_dev_handle_trfail(ept, 1);
    c0d2:	2101      	movs	r1, #1
    c0d4:	e7da      	b.n	c08c <_usb_d_dev_handler+0x160>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c0d6:	06db      	lsls	r3, r3, #27
    c0d8:	d5cd      	bpl.n	c076 <_usb_d_dev_handler+0x14a>
    c0da:	e7c0      	b.n	c05e <_usb_d_dev_handler+0x132>
    c0dc:	20000884 	.word	0x20000884
    c0e0:	0000b991 	.word	0x0000b991
    c0e4:	0000bbf5 	.word	0x0000bbf5
    c0e8:	0000ba51 	.word	0x0000ba51
    c0ec:	0000bc35 	.word	0x0000bc35
    c0f0:	0000b9cd 	.word	0x0000b9cd
    c0f4:	0000bb0d 	.word	0x0000bb0d
    c0f8:	0000bd91 	.word	0x0000bd91

0000c0fc <_usbd_ep_pcksize_size>:
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c0fc:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    c100:	d80f      	bhi.n	c122 <_usbd_ep_pcksize_size+0x26>
    c102:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    c106:	d80e      	bhi.n	c126 <_usbd_ep_pcksize_size+0x2a>
    c108:	2880      	cmp	r0, #128	; 0x80
    c10a:	d80e      	bhi.n	c12a <_usbd_ep_pcksize_size+0x2e>
    c10c:	2840      	cmp	r0, #64	; 0x40
    c10e:	d80e      	bhi.n	c12e <_usbd_ep_pcksize_size+0x32>
    c110:	2820      	cmp	r0, #32
    c112:	d80e      	bhi.n	c132 <_usbd_ep_pcksize_size+0x36>
    c114:	2810      	cmp	r0, #16
    c116:	d80e      	bhi.n	c136 <_usbd_ep_pcksize_size+0x3a>
    c118:	2808      	cmp	r0, #8
    c11a:	bf94      	ite	ls
    c11c:	2000      	movls	r0, #0
    c11e:	2001      	movhi	r0, #1
    c120:	4770      	bx	lr
    c122:	2007      	movs	r0, #7
    c124:	4770      	bx	lr
    c126:	2006      	movs	r0, #6
    c128:	4770      	bx	lr
    c12a:	2005      	movs	r0, #5
    c12c:	4770      	bx	lr
    c12e:	2004      	movs	r0, #4
    c130:	4770      	bx	lr
    c132:	2003      	movs	r0, #3
    c134:	4770      	bx	lr
    c136:	2002      	movs	r0, #2
}
    c138:	4770      	bx	lr
	...

0000c13c <_usb_d_dev_init>:
{
    c13c:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    c13e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c142:	789a      	ldrb	r2, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    c144:	07d0      	lsls	r0, r2, #31
    c146:	d41a      	bmi.n	c17e <_usb_d_dev_init+0x42>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c148:	789a      	ldrb	r2, [r3, #2]
    c14a:	0791      	lsls	r1, r2, #30
    c14c:	d1fc      	bne.n	c148 <_usb_d_dev_init+0xc>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    c14e:	781a      	ldrb	r2, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    c150:	0792      	lsls	r2, r2, #30
    c152:	d50d      	bpl.n	c170 <_usb_d_dev_init+0x34>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    c154:	781a      	ldrb	r2, [r3, #0]
    c156:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    c15a:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c15c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c160:	7893      	ldrb	r3, [r2, #2]
    c162:	0798      	lsls	r0, r3, #30
    c164:	d1fc      	bne.n	c160 <_usb_d_dev_init+0x24>
    c166:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c16a:	7893      	ldrb	r3, [r2, #2]
    c16c:	0799      	lsls	r1, r3, #30
    c16e:	d4fc      	bmi.n	c16a <_usb_d_dev_init+0x2e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c170:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c174:	2201      	movs	r2, #1
    c176:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c178:	789a      	ldrb	r2, [r3, #2]
    c17a:	0792      	lsls	r2, r2, #30
    c17c:	d1fc      	bne.n	c178 <_usb_d_dev_init+0x3c>
    c17e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c182:	7893      	ldrb	r3, [r2, #2]
    c184:	07db      	lsls	r3, r3, #31
    c186:	d4fc      	bmi.n	c182 <_usb_d_dev_init+0x46>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    c188:	4a1e      	ldr	r2, [pc, #120]	; (c204 <_usb_d_dev_init+0xc8>)
    c18a:	4b1f      	ldr	r3, [pc, #124]	; (c208 <_usb_d_dev_init+0xcc>)
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    c18c:	e9c3 2200 	strd	r2, r2, [r3]
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    c190:	e9c3 2202 	strd	r2, r2, [r3, #8]
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    c194:	611a      	str	r2, [r3, #16]
	_usb_d_dev_reset_epts();
    c196:	4b1d      	ldr	r3, [pc, #116]	; (c20c <_usb_d_dev_init+0xd0>)
    c198:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    c19a:	4b1d      	ldr	r3, [pc, #116]	; (c210 <_usb_d_dev_init+0xd4>)
    c19c:	681a      	ldr	r2, [r3, #0]
	uint32_t pad_transp
    c19e:	f3c2 1344 	ubfx	r3, r2, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    c1a2:	f3c2 2182 	ubfx	r1, r2, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    c1a6:	f012 021f 	ands.w	r2, r2, #31
    c1aa:	d025      	beq.n	c1f8 <_usb_d_dev_init+0xbc>
		pad_transn = 9;
    c1ac:	2a1f      	cmp	r2, #31
    c1ae:	bf08      	it	eq
    c1b0:	2209      	moveq	r2, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    c1b2:	b31b      	cbz	r3, c1fc <_usb_d_dev_init+0xc0>
		pad_transp = 25;
    c1b4:	2b1f      	cmp	r3, #31
    c1b6:	bf08      	it	eq
    c1b8:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    c1ba:	b309      	cbz	r1, c200 <_usb_d_dev_init+0xc4>
		pad_trim = 6;
    c1bc:	2907      	cmp	r1, #7
    c1be:	bf08      	it	eq
    c1c0:	2106      	moveq	r1, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    c1c2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    c1c6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    c1ca:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c1ce:	b29b      	uxth	r3, r3
    c1d0:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    c1d2:	78d3      	ldrb	r3, [r2, #3]
    c1d4:	f043 0303 	orr.w	r3, r3, #3
    c1d8:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    c1da:	78d3      	ldrb	r3, [r2, #3]
    c1dc:	f043 030c 	orr.w	r3, r3, #12
    c1e0:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c1e2:	2304      	movs	r3, #4
    c1e4:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c1e6:	7890      	ldrb	r0, [r2, #2]
    c1e8:	f010 0003 	ands.w	r0, r0, #3
    c1ec:	d1fb      	bne.n	c1e6 <_usb_d_dev_init+0xaa>
	hri_usbdevice_write_DESCADD_reg(hw, (uint32_t)prvt_inst.desc_table);
    c1ee:	4b09      	ldr	r3, [pc, #36]	; (c214 <_usb_d_dev_init+0xd8>)
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    c1f0:	6253      	str	r3, [r2, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    c1f2:	2301      	movs	r3, #1
    c1f4:	8113      	strh	r3, [r2, #8]
}
    c1f6:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    c1f8:	2209      	movs	r2, #9
    c1fa:	e7da      	b.n	c1b2 <_usb_d_dev_init+0x76>
		pad_transp = 25;
    c1fc:	2319      	movs	r3, #25
    c1fe:	e7dc      	b.n	c1ba <_usb_d_dev_init+0x7e>
		pad_trim = 6;
    c200:	2106      	movs	r1, #6
    c202:	e7de      	b.n	c1c2 <_usb_d_dev_init+0x86>
    c204:	0000b98d 	.word	0x0000b98d
    c208:	20000884 	.word	0x20000884
    c20c:	0000bbf5 	.word	0x0000bbf5
    c210:	00800084 	.word	0x00800084
    c214:	20000ab4 	.word	0x20000ab4

0000c218 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    c218:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c21c:	789a      	ldrb	r2, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    c21e:	0792      	lsls	r2, r2, #30
    c220:	d122      	bne.n	c268 <_usb_d_dev_enable+0x50>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c222:	789a      	ldrb	r2, [r3, #2]
    c224:	0790      	lsls	r0, r2, #30
    c226:	d1fc      	bne.n	c222 <_usb_d_dev_enable+0xa>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    c228:	7819      	ldrb	r1, [r3, #0]
    c22a:	b2ca      	uxtb	r2, r1
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    c22c:	0789      	lsls	r1, r1, #30
    c22e:	d407      	bmi.n	c240 <_usb_d_dev_enable+0x28>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    c230:	f042 0202 	orr.w	r2, r2, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c234:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c236:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c23a:	7893      	ldrb	r3, [r2, #2]
    c23c:	079b      	lsls	r3, r3, #30
    c23e:	d1fc      	bne.n	c23a <_usb_d_dev_enable+0x22>
    c240:	4b0b      	ldr	r3, [pc, #44]	; (c270 <_usb_d_dev_enable+0x58>)
    c242:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    c246:	609a      	str	r2, [r3, #8]
    c248:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    c24c:	609a      	str	r2, [r3, #8]
    c24e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    c252:	609a      	str	r2, [r3, #8]
    c254:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    c258:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c25a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c25e:	f240 228d 	movw	r2, #653	; 0x28d
    c262:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    c264:	2000      	movs	r0, #0
    c266:	4770      	bx	lr
		return -USB_ERR_DENIED;
    c268:	f06f 0010 	mvn.w	r0, #16
}
    c26c:	4770      	bx	lr
    c26e:	bf00      	nop
    c270:	e000e100 	.word	0xe000e100

0000c274 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    c274:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c278:	8913      	ldrh	r3, [r2, #8]
    c27a:	f023 0301 	bic.w	r3, r3, #1
    c27e:	041b      	lsls	r3, r3, #16
    c280:	0c1b      	lsrs	r3, r3, #16
    c282:	8113      	strh	r3, [r2, #8]
}
    c284:	4770      	bx	lr

0000c286 <_usb_d_dev_set_address>:
	((Usb *)hw)->DEVICE.DADD.reg = data;
    c286:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    c28a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    c28e:	7298      	strb	r0, [r3, #10]
}
    c290:	4770      	bx	lr

0000c292 <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    c292:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c296:	8a18      	ldrh	r0, [r3, #16]
}
    c298:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    c29c:	4770      	bx	lr
	...

0000c2a0 <_usb_d_dev_ep_init>:
{
    c2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c2a4:	f000 040f 	and.w	r4, r0, #15
{
    c2a8:	460d      	mov	r5, r1
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c2aa:	f8df 90b0 	ldr.w	r9, [pc, #176]	; c35c <_usb_d_dev_ep_init+0xbc>
    c2ae:	09c1      	lsrs	r1, r0, #7
{
    c2b0:	4607      	mov	r7, r0
    c2b2:	fa4f f880 	sxtb.w	r8, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c2b6:	4620      	mov	r0, r4
    c2b8:	47c8      	blx	r9
	if (epn > CONF_USB_D_MAX_EP_N) {
    c2ba:	2c05      	cmp	r4, #5
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c2bc:	4606      	mov	r6, r0
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    c2be:	f005 0503 	and.w	r5, r5, #3
	if (epn > CONF_USB_D_MAX_EP_N) {
    c2c2:	d83f      	bhi.n	c344 <_usb_d_dev_ep_init+0xa4>
	if (ept->ep != 0xFF) {
    c2c4:	7c83      	ldrb	r3, [r0, #18]
    c2c6:	2bff      	cmp	r3, #255	; 0xff
    c2c8:	d13f      	bne.n	c34a <_usb_d_dev_ep_init+0xaa>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    c2ca:	b985      	cbnz	r5, c2ee <_usb_d_dev_ep_init+0x4e>
		struct _usb_d_dev_ep *ept_in = _usb_d_dev_ept(epn, !dir);
    c2cc:	ea6f 0108 	mvn.w	r1, r8
    c2d0:	0fc9      	lsrs	r1, r1, #31
    c2d2:	4620      	mov	r0, r4
    c2d4:	47c8      	blx	r9
		if (ept_in->ep != 0xFF) {
    c2d6:	7c83      	ldrb	r3, [r0, #18]
    c2d8:	2bff      	cmp	r3, #255	; 0xff
    c2da:	d136      	bne.n	c34a <_usb_d_dev_ep_init+0xaa>
		if (pcfg->cache == NULL) {
    c2dc:	230c      	movs	r3, #12
    c2de:	491e      	ldr	r1, [pc, #120]	; (c358 <_usb_d_dev_ep_init+0xb8>)
    c2e0:	4363      	muls	r3, r4
    c2e2:	58cb      	ldr	r3, [r1, r3]
    c2e4:	2b00      	cmp	r3, #0
    c2e6:	d133      	bne.n	c350 <_usb_d_dev_ep_init+0xb0>
			return -USB_ERR_FUNC;
    c2e8:	f06f 0012 	mvn.w	r0, #18
    c2ec:	e018      	b.n	c320 <_usb_d_dev_ep_init+0x80>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c2ee:	f1b8 0f00 	cmp.w	r8, #0
    c2f2:	da17      	bge.n	c324 <_usb_d_dev_ep_init+0x84>
    c2f4:	4918      	ldr	r1, [pc, #96]	; (c358 <_usb_d_dev_ep_init+0xb8>)
    c2f6:	230c      	movs	r3, #12
    c2f8:	fb03 1304 	mla	r3, r3, r4, r1
    c2fc:	6859      	ldr	r1, [r3, #4]
    c2fe:	b9e9      	cbnz	r1, c33c <_usb_d_dev_ep_init+0x9c>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c300:	4915      	ldr	r1, [pc, #84]	; (c358 <_usb_d_dev_ep_init+0xb8>)
	ept->size     = max_pkt_siz;
    c302:	8232      	strh	r2, [r6, #16]
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c304:	230c      	movs	r3, #12
    c306:	435c      	muls	r4, r3
    c308:	190b      	adds	r3, r1, r4
    c30a:	5909      	ldr	r1, [r1, r4]
    c30c:	685b      	ldr	r3, [r3, #4]
	ept->ep       = ep;
    c30e:	74b7      	strb	r7, [r6, #18]
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c310:	ea13 0328 	ands.w	r3, r3, r8, asr #32
    c314:	bf38      	it	cc
    c316:	460b      	movcc	r3, r1
	ept->flags.u8 = (ep_type + 1);
    c318:	3501      	adds	r5, #1
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c31a:	60f3      	str	r3, [r6, #12]
	ept->flags.u8 = (ep_type + 1);
    c31c:	74f5      	strb	r5, [r6, #19]
	return USB_OK;
    c31e:	2000      	movs	r0, #0
}
    c320:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c324:	230c      	movs	r3, #12
    c326:	490c      	ldr	r1, [pc, #48]	; (c358 <_usb_d_dev_ep_init+0xb8>)
    c328:	4363      	muls	r3, r4
    c32a:	58cb      	ldr	r3, [r1, r3]
    c32c:	2b00      	cmp	r3, #0
    c32e:	d0e7      	beq.n	c300 <_usb_d_dev_ep_init+0x60>
    c330:	4909      	ldr	r1, [pc, #36]	; (c358 <_usb_d_dev_ep_init+0xb8>)
    c332:	230c      	movs	r3, #12
    c334:	fb03 1304 	mla	r3, r3, r4, r1
    c338:	891b      	ldrh	r3, [r3, #8]
    c33a:	e000      	b.n	c33e <_usb_d_dev_ep_init+0x9e>
    c33c:	895b      	ldrh	r3, [r3, #10]
    c33e:	429a      	cmp	r2, r3
    c340:	ddde      	ble.n	c300 <_usb_d_dev_ep_init+0x60>
    c342:	e7d1      	b.n	c2e8 <_usb_d_dev_ep_init+0x48>
		return -USB_ERR_PARAM;
    c344:	f06f 0011 	mvn.w	r0, #17
    c348:	e7ea      	b.n	c320 <_usb_d_dev_ep_init+0x80>
		return -USB_ERR_REDO;
    c34a:	f06f 0013 	mvn.w	r0, #19
    c34e:	e7e7      	b.n	c320 <_usb_d_dev_ep_init+0x80>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c350:	f1b8 0f00 	cmp.w	r8, #0
    c354:	daec      	bge.n	c330 <_usb_d_dev_ep_init+0x90>
    c356:	e7cd      	b.n	c2f4 <_usb_d_dev_ep_init+0x54>
    c358:	00014db4 	.word	0x00014db4
    c35c:	0000b9b5 	.word	0x0000b9b5

0000c360 <_usb_d_dev_ep_deinit>:
{
    c360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c362:	f000 050f 	and.w	r5, r0, #15
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c366:	2d05      	cmp	r5, #5
{
    c368:	4604      	mov	r4, r0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c36a:	d818      	bhi.n	c39e <_usb_d_dev_ep_deinit+0x3e>
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c36c:	4b17      	ldr	r3, [pc, #92]	; (c3cc <_usb_d_dev_ep_deinit+0x6c>)
	bool                  dir = USB_EP_GET_DIR(ep);
    c36e:	09c1      	lsrs	r1, r0, #7
    c370:	b247      	sxtb	r7, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c372:	4628      	mov	r0, r5
    c374:	4798      	blx	r3
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c376:	7c83      	ldrb	r3, [r0, #18]
    c378:	2bff      	cmp	r3, #255	; 0xff
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c37a:	4606      	mov	r6, r0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c37c:	d00f      	beq.n	c39e <_usb_d_dev_ep_deinit+0x3e>
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    c37e:	4b14      	ldr	r3, [pc, #80]	; (c3d0 <_usb_d_dev_ep_deinit+0x70>)
    c380:	2203      	movs	r2, #3
    c382:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    c384:	7cf3      	ldrb	r3, [r6, #19]
    c386:	f003 0307 	and.w	r3, r3, #7
    c38a:	2b01      	cmp	r3, #1
    c38c:	d108      	bne.n	c3a0 <_usb_d_dev_ep_deinit+0x40>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    c38e:	0164      	lsls	r4, r4, #5
    c390:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c394:	2300      	movs	r3, #0
    c396:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
	ept->ep       = 0xFF;
    c39a:	23ff      	movs	r3, #255	; 0xff
    c39c:	8273      	strh	r3, [r6, #18]
}
    c39e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if (USB_EP_GET_DIR(ep)) {
    c3a0:	2f00      	cmp	r7, #0
    c3a2:	da09      	bge.n	c3b8 <_usb_d_dev_ep_deinit+0x58>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    c3a4:	016b      	lsls	r3, r5, #5
    c3a6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c3aa:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    c3ae:	f002 028f 	and.w	r2, r2, #143	; 0x8f
    c3b2:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    c3b6:	e7f0      	b.n	c39a <_usb_d_dev_ep_deinit+0x3a>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    c3b8:	0164      	lsls	r4, r4, #5
    c3ba:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c3be:	f894 3100 	ldrb.w	r3, [r4, #256]	; 0x100
    c3c2:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    c3c6:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
    c3ca:	e7e6      	b.n	c39a <_usb_d_dev_ep_deinit+0x3a>
    c3cc:	0000b9b5 	.word	0x0000b9b5
    c3d0:	0000baad 	.word	0x0000baad

0000c3d4 <_usb_d_dev_ep_enable>:
{
    c3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t               epn   = USB_EP_GET_N(ep);
    c3d8:	f000 050f 	and.w	r5, r0, #15
	struct _usb_d_dev_ep *ept   = _usb_d_dev_ept(epn, dir);
    c3dc:	09c1      	lsrs	r1, r0, #7
    c3de:	4b55      	ldr	r3, [pc, #340]	; (c534 <_usb_d_dev_ep_enable+0x160>)
    c3e0:	fa4f f980 	sxtb.w	r9, r0
    c3e4:	4628      	mov	r0, r5
    c3e6:	4798      	blx	r3
    c3e8:	ea4f 1c45 	mov.w	ip, r5, lsl #5
    c3ec:	f10c 4682 	add.w	r6, ip, #1090519040	; 0x41000000
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c3f0:	2d05      	cmp	r5, #5
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c3f2:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
	struct _usb_d_dev_ep *ept   = _usb_d_dev_ept(epn, dir);
    c3f6:	4607      	mov	r7, r0
    c3f8:	b2c8      	uxtb	r0, r1
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c3fa:	f200 8094 	bhi.w	c526 <_usb_d_dev_ep_enable+0x152>
    c3fe:	7cba      	ldrb	r2, [r7, #18]
    c400:	2aff      	cmp	r2, #255	; 0xff
    c402:	f000 8090 	beq.w	c526 <_usb_d_dev_ep_enable+0x152>
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c406:	7cf9      	ldrb	r1, [r7, #19]
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c408:	4c4b      	ldr	r4, [pc, #300]	; (c538 <_usb_d_dev_ep_enable+0x164>)
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c40a:	f001 0307 	and.w	r3, r1, #7
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c40e:	f504 780c 	add.w	r8, r4, #560	; 0x230
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c412:	2b01      	cmp	r3, #1
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c414:	44e0      	add	r8, ip
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c416:	d147      	bne.n	c4a8 <_usb_d_dev_ep_enable+0xd4>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    c418:	f010 0377 	ands.w	r3, r0, #119	; 0x77
    c41c:	f040 8086 	bne.w	c52c <_usb_d_dev_ep_enable+0x158>
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c420:	f8b7 9010 	ldrh.w	r9, [r7, #16]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c424:	2111      	movs	r1, #17
    c426:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c42a:	4648      	mov	r0, r9
    c42c:	4943      	ldr	r1, [pc, #268]	; (c53c <_usb_d_dev_ep_enable+0x168>)
    c42e:	4788      	blx	r1
    c430:	0700      	lsls	r0, r0, #28
    c432:	f000 41e0 	and.w	r1, r0, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c436:	4842      	ldr	r0, [pc, #264]	; (c540 <_usb_d_dev_ep_enable+0x16c>)
    c438:	ea00 3089 	and.w	r0, r0, r9, lsl #14
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c43c:	f3c9 090d 	ubfx	r9, r9, #0, #14
	bank->STATUS_BK.reg     = 0;
    c440:	eb04 1545 	add.w	r5, r4, r5, lsl #5
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c444:	4308      	orrs	r0, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c446:	f002 020f 	and.w	r2, r2, #15
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c44a:	ea49 0101 	orr.w	r1, r9, r1
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c44e:	f8c8 0004 	str.w	r0, [r8, #4]
	bank->ADDR.reg          = addr;
    c452:	eb04 1442 	add.w	r4, r4, r2, lsl #5
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c456:	f8c8 1014 	str.w	r1, [r8, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c45a:	f04f 0c40 	mov.w	ip, #64	; 0x40
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c45e:	2180      	movs	r1, #128	; 0x80
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c460:	f886 c105 	strb.w	ip, [r6, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c464:	f886 1104 	strb.w	r1, [r6, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    c468:	f885 323a 	strb.w	r3, [r5, #570]	; 0x23a
    c46c:	f885 324a 	strb.w	r3, [r5, #586]	; 0x24a
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c470:	68fd      	ldr	r5, [r7, #12]
	bank->ADDR.reg          = addr;
    c472:	f8c4 5230 	str.w	r5, [r4, #560]	; 0x230
    c476:	f504 710c 	add.w	r1, r4, #560	; 0x230
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c47a:	f8d4 4234 	ldr.w	r4, [r4, #564]	; 0x234
    c47e:	f369 349b 	bfi	r4, r9, #14, #14
    c482:	604c      	str	r4, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c484:	684c      	ldr	r4, [r1, #4]
	bank->ADDR.reg          = addr;
    c486:	0150      	lsls	r0, r2, #5
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c488:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    c48c:	f363 040d 	bfi	r4, r3, #0, #14
    c490:	604c      	str	r4, [r1, #4]
    c492:	21b0      	movs	r1, #176	; 0xb0
    c494:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c498:	2110      	movs	r1, #16
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c49a:	f882 c105 	strb.w	ip, [r2, #261]	; 0x105
	return USB_OK;
    c49e:	4618      	mov	r0, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c4a0:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
}
    c4a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if (dir) {
    c4a8:	f1b9 0f00 	cmp.w	r9, #0
    c4ac:	da1e      	bge.n	c4ec <_usb_d_dev_ep_enable+0x118>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    c4ae:	f010 0270 	ands.w	r2, r0, #112	; 0x70
    c4b2:	d13b      	bne.n	c52c <_usb_d_dev_ep_enable+0x158>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    c4b4:	f3c1 0102 	ubfx	r1, r1, #0, #3
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c4b8:	8a3b      	ldrh	r3, [r7, #16]
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    c4ba:	ea40 1101 	orr.w	r1, r0, r1, lsl #4
    c4be:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c4c0:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c4c4:	4618      	mov	r0, r3
    c4c6:	491d      	ldr	r1, [pc, #116]	; (c53c <_usb_d_dev_ep_enable+0x168>)
    c4c8:	4788      	blx	r1
    c4ca:	0700      	lsls	r0, r0, #28
    c4cc:	f3c3 030d 	ubfx	r3, r3, #0, #14
    c4d0:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
	bank->STATUS_BK.reg     = 0;
    c4d4:	eb04 1445 	add.w	r4, r4, r5, lsl #5
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c4d8:	4318      	orrs	r0, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c4da:	2380      	movs	r3, #128	; 0x80
    c4dc:	f8c8 0014 	str.w	r0, [r8, #20]
    c4e0:	f886 3104 	strb.w	r3, [r6, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    c4e4:	f884 224a 	strb.w	r2, [r4, #586]	; 0x24a
	return USB_OK;
    c4e8:	4610      	mov	r0, r2
}
    c4ea:	e7db      	b.n	c4a4 <_usb_d_dev_ep_enable+0xd0>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    c4ec:	f010 0207 	ands.w	r2, r0, #7
    c4f0:	d11c      	bne.n	c52c <_usb_d_dev_ep_enable+0x158>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    c4f2:	f001 0107 	and.w	r1, r1, #7
    c4f6:	4301      	orrs	r1, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c4f8:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c4fc:	8a39      	ldrh	r1, [r7, #16]
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c4fe:	4b0f      	ldr	r3, [pc, #60]	; (c53c <_usb_d_dev_ep_enable+0x168>)
    c500:	4608      	mov	r0, r1
    c502:	4798      	blx	r3
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c504:	4b0e      	ldr	r3, [pc, #56]	; (c540 <_usb_d_dev_ep_enable+0x16c>)
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c506:	0700      	lsls	r0, r0, #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c508:	ea03 3381 	and.w	r3, r3, r1, lsl #14
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c50c:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
    c510:	4303      	orrs	r3, r0
	bank->STATUS_BK.reg     = 0;
    c512:	eb04 1445 	add.w	r4, r4, r5, lsl #5
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c516:	f8c8 3004 	str.w	r3, [r8, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c51a:	2340      	movs	r3, #64	; 0x40
    c51c:	f886 3105 	strb.w	r3, [r6, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    c520:	f884 223a 	strb.w	r2, [r4, #570]	; 0x23a
    c524:	e7e0      	b.n	c4e8 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    c526:	f06f 0011 	mvn.w	r0, #17
    c52a:	e7bb      	b.n	c4a4 <_usb_d_dev_ep_enable+0xd0>
			return -USB_ERR_REDO;
    c52c:	f06f 0013 	mvn.w	r0, #19
    c530:	e7b8      	b.n	c4a4 <_usb_d_dev_ep_enable+0xd0>
    c532:	bf00      	nop
    c534:	0000b9b5 	.word	0x0000b9b5
    c538:	20000884 	.word	0x20000884
    c53c:	0000c0fd 	.word	0x0000c0fd
    c540:	0fffc000 	.word	0x0fffc000

0000c544 <_usb_d_dev_ep_stall>:
{
    c544:	b538      	push	{r3, r4, r5, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c546:	f000 020f 	and.w	r2, r0, #15
	bool                  dir = USB_EP_GET_DIR(ep);
    c54a:	09c4      	lsrs	r4, r0, #7
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c54c:	4b2f      	ldr	r3, [pc, #188]	; (c60c <_usb_d_dev_ep_stall+0xc8>)
{
    c54e:	460d      	mov	r5, r1
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c550:	4610      	mov	r0, r2
    c552:	4621      	mov	r1, r4
    c554:	4798      	blx	r3
	if (epn > CONF_USB_D_MAX_EP_N) {
    c556:	2a05      	cmp	r2, #5
    c558:	d855      	bhi.n	c606 <_usb_d_dev_ep_stall+0xc2>
	if (USB_EP_STALL_SET == ctrl) {
    c55a:	7c83      	ldrb	r3, [r0, #18]
    c55c:	2210      	movs	r2, #16
    c55e:	2d01      	cmp	r5, #1
    c560:	f003 030f 	and.w	r3, r3, #15
    c564:	fa02 f204 	lsl.w	r2, r2, r4
    c568:	d113      	bne.n	c592 <_usb_d_dev_ep_stall+0x4e>
    c56a:	0159      	lsls	r1, r3, #5
    c56c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c570:	b2d2      	uxtb	r2, r2
    c572:	f881 2105 	strb.w	r2, [r1, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c576:	015b      	lsls	r3, r3, #5
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    c578:	2120      	movs	r1, #32
    c57a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c57e:	40a1      	lsls	r1, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    c580:	b2c9      	uxtb	r1, r1
    c582:	f883 1109 	strb.w	r1, [r3, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    c586:	7cc3      	ldrb	r3, [r0, #19]
    c588:	f043 0308 	orr.w	r3, r3, #8
    c58c:	74c3      	strb	r3, [r0, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    c58e:	2000      	movs	r0, #0
}
    c590:	bd38      	pop	{r3, r4, r5, pc}
	} else if (USB_EP_STALL_CLR == ctrl) {
    c592:	bb6d      	cbnz	r5, c5f0 <_usb_d_dev_ep_stall+0xac>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    c594:	015d      	lsls	r5, r3, #5
    c596:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    c59a:	f895 1106 	ldrb.w	r1, [r5, #262]	; 0x106
	if (!is_stalled) {
    c59e:	4211      	tst	r1, r2
    c5a0:	d0f5      	beq.n	c58e <_usb_d_dev_ep_stall+0x4a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c5a2:	b2d2      	uxtb	r2, r2
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c5a4:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c5a8:	015b      	lsls	r3, r3, #5
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    c5aa:	2220      	movs	r2, #32
    c5ac:	40a2      	lsls	r2, r4
    c5ae:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    c5b2:	b2d1      	uxtb	r1, r2
    c5b4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    c5b8:	f895 3107 	ldrb.w	r3, [r5, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    c5bc:	4213      	tst	r3, r2
    c5be:	d006      	beq.n	c5ce <_usb_d_dev_ep_stall+0x8a>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c5c0:	f885 1107 	strb.w	r1, [r5, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    c5c4:	2101      	movs	r1, #1
    c5c6:	40a1      	lsls	r1, r4
    c5c8:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c5ca:	f885 1104 	strb.w	r1, [r5, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    c5ce:	7cc2      	ldrb	r2, [r0, #19]
    c5d0:	f002 0307 	and.w	r3, r2, #7
    c5d4:	2b01      	cmp	r3, #1
    c5d6:	d108      	bne.n	c5ea <_usb_d_dev_ep_stall+0xa6>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    c5d8:	f895 3106 	ldrb.w	r3, [r5, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    c5dc:	f013 0330 	ands.w	r3, r3, #48	; 0x30
    c5e0:	d1d5      	bne.n	c58e <_usb_d_dev_ep_stall+0x4a>
			ept->flags.bits.is_stalled = 0;
    c5e2:	f363 02c3 	bfi	r2, r3, #3, #1
		ept->flags.bits.is_stalled = 0;
    c5e6:	74c2      	strb	r2, [r0, #19]
    c5e8:	e7d1      	b.n	c58e <_usb_d_dev_ep_stall+0x4a>
    c5ea:	f36f 02c3 	bfc	r2, #3, #1
    c5ee:	e7fa      	b.n	c5e6 <_usb_d_dev_ep_stall+0xa2>
    c5f0:	015b      	lsls	r3, r3, #5
    c5f2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c5f6:	f503 7380 	add.w	r3, r3, #256	; 0x100
    c5fa:	799b      	ldrb	r3, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    c5fc:	4213      	tst	r3, r2
    c5fe:	bf14      	ite	ne
    c600:	2001      	movne	r0, #1
    c602:	2000      	moveq	r0, #0
    c604:	e7c4      	b.n	c590 <_usb_d_dev_ep_stall+0x4c>
		return -USB_ERR_PARAM;
    c606:	f06f 0011 	mvn.w	r0, #17
    c60a:	e7c1      	b.n	c590 <_usb_d_dev_ep_stall+0x4c>
    c60c:	0000b9b5 	.word	0x0000b9b5

0000c610 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    c610:	b570      	push	{r4, r5, r6, lr}
	uint8_t            epn   = USB_EP_GET_N(ep);
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    c612:	4b13      	ldr	r3, [pc, #76]	; (c660 <_usb_d_dev_ep_read_req+0x50>)
	uint8_t            epn   = USB_EP_GET_N(ep);
    c614:	f000 060f 	and.w	r6, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    c618:	0172      	lsls	r2, r6, #5
    c61a:	eb03 1046 	add.w	r0, r3, r6, lsl #5
	uint32_t           addr  = bank[0].ADDR.reg;
    c61e:	589d      	ldr	r5, [r3, r2]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    c620:	6844      	ldr	r4, [r0, #4]

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    c622:	2e05      	cmp	r6, #5
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    c624:	f3c4 040d 	ubfx	r4, r4, #0, #14
	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    c628:	d814      	bhi.n	c654 <_usb_d_dev_ep_read_req+0x44>
    c62a:	b199      	cbz	r1, c654 <_usb_d_dev_ep_read_req+0x44>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c62c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c630:	f892 3100 	ldrb.w	r3, [r2, #256]	; 0x100
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    c634:	2b11      	cmp	r3, #17
    c636:	d110      	bne.n	c65a <_usb_d_dev_ep_read_req+0x4a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    c638:	f892 3107 	ldrb.w	r3, [r2, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    c63c:	f013 0010 	ands.w	r0, r3, #16
    c640:	d007      	beq.n	c652 <_usb_d_dev_ep_read_req+0x42>
		return ERR_NONE;
	}
	memcpy(req_buf, (void *)addr, 8);
    c642:	682b      	ldr	r3, [r5, #0]
    c644:	600b      	str	r3, [r1, #0]
    c646:	686b      	ldr	r3, [r5, #4]
    c648:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c64a:	2310      	movs	r3, #16
    c64c:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	_usbd_ep_ack_setup(epn);

	return bytes;
    c650:	4620      	mov	r0, r4
}
    c652:	bd70      	pop	{r4, r5, r6, pc}
		return -USB_ERR_PARAM;
    c654:	f06f 0011 	mvn.w	r0, #17
    c658:	e7fb      	b.n	c652 <_usb_d_dev_ep_read_req+0x42>
		return -USB_ERR_FUNC;
    c65a:	f06f 0012 	mvn.w	r0, #18
    c65e:	e7f8      	b.n	c652 <_usb_d_dev_ep_read_req+0x42>
    c660:	20000ab4 	.word	0x20000ab4

0000c664 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    c664:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    c668:	f890 9008 	ldrb.w	r9, [r0, #8]
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c66c:	4b39      	ldr	r3, [pc, #228]	; (c754 <_usb_d_dev_ep_trans+0xf0>)
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    c66e:	f009 050f 	and.w	r5, r9, #15
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    c672:	fa4f f789 	sxtb.w	r7, r9
    c676:	ea4f 19d9 	mov.w	r9, r9, lsr #7
{
    c67a:	4680      	mov	r8, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c67c:	4649      	mov	r1, r9
    c67e:	4628      	mov	r0, r5
    c680:	4798      	blx	r3

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c682:	8a02      	ldrh	r2, [r0, #16]
	bool     size_n_aligned = (trans->size & size_mask);
    c684:	f8d8 1004 	ldr.w	r1, [r8, #4]
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c688:	f240 33ff 	movw	r3, #1023	; 0x3ff
    c68c:	429a      	cmp	r2, r3
    c68e:	bf1a      	itte	ne
    c690:	f102 33ff 	addne.w	r3, r2, #4294967295	; 0xffffffff
    c694:	b29b      	uxthne	r3, r3
    c696:	4613      	moveq	r3, r2

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    c698:	2d05      	cmp	r5, #5
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c69a:	4604      	mov	r4, r0
	bool     size_n_aligned = (trans->size & size_mask);
    c69c:	ea03 0601 	and.w	r6, r3, r1
	if (epn > CONF_USB_D_MAX_EP_N) {
    c6a0:	d828      	bhi.n	c6f4 <_usb_d_dev_ep_trans+0x90>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    c6a2:	f8d8 5000 	ldr.w	r5, [r8]
    c6a6:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    c6aa:	d30a      	bcc.n	c6c2 <_usb_d_dev_ep_trans+0x5e>
    c6ac:	4b2a      	ldr	r3, [pc, #168]	; (c758 <_usb_d_dev_ep_trans+0xf4>)
    c6ae:	1948      	adds	r0, r1, r5
    c6b0:	4298      	cmp	r0, r3
    c6b2:	d206      	bcs.n	c6c2 <_usb_d_dev_ep_trans+0x5e>
    c6b4:	f015 0503 	ands.w	r5, r5, #3
    c6b8:	d103      	bne.n	c6c2 <_usb_d_dev_ep_trans+0x5e>
	    || (!dir && (trans->size < ept->size))) {
    c6ba:	2f00      	cmp	r7, #0
    c6bc:	db05      	blt.n	c6ca <_usb_d_dev_ep_trans+0x66>
    c6be:	4291      	cmp	r1, r2
    c6c0:	d214      	bcs.n	c6ec <_usb_d_dev_ep_trans+0x88>
		if (!ept->cache) {
    c6c2:	68e3      	ldr	r3, [r4, #12]
    c6c4:	2b00      	cmp	r3, #0
    c6c6:	d03f      	beq.n	c748 <_usb_d_dev_ep_trans+0xe4>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    c6c8:	2501      	movs	r5, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    c6ca:	7ce3      	ldrb	r3, [r4, #19]
    c6cc:	071b      	lsls	r3, r3, #28
    c6ce:	d43e      	bmi.n	c74e <_usb_d_dev_ep_trans+0xea>
		return USB_HALTED;
	}

	/* Try to start transactions. */

	atomic_enter_critical(&flags);
    c6d0:	4b22      	ldr	r3, [pc, #136]	; (c75c <_usb_d_dev_ep_trans+0xf8>)
    c6d2:	a801      	add	r0, sp, #4
    c6d4:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    c6d6:	7ce3      	ldrb	r3, [r4, #19]
    c6d8:	4a21      	ldr	r2, [pc, #132]	; (c760 <_usb_d_dev_ep_trans+0xfc>)
    c6da:	f013 0a40 	ands.w	sl, r3, #64	; 0x40
    c6de:	d00e      	beq.n	c6fe <_usb_d_dev_ep_trans+0x9a>
		atomic_leave_critical(&flags);
    c6e0:	a801      	add	r0, sp, #4
    c6e2:	4790      	blx	r2
		return USB_BUSY;
    c6e4:	2001      	movs	r0, #1
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    c6e6:	b002      	add	sp, #8
    c6e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!dir && size_n_aligned) {
    c6ec:	b12e      	cbz	r6, c6fa <_usb_d_dev_ep_trans+0x96>
		if (!ept->cache) {
    c6ee:	68e3      	ldr	r3, [r4, #12]
    c6f0:	2b00      	cmp	r3, #0
    c6f2:	d1ea      	bne.n	c6ca <_usb_d_dev_ep_trans+0x66>
		return -USB_ERR_PARAM;
    c6f4:	f06f 0011 	mvn.w	r0, #17
    c6f8:	e7f5      	b.n	c6e6 <_usb_d_dev_ep_trans+0x82>
	bool use_cache = false;
    c6fa:	4635      	mov	r5, r6
    c6fc:	e7e5      	b.n	c6ca <_usb_d_dev_ep_trans+0x66>
	ept->flags.bits.is_busy = 1;
    c6fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c702:	74e3      	strb	r3, [r4, #19]
	atomic_leave_critical(&flags);
    c704:	a801      	add	r0, sp, #4
    c706:	4790      	blx	r2
	ept->trans_buf   = trans->buf;
    c708:	f8d8 3000 	ldr.w	r3, [r8]
    c70c:	6023      	str	r3, [r4, #0]
	ept->trans_size  = trans->size;
    c70e:	f8d8 3004 	ldr.w	r3, [r8, #4]
	ept->trans_count = 0;
    c712:	e9c4 3a01 	strd	r3, sl, [r4, #4]
	ept->flags.bits.dir       = dir;
    c716:	7ce3      	ldrb	r3, [r4, #19]
    c718:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    c71c:	f365 1345 	bfi	r3, r5, #5, #1
    c720:	74e3      	strb	r3, [r4, #19]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    c722:	f898 3009 	ldrb.w	r3, [r8, #9]
    c726:	b113      	cbz	r3, c72e <_usb_d_dev_ep_trans+0xca>
    c728:	fab6 f386 	clz	r3, r6
    c72c:	095b      	lsrs	r3, r3, #5
    c72e:	7ce2      	ldrb	r2, [r4, #19]
	if (dir) {
    c730:	2f00      	cmp	r7, #0
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    c732:	f363 1204 	bfi	r2, r3, #4, #1
		_usb_d_dev_in_next(ept, false);
    c736:	4620      	mov	r0, r4
    c738:	bfb4      	ite	lt
    c73a:	4b0a      	ldrlt	r3, [pc, #40]	; (c764 <_usb_d_dev_ep_trans+0x100>)
		_usb_d_dev_out_next(ept, false);
    c73c:	4b0a      	ldrge	r3, [pc, #40]	; (c768 <_usb_d_dev_ep_trans+0x104>)
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    c73e:	74e2      	strb	r2, [r4, #19]
		_usb_d_dev_in_next(ept, false);
    c740:	2100      	movs	r1, #0
		_usb_d_dev_out_next(ept, false);
    c742:	4798      	blx	r3
	return ERR_NONE;
    c744:	2000      	movs	r0, #0
    c746:	e7ce      	b.n	c6e6 <_usb_d_dev_ep_trans+0x82>
			return -USB_ERR_FUNC;
    c748:	f06f 0012 	mvn.w	r0, #18
    c74c:	e7cb      	b.n	c6e6 <_usb_d_dev_ep_trans+0x82>
		return USB_HALTED;
    c74e:	2002      	movs	r0, #2
    c750:	e7c9      	b.n	c6e6 <_usb_d_dev_ep_trans+0x82>
    c752:	bf00      	nop
    c754:	0000b9b5 	.word	0x0000b9b5
    c758:	20042000 	.word	0x20042000
    c75c:	00010d61 	.word	0x00010d61
    c760:	00010d6f 	.word	0x00010d6f
    c764:	0000bc35 	.word	0x0000bc35
    c768:	0000bd91 	.word	0x0000bd91

0000c76c <_usb_d_dev_ep_get_status>:
	}
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_ABORT);
}

int32_t _usb_d_dev_ep_get_status(const uint8_t ep, struct usb_d_trans_status *stat)
{
    c76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c76e:	f000 040f 	and.w	r4, r0, #15
{
    c772:	460a      	mov	r2, r1
	bool                  dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c774:	4b19      	ldr	r3, [pc, #100]	; (c7dc <_usb_d_dev_ep_get_status+0x70>)
    c776:	09c1      	lsrs	r1, r0, #7
{
    c778:	4607      	mov	r7, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c77a:	4620      	mov	r0, r4
    c77c:	4798      	blx	r3
	bool                  busy, stall;

	if (epn > CONF_USB_D_MAX_EP_N) {
    c77e:	2c05      	cmp	r4, #5
    c780:	d82a      	bhi.n	c7d8 <_usb_d_dev_ep_get_status+0x6c>
		return USB_ERR_PARAM;
	}
	busy  = ept->flags.bits.is_busy;
    c782:	7cc5      	ldrb	r5, [r0, #19]
    c784:	f3c5 1180 	ubfx	r1, r5, #6, #1
	stall = ept->flags.bits.is_stalled;
    c788:	f3c5 06c0 	ubfx	r6, r5, #3, #1
	if (stat) {
    c78c:	b1fa      	cbz	r2, c7ce <_usb_d_dev_ep_get_status+0x62>
		stat->stall = stall;
    c78e:	7a53      	ldrb	r3, [r2, #9]
		stat->busy  = busy;
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    c790:	0164      	lsls	r4, r4, #5
		stat->stall = stall;
    c792:	f366 1304 	bfi	r3, r6, #4, #1
		stat->busy  = busy;
    c796:	f361 0382 	bfi	r3, r1, #2, #1
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    c79a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
		stat->busy  = busy;
    c79e:	7253      	strb	r3, [r2, #9]
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    c7a0:	f894 3107 	ldrb.w	r3, [r4, #263]	; 0x107
    c7a4:	f3c3 1400 	ubfx	r4, r3, #4, #1
		stat->dir   = ept->flags.bits.dir;
		stat->size  = ept->trans_size;
    c7a8:	6843      	ldr	r3, [r0, #4]
    c7aa:	6013      	str	r3, [r2, #0]
		stat->count = ept->trans_count;
    c7ac:	6883      	ldr	r3, [r0, #8]
		stat->ep    = ep;
    c7ae:	7217      	strb	r7, [r2, #8]
		stat->count = ept->trans_count;
    c7b0:	6053      	str	r3, [r2, #4]
		stat->xtype = ept->flags.bits.eptype - 1;
    c7b2:	7cc3      	ldrb	r3, [r0, #19]
    c7b4:	7a50      	ldrb	r0, [r2, #9]
    c7b6:	3303      	adds	r3, #3
    c7b8:	f003 0303 	and.w	r3, r3, #3
		stat->dir   = ept->flags.bits.dir;
    c7bc:	09ed      	lsrs	r5, r5, #7
		stat->xtype = ept->flags.bits.eptype - 1;
    c7be:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
    c7c2:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
    c7c6:	f020 002b 	bic.w	r0, r0, #43	; 0x2b
    c7ca:	4303      	orrs	r3, r0
    c7cc:	7253      	strb	r3, [r2, #9]
		return USB_ERR_PARAM;
    c7ce:	2e00      	cmp	r6, #0
    c7d0:	bf0c      	ite	eq
    c7d2:	4608      	moveq	r0, r1
    c7d4:	2002      	movne	r0, #2
	}
	if (busy) {
		return USB_BUSY;
	}
	return USB_OK;
}
    c7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return USB_ERR_PARAM;
    c7d8:	2012      	movs	r0, #18
    c7da:	e7fc      	b.n	c7d6 <_usb_d_dev_ep_get_status+0x6a>
    c7dc:	0000b9b5 	.word	0x0000b9b5

0000c7e0 <_usb_d_dev_register_callback>:

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    c7e0:	4b06      	ldr	r3, [pc, #24]	; (c7fc <_usb_d_dev_register_callback+0x1c>)
    c7e2:	2900      	cmp	r1, #0
    c7e4:	bf08      	it	eq
    c7e6:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    c7e8:	2801      	cmp	r0, #1
    c7ea:	d102      	bne.n	c7f2 <_usb_d_dev_register_callback+0x12>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    c7ec:	4b04      	ldr	r3, [pc, #16]	; (c800 <_usb_d_dev_register_callback+0x20>)
    c7ee:	6059      	str	r1, [r3, #4]
    c7f0:	4770      	bx	lr
	} else if (type == USB_D_CB_SOF) {
    c7f2:	b908      	cbnz	r0, c7f8 <_usb_d_dev_register_callback+0x18>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    c7f4:	4b02      	ldr	r3, [pc, #8]	; (c800 <_usb_d_dev_register_callback+0x20>)
    c7f6:	6019      	str	r1, [r3, #0]
	}
}
    c7f8:	4770      	bx	lr
    c7fa:	bf00      	nop
    c7fc:	0000b98d 	.word	0x0000b98d
    c800:	20000884 	.word	0x20000884

0000c804 <_usb_d_dev_register_ep_callback>:

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    c804:	4b08      	ldr	r3, [pc, #32]	; (c828 <_usb_d_dev_register_ep_callback+0x24>)
    c806:	2900      	cmp	r1, #0
    c808:	bf08      	it	eq
    c80a:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    c80c:	b910      	cbnz	r0, c814 <_usb_d_dev_register_ep_callback+0x10>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    c80e:	4b07      	ldr	r3, [pc, #28]	; (c82c <_usb_d_dev_register_ep_callback+0x28>)
    c810:	6099      	str	r1, [r3, #8]
    c812:	4770      	bx	lr
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    c814:	2801      	cmp	r0, #1
    c816:	d102      	bne.n	c81e <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    c818:	4b04      	ldr	r3, [pc, #16]	; (c82c <_usb_d_dev_register_ep_callback+0x28>)
    c81a:	60d9      	str	r1, [r3, #12]
    c81c:	4770      	bx	lr
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    c81e:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    c820:	bf04      	itt	eq
    c822:	4b02      	ldreq	r3, [pc, #8]	; (c82c <_usb_d_dev_register_ep_callback+0x28>)
    c824:	6119      	streq	r1, [r3, #16]
	}
}
    c826:	4770      	bx	lr
    c828:	0000b98d 	.word	0x0000b98d
    c82c:	20000884 	.word	0x20000884

0000c830 <USB_0_Handler>:
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{

	_usb_d_dev_handler();
    c830:	4b00      	ldr	r3, [pc, #0]	; (c834 <USB_0_Handler+0x4>)
    c832:	4718      	bx	r3
    c834:	0000bf2d 	.word	0x0000bf2d

0000c838 <USB_1_Handler>:
    c838:	4b00      	ldr	r3, [pc, #0]	; (c83c <USB_1_Handler+0x4>)
    c83a:	4718      	bx	r3
    c83c:	0000bf2d 	.word	0x0000bf2d

0000c840 <USB_2_Handler>:
    c840:	4b00      	ldr	r3, [pc, #0]	; (c844 <USB_2_Handler+0x4>)
    c842:	4718      	bx	r3
    c844:	0000bf2d 	.word	0x0000bf2d

0000c848 <USB_3_Handler>:
    c848:	4b00      	ldr	r3, [pc, #0]	; (c84c <USB_3_Handler+0x4>)
    c84a:	4718      	bx	r3
    c84c:	0000bf2d 	.word	0x0000bf2d

0000c850 <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    c850:	b508      	push	{r3, lr}
    c852:	4603      	mov	r3, r0
    c854:	4608      	mov	r0, r1
    c856:	4611      	mov	r1, r2
	int n = 0;

	if (file != 0) {
    c858:	b923      	cbnz	r3, c864 <_read+0x14>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    c85a:	4b04      	ldr	r3, [pc, #16]	; (c86c <_read+0x1c>)
    c85c:	4798      	blx	r3
	if (n < 0) {
    c85e:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
		return -1;
	}

	return n;
}
    c862:	bd08      	pop	{r3, pc}
		return -1;
    c864:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    c868:	e7fb      	b.n	c862 <_read+0x12>
    c86a:	bf00      	nop
    c86c:	0000ac4d 	.word	0x0000ac4d

0000c870 <delay_init>:
/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
	_delay_init(hardware = hw);
    c870:	4b01      	ldr	r3, [pc, #4]	; (c878 <delay_init+0x8>)
    c872:	6018      	str	r0, [r3, #0]
    c874:	4b01      	ldr	r3, [pc, #4]	; (c87c <delay_init+0xc>)
    c876:	4718      	bx	r3
    c878:	20000c44 	.word	0x20000c44
    c87c:	00011b21 	.word	0x00011b21

0000c880 <delay_us>:
/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
	_delay_cycles(hardware, _get_cycles_for_us(us));
    c880:	4b05      	ldr	r3, [pc, #20]	; (c898 <delay_us+0x18>)
{
    c882:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    c884:	681c      	ldr	r4, [r3, #0]
    c886:	4b05      	ldr	r3, [pc, #20]	; (c89c <delay_us+0x1c>)
    c888:	4798      	blx	r3
    c88a:	4b05      	ldr	r3, [pc, #20]	; (c8a0 <delay_us+0x20>)
    c88c:	4601      	mov	r1, r0
    c88e:	4620      	mov	r0, r4
}
    c890:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    c894:	4718      	bx	r3
    c896:	bf00      	nop
    c898:	20000c44 	.word	0x20000c44
    c89c:	0000b049 	.word	0x0000b049
    c8a0:	00011b35 	.word	0x00011b35

0000c8a4 <delay_ms>:
/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    c8a4:	4b05      	ldr	r3, [pc, #20]	; (c8bc <delay_ms+0x18>)
{
    c8a6:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    c8a8:	681c      	ldr	r4, [r3, #0]
    c8aa:	4b05      	ldr	r3, [pc, #20]	; (c8c0 <delay_ms+0x1c>)
    c8ac:	4798      	blx	r3
    c8ae:	4b05      	ldr	r3, [pc, #20]	; (c8c4 <delay_ms+0x20>)
    c8b0:	4601      	mov	r1, r0
    c8b2:	4620      	mov	r0, r4
}
    c8b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    c8b8:	4718      	bx	r3
    c8ba:	bf00      	nop
    c8bc:	20000c44 	.word	0x20000c44
    c8c0:	0000b051 	.word	0x0000b051
    c8c4:	00011b35 	.word	0x00011b35

0000c8c8 <_init_chip>:
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    c8c8:	4a0e      	ldr	r2, [pc, #56]	; (c904 <_init_chip+0x3c>)
    c8ca:	8813      	ldrh	r3, [r2, #0]
    c8cc:	b29b      	uxth	r3, r3
    c8ce:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    c8d2:	b510      	push	{r4, lr}
    c8d4:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    c8d6:	4b0c      	ldr	r3, [pc, #48]	; (c908 <_init_chip+0x40>)
	_oscctrl_init_sources();
	_mclk_init();
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    c8d8:	4c0c      	ldr	r4, [pc, #48]	; (c90c <_init_chip+0x44>)
	_osc32kctrl_init_sources();
    c8da:	4798      	blx	r3
	_oscctrl_init_sources();
    c8dc:	4b0c      	ldr	r3, [pc, #48]	; (c910 <_init_chip+0x48>)
    c8de:	4798      	blx	r3
	_mclk_init();
    c8e0:	4b0c      	ldr	r3, [pc, #48]	; (c914 <_init_chip+0x4c>)
    c8e2:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    c8e4:	2004      	movs	r0, #4
    c8e6:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    c8e8:	4b0b      	ldr	r3, [pc, #44]	; (c918 <_init_chip+0x50>)
    c8ea:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    c8ec:	f640 70fb 	movw	r0, #4091	; 0xffb
    c8f0:	47a0      	blx	r4
}

static inline void hri_mclk_set_AHBMASK_DMAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    c8f2:	4a0a      	ldr	r2, [pc, #40]	; (c91c <_init_chip+0x54>)
    c8f4:	6913      	ldr	r3, [r2, #16]
    c8f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    c8fa:	6113      	str	r3, [r2, #16]
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    c8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_dma_init();
    c900:	4b07      	ldr	r3, [pc, #28]	; (c920 <_init_chip+0x58>)
    c902:	4718      	bx	r3
    c904:	41004000 	.word	0x41004000
    c908:	0000eacd 	.word	0x0000eacd
    c90c:	0000d78d 	.word	0x0000d78d
    c910:	0000d135 	.word	0x0000d135
    c914:	0000d76d 	.word	0x0000d76d
    c918:	0000d139 	.word	0x0000d139
    c91c:	40000800 	.word	0x40000800
    c920:	0000cba9 	.word	0x0000cba9

0000c924 <RAMECC_Handler>:
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    c924:	4a0b      	ldr	r2, [pc, #44]	; (c954 <RAMECC_Handler+0x30>)
    c926:	7893      	ldrb	r3, [r2, #2]

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    c928:	b082      	sub	sp, #8
    c92a:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    c92c:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    c92e:	9b01      	ldr	r3, [sp, #4]
    c930:	0799      	lsls	r1, r3, #30
    c932:	d505      	bpl.n	c940 <RAMECC_Handler+0x1c>
    c934:	4b08      	ldr	r3, [pc, #32]	; (c958 <RAMECC_Handler+0x34>)
    c936:	681b      	ldr	r3, [r3, #0]
    c938:	b113      	cbz	r3, c940 <RAMECC_Handler+0x1c>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    c93a:	6850      	ldr	r0, [r2, #4]
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
	} else {
		return;
	}
}
    c93c:	b002      	add	sp, #8
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    c93e:	4718      	bx	r3
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    c940:	9b01      	ldr	r3, [sp, #4]
    c942:	07db      	lsls	r3, r3, #31
    c944:	d504      	bpl.n	c950 <RAMECC_Handler+0x2c>
    c946:	4b04      	ldr	r3, [pc, #16]	; (c958 <RAMECC_Handler+0x34>)
    c948:	685b      	ldr	r3, [r3, #4]
    c94a:	b10b      	cbz	r3, c950 <RAMECC_Handler+0x2c>
    c94c:	4a01      	ldr	r2, [pc, #4]	; (c954 <RAMECC_Handler+0x30>)
    c94e:	e7f4      	b.n	c93a <RAMECC_Handler+0x16>
}
    c950:	b002      	add	sp, #8
    c952:	4770      	bx	lr
    c954:	41020000 	.word	0x41020000
    c958:	200145d0 	.word	0x200145d0

0000c95c <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    c95c:	b430      	push	{r4, r5}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    c95e:	780a      	ldrb	r2, [r1, #0]
    c960:	2a81      	cmp	r2, #129	; 0x81
    c962:	d11c      	bne.n	c99e <hid_mouse_req+0x42>
    c964:	784b      	ldrb	r3, [r1, #1]
    c966:	2b06      	cmp	r3, #6
    c968:	d131      	bne.n	c9ce <hid_mouse_req+0x72>
    c96a:	4a1a      	ldr	r2, [pc, #104]	; (c9d4 <hid_mouse_req+0x78>)
    c96c:	888c      	ldrh	r4, [r1, #4]
    c96e:	7a13      	ldrb	r3, [r2, #8]
    c970:	429c      	cmp	r4, r3
    c972:	d12c      	bne.n	c9ce <hid_mouse_req+0x72>
	switch (req->wValue >> 8) {
    c974:	884b      	ldrh	r3, [r1, #2]
    c976:	0a1b      	lsrs	r3, r3, #8
    c978:	2b21      	cmp	r3, #33	; 0x21
    c97a:	d005      	beq.n	c988 <hid_mouse_req+0x2c>
    c97c:	2b22      	cmp	r3, #34	; 0x22
    c97e:	d00a      	beq.n	c996 <hid_mouse_req+0x3a>
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
			switch (req->bRequest) {
    c980:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    c984:	bc30      	pop	{r4, r5}
    c986:	4770      	bx	lr
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    c988:	6811      	ldr	r1, [r2, #0]
    c98a:	780a      	ldrb	r2, [r1, #0]
    c98c:	2300      	movs	r3, #0
				return usbdc_xfer(ep, NULL, 0, 0);
    c98e:	4c12      	ldr	r4, [pc, #72]	; (c9d8 <hid_mouse_req+0x7c>)
    c990:	46a4      	mov	ip, r4
}
    c992:	bc30      	pop	{r4, r5}
				return usbdc_xfer(ep, NULL, 0, 0);
    c994:	4760      	bx	ip
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    c996:	4911      	ldr	r1, [pc, #68]	; (c9dc <hid_mouse_req+0x80>)
    c998:	2300      	movs	r3, #0
    c99a:	2234      	movs	r2, #52	; 0x34
    c99c:	e7f7      	b.n	c98e <hid_mouse_req+0x32>
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    c99e:	f3c2 1241 	ubfx	r2, r2, #5, #2
    c9a2:	2a01      	cmp	r2, #1
    c9a4:	d113      	bne.n	c9ce <hid_mouse_req+0x72>
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    c9a6:	4c0b      	ldr	r4, [pc, #44]	; (c9d4 <hid_mouse_req+0x78>)
    c9a8:	888d      	ldrh	r5, [r1, #4]
    c9aa:	7a23      	ldrb	r3, [r4, #8]
    c9ac:	429d      	cmp	r5, r3
    c9ae:	d10e      	bne.n	c9ce <hid_mouse_req+0x72>
			switch (req->bRequest) {
    c9b0:	784b      	ldrb	r3, [r1, #1]
    c9b2:	2b03      	cmp	r3, #3
    c9b4:	d007      	beq.n	c9c6 <hid_mouse_req+0x6a>
    c9b6:	2b0b      	cmp	r3, #11
    c9b8:	d1e2      	bne.n	c980 <hid_mouse_req+0x24>
				_hiddf_mouse_funcd.protocol = req->wValue;
    c9ba:	884b      	ldrh	r3, [r1, #2]
    c9bc:	72a3      	strb	r3, [r4, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    c9be:	2300      	movs	r3, #0
    c9c0:	461a      	mov	r2, r3
    c9c2:	4619      	mov	r1, r3
    c9c4:	e7e3      	b.n	c98e <hid_mouse_req+0x32>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    c9c6:	2300      	movs	r3, #0
    c9c8:	f104 010a 	add.w	r1, r4, #10
    c9cc:	e7df      	b.n	c98e <hid_mouse_req+0x32>
			return ERR_NOT_FOUND;
    c9ce:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    c9d2:	e7d7      	b.n	c984 <hid_mouse_req+0x28>
    c9d4:	20000c48 	.word	0x20000c48
    c9d8:	00011311 	.word	0x00011311
    c9dc:	00014dfc 	.word	0x00014dfc

0000c9e0 <hid_mouse_ctrl>:
	switch (ctrl) {
    c9e0:	2901      	cmp	r1, #1
{
    c9e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c9e4:	4614      	mov	r4, r2
	switch (ctrl) {
    c9e6:	d03b      	beq.n	ca60 <hid_mouse_ctrl+0x80>
    c9e8:	2902      	cmp	r1, #2
    c9ea:	d04f      	beq.n	ca8c <hid_mouse_ctrl+0xac>
    c9ec:	2900      	cmp	r1, #0
    c9ee:	d150      	bne.n	ca92 <hid_mouse_ctrl+0xb2>
	ifc = desc->sod;
    c9f0:	6813      	ldr	r3, [r2, #0]
		return hid_mouse_enable(drv, (struct usbd_descriptors *)param);
    c9f2:	6886      	ldr	r6, [r0, #8]
	if (NULL == ifc) {
    c9f4:	b91b      	cbnz	r3, c9fe <hid_mouse_ctrl+0x1e>
		return ERR_NOT_FOUND;
    c9f6:	f06f 0409 	mvn.w	r4, #9
}
    c9fa:	4620      	mov	r0, r4
    c9fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    c9fe:	7959      	ldrb	r1, [r3, #5]
	ifc_desc.bInterfaceNumber = ifc[2];
    ca00:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    ca02:	2903      	cmp	r1, #3
    ca04:	d1f7      	bne.n	c9f6 <hid_mouse_ctrl+0x16>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    ca06:	7a31      	ldrb	r1, [r6, #8]
    ca08:	428a      	cmp	r2, r1
    ca0a:	d045      	beq.n	ca98 <hid_mouse_ctrl+0xb8>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    ca0c:	29ff      	cmp	r1, #255	; 0xff
    ca0e:	d146      	bne.n	ca9e <hid_mouse_ctrl+0xbe>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    ca10:	7232      	strb	r2, [r6, #8]
    ca12:	7818      	ldrb	r0, [r3, #0]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    ca14:	6861      	ldr	r1, [r4, #4]
    ca16:	4f26      	ldr	r7, [pc, #152]	; (cab0 <hid_mouse_ctrl+0xd0>)
    ca18:	2221      	movs	r2, #33	; 0x21
    ca1a:	4418      	add	r0, r3
    ca1c:	4b25      	ldr	r3, [pc, #148]	; (cab4 <hid_mouse_ctrl+0xd4>)
    ca1e:	4798      	blx	r3
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ca20:	6823      	ldr	r3, [r4, #0]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    ca22:	6038      	str	r0, [r7, #0]
    ca24:	7818      	ldrb	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    ca26:	6861      	ldr	r1, [r4, #4]
    ca28:	4418      	add	r0, r3
    ca2a:	4b23      	ldr	r3, [pc, #140]	; (cab8 <hid_mouse_ctrl+0xd8>)
    ca2c:	4798      	blx	r3
	desc->sod = ep;
    ca2e:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    ca30:	2800      	cmp	r0, #0
    ca32:	d0e0      	beq.n	c9f6 <hid_mouse_ctrl+0x16>
	return (ptr[0] + (ptr[1] << 8));
    ca34:	7943      	ldrb	r3, [r0, #5]
    ca36:	7902      	ldrb	r2, [r0, #4]
		ep_desc.bEndpointAddress = ep[2];
    ca38:	7885      	ldrb	r5, [r0, #2]
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    ca3a:	78c1      	ldrb	r1, [r0, #3]
    ca3c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    ca40:	b292      	uxth	r2, r2
    ca42:	4b1e      	ldr	r3, [pc, #120]	; (cabc <hid_mouse_ctrl+0xdc>)
    ca44:	4628      	mov	r0, r5
    ca46:	4798      	blx	r3
    ca48:	4604      	mov	r4, r0
    ca4a:	bb58      	cbnz	r0, caa4 <hid_mouse_ctrl+0xc4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    ca4c:	062b      	lsls	r3, r5, #24
    ca4e:	d52c      	bpl.n	caaa <hid_mouse_ctrl+0xca>
			usb_d_ep_enable(func_data->func_ep_in);
    ca50:	4b1b      	ldr	r3, [pc, #108]	; (cac0 <hid_mouse_ctrl+0xe0>)
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    ca52:	7275      	strb	r5, [r6, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    ca54:	4628      	mov	r0, r5
    ca56:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    ca58:	f240 1301 	movw	r3, #257	; 0x101
    ca5c:	817b      	strh	r3, [r7, #10]
	return ERR_NONE;
    ca5e:	e7cc      	b.n	c9fa <hid_mouse_ctrl+0x1a>
		return hid_mouse_disable(drv, (struct usbd_descriptors *)param);
    ca60:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    ca62:	b11a      	cbz	r2, ca6c <hid_mouse_ctrl+0x8c>
		ifc_desc.bInterfaceClass = desc->sod[5];
    ca64:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    ca66:	795b      	ldrb	r3, [r3, #5]
    ca68:	2b03      	cmp	r3, #3
    ca6a:	d1c4      	bne.n	c9f6 <hid_mouse_ctrl+0x16>
	if (func_data->func_iface != 0xFF) {
    ca6c:	7a2b      	ldrb	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    ca6e:	7a68      	ldrb	r0, [r5, #9]
	if (func_data->func_iface != 0xFF) {
    ca70:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    ca72:	bf1c      	itt	ne
    ca74:	23ff      	movne	r3, #255	; 0xff
    ca76:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    ca78:	28ff      	cmp	r0, #255	; 0xff
    ca7a:	d003      	beq.n	ca84 <hid_mouse_ctrl+0xa4>
		usb_d_ep_deinit(func_data->func_ep_in);
    ca7c:	4b11      	ldr	r3, [pc, #68]	; (cac4 <hid_mouse_ctrl+0xe4>)
    ca7e:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    ca80:	23ff      	movs	r3, #255	; 0xff
    ca82:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    ca84:	4b0a      	ldr	r3, [pc, #40]	; (cab0 <hid_mouse_ctrl+0xd0>)
    ca86:	2400      	movs	r4, #0
    ca88:	72dc      	strb	r4, [r3, #11]
	return ERR_NONE;
    ca8a:	e7b6      	b.n	c9fa <hid_mouse_ctrl+0x1a>
		return ERR_UNSUPPORTED_OP;
    ca8c:	f06f 041a 	mvn.w	r4, #26
    ca90:	e7b3      	b.n	c9fa <hid_mouse_ctrl+0x1a>
	switch (ctrl) {
    ca92:	f06f 040c 	mvn.w	r4, #12
    ca96:	e7b0      	b.n	c9fa <hid_mouse_ctrl+0x1a>
			return ERR_ALREADY_INITIALIZED;
    ca98:	f06f 0411 	mvn.w	r4, #17
    ca9c:	e7ad      	b.n	c9fa <hid_mouse_ctrl+0x1a>
			return ERR_NO_RESOURCE;
    ca9e:	f06f 041b 	mvn.w	r4, #27
    caa2:	e7aa      	b.n	c9fa <hid_mouse_ctrl+0x1a>
			return ERR_NOT_INITIALIZED;
    caa4:	f06f 0413 	mvn.w	r4, #19
    caa8:	e7a7      	b.n	c9fa <hid_mouse_ctrl+0x1a>
			return ERR_INVALID_DATA;
    caaa:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    caae:	e7a4      	b.n	c9fa <hid_mouse_ctrl+0x1a>
    cab0:	20000c48 	.word	0x20000c48
    cab4:	0000add5 	.word	0x0000add5
    cab8:	0000adef 	.word	0x0000adef
    cabc:	0000e039 	.word	0x0000e039
    cac0:	0000e0c9 	.word	0x0000e0c9
    cac4:	0000e09d 	.word	0x0000e09d

0000cac8 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    cac8:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    caca:	4b0a      	ldr	r3, [pc, #40]	; (caf4 <hiddf_mouse_init+0x2c>)
    cacc:	4798      	blx	r3
    cace:	2801      	cmp	r0, #1
    cad0:	d80c      	bhi.n	caec <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    cad2:	4809      	ldr	r0, [pc, #36]	; (caf8 <hiddf_mouse_init+0x30>)
    cad4:	4b09      	ldr	r3, [pc, #36]	; (cafc <hiddf_mouse_init+0x34>)
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    cad6:	e9c0 3004 	strd	r3, r0, [r0, #16]

	usbdc_register_function(&_hiddf_mouse);
    cada:	4b09      	ldr	r3, [pc, #36]	; (cb00 <hiddf_mouse_init+0x38>)
    cadc:	300c      	adds	r0, #12
    cade:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    cae0:	2001      	movs	r0, #1
    cae2:	4908      	ldr	r1, [pc, #32]	; (cb04 <hiddf_mouse_init+0x3c>)
    cae4:	4b08      	ldr	r3, [pc, #32]	; (cb08 <hiddf_mouse_init+0x40>)
    cae6:	4798      	blx	r3
	return ERR_NONE;
    cae8:	2000      	movs	r0, #0
}
    caea:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    caec:	f06f 0010 	mvn.w	r0, #16
    caf0:	e7fb      	b.n	caea <hiddf_mouse_init+0x22>
    caf2:	bf00      	nop
    caf4:	00011749 	.word	0x00011749
    caf8:	20000c48 	.word	0x20000c48
    cafc:	0000c9e1 	.word	0x0000c9e1
    cb00:	000116f1 	.word	0x000116f1
    cb04:	200004f8 	.word	0x200004f8
    cb08:	00011669 	.word	0x00011669

0000cb0c <hiddf_mouse_move>:
 * \param pos     Signed value to move
 * \param type    HID mouse class pointer move type
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{
    cb0c:	b410      	push	{r4}

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    cb0e:	4c0e      	ldr	r4, [pc, #56]	; (cb48 <hiddf_mouse_move+0x3c>)
    cb10:	2300      	movs	r3, #0

	if (type == HID_MOUSE_X_AXIS_MV) {
    cb12:	2901      	cmp	r1, #1
	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    cb14:	6063      	str	r3, [r4, #4]
	if (type == HID_MOUSE_X_AXIS_MV) {
    cb16:	d109      	bne.n	cb2c <hiddf_mouse_move+0x20>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    cb18:	7160      	strb	r0, [r4, #5]
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    cb1a:	7a60      	ldrb	r0, [r4, #9]
    cb1c:	4c0b      	ldr	r4, [pc, #44]	; (cb4c <hiddf_mouse_move+0x40>)
    cb1e:	490c      	ldr	r1, [pc, #48]	; (cb50 <hiddf_mouse_move+0x44>)
    cb20:	46a4      	mov	ip, r4
    cb22:	2300      	movs	r3, #0
}
    cb24:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    cb28:	2204      	movs	r2, #4
    cb2a:	4760      	bx	ip
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    cb2c:	2902      	cmp	r1, #2
    cb2e:	d101      	bne.n	cb34 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    cb30:	71a0      	strb	r0, [r4, #6]
    cb32:	e7f2      	b.n	cb1a <hiddf_mouse_move+0xe>
	} else if (type == HID_MOUSE_SCROLL_MV) {
    cb34:	2903      	cmp	r1, #3
    cb36:	d101      	bne.n	cb3c <hiddf_mouse_move+0x30>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    cb38:	71e0      	strb	r0, [r4, #7]
    cb3a:	e7ee      	b.n	cb1a <hiddf_mouse_move+0xe>
}
    cb3c:	f06f 000c 	mvn.w	r0, #12
    cb40:	f85d 4b04 	ldr.w	r4, [sp], #4
    cb44:	4770      	bx	lr
    cb46:	bf00      	nop
    cb48:	20000c48 	.word	0x20000c48
    cb4c:	00011311 	.word	0x00011311
    cb50:	20000c4c 	.word	0x20000c4c

0000cb54 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    cb54:	b900      	cbnz	r0, cb58 <assert+0x4>
		__asm("BKPT #0");
    cb56:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    cb58:	4770      	bx	lr
	...

0000cb5c <_dmac_handler>:
	tmp = ((Dmac *)hw)->INTPEND.reg;
    cb5c:	4b10      	ldr	r3, [pc, #64]	; (cba0 <_dmac_handler+0x44>)
    cb5e:	8c1a      	ldrh	r2, [r3, #32]
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    cb60:	b430      	push	{r4, r5}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    cb62:	8c1d      	ldrh	r5, [r3, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
	struct _dma_resource *tmp_resource = &_resources[channel];
    cb64:	4c0f      	ldr	r4, [pc, #60]	; (cba4 <_dmac_handler+0x48>)
	tmp &= mask;
    cb66:	f002 021f 	and.w	r2, r2, #31
    cb6a:	210c      	movs	r1, #12
    cb6c:	4351      	muls	r1, r2

	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
    cb6e:	05ed      	lsls	r5, r5, #23
	struct _dma_resource *tmp_resource = &_resources[channel];
    cb70:	eb04 0001 	add.w	r0, r4, r1
	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
    cb74:	d507      	bpl.n	cb86 <_dmac_handler+0x2a>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    cb76:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    cb7a:	2201      	movs	r2, #1
    cb7c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
    cb80:	6843      	ldr	r3, [r0, #4]
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
	}
}
    cb82:	bc30      	pop	{r4, r5}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    cb84:	4718      	bx	r3
	tmp = ((Dmac *)hw)->INTPEND.reg;
    cb86:	8c1d      	ldrh	r5, [r3, #32]
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
    cb88:	05ad      	lsls	r5, r5, #22
    cb8a:	d506      	bpl.n	cb9a <_dmac_handler+0x3e>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    cb8c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    cb90:	2202      	movs	r2, #2
    cb92:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    cb96:	5863      	ldr	r3, [r4, r1]
    cb98:	e7f3      	b.n	cb82 <_dmac_handler+0x26>
}
    cb9a:	bc30      	pop	{r4, r5}
    cb9c:	4770      	bx	lr
    cb9e:	bf00      	nop
    cba0:	4100a000 	.word	0x4100a000
    cba4:	20000c60 	.word	0x20000c60

0000cba8 <_dma_init>:
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    cba8:	4b3d      	ldr	r3, [pc, #244]	; (cca0 <_dma_init+0xf8>)
    cbaa:	881a      	ldrh	r2, [r3, #0]
    cbac:	f022 0202 	bic.w	r2, r2, #2
    cbb0:	0412      	lsls	r2, r2, #16
    cbb2:	0c12      	lsrs	r2, r2, #16
{
    cbb4:	b570      	push	{r4, r5, r6, lr}
    cbb6:	801a      	strh	r2, [r3, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    cbb8:	885a      	ldrh	r2, [r3, #2]
    cbba:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    cbbe:	0412      	lsls	r2, r2, #16
    cbc0:	0c12      	lsrs	r2, r2, #16
    cbc2:	805a      	strh	r2, [r3, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    cbc4:	881a      	ldrh	r2, [r3, #0]
    cbc6:	b292      	uxth	r2, r2
    cbc8:	f042 0201 	orr.w	r2, r2, #1
    cbcc:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    cbce:	881a      	ldrh	r2, [r3, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    cbd0:	f012 0201 	ands.w	r2, r2, #1
    cbd4:	d1fb      	bne.n	cbce <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    cbd6:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    cbda:	8019      	strh	r1, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    cbdc:	7b59      	ldrb	r1, [r3, #13]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    cbde:	4831      	ldr	r0, [pc, #196]	; (cca4 <_dma_init+0xfc>)
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    cbe0:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    cbe4:	f041 0101 	orr.w	r1, r1, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    cbe8:	7359      	strb	r1, [r3, #13]
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    cbea:	492f      	ldr	r1, [pc, #188]	; (cca8 <_dma_init+0x100>)
	((Dmac *)hw)->PRICTRL0.reg = data;
    cbec:	615a      	str	r2, [r3, #20]
	((Dmac *)hw)->BASEADDR.reg = data;
    cbee:	6358      	str	r0, [r3, #52]	; 0x34
	((Dmac *)hw)->WRBADDR.reg = data;
    cbf0:	6399      	str	r1, [r3, #56]	; 0x38
    cbf2:	4613      	mov	r3, r2
    cbf4:	492d      	ldr	r1, [pc, #180]	; (ccac <_dma_init+0x104>)
    cbf6:	4602      	mov	r2, r0
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    cbf8:	461d      	mov	r5, r3
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    cbfa:	011c      	lsls	r4, r3, #4
    cbfc:	f104 4082 	add.w	r0, r4, #1090519040	; 0x41000000
    cc00:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    cc04:	680e      	ldr	r6, [r1, #0]

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    cc06:	6406      	str	r6, [r0, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    cc08:	790e      	ldrb	r6, [r1, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    cc0a:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    cc0e:	794e      	ldrb	r6, [r1, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    cc10:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    cc14:	3301      	adds	r3, #1
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    cc16:	1910      	adds	r0, r2, r4
    cc18:	88ce      	ldrh	r6, [r1, #6]
    cc1a:	5316      	strh	r6, [r2, r4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
    cc1c:	2b20      	cmp	r3, #32
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    cc1e:	60c5      	str	r5, [r0, #12]
    cc20:	f101 0108 	add.w	r1, r1, #8
    cc24:	d1e9      	bne.n	cbfa <_dma_init+0x52>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc26:	4b22      	ldr	r3, [pc, #136]	; (ccb0 <_dma_init+0x108>)
    cc28:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    cc2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    cc30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cc34:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc38:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc3c:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc3e:	2201      	movs	r2, #1
    cc40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    cc44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cc48:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc4c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc50:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc52:	2202      	movs	r2, #2
    cc54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    cc58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cc5c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc60:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc64:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc66:	2204      	movs	r2, #4
    cc68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    cc6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cc70:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc74:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc78:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc7a:	2208      	movs	r2, #8
    cc7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    cc80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    cc84:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc88:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    cc8c:	605a      	str	r2, [r3, #4]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    cc8e:	4a04      	ldr	r2, [pc, #16]	; (cca0 <_dma_init+0xf8>)
    cc90:	8813      	ldrh	r3, [r2, #0]
    cc92:	b29b      	uxth	r3, r3
    cc94:	f043 0302 	orr.w	r3, r3, #2
    cc98:	8013      	strh	r3, [r2, #0]
}
    cc9a:	2000      	movs	r0, #0
    cc9c:	bd70      	pop	{r4, r5, r6, pc}
    cc9e:	bf00      	nop
    cca0:	4100a000 	.word	0x4100a000
    cca4:	200145e0 	.word	0x200145e0
    cca8:	200147e0 	.word	0x200147e0
    ccac:	00014e30 	.word	0x00014e30
    ccb0:	e000e100 	.word	0xe000e100

0000ccb4 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    ccb4:	b939      	cbnz	r1, ccc6 <_dma_set_irq_state+0x12>
	if (value == 0x0) {
    ccb6:	4b08      	ldr	r3, [pc, #32]	; (ccd8 <_dma_set_irq_state+0x24>)
    ccb8:	0100      	lsls	r0, r0, #4
    ccba:	2102      	movs	r1, #2
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    ccbc:	4418      	add	r0, r3
	if (value == 0x0) {
    ccbe:	b93a      	cbnz	r2, ccd0 <_dma_set_irq_state+0x1c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    ccc0:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    ccc4:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    ccc6:	2901      	cmp	r1, #1
    ccc8:	d104      	bne.n	ccd4 <_dma_set_irq_state+0x20>
	if (value == 0x0) {
    ccca:	4b03      	ldr	r3, [pc, #12]	; (ccd8 <_dma_set_irq_state+0x24>)
    cccc:	0100      	lsls	r0, r0, #4
    ccce:	e7f5      	b.n	ccbc <_dma_set_irq_state+0x8>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    ccd0:	f880 104d 	strb.w	r1, [r0, #77]	; 0x4d
}
    ccd4:	4770      	bx	lr
    ccd6:	bf00      	nop
    ccd8:	4100a000 	.word	0x4100a000

0000ccdc <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    ccdc:	4b02      	ldr	r3, [pc, #8]	; (cce8 <_dma_set_destination_address+0xc>)
    ccde:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    cce2:	6081      	str	r1, [r0, #8]
}
    cce4:	2000      	movs	r0, #0
    cce6:	4770      	bx	lr
    cce8:	200145e0 	.word	0x200145e0

0000ccec <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    ccec:	4b02      	ldr	r3, [pc, #8]	; (ccf8 <_dma_set_source_address+0xc>)
    ccee:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    ccf2:	6041      	str	r1, [r0, #4]
}
    ccf4:	2000      	movs	r0, #0
    ccf6:	4770      	bx	lr
    ccf8:	200145e0 	.word	0x200145e0

0000ccfc <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    ccfc:	4a05      	ldr	r2, [pc, #20]	; (cd14 <_dma_srcinc_enable+0x18>)
    ccfe:	0100      	lsls	r0, r0, #4
    cd00:	5a13      	ldrh	r3, [r2, r0]
    cd02:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    cd04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    cd08:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    cd0c:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    cd0e:	5211      	strh	r1, [r2, r0]
}
    cd10:	2000      	movs	r0, #0
    cd12:	4770      	bx	lr
    cd14:	200145e0 	.word	0x200145e0

0000cd18 <_dma_set_data_amount>:
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    cd18:	4b0f      	ldr	r3, [pc, #60]	; (cd58 <_dma_set_data_amount+0x40>)
{
    cd1a:	b570      	push	{r4, r5, r6, lr}
    cd1c:	0104      	lsls	r4, r0, #4
    cd1e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    cd22:	6886      	ldr	r6, [r0, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    cd24:	5b1a      	ldrh	r2, [r3, r4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    cd26:	5b1d      	ldrh	r5, [r3, r4]
	tmp = (tmp & DMAC_BTCTRL_BEATSIZE_Msk) >> DMAC_BTCTRL_BEATSIZE_Pos;
    cd28:	f3c2 2201 	ubfx	r2, r2, #8, #2
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    cd2c:	052d      	lsls	r5, r5, #20
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    cd2e:	bf42      	ittt	mi
    cd30:	fa01 f502 	lslmi.w	r5, r1, r2
    cd34:	19ad      	addmi	r5, r5, r6
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    cd36:	6085      	strmi	r5, [r0, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    cd38:	1918      	adds	r0, r3, r4
    cd3a:	6845      	ldr	r5, [r0, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    cd3c:	5b1e      	ldrh	r6, [r3, r4]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    cd3e:	0576      	lsls	r6, r6, #21
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    cd40:	bf48      	it	mi
    cd42:	fa01 f202 	lslmi.w	r2, r1, r2
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    cd46:	4423      	add	r3, r4
    cd48:	bf48      	it	mi
    cd4a:	1952      	addmi	r2, r2, r5
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    cd4c:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    cd4e:	bf48      	it	mi
    cd50:	6042      	strmi	r2, [r0, #4]
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    cd52:	8059      	strh	r1, [r3, #2]
}
    cd54:	2000      	movs	r0, #0
    cd56:	bd70      	pop	{r4, r5, r6, pc}
    cd58:	200145e0 	.word	0x200145e0

0000cd5c <_dma_enable_transaction>:
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    cd5c:	0102      	lsls	r2, r0, #4
{
    cd5e:	b510      	push	{r4, lr}
    cd60:	4c0b      	ldr	r4, [pc, #44]	; (cd90 <_dma_enable_transaction+0x34>)
    cd62:	5aa3      	ldrh	r3, [r4, r2]
    cd64:	b29b      	uxth	r3, r3
    cd66:	f043 0301 	orr.w	r3, r3, #1
    cd6a:	52a3      	strh	r3, [r4, r2]
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    cd6c:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    cd70:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
    cd74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    cd76:	f042 0202 	orr.w	r2, r2, #2
    cd7a:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    cd7c:	b131      	cbz	r1, cd8c <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    cd7e:	4a05      	ldr	r2, [pc, #20]	; (cd94 <_dma_enable_transaction+0x38>)
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    cd80:	2301      	movs	r3, #1
    cd82:	6911      	ldr	r1, [r2, #16]
    cd84:	fa03 f000 	lsl.w	r0, r3, r0
    cd88:	4308      	orrs	r0, r1
    cd8a:	6110      	str	r0, [r2, #16]
}
    cd8c:	2000      	movs	r0, #0
    cd8e:	bd10      	pop	{r4, pc}
    cd90:	200145e0 	.word	0x200145e0
    cd94:	4100a000 	.word	0x4100a000

0000cd98 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    cd98:	4b03      	ldr	r3, [pc, #12]	; (cda8 <_dma_get_channel_resource+0x10>)
    cd9a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    cd9e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    cda2:	6001      	str	r1, [r0, #0]
}
    cda4:	2000      	movs	r0, #0
    cda6:	4770      	bx	lr
    cda8:	20000c60 	.word	0x20000c60

0000cdac <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
	_dmac_handler();
    cdac:	4b00      	ldr	r3, [pc, #0]	; (cdb0 <DMAC_0_Handler+0x4>)
    cdae:	4718      	bx	r3
    cdb0:	0000cb5d 	.word	0x0000cb5d

0000cdb4 <DMAC_1_Handler>:
    cdb4:	4b00      	ldr	r3, [pc, #0]	; (cdb8 <DMAC_1_Handler+0x4>)
    cdb6:	4718      	bx	r3
    cdb8:	0000cb5d 	.word	0x0000cb5d

0000cdbc <DMAC_2_Handler>:
    cdbc:	4b00      	ldr	r3, [pc, #0]	; (cdc0 <DMAC_2_Handler+0x4>)
    cdbe:	4718      	bx	r3
    cdc0:	0000cb5d 	.word	0x0000cb5d

0000cdc4 <DMAC_3_Handler>:
    cdc4:	4b00      	ldr	r3, [pc, #0]	; (cdc8 <DMAC_3_Handler+0x4>)
    cdc6:	4718      	bx	r3
    cdc8:	0000cb5d 	.word	0x0000cb5d

0000cdcc <DMAC_4_Handler>:
    cdcc:	4b00      	ldr	r3, [pc, #0]	; (cdd0 <DMAC_4_Handler+0x4>)
    cdce:	4718      	bx	r3
    cdd0:	0000cb5d 	.word	0x0000cb5d

0000cdd4 <adc_async_window_threshold_reached>:

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    cdd4:	6983      	ldr	r3, [r0, #24]
    cdd6:	b103      	cbz	r3, cdda <adc_async_window_threshold_reached+0x6>
		descr->adc_async_cb.monitor(descr, channel);
    cdd8:	4718      	bx	r3
	}
}
    cdda:	4770      	bx	lr

0000cddc <adc_async_error_occured>:

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    cddc:	69c3      	ldr	r3, [r0, #28]
    cdde:	b103      	cbz	r3, cde2 <adc_async_error_occured+0x6>
		descr->adc_async_cb.error(descr, channel);
    cde0:	4718      	bx	r3
	}
}
    cde2:	4770      	bx	lr

0000cde4 <adc_async_channel_conversion_done>:
{
    cde4:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t                              index    = descr->channel_map[channel];
    cde8:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    cdea:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    cdee:	5c5c      	ldrb	r4, [r3, r1]
	ringbuffer_put(&descr_ch->convert, data);
    cdf0:	f8df a054 	ldr.w	sl, [pc, #84]	; ce48 <adc_async_channel_conversion_done+0x64>
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    cdf4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    cdf8:	ea4f 09c4 	mov.w	r9, r4, lsl #3
    cdfc:	eb08 04c4 	add.w	r4, r8, r4, lsl #3
	ringbuffer_put(&descr_ch->convert, data);
    ce00:	f104 0b04 	add.w	fp, r4, #4
{
    ce04:	4605      	mov	r5, r0
    ce06:	460e      	mov	r6, r1
	ringbuffer_put(&descr_ch->convert, data);
    ce08:	4658      	mov	r0, fp
    ce0a:	b2d1      	uxtb	r1, r2
{
    ce0c:	4617      	mov	r7, r2
	ringbuffer_put(&descr_ch->convert, data);
    ce0e:	47d0      	blx	sl
	if (1 < _adc_async_get_data_size(&descr->device)) {
    ce10:	4b0c      	ldr	r3, [pc, #48]	; (ce44 <adc_async_channel_conversion_done+0x60>)
    ce12:	4628      	mov	r0, r5
    ce14:	4798      	blx	r3
    ce16:	2801      	cmp	r0, #1
    ce18:	d905      	bls.n	ce26 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    ce1a:	0a39      	lsrs	r1, r7, #8
    ce1c:	4658      	mov	r0, fp
    ce1e:	47d0      	blx	sl
		++descr_ch->bytes_in_buffer;
    ce20:	8aa3      	ldrh	r3, [r4, #20]
    ce22:	3301      	adds	r3, #1
    ce24:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
    ce26:	8aa3      	ldrh	r3, [r4, #20]
    ce28:	3301      	adds	r3, #1
    ce2a:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    ce2c:	f858 3009 	ldr.w	r3, [r8, r9]
    ce30:	b12b      	cbz	r3, ce3e <adc_async_channel_conversion_done+0x5a>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    ce32:	4631      	mov	r1, r6
    ce34:	4628      	mov	r0, r5
}
    ce36:	b001      	add	sp, #4
    ce38:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    ce3c:	4718      	bx	r3
}
    ce3e:	b001      	add	sp, #4
    ce40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ce44:	00011091 	.word	0x00011091
    ce48:	00010cf9 	.word	0x00010cf9

0000ce4c <adc_async_init>:
{
    ce4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ce50:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    ce54:	f89d 8020 	ldrb.w	r8, [sp, #32]
    ce58:	460e      	mov	r6, r1
    ce5a:	4615      	mov	r5, r2
    ce5c:	461f      	mov	r7, r3
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    ce5e:	4604      	mov	r4, r0
    ce60:	b150      	cbz	r0, ce78 <adc_async_init+0x2c>
    ce62:	2900      	cmp	r1, #0
    ce64:	d032      	beq.n	cecc <adc_async_init+0x80>
    ce66:	2a00      	cmp	r2, #0
    ce68:	d032      	beq.n	ced0 <adc_async_init+0x84>
    ce6a:	f1b8 0f00 	cmp.w	r8, #0
    ce6e:	d031      	beq.n	ced4 <adc_async_init+0x88>
    ce70:	f1b9 0000 	subs.w	r0, r9, #0
    ce74:	bf18      	it	ne
    ce76:	2001      	movne	r0, #1
    ce78:	4917      	ldr	r1, [pc, #92]	; (ced8 <adc_async_init+0x8c>)
    ce7a:	f8df a070 	ldr.w	sl, [pc, #112]	; ceec <adc_async_init+0xa0>
    ce7e:	223f      	movs	r2, #63	; 0x3f
    ce80:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    ce82:	1c78      	adds	r0, r7, #1
    ce84:	4580      	cmp	r8, r0
    ce86:	4914      	ldr	r1, [pc, #80]	; (ced8 <adc_async_init+0x8c>)
    ce88:	f04f 0240 	mov.w	r2, #64	; 0x40
    ce8c:	bfcc      	ite	gt
    ce8e:	2000      	movgt	r0, #0
    ce90:	2001      	movle	r0, #1
    ce92:	47d0      	blx	sl
	device = &descr->device;
    ce94:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    ce96:	21ff      	movs	r1, #255	; 0xff
    ce98:	b2da      	uxtb	r2, r3
    ce9a:	3301      	adds	r3, #1
    ce9c:	54a9      	strb	r1, [r5, r2]
	for (uint8_t i = 0; i <= channel_max; i++) {
    ce9e:	b2da      	uxtb	r2, r3
    cea0:	4297      	cmp	r7, r2
    cea2:	d2f9      	bcs.n	ce98 <adc_async_init+0x4c>
	init_status           = _adc_async_init(device, hw);
    cea4:	4b0d      	ldr	r3, [pc, #52]	; (cedc <adc_async_init+0x90>)
	descr->channel_map    = channel_map;
    cea6:	6225      	str	r5, [r4, #32]
	descr->channel_max    = channel_max;
    cea8:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
	descr->channel_amount = channel_amount;
    ceac:	f884 8025 	strb.w	r8, [r4, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    ceb0:	f8c4 9028 	str.w	r9, [r4, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    ceb4:	4631      	mov	r1, r6
    ceb6:	4620      	mov	r0, r4
    ceb8:	4798      	blx	r3
	if (init_status) {
    ceba:	b928      	cbnz	r0, cec8 <adc_async_init+0x7c>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    cebc:	4b08      	ldr	r3, [pc, #32]	; (cee0 <adc_async_init+0x94>)
    cebe:	60a3      	str	r3, [r4, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    cec0:	4b08      	ldr	r3, [pc, #32]	; (cee4 <adc_async_init+0x98>)
    cec2:	6023      	str	r3, [r4, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    cec4:	4b08      	ldr	r3, [pc, #32]	; (cee8 <adc_async_init+0x9c>)
    cec6:	6063      	str	r3, [r4, #4]
}
    cec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    cecc:	4608      	mov	r0, r1
    cece:	e7d3      	b.n	ce78 <adc_async_init+0x2c>
    ced0:	4610      	mov	r0, r2
    ced2:	e7d1      	b.n	ce78 <adc_async_init+0x2c>
    ced4:	4640      	mov	r0, r8
    ced6:	e7cf      	b.n	ce78 <adc_async_init+0x2c>
    ced8:	00014f30 	.word	0x00014f30
    cedc:	00010fb9 	.word	0x00010fb9
    cee0:	0000cde5 	.word	0x0000cde5
    cee4:	0000cdd5 	.word	0x0000cdd5
    cee8:	0000cddd 	.word	0x0000cddd
    ceec:	0000cb55 	.word	0x0000cb55

0000cef0 <adc_async_register_channel_buffer>:
{
    cef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cef4:	460e      	mov	r6, r1
    cef6:	4617      	mov	r7, r2
    cef8:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    cefa:	4604      	mov	r4, r0
    cefc:	b118      	cbz	r0, cf06 <adc_async_register_channel_buffer+0x16>
    cefe:	b1c2      	cbz	r2, cf32 <adc_async_register_channel_buffer+0x42>
    cf00:	1e18      	subs	r0, r3, #0
    cf02:	bf18      	it	ne
    cf04:	2001      	movne	r0, #1
    cf06:	4921      	ldr	r1, [pc, #132]	; (cf8c <adc_async_register_channel_buffer+0x9c>)
    cf08:	4d21      	ldr	r5, [pc, #132]	; (cf90 <adc_async_register_channel_buffer+0xa0>)
    cf0a:	2266      	movs	r2, #102	; 0x66
    cf0c:	47a8      	blx	r5
	ASSERT(descr->channel_max >= channel);
    cf0e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    cf12:	491e      	ldr	r1, [pc, #120]	; (cf8c <adc_async_register_channel_buffer+0x9c>)
    cf14:	42b0      	cmp	r0, r6
    cf16:	f04f 0267 	mov.w	r2, #103	; 0x67
    cf1a:	bf34      	ite	cc
    cf1c:	2000      	movcc	r0, #0
    cf1e:	2001      	movcs	r0, #1
    cf20:	47a8      	blx	r5
	if (descr->channel_map[channel] != 0xFF) {
    cf22:	6a23      	ldr	r3, [r4, #32]
    cf24:	5d9a      	ldrb	r2, [r3, r6]
    cf26:	2aff      	cmp	r2, #255	; 0xff
    cf28:	d005      	beq.n	cf36 <adc_async_register_channel_buffer+0x46>
		return ERR_INVALID_ARG;
    cf2a:	f06f 000c 	mvn.w	r0, #12
}
    cf2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    cf32:	4610      	mov	r0, r2
    cf34:	e7e7      	b.n	cf06 <adc_async_register_channel_buffer+0x16>
	for (i = 0; i <= descr->channel_max; i++) {
    cf36:	2200      	movs	r2, #0
    cf38:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
	uint8_t i, index = 0;
    cf3c:	4615      	mov	r5, r2
		if (descr->channel_map[i] != 0xFF) {
    cf3e:	b2d1      	uxtb	r1, r2
    cf40:	3201      	adds	r2, #1
    cf42:	5c59      	ldrb	r1, [r3, r1]
    cf44:	29ff      	cmp	r1, #255	; 0xff
			index++;
    cf46:	bf18      	it	ne
    cf48:	3501      	addne	r5, #1
	for (i = 0; i <= descr->channel_max; i++) {
    cf4a:	b2d1      	uxtb	r1, r2
			index++;
    cf4c:	bf18      	it	ne
    cf4e:	b2ed      	uxtbne	r5, r5
	for (i = 0; i <= descr->channel_max; i++) {
    cf50:	4288      	cmp	r0, r1
    cf52:	d2f4      	bcs.n	cf3e <adc_async_register_channel_buffer+0x4e>
	if (index > descr->channel_amount) {
    cf54:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    cf58:	42ab      	cmp	r3, r5
    cf5a:	d313      	bcc.n	cf84 <adc_async_register_channel_buffer+0x94>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    cf5c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    cf5e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    cf62:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    cf66:	ea4f 09c3 	mov.w	r9, r3, lsl #3
    cf6a:	4642      	mov	r2, r8
    cf6c:	4b09      	ldr	r3, [pc, #36]	; (cf94 <adc_async_register_channel_buffer+0xa4>)
    cf6e:	4639      	mov	r1, r7
    cf70:	3004      	adds	r0, #4
    cf72:	4798      	blx	r3
    cf74:	2800      	cmp	r0, #0
    cf76:	d1d8      	bne.n	cf2a <adc_async_register_channel_buffer+0x3a>
	descr->channel_map[channel]            = index;
    cf78:	6a23      	ldr	r3, [r4, #32]
    cf7a:	559d      	strb	r5, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    cf7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    cf7e:	444b      	add	r3, r9
    cf80:	8298      	strh	r0, [r3, #20]
	return ERR_NONE;
    cf82:	e7d4      	b.n	cf2e <adc_async_register_channel_buffer+0x3e>
		return ERR_NO_RESOURCE;
    cf84:	f06f 001b 	mvn.w	r0, #27
    cf88:	e7d1      	b.n	cf2e <adc_async_register_channel_buffer+0x3e>
    cf8a:	bf00      	nop
    cf8c:	00014f30 	.word	0x00014f30
    cf90:	0000cb55 	.word	0x0000cb55
    cf94:	00010c7d 	.word	0x00010c7d

0000cf98 <adc_async_enable_channel>:
{
    cf98:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr);
    cf9a:	4604      	mov	r4, r0
    cf9c:	3800      	subs	r0, #0
{
    cf9e:	460d      	mov	r5, r1
	ASSERT(descr);
    cfa0:	bf18      	it	ne
    cfa2:	2001      	movne	r0, #1
    cfa4:	4e09      	ldr	r6, [pc, #36]	; (cfcc <adc_async_enable_channel+0x34>)
    cfa6:	490a      	ldr	r1, [pc, #40]	; (cfd0 <adc_async_enable_channel+0x38>)
    cfa8:	2283      	movs	r2, #131	; 0x83
    cfaa:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    cfac:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    cfb0:	4907      	ldr	r1, [pc, #28]	; (cfd0 <adc_async_enable_channel+0x38>)
    cfb2:	42a8      	cmp	r0, r5
    cfb4:	bf34      	ite	cc
    cfb6:	2000      	movcc	r0, #0
    cfb8:	2001      	movcs	r0, #1
    cfba:	2284      	movs	r2, #132	; 0x84
    cfbc:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    cfbe:	4620      	mov	r0, r4
    cfc0:	4b04      	ldr	r3, [pc, #16]	; (cfd4 <adc_async_enable_channel+0x3c>)
    cfc2:	4629      	mov	r1, r5
    cfc4:	4798      	blx	r3
}
    cfc6:	2000      	movs	r0, #0
    cfc8:	bd70      	pop	{r4, r5, r6, pc}
    cfca:	bf00      	nop
    cfcc:	0000cb55 	.word	0x0000cb55
    cfd0:	00014f30 	.word	0x00014f30
    cfd4:	00011085 	.word	0x00011085

0000cfd8 <adc_async_register_callback>:
{
    cfd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ASSERT(descr);
    cfdc:	4604      	mov	r4, r0
    cfde:	3800      	subs	r0, #0
    cfe0:	bf18      	it	ne
    cfe2:	2001      	movne	r0, #1
    cfe4:	f8df 8064 	ldr.w	r8, [pc, #100]	; d04c <adc_async_register_callback+0x74>
{
    cfe8:	460f      	mov	r7, r1
    cfea:	4615      	mov	r5, r2
	ASSERT(descr);
    cfec:	4915      	ldr	r1, [pc, #84]	; (d044 <adc_async_register_callback+0x6c>)
    cfee:	229c      	movs	r2, #156	; 0x9c
{
    cff0:	461e      	mov	r6, r3
	ASSERT(descr);
    cff2:	47c0      	blx	r8
	ASSERT(descr->channel_max >= channel);
    cff4:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    cff8:	4912      	ldr	r1, [pc, #72]	; (d044 <adc_async_register_callback+0x6c>)
    cffa:	42b8      	cmp	r0, r7
    cffc:	bf34      	ite	cc
    cffe:	2000      	movcc	r0, #0
    d000:	2001      	movcs	r0, #1
    d002:	229d      	movs	r2, #157	; 0x9d
    d004:	47c0      	blx	r8
	switch (type) {
    d006:	2d01      	cmp	r5, #1
    d008:	d014      	beq.n	d034 <adc_async_register_callback+0x5c>
    d00a:	2d02      	cmp	r5, #2
    d00c:	d014      	beq.n	d038 <adc_async_register_callback+0x60>
    d00e:	b9ad      	cbnz	r5, d03c <adc_async_register_callback+0x64>
	uint8_t index = descr->channel_map[channel];
    d010:	6a23      	ldr	r3, [r4, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    d012:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    d014:	5ddb      	ldrb	r3, [r3, r7]
    d016:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    d01a:	f842 6033 	str.w	r6, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    d01e:	1e33      	subs	r3, r6, #0
    d020:	4620      	mov	r0, r4
    d022:	bf18      	it	ne
    d024:	2301      	movne	r3, #1
    d026:	4c08      	ldr	r4, [pc, #32]	; (d048 <adc_async_register_callback+0x70>)
    d028:	462a      	mov	r2, r5
    d02a:	4639      	mov	r1, r7
    d02c:	47a0      	blx	r4
	return ERR_NONE;
    d02e:	2000      	movs	r0, #0
}
    d030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		descr->adc_async_cb.monitor = cb;
    d034:	61a6      	str	r6, [r4, #24]
		break;
    d036:	e7f2      	b.n	d01e <adc_async_register_callback+0x46>
		descr->adc_async_cb.error = cb;
    d038:	61e6      	str	r6, [r4, #28]
		break;
    d03a:	e7f0      	b.n	d01e <adc_async_register_callback+0x46>
	switch (type) {
    d03c:	f06f 000c 	mvn.w	r0, #12
    d040:	e7f6      	b.n	d030 <adc_async_register_callback+0x58>
    d042:	bf00      	nop
    d044:	00014f30 	.word	0x00014f30
    d048:	000110bd 	.word	0x000110bd
    d04c:	0000cb55 	.word	0x0000cb55

0000d050 <adc_async_read_channel>:
{
    d050:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    d054:	460e      	mov	r6, r1
    d056:	4617      	mov	r7, r2
    d058:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    d05a:	4604      	mov	r4, r0
    d05c:	b120      	cbz	r0, d068 <adc_async_read_channel+0x18>
    d05e:	2a00      	cmp	r2, #0
    d060:	d03f      	beq.n	d0e2 <adc_async_read_channel+0x92>
    d062:	1e18      	subs	r0, r3, #0
    d064:	bf18      	it	ne
    d066:	2001      	movne	r0, #1
    d068:	f8df 8098 	ldr.w	r8, [pc, #152]	; d104 <adc_async_read_channel+0xb4>
    d06c:	4920      	ldr	r1, [pc, #128]	; (d0f0 <adc_async_read_channel+0xa0>)
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    d06e:	f8df a098 	ldr.w	sl, [pc, #152]	; d108 <adc_async_read_channel+0xb8>
	ASSERT(descr && buffer && length);
    d072:	22bc      	movs	r2, #188	; 0xbc
    d074:	47c0      	blx	r8
	ASSERT(descr->channel_max >= channel);
    d076:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    d07a:	491d      	ldr	r1, [pc, #116]	; (d0f0 <adc_async_read_channel+0xa0>)
    d07c:	42b0      	cmp	r0, r6
    d07e:	bf34      	ite	cc
    d080:	2000      	movcc	r0, #0
    d082:	2001      	movcs	r0, #1
    d084:	22bd      	movs	r2, #189	; 0xbd
    d086:	47c0      	blx	r8
	data_size = _adc_async_get_data_size(&descr->device);
    d088:	4b1a      	ldr	r3, [pc, #104]	; (d0f4 <adc_async_read_channel+0xa4>)
    d08a:	4620      	mov	r0, r4
    d08c:	4798      	blx	r3
	ASSERT(!(length % data_size));
    d08e:	fbb5 f3f0 	udiv	r3, r5, r0
    d092:	fb03 5010 	mls	r0, r3, r0, r5
    d096:	fab0 f080 	clz	r0, r0
    d09a:	4915      	ldr	r1, [pc, #84]	; (d0f0 <adc_async_read_channel+0xa0>)
    d09c:	22bf      	movs	r2, #191	; 0xbf
    d09e:	0940      	lsrs	r0, r0, #5
    d0a0:	47c0      	blx	r8
	index                                         = descr->channel_map[channel];
    d0a2:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    d0a4:	5d9e      	ldrb	r6, [r3, r6]
    d0a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    d0a8:	eb06 0646 	add.w	r6, r6, r6, lsl #1
    d0ac:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
	CRITICAL_SECTION_ENTER()
    d0b0:	a801      	add	r0, sp, #4
    d0b2:	4b11      	ldr	r3, [pc, #68]	; (d0f8 <adc_async_read_channel+0xa8>)
	num = ringbuffer_num(&descr_ch->convert);
    d0b4:	f106 0904 	add.w	r9, r6, #4
	CRITICAL_SECTION_ENTER()
    d0b8:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    d0ba:	4b10      	ldr	r3, [pc, #64]	; (d0fc <adc_async_read_channel+0xac>)
    d0bc:	4648      	mov	r0, r9
    d0be:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    d0c0:	4b0f      	ldr	r3, [pc, #60]	; (d100 <adc_async_read_channel+0xb0>)
	num = ringbuffer_num(&descr_ch->convert);
    d0c2:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    d0c4:	a801      	add	r0, sp, #4
    d0c6:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    d0c8:	2400      	movs	r4, #0
    d0ca:	45a0      	cmp	r8, r4
    d0cc:	b2a2      	uxth	r2, r4
    d0ce:	d001      	beq.n	d0d4 <adc_async_read_channel+0x84>
    d0d0:	42a5      	cmp	r5, r4
    d0d2:	d108      	bne.n	d0e6 <adc_async_read_channel+0x96>
	descr_ch->bytes_in_buffer -= was_read;
    d0d4:	8ab3      	ldrh	r3, [r6, #20]
}
    d0d6:	4620      	mov	r0, r4
	descr_ch->bytes_in_buffer -= was_read;
    d0d8:	1a9b      	subs	r3, r3, r2
    d0da:	82b3      	strh	r3, [r6, #20]
}
    d0dc:	b002      	add	sp, #8
    d0de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ASSERT(descr && buffer && length);
    d0e2:	4610      	mov	r0, r2
    d0e4:	e7c0      	b.n	d068 <adc_async_read_channel+0x18>
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    d0e6:	1939      	adds	r1, r7, r4
    d0e8:	4648      	mov	r0, r9
    d0ea:	47d0      	blx	sl
    d0ec:	3401      	adds	r4, #1
    d0ee:	e7ec      	b.n	d0ca <adc_async_read_channel+0x7a>
    d0f0:	00014f30 	.word	0x00014f30
    d0f4:	00011091 	.word	0x00011091
    d0f8:	00010d61 	.word	0x00010d61
    d0fc:	00010d3d 	.word	0x00010d3d
    d100:	00010d6f 	.word	0x00010d6f
    d104:	0000cb55 	.word	0x0000cb55
    d108:	00010cb9 	.word	0x00010cb9

0000d10c <adc_async_start_conversion>:
{
    d10c:	b510      	push	{r4, lr}
	ASSERT(descr);
    d10e:	4604      	mov	r4, r0
    d110:	3800      	subs	r0, #0
    d112:	bf18      	it	ne
    d114:	2001      	movne	r0, #1
    d116:	4904      	ldr	r1, [pc, #16]	; (d128 <adc_async_start_conversion+0x1c>)
    d118:	4b04      	ldr	r3, [pc, #16]	; (d12c <adc_async_start_conversion+0x20>)
    d11a:	22d6      	movs	r2, #214	; 0xd6
    d11c:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    d11e:	4620      	mov	r0, r4
    d120:	4b03      	ldr	r3, [pc, #12]	; (d130 <adc_async_start_conversion+0x24>)
    d122:	4798      	blx	r3
}
    d124:	2000      	movs	r0, #0
    d126:	bd10      	pop	{r4, pc}
    d128:	00014f30 	.word	0x00014f30
    d12c:	0000cb55 	.word	0x0000cb55
    d130:	000110a5 	.word	0x000110a5

0000d134 <_oscctrl_init_sources>:
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    d134:	4770      	bx	lr
	...

0000d138 <_oscctrl_init_referenced_generators>:

static inline void hri_gclk_write_GENCTRL_SRC_bf(const void *const hw, uint8_t index, hri_gclk_genctrl_reg_t data)
{
	uint32_t tmp;
	GCLK_CRITICAL_SECTION_ENTER();
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d138:	4b3b      	ldr	r3, [pc, #236]	; (d228 <_oscctrl_init_referenced_generators+0xf0>)
    d13a:	6a1a      	ldr	r2, [r3, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d13c:	f022 020f 	bic.w	r2, r2, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d140:	f042 0204 	orr.w	r2, r2, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d144:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d146:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d14a:	6859      	ldr	r1, [r3, #4]
    d14c:	4211      	tst	r1, r2
    d14e:	d1fc      	bne.n	d14a <_oscctrl_init_referenced_generators+0x12>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d150:	685a      	ldr	r2, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d152:	0750      	lsls	r0, r2, #29
    d154:	f3c2 0180 	ubfx	r1, r2, #2, #1
    d158:	d4fa      	bmi.n	d150 <_oscctrl_init_referenced_generators+0x18>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d15a:	4b34      	ldr	r3, [pc, #208]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    d15c:	4a34      	ldr	r2, [pc, #208]	; (d230 <_oscctrl_init_referenced_generators+0xf8>)
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d15e:	7719      	strb	r1, [r3, #28]
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    d160:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d162:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    d166:	f3c2 1100 	ubfx	r1, r2, #4, #1
    d16a:	06d2      	lsls	r2, r2, #27
    d16c:	d4f9      	bmi.n	d162 <_oscctrl_init_referenced_generators+0x2a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d16e:	f883 1020 	strb.w	r1, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d172:	4b2e      	ldr	r3, [pc, #184]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d174:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d178:	0750      	lsls	r0, r2, #29
    d17a:	d4fb      	bmi.n	d174 <_oscctrl_init_referenced_generators+0x3c>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d17c:	2202      	movs	r2, #2
    d17e:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d180:	4b2a      	ldr	r3, [pc, #168]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d182:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    d186:	0791      	lsls	r1, r2, #30
    d188:	d4fb      	bmi.n	d182 <_oscctrl_init_referenced_generators+0x4a>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    d18a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    d18c:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d18e:	4b27      	ldr	r3, [pc, #156]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d190:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    d194:	0712      	lsls	r2, r2, #28
    d196:	d4fb      	bmi.n	d190 <_oscctrl_init_referenced_generators+0x58>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d198:	2288      	movs	r2, #136	; 0x88
    d19a:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d19e:	4a23      	ldr	r2, [pc, #140]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d1a0:	4613      	mov	r3, r2
    d1a2:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d1a6:	0748      	lsls	r0, r1, #29
    d1a8:	d4fb      	bmi.n	d1a2 <_oscctrl_init_referenced_generators+0x6a>
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    d1aa:	491f      	ldr	r1, [pc, #124]	; (d228 <_oscctrl_init_referenced_generators+0xf0>)
    d1ac:	2042      	movs	r0, #66	; 0x42
    d1ae:	f8c1 0088 	str.w	r0, [r1, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    d1b2:	2127      	movs	r1, #39	; 0x27
    d1b4:	6491      	str	r1, [r2, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d1b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    d1b8:	f012 0f06 	tst.w	r2, #6
    d1bc:	d1fb      	bne.n	d1b6 <_oscctrl_init_referenced_generators+0x7e>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    d1be:	f44f 6200 	mov.w	r2, #2048	; 0x800
    d1c2:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    d1c4:	2202      	movs	r2, #2
    d1c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d1ca:	4b18      	ldr	r3, [pc, #96]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d1cc:	461a      	mov	r2, r3
    d1ce:	6d19      	ldr	r1, [r3, #80]	; 0x50
    d1d0:	0789      	lsls	r1, r1, #30
    d1d2:	d4fc      	bmi.n	d1ce <_oscctrl_init_referenced_generators+0x96>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    d1d4:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    d1d8:	07db      	lsls	r3, r3, #31
    d1da:	d521      	bpl.n	d220 <_oscctrl_init_referenced_generators+0xe8>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    d1dc:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    d1de:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    d1e2:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    d1e6:	d1f9      	bne.n	d1dc <_oscctrl_init_referenced_generators+0xa4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    d1e8:	4b10      	ldr	r3, [pc, #64]	; (d22c <_oscctrl_init_referenced_generators+0xf4>)
    d1ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    d1ec:	07d1      	lsls	r1, r2, #31
    d1ee:	d402      	bmi.n	d1f6 <_oscctrl_init_referenced_generators+0xbe>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    d1f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    d1f2:	0792      	lsls	r2, r2, #30
    d1f4:	d5f9      	bpl.n	d1ea <_oscctrl_init_referenced_generators+0xb2>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    d1f6:	4a0c      	ldr	r2, [pc, #48]	; (d228 <_oscctrl_init_referenced_generators+0xf0>)
    d1f8:	4611      	mov	r1, r2
    d1fa:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    d1fc:	2b00      	cmp	r3, #0
    d1fe:	d1fc      	bne.n	d1fa <_oscctrl_init_referenced_generators+0xc2>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d200:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d202:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d206:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d20a:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d20c:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    d210:	684a      	ldr	r2, [r1, #4]
    d212:	421a      	tst	r2, r3
    d214:	d1fc      	bne.n	d210 <_oscctrl_init_referenced_generators+0xd8>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d216:	4a04      	ldr	r2, [pc, #16]	; (d228 <_oscctrl_init_referenced_generators+0xf0>)
    d218:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d21a:	075b      	lsls	r3, r3, #29
    d21c:	d4fc      	bmi.n	d218 <_oscctrl_init_referenced_generators+0xe0>
		;
#endif
	(void)hw;
}
    d21e:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    d220:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    d222:	05d8      	lsls	r0, r3, #23
    d224:	d5fc      	bpl.n	d220 <_oscctrl_init_referenced_generators+0xe8>
    d226:	e7df      	b.n	d1e8 <_oscctrl_init_referenced_generators+0xb0>
    d228:	40001c00 	.word	0x40001c00
    d22c:	40001000 	.word	0x40001000
    d230:	04010000 	.word	0x04010000

0000d234 <_rand_sync_read_data>:

/**
 * \brief Read data bits
 */
static uint32_t _rand_sync_read_data(const struct _rand_sync_dev *dev, const uint8_t n_bits)
{
    d234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t r_bits = (dev->n_bits < 1) ? 32 : dev->n_bits;
    d238:	f890 8004 	ldrb.w	r8, [r0, #4]
    d23c:	f8df 9034 	ldr.w	r9, [pc, #52]	; d274 <_rand_sync_read_data+0x40>
{
    d240:	4605      	mov	r5, r0
    d242:	460f      	mov	r7, r1
	uint8_t r_bits = (dev->n_bits < 1) ? 32 : dev->n_bits;
    d244:	f1b8 0f00 	cmp.w	r8, #0
    d248:	d00f      	beq.n	d26a <_rand_sync_read_data+0x36>
	if (r_bits < n_bits) {
    d24a:	4588      	cmp	r8, r1
    d24c:	d20d      	bcs.n	d26a <_rand_sync_read_data+0x36>
		uint8_t  i;
		uint32_t d = 0;
    d24e:	2600      	movs	r6, #0
		/* Join read bits */
		for (i = 0; i < n_bits; i += r_bits) {
    d250:	4634      	mov	r4, r6
			d |= (uint32_t)(_rand_sync_read_one(dev) << i);
    d252:	4628      	mov	r0, r5
    d254:	47c8      	blx	r9
    d256:	40a0      	lsls	r0, r4
		for (i = 0; i < n_bits; i += r_bits) {
    d258:	4444      	add	r4, r8
    d25a:	b2e4      	uxtb	r4, r4
    d25c:	42a7      	cmp	r7, r4
			d |= (uint32_t)(_rand_sync_read_one(dev) << i);
    d25e:	ea46 0600 	orr.w	r6, r6, r0
		for (i = 0; i < n_bits; i += r_bits) {
    d262:	d8f6      	bhi.n	d252 <_rand_sync_read_data+0x1e>
		}
		return d;
	} else {
		return _rand_sync_read_one(dev);
	}
}
    d264:	4630      	mov	r0, r6
    d266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return _rand_sync_read_one(dev);
    d26a:	4628      	mov	r0, r5
    d26c:	464b      	mov	r3, r9
}
    d26e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		return _rand_sync_read_one(dev);
    d272:	4718      	bx	r3
    d274:	0000d379 	.word	0x0000d379

0000d278 <rand_sync_init>:
{
    d278:	b570      	push	{r4, r5, r6, lr}
	ASSERT(desc);
    d27a:	4604      	mov	r4, r0
    d27c:	3800      	subs	r0, #0
{
    d27e:	460d      	mov	r5, r1
	ASSERT(desc);
    d280:	4b05      	ldr	r3, [pc, #20]	; (d298 <rand_sync_init+0x20>)
    d282:	4906      	ldr	r1, [pc, #24]	; (d29c <rand_sync_init+0x24>)
    d284:	bf18      	it	ne
    d286:	2001      	movne	r0, #1
    d288:	2229      	movs	r2, #41	; 0x29
    d28a:	4798      	blx	r3
	return _rand_sync_init(&desc->dev, hw);
    d28c:	4629      	mov	r1, r5
    d28e:	4620      	mov	r0, r4
    d290:	4b03      	ldr	r3, [pc, #12]	; (d2a0 <rand_sync_init+0x28>)
}
    d292:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _rand_sync_init(&desc->dev, hw);
    d296:	4718      	bx	r3
    d298:	0000cb55 	.word	0x0000cb55
    d29c:	00014f4b 	.word	0x00014f4b
    d2a0:	0000d2f9 	.word	0x0000d2f9

0000d2a4 <rand_sync_enable>:
{
    d2a4:	b510      	push	{r4, lr}
	ASSERT(desc);
    d2a6:	4604      	mov	r4, r0
    d2a8:	3800      	subs	r0, #0
    d2aa:	4b05      	ldr	r3, [pc, #20]	; (d2c0 <rand_sync_enable+0x1c>)
    d2ac:	4905      	ldr	r1, [pc, #20]	; (d2c4 <rand_sync_enable+0x20>)
    d2ae:	bf18      	it	ne
    d2b0:	2001      	movne	r0, #1
    d2b2:	2236      	movs	r2, #54	; 0x36
    d2b4:	4798      	blx	r3
	return _rand_sync_enable(&desc->dev);
    d2b6:	4620      	mov	r0, r4
    d2b8:	4b03      	ldr	r3, [pc, #12]	; (d2c8 <rand_sync_enable+0x24>)
}
    d2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _rand_sync_enable(&desc->dev);
    d2be:	4718      	bx	r3
    d2c0:	0000cb55 	.word	0x0000cb55
    d2c4:	00014f4b 	.word	0x00014f4b
    d2c8:	0000d341 	.word	0x0000d341

0000d2cc <rand_sync_read8>:

uint8_t rand_sync_read8(const struct rand_sync_desc *const desc)
{
    d2cc:	b510      	push	{r4, lr}
	ASSERT(desc);
    d2ce:	4604      	mov	r4, r0
    d2d0:	3800      	subs	r0, #0
    d2d2:	bf18      	it	ne
    d2d4:	2001      	movne	r0, #1
    d2d6:	225b      	movs	r2, #91	; 0x5b
    d2d8:	4904      	ldr	r1, [pc, #16]	; (d2ec <rand_sync_read8+0x20>)
    d2da:	4b05      	ldr	r3, [pc, #20]	; (d2f0 <rand_sync_read8+0x24>)
    d2dc:	4798      	blx	r3
	return (uint8_t)_rand_sync_read_data(&desc->dev, 8);
    d2de:	4b05      	ldr	r3, [pc, #20]	; (d2f4 <rand_sync_read8+0x28>)
    d2e0:	2108      	movs	r1, #8
    d2e2:	4620      	mov	r0, r4
    d2e4:	4798      	blx	r3
}
    d2e6:	b2c0      	uxtb	r0, r0
    d2e8:	bd10      	pop	{r4, pc}
    d2ea:	bf00      	nop
    d2ec:	00014f4b 	.word	0x00014f4b
    d2f0:	0000cb55 	.word	0x0000cb55
    d2f4:	0000d235 	.word	0x0000d235

0000d2f8 <_rand_sync_init>:
	}
	return ERR_NONE;
}

int32_t _rand_sync_init(struct _rand_sync_dev *const dev, void *const hw)
{
    d2f8:	b538      	push	{r3, r4, r5, lr}
    d2fa:	460c      	mov	r4, r1
	int32_t rc;

	ASSERT(dev && hw);
    d2fc:	4605      	mov	r5, r0
    d2fe:	b110      	cbz	r0, d306 <_rand_sync_init+0xe>
    d300:	1e08      	subs	r0, r1, #0
    d302:	bf18      	it	ne
    d304:	2001      	movne	r0, #1
    d306:	4b0c      	ldr	r3, [pc, #48]	; (d338 <_rand_sync_init+0x40>)
    d308:	490c      	ldr	r1, [pc, #48]	; (d33c <_rand_sync_init+0x44>)
    d30a:	223d      	movs	r2, #61	; 0x3d
    d30c:	4798      	blx	r3
}

static inline hri_trng_ctrla_reg_t hri_trng_get_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Trng *)hw)->CTRLA.reg;
    d30e:	7823      	ldrb	r3, [r4, #0]
	if (hri_trng_get_CTRLA_reg(hw, TRNG_CTRLA_ENABLE)) {
    d310:	f013 0302 	ands.w	r3, r3, #2
    d314:	d10c      	bne.n	d330 <_rand_sync_init+0x38>
	((Trng *)hw)->CTRLA.reg &= ~TRNG_CTRLA_RUNSTDBY;
    d316:	7822      	ldrb	r2, [r4, #0]
    d318:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
    d31c:	7022      	strb	r2, [r4, #0]
}

static inline void hri_trng_clear_EVCTRL_DATARDYEO_bit(const void *const hw)
{
	TRNG_CRITICAL_SECTION_ENTER();
	((Trng *)hw)->EVCTRL.reg &= ~TRNG_EVCTRL_DATARDYEO;
    d31e:	7922      	ldrb	r2, [r4, #4]
    d320:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    d324:	7122      	strb	r2, [r4, #4]

	rc = _trng_init(hw);
	if (rc == ERR_NONE) {
		dev->prvt   = hw;
		dev->n_bits = 32;
    d326:	2220      	movs	r2, #32
		dev->prvt   = hw;
    d328:	602c      	str	r4, [r5, #0]
		dev->n_bits = 32;
    d32a:	712a      	strb	r2, [r5, #4]
	return ERR_NONE;
    d32c:	4618      	mov	r0, r3
	}
	return rc;
}
    d32e:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    d330:	f06f 0010 	mvn.w	r0, #16
	return rc;
    d334:	e7fb      	b.n	d32e <_rand_sync_init+0x36>
    d336:	bf00      	nop
    d338:	0000cb55 	.word	0x0000cb55
    d33c:	00014f66 	.word	0x00014f66

0000d340 <_rand_sync_enable>:
{
	_rand_sync_disable(dev);
}

int32_t _rand_sync_enable(struct _rand_sync_dev *const dev)
{
    d340:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev);
    d342:	4604      	mov	r4, r0
    d344:	3800      	subs	r0, #0
    d346:	bf18      	it	ne
    d348:	2001      	movne	r0, #1
    d34a:	4d09      	ldr	r5, [pc, #36]	; (d370 <_rand_sync_enable+0x30>)
    d34c:	4909      	ldr	r1, [pc, #36]	; (d374 <_rand_sync_enable+0x34>)
    d34e:	224e      	movs	r2, #78	; 0x4e
    d350:	47a8      	blx	r5
	ASSERT(dev->prvt);
    d352:	6820      	ldr	r0, [r4, #0]
    d354:	4907      	ldr	r1, [pc, #28]	; (d374 <_rand_sync_enable+0x34>)
    d356:	3800      	subs	r0, #0
    d358:	bf18      	it	ne
    d35a:	2001      	movne	r0, #1
    d35c:	224f      	movs	r2, #79	; 0x4f
    d35e:	47a8      	blx	r5

	hri_trng_set_CTRLA_ENABLE_bit(dev->prvt);
    d360:	6822      	ldr	r2, [r4, #0]
	((Trng *)hw)->CTRLA.reg |= TRNG_CTRLA_ENABLE;
    d362:	7813      	ldrb	r3, [r2, #0]
    d364:	f043 0302 	orr.w	r3, r3, #2
    d368:	7013      	strb	r3, [r2, #0]
	return ERR_NONE;
}
    d36a:	2000      	movs	r0, #0
    d36c:	bd38      	pop	{r3, r4, r5, pc}
    d36e:	bf00      	nop
    d370:	0000cb55 	.word	0x0000cb55
    d374:	00014f66 	.word	0x00014f66

0000d378 <_rand_sync_read_one>:
	(void)seed;
	return ERR_UNSUPPORTED_OP;
}

uint32_t _rand_sync_read_one(const struct _rand_sync_dev *const dev)
{
    d378:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev);
    d37a:	4604      	mov	r4, r0
    d37c:	3800      	subs	r0, #0
    d37e:	4d0d      	ldr	r5, [pc, #52]	; (d3b4 <_rand_sync_read_one+0x3c>)
    d380:	490d      	ldr	r1, [pc, #52]	; (d3b8 <_rand_sync_read_one+0x40>)
    d382:	bf18      	it	ne
    d384:	2001      	movne	r0, #1
    d386:	2266      	movs	r2, #102	; 0x66
    d388:	47a8      	blx	r5
	ASSERT(dev->prvt);
    d38a:	6820      	ldr	r0, [r4, #0]
    d38c:	490a      	ldr	r1, [pc, #40]	; (d3b8 <_rand_sync_read_one+0x40>)
    d38e:	3800      	subs	r0, #0
    d390:	bf18      	it	ne
    d392:	2001      	movne	r0, #1
    d394:	2267      	movs	r2, #103	; 0x67
    d396:	47a8      	blx	r5
	ASSERT(hri_trng_get_CTRLA_reg(dev->prvt, TRNG_CTRLA_ENABLE));
    d398:	6823      	ldr	r3, [r4, #0]
    d39a:	4907      	ldr	r1, [pc, #28]	; (d3b8 <_rand_sync_read_one+0x40>)
	tmp = ((Trng *)hw)->CTRLA.reg;
    d39c:	7818      	ldrb	r0, [r3, #0]
    d39e:	2268      	movs	r2, #104	; 0x68
    d3a0:	f3c0 0040 	ubfx	r0, r0, #1, #1
    d3a4:	47a8      	blx	r5

	while (!hri_trng_get_INTFLAG_reg(dev->prvt, TRNG_INTFLAG_DATARDY)) {
    d3a6:	6823      	ldr	r3, [r4, #0]
	tmp = ((Trng *)hw)->INTFLAG.reg;
    d3a8:	7a9a      	ldrb	r2, [r3, #10]
    d3aa:	07d2      	lsls	r2, r2, #31
    d3ac:	d5fc      	bpl.n	d3a8 <_rand_sync_read_one+0x30>
	return ((Trng *)hw)->DATA.reg;
    d3ae:	6a18      	ldr	r0, [r3, #32]
		/* Wait until data ready. */
	}
	return hri_trng_read_DATA_reg(dev->prvt);
}
    d3b0:	bd38      	pop	{r3, r4, r5, pc}
    d3b2:	bf00      	nop
    d3b4:	0000cb55 	.word	0x0000cb55
    d3b8:	00014f66 	.word	0x00014f66

0000d3bc <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d3bc:	b430      	push	{r4, r5}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    d3be:	780a      	ldrb	r2, [r1, #0]
    d3c0:	2a81      	cmp	r2, #129	; 0x81
    d3c2:	d11c      	bne.n	d3fe <hid_keyboard_req+0x42>
    d3c4:	784b      	ldrb	r3, [r1, #1]
    d3c6:	2b06      	cmp	r3, #6
    d3c8:	d131      	bne.n	d42e <hid_keyboard_req+0x72>
    d3ca:	4a1a      	ldr	r2, [pc, #104]	; (d434 <hid_keyboard_req+0x78>)
    d3cc:	888c      	ldrh	r4, [r1, #4]
    d3ce:	7b13      	ldrb	r3, [r2, #12]
    d3d0:	429c      	cmp	r4, r3
    d3d2:	d12c      	bne.n	d42e <hid_keyboard_req+0x72>
	switch (req->wValue >> 8) {
    d3d4:	884b      	ldrh	r3, [r1, #2]
    d3d6:	0a1b      	lsrs	r3, r3, #8
    d3d8:	2b21      	cmp	r3, #33	; 0x21
    d3da:	d005      	beq.n	d3e8 <hid_keyboard_req+0x2c>
    d3dc:	2b22      	cmp	r3, #34	; 0x22
    d3de:	d00a      	beq.n	d3f6 <hid_keyboard_req+0x3a>
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
			switch (req->bRequest) {
    d3e0:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    d3e4:	bc30      	pop	{r4, r5}
    d3e6:	4770      	bx	lr
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    d3e8:	6811      	ldr	r1, [r2, #0]
    d3ea:	780a      	ldrb	r2, [r1, #0]
    d3ec:	2300      	movs	r3, #0
				return usbdc_xfer(ep, NULL, 0, 0);
    d3ee:	4c12      	ldr	r4, [pc, #72]	; (d438 <hid_keyboard_req+0x7c>)
    d3f0:	46a4      	mov	ip, r4
}
    d3f2:	bc30      	pop	{r4, r5}
				return usbdc_xfer(ep, NULL, 0, 0);
    d3f4:	4760      	bx	ip
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    d3f6:	4911      	ldr	r1, [pc, #68]	; (d43c <hid_keyboard_req+0x80>)
    d3f8:	2300      	movs	r3, #0
    d3fa:	223b      	movs	r2, #59	; 0x3b
    d3fc:	e7f7      	b.n	d3ee <hid_keyboard_req+0x32>
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d3fe:	f3c2 1241 	ubfx	r2, r2, #5, #2
    d402:	2a01      	cmp	r2, #1
    d404:	d113      	bne.n	d42e <hid_keyboard_req+0x72>
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    d406:	4c0b      	ldr	r4, [pc, #44]	; (d434 <hid_keyboard_req+0x78>)
    d408:	888d      	ldrh	r5, [r1, #4]
    d40a:	7b23      	ldrb	r3, [r4, #12]
    d40c:	429d      	cmp	r5, r3
    d40e:	d10e      	bne.n	d42e <hid_keyboard_req+0x72>
			switch (req->bRequest) {
    d410:	784b      	ldrb	r3, [r1, #1]
    d412:	2b03      	cmp	r3, #3
    d414:	d007      	beq.n	d426 <hid_keyboard_req+0x6a>
    d416:	2b0b      	cmp	r3, #11
    d418:	d1e2      	bne.n	d3e0 <hid_keyboard_req+0x24>
				_hiddf_keyboard_funcd.protocol = req->wValue;
    d41a:	884b      	ldrh	r3, [r1, #2]
    d41c:	73e3      	strb	r3, [r4, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    d41e:	2300      	movs	r3, #0
    d420:	461a      	mov	r2, r3
    d422:	4619      	mov	r1, r3
    d424:	e7e3      	b.n	d3ee <hid_keyboard_req+0x32>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    d426:	2300      	movs	r3, #0
    d428:	f104 010f 	add.w	r1, r4, #15
    d42c:	e7df      	b.n	d3ee <hid_keyboard_req+0x32>
			return ERR_NOT_FOUND;
    d42e:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    d432:	e7d7      	b.n	d3e4 <hid_keyboard_req+0x28>
    d434:	20000de0 	.word	0x20000de0
    d438:	00011311 	.word	0x00011311
    d43c:	00014f7d 	.word	0x00014f7d

0000d440 <hid_keyboard_ctrl>:
	switch (ctrl) {
    d440:	2901      	cmp	r1, #1
{
    d442:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d446:	4615      	mov	r5, r2
	switch (ctrl) {
    d448:	d04b      	beq.n	d4e2 <hid_keyboard_ctrl+0xa2>
    d44a:	2902      	cmp	r1, #2
    d44c:	d066      	beq.n	d51c <hid_keyboard_ctrl+0xdc>
    d44e:	2900      	cmp	r1, #0
    d450:	d167      	bne.n	d522 <hid_keyboard_ctrl+0xe2>
	ifc = desc->sod;
    d452:	6813      	ldr	r3, [r2, #0]
		return hid_keyboard_enable(drv, (struct usbd_descriptors *)param);
    d454:	f8d0 8008 	ldr.w	r8, [r0, #8]
	if (NULL == ifc) {
    d458:	b923      	cbnz	r3, d464 <hid_keyboard_ctrl+0x24>
		return ERR_NOT_FOUND;
    d45a:	f06f 0409 	mvn.w	r4, #9
}
    d45e:	4620      	mov	r0, r4
    d460:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    d464:	7959      	ldrb	r1, [r3, #5]
	ifc_desc.bInterfaceNumber = ifc[2];
    d466:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    d468:	2903      	cmp	r1, #3
    d46a:	d1f6      	bne.n	d45a <hid_keyboard_ctrl+0x1a>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    d46c:	f898 100c 	ldrb.w	r1, [r8, #12]
    d470:	428a      	cmp	r2, r1
    d472:	d059      	beq.n	d528 <hid_keyboard_ctrl+0xe8>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    d474:	29ff      	cmp	r1, #255	; 0xff
    d476:	d15a      	bne.n	d52e <hid_keyboard_ctrl+0xee>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    d478:	f888 200c 	strb.w	r2, [r8, #12]
	return (desc + usb_desc_len(desc));
    d47c:	7818      	ldrb	r0, [r3, #0]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    d47e:	6869      	ldr	r1, [r5, #4]
    d480:	4e2e      	ldr	r6, [pc, #184]	; (d53c <hid_keyboard_ctrl+0xfc>)
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d482:	f8df b0c8 	ldr.w	fp, [pc, #200]	; d54c <hid_keyboard_ctrl+0x10c>
    d486:	f8df 90c8 	ldr.w	r9, [pc, #200]	; d550 <hid_keyboard_ctrl+0x110>
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    d48a:	4418      	add	r0, r3
    d48c:	2221      	movs	r2, #33	; 0x21
    d48e:	4b2c      	ldr	r3, [pc, #176]	; (d540 <hid_keyboard_ctrl+0x100>)
    d490:	4798      	blx	r3
    d492:	2702      	movs	r7, #2
    d494:	6030      	str	r0, [r6, #0]
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    d496:	682b      	ldr	r3, [r5, #0]
    d498:	6869      	ldr	r1, [r5, #4]
    d49a:	7818      	ldrb	r0, [r3, #0]
    d49c:	4418      	add	r0, r3
    d49e:	4b29      	ldr	r3, [pc, #164]	; (d544 <hid_keyboard_ctrl+0x104>)
    d4a0:	4798      	blx	r3
		desc->sod = ep;
    d4a2:	6028      	str	r0, [r5, #0]
		if (NULL != ep) {
    d4a4:	2800      	cmp	r0, #0
    d4a6:	d0d8      	beq.n	d45a <hid_keyboard_ctrl+0x1a>
	return (ptr[0] + (ptr[1] << 8));
    d4a8:	7941      	ldrb	r1, [r0, #5]
    d4aa:	7902      	ldrb	r2, [r0, #4]
			ep_desc.bEndpointAddress = ep[2];
    d4ac:	f890 a002 	ldrb.w	sl, [r0, #2]
    d4b0:	eb02 2201 	add.w	r2, r2, r1, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    d4b4:	b292      	uxth	r2, r2
    d4b6:	78c1      	ldrb	r1, [r0, #3]
    d4b8:	4650      	mov	r0, sl
    d4ba:	47d8      	blx	fp
    d4bc:	4604      	mov	r4, r0
    d4be:	2800      	cmp	r0, #0
    d4c0:	d138      	bne.n	d534 <hid_keyboard_ctrl+0xf4>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    d4c2:	f01a 0f80 	tst.w	sl, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    d4c6:	bf14      	ite	ne
    d4c8:	f888 a00d 	strbne.w	sl, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    d4cc:	f888 a00e 	strbeq.w	sl, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    d4d0:	4650      	mov	r0, sl
    d4d2:	47c8      	blx	r9
	for (i = 0; i < 2; i++) {
    d4d4:	2f01      	cmp	r7, #1
    d4d6:	d102      	bne.n	d4de <hid_keyboard_ctrl+0x9e>
	_hiddf_keyboard_funcd.protocol = 1;
    d4d8:	73f7      	strb	r7, [r6, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    d4da:	7437      	strb	r7, [r6, #16]
	return ERR_NONE;
    d4dc:	e7bf      	b.n	d45e <hid_keyboard_ctrl+0x1e>
    d4de:	2701      	movs	r7, #1
    d4e0:	e7d9      	b.n	d496 <hid_keyboard_ctrl+0x56>
		return hid_keyboard_disable(drv, (struct usbd_descriptors *)param);
    d4e2:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    d4e4:	b11a      	cbz	r2, d4ee <hid_keyboard_ctrl+0xae>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d4e6:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    d4e8:	795b      	ldrb	r3, [r3, #5]
    d4ea:	2b03      	cmp	r3, #3
    d4ec:	d1b5      	bne.n	d45a <hid_keyboard_ctrl+0x1a>
	if (func_data->func_iface != 0xFF) {
    d4ee:	7b23      	ldrb	r3, [r4, #12]
	if (func_data->func_ep_in != 0xFF) {
    d4f0:	7b60      	ldrb	r0, [r4, #13]
	if (func_data->func_iface != 0xFF) {
    d4f2:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    d4f4:	bf1c      	itt	ne
    d4f6:	23ff      	movne	r3, #255	; 0xff
    d4f8:	7323      	strbne	r3, [r4, #12]
	if (func_data->func_ep_in != 0xFF) {
    d4fa:	28ff      	cmp	r0, #255	; 0xff
    d4fc:	d003      	beq.n	d506 <hid_keyboard_ctrl+0xc6>
		usb_d_ep_deinit(func_data->func_ep_in);
    d4fe:	4b12      	ldr	r3, [pc, #72]	; (d548 <hid_keyboard_ctrl+0x108>)
    d500:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    d502:	23ff      	movs	r3, #255	; 0xff
    d504:	7363      	strb	r3, [r4, #13]
	if (func_data->func_ep_out != 0xFF) {
    d506:	7ba0      	ldrb	r0, [r4, #14]
    d508:	28ff      	cmp	r0, #255	; 0xff
    d50a:	d003      	beq.n	d514 <hid_keyboard_ctrl+0xd4>
		usb_d_ep_deinit(func_data->func_ep_out);
    d50c:	4b0e      	ldr	r3, [pc, #56]	; (d548 <hid_keyboard_ctrl+0x108>)
    d50e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    d510:	23ff      	movs	r3, #255	; 0xff
    d512:	73a3      	strb	r3, [r4, #14]
	_hiddf_keyboard_funcd.enabled = false;
    d514:	4b09      	ldr	r3, [pc, #36]	; (d53c <hid_keyboard_ctrl+0xfc>)
    d516:	2400      	movs	r4, #0
    d518:	741c      	strb	r4, [r3, #16]
	return ERR_NONE;
    d51a:	e7a0      	b.n	d45e <hid_keyboard_ctrl+0x1e>
		return ERR_UNSUPPORTED_OP;
    d51c:	f06f 041a 	mvn.w	r4, #26
    d520:	e79d      	b.n	d45e <hid_keyboard_ctrl+0x1e>
	switch (ctrl) {
    d522:	f06f 040c 	mvn.w	r4, #12
    d526:	e79a      	b.n	d45e <hid_keyboard_ctrl+0x1e>
			return ERR_ALREADY_INITIALIZED;
    d528:	f06f 0411 	mvn.w	r4, #17
    d52c:	e797      	b.n	d45e <hid_keyboard_ctrl+0x1e>
			return ERR_NO_RESOURCE;
    d52e:	f06f 041b 	mvn.w	r4, #27
    d532:	e794      	b.n	d45e <hid_keyboard_ctrl+0x1e>
				return ERR_NOT_INITIALIZED;
    d534:	f06f 0413 	mvn.w	r4, #19
    d538:	e791      	b.n	d45e <hid_keyboard_ctrl+0x1e>
    d53a:	bf00      	nop
    d53c:	20000de0 	.word	0x20000de0
    d540:	0000add5 	.word	0x0000add5
    d544:	0000adef 	.word	0x0000adef
    d548:	0000e09d 	.word	0x0000e09d
    d54c:	0000e039 	.word	0x0000e039
    d550:	0000e0c9 	.word	0x0000e0c9

0000d554 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    d554:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    d556:	4b0a      	ldr	r3, [pc, #40]	; (d580 <hiddf_keyboard_init+0x2c>)
    d558:	4798      	blx	r3
    d55a:	2801      	cmp	r0, #1
    d55c:	d80c      	bhi.n	d578 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    d55e:	4809      	ldr	r0, [pc, #36]	; (d584 <hiddf_keyboard_init+0x30>)
    d560:	4b09      	ldr	r3, [pc, #36]	; (d588 <hiddf_keyboard_init+0x34>)
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    d562:	e9c0 3006 	strd	r3, r0, [r0, #24]

	usbdc_register_function(&_hiddf_keyboard);
    d566:	4b09      	ldr	r3, [pc, #36]	; (d58c <hiddf_keyboard_init+0x38>)
    d568:	3014      	adds	r0, #20
    d56a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    d56c:	2001      	movs	r0, #1
    d56e:	4908      	ldr	r1, [pc, #32]	; (d590 <hiddf_keyboard_init+0x3c>)
    d570:	4b08      	ldr	r3, [pc, #32]	; (d594 <hiddf_keyboard_init+0x40>)
    d572:	4798      	blx	r3
	return ERR_NONE;
    d574:	2000      	movs	r0, #0
}
    d576:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d578:	f06f 0010 	mvn.w	r0, #16
    d57c:	e7fb      	b.n	d576 <hiddf_keyboard_init+0x22>
    d57e:	bf00      	nop
    d580:	00011749 	.word	0x00011749
    d584:	20000de0 	.word	0x20000de0
    d588:	0000d441 	.word	0x0000d441
    d58c:	000116f1 	.word	0x000116f1
    d590:	20000500 	.word	0x20000500
    d594:	00011669 	.word	0x00011669

0000d598 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    d598:	b470      	push	{r4, r5, r6}
	return _hiddf_keyboard_funcd.enabled;
    d59a:	4c20      	ldr	r4, [pc, #128]	; (d61c <hiddf_keyboard_keys_state_change+0x84>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    d59c:	7c23      	ldrb	r3, [r4, #16]
    d59e:	2b00      	cmp	r3, #0
    d5a0:	d037      	beq.n	d612 <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    d5a2:	2300      	movs	r3, #0
    d5a4:	e9c4 3301 	strd	r3, r3, [r4, #4]
	modifier_keys = 0;
    d5a8:	461a      	mov	r2, r3

	for (i = 0; i < keys_count; i++) {
		if (true == keys_desc[i].b_modifier) {
    d5aa:	1c46      	adds	r6, r0, #1
	for (i = 0; i < keys_count; i++) {
    d5ac:	b2dd      	uxtb	r5, r3
    d5ae:	42a9      	cmp	r1, r5
    d5b0:	d814      	bhi.n	d5dc <hiddf_keyboard_keys_state_change+0x44>
			modifier_keys++;
		}
	}

	regular_keys = keys_count - modifier_keys;
    d5b2:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    d5b4:	b2d2      	uxtb	r2, r2
    d5b6:	2a06      	cmp	r2, #6
    d5b8:	d818      	bhi.n	d5ec <hiddf_keyboard_keys_state_change+0x54>
    d5ba:	2500      	movs	r5, #0
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
	} else {
		i = 2;
    d5bc:	2302      	movs	r3, #2
		for (j = 0; j < keys_count; j++) {
    d5be:	b2ea      	uxtb	r2, r5
    d5c0:	4291      	cmp	r1, r2
    d5c2:	d919      	bls.n	d5f8 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    d5c4:	7882      	ldrb	r2, [r0, #2]
    d5c6:	2a01      	cmp	r2, #1
    d5c8:	d105      	bne.n	d5d6 <hiddf_keyboard_keys_state_change+0x3e>
				if (true == keys_desc[j].b_modifier) {
    d5ca:	7846      	ldrb	r6, [r0, #1]
    d5cc:	7802      	ldrb	r2, [r0, #0]
    d5ce:	b1de      	cbz	r6, d608 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    d5d0:	7926      	ldrb	r6, [r4, #4]
    d5d2:	4332      	orrs	r2, r6
    d5d4:	7122      	strb	r2, [r4, #4]
		for (j = 0; j < keys_count; j++) {
    d5d6:	3501      	adds	r5, #1
    d5d8:	3003      	adds	r0, #3
    d5da:	e7f0      	b.n	d5be <hiddf_keyboard_keys_state_change+0x26>
		if (true == keys_desc[i].b_modifier) {
    d5dc:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    d5e0:	5d75      	ldrb	r5, [r6, r5]
    d5e2:	b10d      	cbz	r5, d5e8 <hiddf_keyboard_keys_state_change+0x50>
			modifier_keys++;
    d5e4:	3201      	adds	r2, #1
    d5e6:	b2d2      	uxtb	r2, r2
	for (i = 0; i < keys_count; i++) {
    d5e8:	3301      	adds	r3, #1
    d5ea:	e7df      	b.n	d5ac <hiddf_keyboard_keys_state_change+0x14>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    d5ec:	4a0c      	ldr	r2, [pc, #48]	; (d620 <hiddf_keyboard_keys_state_change+0x88>)
    d5ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    d5f2:	f8c4 3006 	str.w	r3, [r4, #6]
    d5f6:	8093      	strh	r3, [r2, #4]
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    d5f8:	7b60      	ldrb	r0, [r4, #13]
    d5fa:	4c0a      	ldr	r4, [pc, #40]	; (d624 <hiddf_keyboard_keys_state_change+0x8c>)
    d5fc:	490a      	ldr	r1, [pc, #40]	; (d628 <hiddf_keyboard_keys_state_change+0x90>)
    d5fe:	46a4      	mov	ip, r4
    d600:	2300      	movs	r3, #0
}
    d602:	bc70      	pop	{r4, r5, r6}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    d604:	2208      	movs	r2, #8
    d606:	4760      	bx	ip
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    d608:	1c5e      	adds	r6, r3, #1
    d60a:	4423      	add	r3, r4
    d60c:	711a      	strb	r2, [r3, #4]
    d60e:	b2f3      	uxtb	r3, r6
    d610:	e7e1      	b.n	d5d6 <hiddf_keyboard_keys_state_change+0x3e>
}
    d612:	f06f 0010 	mvn.w	r0, #16
    d616:	bc70      	pop	{r4, r5, r6}
    d618:	4770      	bx	lr
    d61a:	bf00      	nop
    d61c:	20000de0 	.word	0x20000de0
    d620:	20000de6 	.word	0x20000de6
    d624:	00011311 	.word	0x00011311
    d628:	20000de4 	.word	0x20000de4

0000d62c <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    d62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d630:	460e      	mov	r6, r1
    d632:	4615      	mov	r5, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    d634:	4604      	mov	r4, r0
    d636:	b118      	cbz	r0, d640 <usart_sync_write+0x14>
    d638:	b329      	cbz	r1, d686 <usart_sync_write+0x5a>
    d63a:	1e10      	subs	r0, r2, #0
    d63c:	bf18      	it	ne
    d63e:	2001      	movne	r0, #1
    d640:	4912      	ldr	r1, [pc, #72]	; (d68c <usart_sync_write+0x60>)
    d642:	4b13      	ldr	r3, [pc, #76]	; (d690 <usart_sync_write+0x64>)
	while (!_usart_sync_is_ready_to_send(&descr->device))
    d644:	4f13      	ldr	r7, [pc, #76]	; (d694 <usart_sync_write+0x68>)
	ASSERT(io_descr && buf && length);
    d646:	22f1      	movs	r2, #241	; 0xf1
    d648:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    d64a:	3408      	adds	r4, #8
    d64c:	46b9      	mov	r9, r7
    d64e:	4620      	mov	r0, r4
    d650:	47b8      	blx	r7
    d652:	2800      	cmp	r0, #0
    d654:	d0fb      	beq.n	d64e <usart_sync_write+0x22>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    d656:	f8df 8044 	ldr.w	r8, [pc, #68]	; d69c <usart_sync_write+0x70>
	uint32_t                      offset = 0;
    d65a:	2700      	movs	r7, #0
		_usart_sync_write_byte(&descr->device, buf[offset]);
    d65c:	5df1      	ldrb	r1, [r6, r7]
    d65e:	4620      	mov	r0, r4
    d660:	47c0      	blx	r8
		while (!_usart_sync_is_ready_to_send(&descr->device))
    d662:	4620      	mov	r0, r4
    d664:	47c8      	blx	r9
    d666:	2800      	cmp	r0, #0
    d668:	d0fb      	beq.n	d662 <usart_sync_write+0x36>
			;
	} while (++offset < length);
    d66a:	3701      	adds	r7, #1
    d66c:	42bd      	cmp	r5, r7
    d66e:	d8f5      	bhi.n	d65c <usart_sync_write+0x30>
    d670:	2d00      	cmp	r5, #0
	while (!_usart_sync_is_transmit_done(&descr->device))
    d672:	4e09      	ldr	r6, [pc, #36]	; (d698 <usart_sync_write+0x6c>)
    d674:	bf08      	it	eq
    d676:	2501      	moveq	r5, #1
    d678:	4620      	mov	r0, r4
    d67a:	47b0      	blx	r6
    d67c:	2800      	cmp	r0, #0
    d67e:	d0fb      	beq.n	d678 <usart_sync_write+0x4c>
		;
	return (int32_t)offset;
}
    d680:	4628      	mov	r0, r5
    d682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    d686:	4608      	mov	r0, r1
    d688:	e7da      	b.n	d640 <usart_sync_write+0x14>
    d68a:	bf00      	nop
    d68c:	00014fb8 	.word	0x00014fb8
    d690:	0000cb55 	.word	0x0000cb55
    d694:	000102c1 	.word	0x000102c1
    d698:	000102cb 	.word	0x000102cb
    d69c:	000102ad 	.word	0x000102ad

0000d6a0 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    d6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d6a4:	460e      	mov	r6, r1
    d6a6:	4615      	mov	r5, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    d6a8:	4604      	mov	r4, r0
    d6aa:	b118      	cbz	r0, d6b4 <usart_sync_read+0x14>
    d6ac:	b1e9      	cbz	r1, d6ea <usart_sync_read+0x4a>
    d6ae:	1e10      	subs	r0, r2, #0
    d6b0:	bf18      	it	ne
    d6b2:	2001      	movne	r0, #1
    d6b4:	490e      	ldr	r1, [pc, #56]	; (d6f0 <usart_sync_read+0x50>)
    d6b6:	4b0f      	ldr	r3, [pc, #60]	; (d6f4 <usart_sync_read+0x54>)
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    d6b8:	f8df 903c 	ldr.w	r9, [pc, #60]	; d6f8 <usart_sync_read+0x58>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    d6bc:	f8df 803c 	ldr.w	r8, [pc, #60]	; d6fc <usart_sync_read+0x5c>
	ASSERT(io_descr && buf && length);
    d6c0:	f44f 7286 	mov.w	r2, #268	; 0x10c
    d6c4:	4798      	blx	r3
	uint32_t                      offset = 0;
    d6c6:	2700      	movs	r7, #0
		while (!_usart_sync_is_byte_received(&descr->device))
    d6c8:	3408      	adds	r4, #8
    d6ca:	4620      	mov	r0, r4
    d6cc:	47c8      	blx	r9
    d6ce:	2800      	cmp	r0, #0
    d6d0:	d0fb      	beq.n	d6ca <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    d6d2:	4620      	mov	r0, r4
    d6d4:	47c0      	blx	r8
    d6d6:	55f0      	strb	r0, [r6, r7]
	} while (++offset < length);
    d6d8:	3701      	adds	r7, #1
    d6da:	42bd      	cmp	r5, r7
    d6dc:	d8f5      	bhi.n	d6ca <usart_sync_read+0x2a>

	return (int32_t)offset;
    d6de:	2d00      	cmp	r5, #0
}
    d6e0:	bf14      	ite	ne
    d6e2:	4628      	movne	r0, r5
    d6e4:	2001      	moveq	r0, #1
    d6e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    d6ea:	4608      	mov	r0, r1
    d6ec:	e7e2      	b.n	d6b4 <usart_sync_read+0x14>
    d6ee:	bf00      	nop
    d6f0:	00014fb8 	.word	0x00014fb8
    d6f4:	0000cb55 	.word	0x0000cb55
    d6f8:	000102d5 	.word	0x000102d5
    d6fc:	000102b9 	.word	0x000102b9

0000d700 <usart_sync_init>:
{
    d700:	b538      	push	{r3, r4, r5, lr}
    d702:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    d704:	4604      	mov	r4, r0
    d706:	b110      	cbz	r0, d70e <usart_sync_init+0xe>
    d708:	1e08      	subs	r0, r1, #0
    d70a:	bf18      	it	ne
    d70c:	2001      	movne	r0, #1
    d70e:	4907      	ldr	r1, [pc, #28]	; (d72c <usart_sync_init+0x2c>)
    d710:	4b07      	ldr	r3, [pc, #28]	; (d730 <usart_sync_init+0x30>)
    d712:	2234      	movs	r2, #52	; 0x34
    d714:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    d716:	4b07      	ldr	r3, [pc, #28]	; (d734 <usart_sync_init+0x34>)
    d718:	4629      	mov	r1, r5
    d71a:	f104 0008 	add.w	r0, r4, #8
    d71e:	4798      	blx	r3
	if (init_status) {
    d720:	b918      	cbnz	r0, d72a <usart_sync_init+0x2a>
	descr->io.read  = usart_sync_read;
    d722:	4b05      	ldr	r3, [pc, #20]	; (d738 <usart_sync_init+0x38>)
    d724:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
    d726:	4b05      	ldr	r3, [pc, #20]	; (d73c <usart_sync_init+0x3c>)
    d728:	6023      	str	r3, [r4, #0]
}
    d72a:	bd38      	pop	{r3, r4, r5, pc}
    d72c:	00014fb8 	.word	0x00014fb8
    d730:	0000cb55 	.word	0x0000cb55
    d734:	000101c9 	.word	0x000101c9
    d738:	0000d6a1 	.word	0x0000d6a1
    d73c:	0000d62d 	.word	0x0000d62d

0000d740 <usart_sync_enable>:
{
    d740:	b510      	push	{r4, lr}
	ASSERT(descr);
    d742:	4604      	mov	r4, r0
    d744:	3800      	subs	r0, #0
    d746:	bf18      	it	ne
    d748:	2001      	movne	r0, #1
    d74a:	4905      	ldr	r1, [pc, #20]	; (d760 <usart_sync_enable+0x20>)
    d74c:	4b05      	ldr	r3, [pc, #20]	; (d764 <usart_sync_enable+0x24>)
    d74e:	2253      	movs	r2, #83	; 0x53
    d750:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    d752:	f104 0008 	add.w	r0, r4, #8
    d756:	4b04      	ldr	r3, [pc, #16]	; (d768 <usart_sync_enable+0x28>)
    d758:	4798      	blx	r3
}
    d75a:	2000      	movs	r0, #0
    d75c:	bd10      	pop	{r4, pc}
    d75e:	bf00      	nop
    d760:	00014fb8 	.word	0x00014fb8
    d764:	0000cb55 	.word	0x0000cb55
    d768:	0001026d 	.word	0x0001026d

0000d76c <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    d76c:	4b01      	ldr	r3, [pc, #4]	; (d774 <_mclk_init+0x8>)
    d76e:	2201      	movs	r2, #1
    d770:	715a      	strb	r2, [r3, #5]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
}
    d772:	4770      	bx	lr
    d774:	40000800 	.word	0x40000800

0000d778 <hri_gclk_wait_for_sync.constprop.0>:
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d778:	4903      	ldr	r1, [pc, #12]	; (d788 <hri_gclk_wait_for_sync.constprop.0+0x10>)
    d77a:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    d77e:	684a      	ldr	r2, [r1, #4]
    d780:	421a      	tst	r2, r3
    d782:	d1fc      	bne.n	d77e <hri_gclk_wait_for_sync.constprop.0+0x6>
}
    d784:	4770      	bx	lr
    d786:	bf00      	nop
    d788:	40001c00 	.word	0x40001c00

0000d78c <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    d78c:	b510      	push	{r4, lr}

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    d78e:	07c4      	lsls	r4, r0, #31
    d790:	d504      	bpl.n	d79c <_gclk_init_generators_by_fref+0x10>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d792:	4b0e      	ldr	r3, [pc, #56]	; (d7cc <_gclk_init_generators_by_fref+0x40>)
    d794:	4a0e      	ldr	r2, [pc, #56]	; (d7d0 <_gclk_init_generators_by_fref+0x44>)
    d796:	621a      	str	r2, [r3, #32]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    d798:	4b0e      	ldr	r3, [pc, #56]	; (d7d4 <_gclk_init_generators_by_fref+0x48>)
    d79a:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    d79c:	0781      	lsls	r1, r0, #30
    d79e:	d504      	bpl.n	d7aa <_gclk_init_generators_by_fref+0x1e>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d7a0:	4b0a      	ldr	r3, [pc, #40]	; (d7cc <_gclk_init_generators_by_fref+0x40>)
    d7a2:	4a0d      	ldr	r2, [pc, #52]	; (d7d8 <_gclk_init_generators_by_fref+0x4c>)
    d7a4:	625a      	str	r2, [r3, #36]	; 0x24
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    d7a6:	4b0b      	ldr	r3, [pc, #44]	; (d7d4 <_gclk_init_generators_by_fref+0x48>)
    d7a8:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    d7aa:	0742      	lsls	r2, r0, #29
    d7ac:	d504      	bpl.n	d7b8 <_gclk_init_generators_by_fref+0x2c>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d7ae:	4b07      	ldr	r3, [pc, #28]	; (d7cc <_gclk_init_generators_by_fref+0x40>)
    d7b0:	4a0a      	ldr	r2, [pc, #40]	; (d7dc <_gclk_init_generators_by_fref+0x50>)
    d7b2:	629a      	str	r2, [r3, #40]	; 0x28
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    d7b4:	4b07      	ldr	r3, [pc, #28]	; (d7d4 <_gclk_init_generators_by_fref+0x48>)
    d7b6:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    d7b8:	0703      	lsls	r3, r0, #28
    d7ba:	d506      	bpl.n	d7ca <_gclk_init_generators_by_fref+0x3e>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    d7bc:	4b03      	ldr	r3, [pc, #12]	; (d7cc <_gclk_init_generators_by_fref+0x40>)
    d7be:	4a08      	ldr	r2, [pc, #32]	; (d7e0 <_gclk_init_generators_by_fref+0x54>)
    d7c0:	62da      	str	r2, [r3, #44]	; 0x2c
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    d7c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    d7c6:	4b03      	ldr	r3, [pc, #12]	; (d7d4 <_gclk_init_generators_by_fref+0x48>)
    d7c8:	4718      	bx	r3
    d7ca:	bd10      	pop	{r4, pc}
    d7cc:	40001c00 	.word	0x40001c00
    d7d0:	00010108 	.word	0x00010108
    d7d4:	0000d779 	.word	0x0000d779
    d7d8:	00010106 	.word	0x00010106
    d7dc:	00100106 	.word	0x00100106
    d7e0:	00010104 	.word	0x00010104

0000d7e4 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    d7e4:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    d7e6:	4c04      	ldr	r4, [pc, #16]	; (d7f8 <stdio_redirect_init+0x14>)
    d7e8:	4b04      	ldr	r3, [pc, #16]	; (d7fc <stdio_redirect_init+0x18>)
    d7ea:	4620      	mov	r0, r4
    d7ec:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    d7ee:	4620      	mov	r0, r4
    d7f0:	4b03      	ldr	r3, [pc, #12]	; (d800 <stdio_redirect_init+0x1c>)
}
    d7f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	stdio_io_init(&GRID_AUX.io);
    d7f6:	4718      	bx	r3
    d7f8:	20014ae0 	.word	0x20014ae0
    d7fc:	0000d741 	.word	0x0000d741
    d800:	0000ac21 	.word	0x0000ac21

0000d804 <flash_ready>:
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    d804:	6943      	ldr	r3, [r0, #20]
    d806:	b103      	cbz	r3, d80a <flash_ready+0x6>
		descr->callbacks.cb_ready(descr);
    d808:	4718      	bx	r3
	}
}
    d80a:	4770      	bx	lr

0000d80c <flash_error>:
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    d80c:	6983      	ldr	r3, [r0, #24]
    d80e:	b103      	cbz	r3, d812 <flash_error+0x6>
		descr->callbacks.cb_error(descr);
    d810:	4718      	bx	r3
	}
}
    d812:	4770      	bx	lr

0000d814 <flash_is_address_aligned>:
{
    d814:	b538      	push	{r3, r4, r5, lr}
	ASSERT(flash);
    d816:	4604      	mov	r4, r0
    d818:	3800      	subs	r0, #0
    d81a:	bf18      	it	ne
    d81c:	2001      	movne	r0, #1
{
    d81e:	460d      	mov	r5, r1
	ASSERT(flash);
    d820:	f240 1217 	movw	r2, #279	; 0x117
    d824:	4906      	ldr	r1, [pc, #24]	; (d840 <flash_is_address_aligned+0x2c>)
    d826:	4b07      	ldr	r3, [pc, #28]	; (d844 <flash_is_address_aligned+0x30>)
    d828:	4798      	blx	r3
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    d82a:	4b07      	ldr	r3, [pc, #28]	; (d848 <flash_is_address_aligned+0x34>)
    d82c:	4620      	mov	r0, r4
    d82e:	4798      	blx	r3
	if (flash_addr & (page_size - 1)) {
    d830:	3801      	subs	r0, #1
    d832:	4228      	tst	r0, r5
}
    d834:	bf14      	ite	ne
    d836:	f06f 000d 	mvnne.w	r0, #13
    d83a:	2000      	moveq	r0, #0
    d83c:	bd38      	pop	{r3, r4, r5, pc}
    d83e:	bf00      	nop
    d840:	00014fd4 	.word	0x00014fd4
    d844:	0000cb55 	.word	0x0000cb55
    d848:	0000b4bd 	.word	0x0000b4bd

0000d84c <flash_init>:
{
    d84c:	b538      	push	{r3, r4, r5, lr}
    d84e:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    d850:	4604      	mov	r4, r0
    d852:	b110      	cbz	r0, d85a <flash_init+0xe>
    d854:	1e08      	subs	r0, r1, #0
    d856:	bf18      	it	ne
    d858:	2001      	movne	r0, #1
    d85a:	4907      	ldr	r1, [pc, #28]	; (d878 <flash_init+0x2c>)
    d85c:	4b07      	ldr	r3, [pc, #28]	; (d87c <flash_init+0x30>)
    d85e:	2238      	movs	r2, #56	; 0x38
    d860:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    d862:	4b07      	ldr	r3, [pc, #28]	; (d880 <flash_init+0x34>)
    d864:	4629      	mov	r1, r5
    d866:	4620      	mov	r0, r4
    d868:	4798      	blx	r3
	if (rc) {
    d86a:	b918      	cbnz	r0, d874 <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    d86c:	4b05      	ldr	r3, [pc, #20]	; (d884 <flash_init+0x38>)
    d86e:	6023      	str	r3, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    d870:	4b05      	ldr	r3, [pc, #20]	; (d888 <flash_init+0x3c>)
    d872:	6063      	str	r3, [r4, #4]
}
    d874:	bd38      	pop	{r3, r4, r5, pc}
    d876:	bf00      	nop
    d878:	00014fd4 	.word	0x00014fd4
    d87c:	0000cb55 	.word	0x0000cb55
    d880:	0000b44d 	.word	0x0000b44d
    d884:	0000d805 	.word	0x0000d805
    d888:	0000d80d 	.word	0x0000d80d

0000d88c <flash_read>:
{
    d88c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d890:	460d      	mov	r5, r1
    d892:	4616      	mov	r6, r2
    d894:	461f      	mov	r7, r3
	ASSERT(flash && buffer && length);
    d896:	4604      	mov	r4, r0
    d898:	b118      	cbz	r0, d8a2 <flash_read+0x16>
    d89a:	b1ea      	cbz	r2, d8d8 <flash_read+0x4c>
    d89c:	1e18      	subs	r0, r3, #0
    d89e:	bf18      	it	ne
    d8a0:	2001      	movne	r0, #1
    d8a2:	4910      	ldr	r1, [pc, #64]	; (d8e4 <flash_read+0x58>)
    d8a4:	4b10      	ldr	r3, [pc, #64]	; (d8e8 <flash_read+0x5c>)
    d8a6:	2256      	movs	r2, #86	; 0x56
    d8a8:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d8aa:	4b10      	ldr	r3, [pc, #64]	; (d8ec <flash_read+0x60>)
    d8ac:	4620      	mov	r0, r4
    d8ae:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d8b0:	4b0f      	ldr	r3, [pc, #60]	; (d8f0 <flash_read+0x64>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d8b2:	4680      	mov	r8, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d8b4:	4620      	mov	r0, r4
    d8b6:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    d8b8:	fb00 f008 	mul.w	r0, r0, r8
    d8bc:	42a8      	cmp	r0, r5
    d8be:	d30d      	bcc.n	d8dc <flash_read+0x50>
    d8c0:	197b      	adds	r3, r7, r5
    d8c2:	4298      	cmp	r0, r3
    d8c4:	d30a      	bcc.n	d8dc <flash_read+0x50>
	_flash_read(&flash->dev, src_addr, buffer, length);
    d8c6:	4620      	mov	r0, r4
    d8c8:	463b      	mov	r3, r7
    d8ca:	4c0a      	ldr	r4, [pc, #40]	; (d8f4 <flash_read+0x68>)
    d8cc:	4632      	mov	r2, r6
    d8ce:	4629      	mov	r1, r5
    d8d0:	47a0      	blx	r4
	return ERR_NONE;
    d8d2:	2000      	movs	r0, #0
}
    d8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(flash && buffer && length);
    d8d8:	4610      	mov	r0, r2
    d8da:	e7e2      	b.n	d8a2 <flash_read+0x16>
		return ERR_BAD_ADDRESS;
    d8dc:	f06f 000d 	mvn.w	r0, #13
    d8e0:	e7f8      	b.n	d8d4 <flash_read+0x48>
    d8e2:	bf00      	nop
    d8e4:	00014fd4 	.word	0x00014fd4
    d8e8:	0000cb55 	.word	0x0000cb55
    d8ec:	0000b4bd 	.word	0x0000b4bd
    d8f0:	0000b4c3 	.word	0x0000b4c3
    d8f4:	0000b4cb 	.word	0x0000b4cb

0000d8f8 <flash_write>:
{
    d8f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d8fc:	460e      	mov	r6, r1
    d8fe:	4617      	mov	r7, r2
    d900:	4698      	mov	r8, r3
	ASSERT(flash && buffer && length);
    d902:	4605      	mov	r5, r0
    d904:	b118      	cbz	r0, d90e <flash_write+0x16>
    d906:	b31a      	cbz	r2, d950 <flash_write+0x58>
    d908:	1e18      	subs	r0, r3, #0
    d90a:	bf18      	it	ne
    d90c:	2001      	movne	r0, #1
    d90e:	4914      	ldr	r1, [pc, #80]	; (d960 <flash_write+0x68>)
    d910:	4b14      	ldr	r3, [pc, #80]	; (d964 <flash_write+0x6c>)
    d912:	226a      	movs	r2, #106	; 0x6a
    d914:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d916:	4b14      	ldr	r3, [pc, #80]	; (d968 <flash_write+0x70>)
    d918:	4628      	mov	r0, r5
    d91a:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d91c:	4b13      	ldr	r3, [pc, #76]	; (d96c <flash_write+0x74>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d91e:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d920:	4628      	mov	r0, r5
    d922:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    d924:	4360      	muls	r0, r4
    d926:	42b0      	cmp	r0, r6
    d928:	d314      	bcc.n	d954 <flash_write+0x5c>
    d92a:	eb08 0306 	add.w	r3, r8, r6
    d92e:	4298      	cmp	r0, r3
    d930:	d310      	bcc.n	d954 <flash_write+0x5c>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    d932:	4b0f      	ldr	r3, [pc, #60]	; (d970 <flash_write+0x78>)
    d934:	4631      	mov	r1, r6
    d936:	4628      	mov	r0, r5
    d938:	4798      	blx	r3
    d93a:	4604      	mov	r4, r0
    d93c:	b968      	cbnz	r0, d95a <flash_write+0x62>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    d93e:	4628      	mov	r0, r5
    d940:	4643      	mov	r3, r8
    d942:	4d0c      	ldr	r5, [pc, #48]	; (d974 <flash_write+0x7c>)
    d944:	463a      	mov	r2, r7
    d946:	4631      	mov	r1, r6
    d948:	47a8      	blx	r5
	return ERR_NONE;
    d94a:	4620      	mov	r0, r4
}
    d94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(flash && buffer && length);
    d950:	4610      	mov	r0, r2
    d952:	e7dc      	b.n	d90e <flash_write+0x16>
		return ERR_BAD_ADDRESS;
    d954:	f06f 000d 	mvn.w	r0, #13
    d958:	e7f8      	b.n	d94c <flash_write+0x54>
		return ERR_DENIED;
    d95a:	f06f 0010 	mvn.w	r0, #16
    d95e:	e7f5      	b.n	d94c <flash_write+0x54>
    d960:	00014fd4 	.word	0x00014fd4
    d964:	0000cb55 	.word	0x0000cb55
    d968:	0000b4bd 	.word	0x0000b4bd
    d96c:	0000b4c3 	.word	0x0000b4c3
    d970:	0000b659 	.word	0x0000b659
    d974:	0000b4e5 	.word	0x0000b4e5

0000d978 <flash_erase>:
{
    d978:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d97c:	4688      	mov	r8, r1
    d97e:	4617      	mov	r7, r2
	ASSERT(flash && page_nums);
    d980:	4604      	mov	r4, r0
    d982:	b110      	cbz	r0, d98a <flash_erase+0x12>
    d984:	1e10      	subs	r0, r2, #0
    d986:	bf18      	it	ne
    d988:	2001      	movne	r0, #1
    d98a:	4912      	ldr	r1, [pc, #72]	; (d9d4 <flash_erase+0x5c>)
    d98c:	4b12      	ldr	r3, [pc, #72]	; (d9d8 <flash_erase+0x60>)
    d98e:	229a      	movs	r2, #154	; 0x9a
    d990:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d992:	4b12      	ldr	r3, [pc, #72]	; (d9dc <flash_erase+0x64>)
    d994:	4620      	mov	r0, r4
    d996:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d998:	4b11      	ldr	r3, [pc, #68]	; (d9e0 <flash_erase+0x68>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    d99a:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d99c:	4620      	mov	r0, r4
    d99e:	4798      	blx	r3
	rc = flash_is_address_aligned(flash, dst_addr);
    d9a0:	4b10      	ldr	r3, [pc, #64]	; (d9e4 <flash_erase+0x6c>)
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    d9a2:	4681      	mov	r9, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    d9a4:	4641      	mov	r1, r8
    d9a6:	4620      	mov	r0, r4
    d9a8:	4798      	blx	r3
	if (rc) {
    d9aa:	4606      	mov	r6, r0
    d9ac:	b958      	cbnz	r0, d9c6 <flash_erase+0x4e>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    d9ae:	454f      	cmp	r7, r9
    d9b0:	d80c      	bhi.n	d9cc <flash_erase+0x54>
    d9b2:	fbb8 f5f5 	udiv	r5, r8, r5
    d9b6:	443d      	add	r5, r7
    d9b8:	454d      	cmp	r5, r9
    d9ba:	d807      	bhi.n	d9cc <flash_erase+0x54>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    d9bc:	4b0a      	ldr	r3, [pc, #40]	; (d9e8 <flash_erase+0x70>)
    d9be:	463a      	mov	r2, r7
    d9c0:	4641      	mov	r1, r8
    d9c2:	4620      	mov	r0, r4
    d9c4:	4798      	blx	r3
}
    d9c6:	4630      	mov	r0, r6
    d9c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
    d9cc:	f06f 060c 	mvn.w	r6, #12
    d9d0:	e7f9      	b.n	d9c6 <flash_erase+0x4e>
    d9d2:	bf00      	nop
    d9d4:	00014fd4 	.word	0x00014fd4
    d9d8:	0000cb55 	.word	0x0000cb55
    d9dc:	0000b4bd 	.word	0x0000b4bd
    d9e0:	0000b4c3 	.word	0x0000b4c3
    d9e4:	0000d815 	.word	0x0000d815
    d9e8:	0000b5ad 	.word	0x0000b5ad

0000d9ec <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    d9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ASSERT(io);
    d9ee:	4604      	mov	r4, r0
    d9f0:	3800      	subs	r0, #0
    d9f2:	bf18      	it	ne
    d9f4:	2001      	movne	r0, #1
{
    d9f6:	460f      	mov	r7, r1
    d9f8:	4616      	mov	r6, r2
	ASSERT(io);
    d9fa:	4909      	ldr	r1, [pc, #36]	; (da20 <_spi_m_async_io_write+0x34>)
    d9fc:	4b09      	ldr	r3, [pc, #36]	; (da24 <_spi_m_async_io_write+0x38>)
    d9fe:	f240 1227 	movw	r2, #295	; 0x127
    da02:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    da04:	2500      	movs	r5, #0
	spi->xfer.txbuf = (uint8_t *)buf;
	spi->xfer.size  = length;
	spi->xfercnt    = 0;

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    da06:	2310      	movs	r3, #16
    da08:	7223      	strb	r3, [r4, #8]
	spi->xfer.txbuf = (uint8_t *)buf;
    da0a:	e9c4 7505 	strd	r7, r5, [r4, #20]
	spi->xfercnt    = 0;
    da0e:	e9c4 6507 	strd	r6, r5, [r4, #28]
	_spi_m_async_enable_tx(&spi->dev, true);
    da12:	4b05      	ldr	r3, [pc, #20]	; (da28 <_spi_m_async_io_write+0x3c>)
    da14:	2101      	movs	r1, #1
    da16:	f1a4 0020 	sub.w	r0, r4, #32
    da1a:	4798      	blx	r3

	return ERR_NONE;
}
    da1c:	4628      	mov	r0, r5
    da1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    da20:	00014feb 	.word	0x00014feb
    da24:	0000cb55 	.word	0x0000cb55
    da28:	00010875 	.word	0x00010875

0000da2c <_spi_m_async_io_read>:
{
    da2c:	b570      	push	{r4, r5, r6, lr}
	ASSERT(io);
    da2e:	4604      	mov	r4, r0
    da30:	3800      	subs	r0, #0
    da32:	bf18      	it	ne
    da34:	2001      	movne	r0, #1
{
    da36:	460d      	mov	r5, r1
    da38:	4616      	mov	r6, r2
	ASSERT(io);
    da3a:	490c      	ldr	r1, [pc, #48]	; (da6c <_spi_m_async_io_read+0x40>)
    da3c:	4b0c      	ldr	r3, [pc, #48]	; (da70 <_spi_m_async_io_read+0x44>)
    da3e:	f240 1205 	movw	r2, #261	; 0x105
    da42:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    da44:	61a5      	str	r5, [r4, #24]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    da46:	2310      	movs	r3, #16
	spi->xfer.txbuf = NULL;
    da48:	2500      	movs	r5, #0
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    da4a:	7223      	strb	r3, [r4, #8]
	spi->xfer.txbuf = NULL;
    da4c:	6165      	str	r5, [r4, #20]
	spi->xfercnt    = 0;
    da4e:	e9c4 6507 	strd	r6, r5, [r4, #28]
	_spi_m_async_enable_rx(&spi->dev, true);
    da52:	3c20      	subs	r4, #32
    da54:	4b07      	ldr	r3, [pc, #28]	; (da74 <_spi_m_async_io_read+0x48>)
    da56:	2101      	movs	r1, #1
    da58:	4620      	mov	r0, r4
    da5a:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    da5c:	4b06      	ldr	r3, [pc, #24]	; (da78 <_spi_m_async_io_read+0x4c>)
    da5e:	f240 11ff 	movw	r1, #511	; 0x1ff
    da62:	4620      	mov	r0, r4
    da64:	4798      	blx	r3
}
    da66:	4628      	mov	r0, r5
    da68:	bd70      	pop	{r4, r5, r6, pc}
    da6a:	bf00      	nop
    da6c:	00014feb 	.word	0x00014feb
    da70:	0000cb55 	.word	0x0000cb55
    da74:	000108a1 	.word	0x000108a1
    da78:	0001090d 	.word	0x0001090d

0000da7c <_spi_dev_error>:
{
    da7c:	b570      	push	{r4, r5, r6, lr}
	_spi_m_async_enable_tx(dev, false);
    da7e:	4b0c      	ldr	r3, [pc, #48]	; (dab0 <_spi_dev_error+0x34>)
{
    da80:	4604      	mov	r4, r0
    da82:	460d      	mov	r5, r1
	_spi_m_async_enable_tx(dev, false);
    da84:	2100      	movs	r1, #0
    da86:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    da88:	4b0a      	ldr	r3, [pc, #40]	; (dab4 <_spi_dev_error+0x38>)
    da8a:	2100      	movs	r1, #0
    da8c:	4620      	mov	r0, r4
    da8e:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    da90:	4b09      	ldr	r3, [pc, #36]	; (dab8 <_spi_dev_error+0x3c>)
    da92:	2100      	movs	r1, #0
    da94:	4620      	mov	r0, r4
    da96:	4798      	blx	r3
	spi->stat = 0;
    da98:	2300      	movs	r3, #0
    da9a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    da9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    daa0:	b123      	cbz	r3, daac <_spi_dev_error+0x30>
		spi->callbacks.cb_error(spi, status);
    daa2:	4629      	mov	r1, r5
    daa4:	1f20      	subs	r0, r4, #4
}
    daa6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		spi->callbacks.cb_error(spi, status);
    daaa:	4718      	bx	r3
}
    daac:	bd70      	pop	{r4, r5, r6, pc}
    daae:	bf00      	nop
    dab0:	00010875 	.word	0x00010875
    dab4:	000108a1 	.word	0x000108a1
    dab8:	000108d9 	.word	0x000108d9

0000dabc <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    dabc:	e9d0 320f 	ldrd	r3, r2, [r0, #60]	; 0x3c
    dac0:	429a      	cmp	r2, r3
{
    dac2:	b510      	push	{r4, lr}
    dac4:	4604      	mov	r4, r0
	if (spi->xfercnt >= spi->xfer.size) {
    dac6:	d30b      	bcc.n	dae0 <_spi_dev_complete+0x24>
		_spi_m_async_enable_tx_complete(dev, false);
    dac8:	4b06      	ldr	r3, [pc, #24]	; (dae4 <_spi_dev_complete+0x28>)
    daca:	2100      	movs	r1, #0
    dacc:	4798      	blx	r3
		spi->stat = 0;
    dace:	2300      	movs	r3, #0
    dad0:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    dad4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    dad6:	b11b      	cbz	r3, dae0 <_spi_dev_complete+0x24>
			spi->callbacks.cb_xfer(spi);
    dad8:	1f20      	subs	r0, r4, #4
}
    dada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			spi->callbacks.cb_xfer(spi);
    dade:	4718      	bx	r3
}
    dae0:	bd10      	pop	{r4, pc}
    dae2:	bf00      	nop
    dae4:	000108d9 	.word	0x000108d9

0000dae8 <_spi_dev_rx>:
{
    dae8:	b570      	push	{r4, r5, r6, lr}
	if (spi->xfer.rxbuf) {
    daea:	6b85      	ldr	r5, [r0, #56]	; 0x38
    daec:	4b1c      	ldr	r3, [pc, #112]	; (db60 <_spi_dev_rx+0x78>)
{
    daee:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    daf0:	b305      	cbz	r5, db34 <_spi_dev_rx+0x4c>
		if (!(dev->char_size > 1)) {
    daf2:	7902      	ldrb	r2, [r0, #4]
    daf4:	2a01      	cmp	r2, #1
    daf6:	d816      	bhi.n	db26 <_spi_dev_rx+0x3e>
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    daf8:	4798      	blx	r3
    dafa:	6c23      	ldr	r3, [r4, #64]	; 0x40
    dafc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    dafe:	1c59      	adds	r1, r3, #1
    db00:	6421      	str	r1, [r4, #64]	; 0x40
    db02:	54d0      	strb	r0, [r2, r3]
	if (spi->xfercnt < spi->xfer.size) {
    db04:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
    db08:	4299      	cmp	r1, r3
    db0a:	d21a      	bcs.n	db42 <_spi_dev_rx+0x5a>
		if (spi->xfer.txbuf) {
    db0c:	6b62      	ldr	r2, [r4, #52]	; 0x34
    db0e:	4b15      	ldr	r3, [pc, #84]	; (db64 <_spi_dev_rx+0x7c>)
    db10:	b1aa      	cbz	r2, db3e <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    db12:	7920      	ldrb	r0, [r4, #4]
    db14:	2801      	cmp	r0, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    db16:	bf94      	ite	ls
    db18:	5c51      	ldrbls	r1, [r2, r1]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    db1a:	f832 1011 	ldrhhi.w	r1, [r2, r1, lsl #1]
    db1e:	4620      	mov	r0, r4
}
    db20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    db24:	4718      	bx	r3
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    db26:	6c06      	ldr	r6, [r0, #64]	; 0x40
    db28:	1c72      	adds	r2, r6, #1
    db2a:	6402      	str	r2, [r0, #64]	; 0x40
    db2c:	4798      	blx	r3
    db2e:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
    db32:	e7e7      	b.n	db04 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    db34:	4798      	blx	r3
		spi->xfercnt++;
    db36:	6c23      	ldr	r3, [r4, #64]	; 0x40
    db38:	3301      	adds	r3, #1
    db3a:	6423      	str	r3, [r4, #64]	; 0x40
    db3c:	e7e2      	b.n	db04 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    db3e:	88e1      	ldrh	r1, [r4, #6]
    db40:	e7ed      	b.n	db1e <_spi_dev_rx+0x36>
		_spi_m_async_enable_rx(dev, false);
    db42:	4b09      	ldr	r3, [pc, #36]	; (db68 <_spi_dev_rx+0x80>)
    db44:	2100      	movs	r1, #0
    db46:	4620      	mov	r0, r4
    db48:	4798      	blx	r3
		spi->stat = 0;
    db4a:	2300      	movs	r3, #0
    db4c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    db50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    db52:	b11b      	cbz	r3, db5c <_spi_dev_rx+0x74>
			spi->callbacks.cb_xfer(spi);
    db54:	1f20      	subs	r0, r4, #4
}
    db56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			spi->callbacks.cb_xfer(spi);
    db5a:	4718      	bx	r3
}
    db5c:	bd70      	pop	{r4, r5, r6, pc}
    db5e:	bf00      	nop
    db60:	00010939 	.word	0x00010939
    db64:	0001090d 	.word	0x0001090d
    db68:	000108a1 	.word	0x000108a1

0000db6c <_spi_dev_tx>:
{
    db6c:	b570      	push	{r4, r5, r6, lr}
    db6e:	6c03      	ldr	r3, [r0, #64]	; 0x40
	if (!(dev->char_size > 1)) {
    db70:	7902      	ldrb	r2, [r0, #4]
    db72:	6b41      	ldr	r1, [r0, #52]	; 0x34
    db74:	1c5d      	adds	r5, r3, #1
    db76:	2a01      	cmp	r2, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    db78:	6405      	str	r5, [r0, #64]	; 0x40
    db7a:	bf94      	ite	ls
    db7c:	5cc9      	ldrbls	r1, [r1, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    db7e:	f831 1013 	ldrhhi.w	r1, [r1, r3, lsl #1]
    db82:	4a09      	ldr	r2, [pc, #36]	; (dba8 <_spi_dev_tx+0x3c>)
{
    db84:	4604      	mov	r4, r0
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    db86:	4790      	blx	r2
	if (spi->xfercnt == spi->xfer.size) {
    db88:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
    db8c:	429a      	cmp	r2, r3
    db8e:	d109      	bne.n	dba4 <_spi_dev_tx+0x38>
		_spi_m_async_enable_tx(dev, false);
    db90:	4b06      	ldr	r3, [pc, #24]	; (dbac <_spi_dev_tx+0x40>)
    db92:	2100      	movs	r1, #0
    db94:	4620      	mov	r0, r4
    db96:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    db98:	4620      	mov	r0, r4
    db9a:	4b05      	ldr	r3, [pc, #20]	; (dbb0 <_spi_dev_tx+0x44>)
}
    db9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_spi_m_async_enable_tx_complete(dev, true);
    dba0:	2101      	movs	r1, #1
    dba2:	4718      	bx	r3
}
    dba4:	bd70      	pop	{r4, r5, r6, pc}
    dba6:	bf00      	nop
    dba8:	0001090d 	.word	0x0001090d
    dbac:	00010875 	.word	0x00010875
    dbb0:	000108d9 	.word	0x000108d9

0000dbb4 <spi_m_async_init>:
{
    dbb4:	b570      	push	{r4, r5, r6, lr}
    dbb6:	460e      	mov	r6, r1
	ASSERT(spi && hw);
    dbb8:	4604      	mov	r4, r0
    dbba:	b110      	cbz	r0, dbc2 <spi_m_async_init+0xe>
    dbbc:	1e08      	subs	r0, r1, #0
    dbbe:	bf18      	it	ne
    dbc0:	2001      	movne	r0, #1
	spi->dev.prvt = (void *)hw;
    dbc2:	4625      	mov	r5, r4
	ASSERT(spi && hw);
    dbc4:	4911      	ldr	r1, [pc, #68]	; (dc0c <spi_m_async_init+0x58>)
    dbc6:	4b12      	ldr	r3, [pc, #72]	; (dc10 <spi_m_async_init+0x5c>)
    dbc8:	22a5      	movs	r2, #165	; 0xa5
    dbca:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    dbcc:	f845 6f04 	str.w	r6, [r5, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    dbd0:	4b10      	ldr	r3, [pc, #64]	; (dc14 <spi_m_async_init+0x60>)
    dbd2:	4631      	mov	r1, r6
    dbd4:	4628      	mov	r0, r5
    dbd6:	4798      	blx	r3
	if (rc >= 0) {
    dbd8:	2800      	cmp	r0, #0
    dbda:	db15      	blt.n	dc08 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    dbdc:	4e0e      	ldr	r6, [pc, #56]	; (dc18 <spi_m_async_init+0x64>)
    dbde:	4a0f      	ldr	r2, [pc, #60]	; (dc1c <spi_m_async_init+0x68>)
    dbe0:	2100      	movs	r1, #0
    dbe2:	4628      	mov	r0, r5
    dbe4:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    dbe6:	4a0e      	ldr	r2, [pc, #56]	; (dc20 <spi_m_async_init+0x6c>)
    dbe8:	2101      	movs	r1, #1
    dbea:	4628      	mov	r0, r5
    dbec:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    dbee:	4a0d      	ldr	r2, [pc, #52]	; (dc24 <spi_m_async_init+0x70>)
    dbf0:	2102      	movs	r1, #2
    dbf2:	4628      	mov	r0, r5
    dbf4:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    dbf6:	4a0c      	ldr	r2, [pc, #48]	; (dc28 <spi_m_async_init+0x74>)
    dbf8:	2103      	movs	r1, #3
    dbfa:	4628      	mov	r0, r5
    dbfc:	47b0      	blx	r6
	spi->io.read  = _spi_m_async_io_read;
    dbfe:	4b0b      	ldr	r3, [pc, #44]	; (dc2c <spi_m_async_init+0x78>)
    dc00:	62a3      	str	r3, [r4, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    dc02:	4b0b      	ldr	r3, [pc, #44]	; (dc30 <spi_m_async_init+0x7c>)
    dc04:	6263      	str	r3, [r4, #36]	; 0x24
	return ERR_NONE;
    dc06:	2000      	movs	r0, #0
}
    dc08:	bd70      	pop	{r4, r5, r6, pc}
    dc0a:	bf00      	nop
    dc0c:	00014feb 	.word	0x00014feb
    dc10:	0000cb55 	.word	0x0000cb55
    dc14:	00010781 	.word	0x00010781
    dc18:	00010961 	.word	0x00010961
    dc1c:	0000db6d 	.word	0x0000db6d
    dc20:	0000dae9 	.word	0x0000dae9
    dc24:	0000dabd 	.word	0x0000dabd
    dc28:	0000da7d 	.word	0x0000da7d
    dc2c:	0000da2d 	.word	0x0000da2d
    dc30:	0000d9ed 	.word	0x0000d9ed

0000dc34 <spi_m_async_enable>:
{
    dc34:	b510      	push	{r4, lr}
	ASSERT(spi);
    dc36:	4604      	mov	r4, r0
    dc38:	3800      	subs	r0, #0
    dc3a:	4b05      	ldr	r3, [pc, #20]	; (dc50 <spi_m_async_enable+0x1c>)
    dc3c:	4905      	ldr	r1, [pc, #20]	; (dc54 <spi_m_async_enable+0x20>)
    dc3e:	bf18      	it	ne
    dc40:	2001      	movne	r0, #1
    dc42:	22c1      	movs	r2, #193	; 0xc1
    dc44:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    dc46:	1d20      	adds	r0, r4, #4
    dc48:	4b03      	ldr	r3, [pc, #12]	; (dc58 <spi_m_async_enable+0x24>)
}
    dc4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_spi_m_async_enable(&spi->dev);
    dc4e:	4718      	bx	r3
    dc50:	0000cb55 	.word	0x0000cb55
    dc54:	00014feb 	.word	0x00014feb
    dc58:	000107d9 	.word	0x000107d9

0000dc5c <spi_m_async_set_baudrate>:
{
    dc5c:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    dc5e:	4604      	mov	r4, r0
    dc60:	3800      	subs	r0, #0
    dc62:	4b0a      	ldr	r3, [pc, #40]	; (dc8c <spi_m_async_set_baudrate+0x30>)
    dc64:	bf18      	it	ne
    dc66:	2001      	movne	r0, #1
{
    dc68:	460d      	mov	r5, r1
	ASSERT(spi);
    dc6a:	22cf      	movs	r2, #207	; 0xcf
    dc6c:	4908      	ldr	r1, [pc, #32]	; (dc90 <spi_m_async_set_baudrate+0x34>)
    dc6e:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    dc70:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    dc74:	06db      	lsls	r3, r3, #27
    dc76:	d405      	bmi.n	dc84 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    dc78:	4629      	mov	r1, r5
    dc7a:	1d20      	adds	r0, r4, #4
    dc7c:	4b05      	ldr	r3, [pc, #20]	; (dc94 <spi_m_async_set_baudrate+0x38>)
}
    dc7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    dc82:	4718      	bx	r3
}
    dc84:	f06f 0003 	mvn.w	r0, #3
    dc88:	bd70      	pop	{r4, r5, r6, pc}
    dc8a:	bf00      	nop
    dc8c:	0000cb55 	.word	0x0000cb55
    dc90:	00014feb 	.word	0x00014feb
    dc94:	0001083d 	.word	0x0001083d

0000dc98 <spi_m_async_set_mode>:
{
    dc98:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    dc9a:	4604      	mov	r4, r0
    dc9c:	3800      	subs	r0, #0
    dc9e:	4b0a      	ldr	r3, [pc, #40]	; (dcc8 <spi_m_async_set_mode+0x30>)
    dca0:	bf18      	it	ne
    dca2:	2001      	movne	r0, #1
{
    dca4:	460d      	mov	r5, r1
	ASSERT(spi);
    dca6:	22d9      	movs	r2, #217	; 0xd9
    dca8:	4908      	ldr	r1, [pc, #32]	; (dccc <spi_m_async_set_mode+0x34>)
    dcaa:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    dcac:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    dcb0:	06db      	lsls	r3, r3, #27
    dcb2:	d405      	bmi.n	dcc0 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    dcb4:	4629      	mov	r1, r5
    dcb6:	1d20      	adds	r0, r4, #4
    dcb8:	4b05      	ldr	r3, [pc, #20]	; (dcd0 <spi_m_async_set_mode+0x38>)
}
    dcba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_async_set_mode(&spi->dev, mode);
    dcbe:	4718      	bx	r3
}
    dcc0:	f06f 0003 	mvn.w	r0, #3
    dcc4:	bd70      	pop	{r4, r5, r6, pc}
    dcc6:	bf00      	nop
    dcc8:	0000cb55 	.word	0x0000cb55
    dccc:	00014feb 	.word	0x00014feb
    dcd0:	00010809 	.word	0x00010809

0000dcd4 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    dcd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ASSERT(spi);
    dcd6:	4604      	mov	r4, r0
    dcd8:	3800      	subs	r0, #0
{
    dcda:	461e      	mov	r6, r3
	ASSERT(spi);
    dcdc:	bf18      	it	ne
    dcde:	2001      	movne	r0, #1
    dce0:	4b11      	ldr	r3, [pc, #68]	; (dd28 <spi_m_async_transfer+0x54>)
{
    dce2:	460d      	mov	r5, r1
    dce4:	4617      	mov	r7, r2
	ASSERT(spi);
    dce6:	4911      	ldr	r1, [pc, #68]	; (dd2c <spi_m_async_transfer+0x58>)
    dce8:	f44f 729c 	mov.w	r2, #312	; 0x138
    dcec:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
	spi->xfer.txbuf = (uint8_t *)txbuf;
	spi->xfer.size  = length;
	spi->xfercnt    = 0;
    dcee:	2300      	movs	r3, #0
	spi->xfer.size  = length;
    dcf0:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    dcf2:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
	_spi_m_async_enable_rx(&spi->dev, true);
    dcf4:	1d26      	adds	r6, r4, #4
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    dcf6:	2310      	movs	r3, #16
    dcf8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    dcfc:	e9c4 570e 	strd	r5, r7, [r4, #56]	; 0x38
	_spi_m_async_enable_rx(&spi->dev, true);
    dd00:	4b0b      	ldr	r3, [pc, #44]	; (dd30 <spi_m_async_transfer+0x5c>)
    dd02:	2101      	movs	r1, #1
    dd04:	4630      	mov	r0, r6
    dd06:	4798      	blx	r3
	if (txbuf) {
    dd08:	4b0a      	ldr	r3, [pc, #40]	; (dd34 <spi_m_async_transfer+0x60>)
    dd0a:	b155      	cbz	r5, dd22 <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    dd0c:	7a21      	ldrb	r1, [r4, #8]
    dd0e:	6c62      	ldr	r2, [r4, #68]	; 0x44
    dd10:	2901      	cmp	r1, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    dd12:	bf94      	ite	ls
    dd14:	5ca9      	ldrbls	r1, [r5, r2]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    dd16:	f835 1012 	ldrhhi.w	r1, [r5, r2, lsl #1]
		}
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    dd1a:	4630      	mov	r0, r6
    dd1c:	4798      	blx	r3
	}

	return ERR_NONE;
}
    dd1e:	2000      	movs	r0, #0
    dd20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    dd22:	8961      	ldrh	r1, [r4, #10]
    dd24:	e7f9      	b.n	dd1a <spi_m_async_transfer+0x46>
    dd26:	bf00      	nop
    dd28:	0000cb55 	.word	0x0000cb55
    dd2c:	00014feb 	.word	0x00014feb
    dd30:	000108a1 	.word	0x000108a1
    dd34:	0001090d 	.word	0x0001090d

0000dd38 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    dd38:	b570      	push	{r4, r5, r6, lr}
    dd3a:	460e      	mov	r6, r1
    dd3c:	4615      	mov	r5, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    dd3e:	4604      	mov	r4, r0
    dd40:	b118      	cbz	r0, dd4a <spi_m_async_register_callback+0x12>
    dd42:	2901      	cmp	r1, #1
    dd44:	bf8c      	ite	hi
    dd46:	2000      	movhi	r0, #0
    dd48:	2001      	movls	r0, #1
    dd4a:	4909      	ldr	r1, [pc, #36]	; (dd70 <spi_m_async_register_callback+0x38>)
    dd4c:	4b09      	ldr	r3, [pc, #36]	; (dd74 <spi_m_async_register_callback+0x3c>)
    dd4e:	f240 1263 	movw	r2, #355	; 0x163
    dd52:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    dd54:	b90e      	cbnz	r6, dd5a <spi_m_async_register_callback+0x22>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    dd56:	6325      	str	r5, [r4, #48]	; 0x30
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
	}
}
    dd58:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    dd5a:	1e2a      	subs	r2, r5, #0
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    dd5c:	6365      	str	r5, [r4, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    dd5e:	f104 0004 	add.w	r0, r4, #4
    dd62:	4b05      	ldr	r3, [pc, #20]	; (dd78 <spi_m_async_register_callback+0x40>)
}
    dd64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    dd68:	bf18      	it	ne
    dd6a:	2201      	movne	r2, #1
    dd6c:	2103      	movs	r1, #3
    dd6e:	4718      	bx	r3
    dd70:	00014feb 	.word	0x00014feb
    dd74:	0000cb55 	.word	0x0000cb55
    dd78:	00010991 	.word	0x00010991

0000dd7c <spi_m_async_get_io_descriptor>:

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    dd7c:	b538      	push	{r3, r4, r5, lr}
    dd7e:	460d      	mov	r5, r1
	ASSERT(spi && io);
    dd80:	4604      	mov	r4, r0
    dd82:	b110      	cbz	r0, dd8a <spi_m_async_get_io_descriptor+0xe>
    dd84:	1e08      	subs	r0, r1, #0
    dd86:	bf18      	it	ne
    dd88:	2001      	movne	r0, #1
    dd8a:	4904      	ldr	r1, [pc, #16]	; (dd9c <spi_m_async_get_io_descriptor+0x20>)
    dd8c:	4b04      	ldr	r3, [pc, #16]	; (dda0 <spi_m_async_get_io_descriptor+0x24>)
    dd8e:	f240 126f 	movw	r2, #367	; 0x16f
	*io = &spi->io;
    dd92:	3424      	adds	r4, #36	; 0x24
	ASSERT(spi && io);
    dd94:	4798      	blx	r3
	*io = &spi->io;
    dd96:	602c      	str	r4, [r5, #0]
	return 0;
}
    dd98:	2000      	movs	r0, #0
    dd9a:	bd38      	pop	{r3, r4, r5, pc}
    dd9c:	00014feb 	.word	0x00014feb
    dda0:	0000cb55 	.word	0x0000cb55

0000dda4 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    dda4:	b570      	push	{r4, r5, r6, lr}
    dda6:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    dda8:	4604      	mov	r4, r0
    ddaa:	b110      	cbz	r0, ddb2 <crc_sync_init+0xe>
    ddac:	1e08      	subs	r0, r1, #0
    ddae:	bf18      	it	ne
    ddb0:	2001      	movne	r0, #1
    ddb2:	4905      	ldr	r1, [pc, #20]	; (ddc8 <crc_sync_init+0x24>)
    ddb4:	4b05      	ldr	r3, [pc, #20]	; (ddcc <crc_sync_init+0x28>)
    ddb6:	222b      	movs	r2, #43	; 0x2b
    ddb8:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    ddba:	4629      	mov	r1, r5
    ddbc:	4620      	mov	r0, r4
    ddbe:	4b04      	ldr	r3, [pc, #16]	; (ddd0 <crc_sync_init+0x2c>)
}
    ddc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _crc_sync_init(&descr->dev, hw);
    ddc4:	4718      	bx	r3
    ddc6:	bf00      	nop
    ddc8:	00015008 	.word	0x00015008
    ddcc:	0000cb55 	.word	0x0000cb55
    ddd0:	00011b6d 	.word	0x00011b6d

0000ddd4 <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    ddd4:	4a0a      	ldr	r2, [pc, #40]	; (de00 <_usb_d_find_ep+0x2c>)
{
    ddd6:	b570      	push	{r4, r5, r6, lr}
    ddd8:	2300      	movs	r3, #0
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    ddda:	f000 050f 	and.w	r5, r0, #15
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    ddde:	7854      	ldrb	r4, [r2, #1]
    dde0:	4284      	cmp	r4, r0
    dde2:	b259      	sxtb	r1, r3
    dde4:	d00a      	beq.n	ddfc <_usb_d_find_ep+0x28>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    dde6:	7816      	ldrb	r6, [r2, #0]
    dde8:	b90e      	cbnz	r6, ddee <_usb_d_find_ep+0x1a>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    ddea:	42ac      	cmp	r4, r5
    ddec:	d006      	beq.n	ddfc <_usb_d_find_ep+0x28>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    ddee:	3301      	adds	r3, #1
    ddf0:	2b0d      	cmp	r3, #13
    ddf2:	f102 0220 	add.w	r2, r2, #32
    ddf6:	d1f2      	bne.n	ddde <_usb_d_find_ep+0xa>
			return i;
		}
	}
	return -1;
    ddf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    ddfc:	4608      	mov	r0, r1
    ddfe:	bd70      	pop	{r4, r5, r6, pc}
    de00:	20000e00 	.word	0x20000e00

0000de04 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    de04:	2000      	movs	r0, #0
    de06:	4770      	bx	lr

0000de08 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    de08:	b513      	push	{r0, r1, r4, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    de0a:	4b0a      	ldr	r3, [pc, #40]	; (de34 <usb_d_cb_trans_more+0x2c>)
{
    de0c:	9101      	str	r1, [sp, #4]
    de0e:	4604      	mov	r4, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    de10:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    de12:	4b09      	ldr	r3, [pc, #36]	; (de38 <usb_d_cb_trans_more+0x30>)
    de14:	9901      	ldr	r1, [sp, #4]
    de16:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    de1a:	789a      	ldrb	r2, [r3, #2]
    de1c:	2a03      	cmp	r2, #3
    de1e:	d105      	bne.n	de2c <usb_d_cb_trans_more+0x24>
		return ept->callbacks.more(ep, transfered);
    de20:	699b      	ldr	r3, [r3, #24]
    de22:	4620      	mov	r0, r4
	}
	return false;
}
    de24:	b002      	add	sp, #8
    de26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return ept->callbacks.more(ep, transfered);
    de2a:	4718      	bx	r3
}
    de2c:	2000      	movs	r0, #0
    de2e:	b002      	add	sp, #8
    de30:	bd10      	pop	{r4, pc}
    de32:	bf00      	nop
    de34:	0000ddd5 	.word	0x0000ddd5
    de38:	20000e00 	.word	0x20000e00

0000de3c <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    de3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    de40:	4b37      	ldr	r3, [pc, #220]	; (df20 <_usb_d_cb_trans_done+0xe4>)
    de42:	4c38      	ldr	r4, [pc, #224]	; (df24 <_usb_d_cb_trans_done+0xe8>)
{
    de44:	b085      	sub	sp, #20
    de46:	4680      	mov	r8, r0
    de48:	460f      	mov	r7, r1
    de4a:	4691      	mov	r9, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    de4c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    de4e:	0146      	lsls	r6, r0, #5
    de50:	2f00      	cmp	r7, #0
    de52:	d143      	bne.n	dedc <_usb_d_cb_trans_done+0xa0>
		ept->xfer.hdr.status = USB_XFER_DONE;
    de54:	19a5      	adds	r5, r4, r6
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    de56:	5da1      	ldrb	r1, [r4, r6]
		ept->xfer.hdr.status = USB_XFER_DONE;
    de58:	70ef      	strb	r7, [r5, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    de5a:	2900      	cmp	r1, #0
    de5c:	d135      	bne.n	deca <_usb_d_cb_trans_done+0x8e>
	if (state == USB_EP_S_X_DATA) {
    de5e:	2320      	movs	r3, #32
    de60:	220c      	movs	r2, #12
    de62:	fb13 2000 	smlabb	r0, r3, r0, r2
    de66:	78ab      	ldrb	r3, [r5, #2]
    de68:	2b03      	cmp	r3, #3
    de6a:	eb04 0200 	add.w	r2, r4, r0
    de6e:	69eb      	ldr	r3, [r5, #28]
    de70:	7868      	ldrb	r0, [r5, #1]
    de72:	d126      	bne.n	dec2 <_usb_d_cb_trans_done+0x86>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    de74:	2101      	movs	r1, #1
    de76:	f995 400c 	ldrsb.w	r4, [r5, #12]
    de7a:	4798      	blx	r3
		if (err) {
    de7c:	786b      	ldrb	r3, [r5, #1]
    de7e:	b168      	cbz	r0, de9c <_usb_d_cb_trans_done+0x60>
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    de80:	2c00      	cmp	r4, #0
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    de82:	f240 2205 	movw	r2, #517	; 0x205
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    de86:	bfb4      	ite	lt
    de88:	4618      	movlt	r0, r3
    de8a:	f043 0080 	orrge.w	r0, r3, #128	; 0x80
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    de8e:	806a      	strh	r2, [r5, #2]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    de90:	4b25      	ldr	r3, [pc, #148]	; (df28 <_usb_d_cb_trans_done+0xec>)
    de92:	2101      	movs	r1, #1
    de94:	4798      	blx	r3
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
}
    de96:	b005      	add	sp, #20
    de98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct usb_d_transfer trans
    de9c:	2c00      	cmp	r4, #0
    de9e:	bfac      	ite	ge
    dea0:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    dea4:	f003 030f 	andlt.w	r3, r3, #15
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    dea8:	2204      	movs	r2, #4
	struct usb_d_transfer trans
    deaa:	f88d 300c 	strb.w	r3, [sp, #12]
    deae:	2301      	movs	r3, #1
    deb0:	e9cd 0001 	strd	r0, r0, [sp, #4]
    deb4:	f88d 300d 	strb.w	r3, [sp, #13]
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    deb8:	70aa      	strb	r2, [r5, #2]
	return _usb_d_dev_ep_trans(&trans);
    deba:	4b1c      	ldr	r3, [pc, #112]	; (df2c <_usb_d_cb_trans_done+0xf0>)
    debc:	a801      	add	r0, sp, #4
    debe:	4798      	blx	r3
    dec0:	e7e9      	b.n	de96 <_usb_d_cb_trans_done+0x5a>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    dec2:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    dec4:	2302      	movs	r3, #2
    dec6:	70ab      	strb	r3, [r5, #2]
    dec8:	e7e5      	b.n	de96 <_usb_d_cb_trans_done+0x5a>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    deca:	2301      	movs	r3, #1
    decc:	70ab      	strb	r3, [r5, #2]
	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    dece:	4434      	add	r4, r6
    ded0:	464a      	mov	r2, r9
    ded2:	69e3      	ldr	r3, [r4, #28]
    ded4:	78e1      	ldrb	r1, [r4, #3]
    ded6:	4640      	mov	r0, r8
    ded8:	4798      	blx	r3
    deda:	e7dc      	b.n	de96 <_usb_d_cb_trans_done+0x5a>
	} else if (code == USB_TRANS_STALL) {
    dedc:	2f01      	cmp	r7, #1
		ept->xfer.hdr.status = USB_XFER_HALT;
    dede:	eb04 0306 	add.w	r3, r4, r6
	} else if (code == USB_TRANS_STALL) {
    dee2:	d10b      	bne.n	defc <_usb_d_cb_trans_done+0xc0>
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    dee4:	5da1      	ldrb	r1, [r4, r6]
		ept->xfer.hdr.status = USB_XFER_HALT;
    dee6:	2202      	movs	r2, #2
    dee8:	70da      	strb	r2, [r3, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    deea:	b921      	cbnz	r1, def6 <_usb_d_cb_trans_done+0xba>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    deec:	709a      	strb	r2, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    deee:	4640      	mov	r0, r8
    def0:	4b0d      	ldr	r3, [pc, #52]	; (df28 <_usb_d_cb_trans_done+0xec>)
    def2:	4798      	blx	r3
    def4:	e7eb      	b.n	dece <_usb_d_cb_trans_done+0x92>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    def6:	2205      	movs	r2, #5
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    def8:	709a      	strb	r2, [r3, #2]
    defa:	e7e8      	b.n	dece <_usb_d_cb_trans_done+0x92>
	} else if (code == USB_TRANS_ABORT) {
    defc:	2f02      	cmp	r7, #2
    defe:	d107      	bne.n	df10 <_usb_d_cb_trans_done+0xd4>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    df00:	2204      	movs	r2, #4
    df02:	70da      	strb	r2, [r3, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    df04:	5da2      	ldrb	r2, [r4, r6]
    df06:	b90a      	cbnz	r2, df0c <_usb_d_cb_trans_done+0xd0>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    df08:	709f      	strb	r7, [r3, #2]
			return;
    df0a:	e7c4      	b.n	de96 <_usb_d_cb_trans_done+0x5a>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    df0c:	2201      	movs	r2, #1
    df0e:	e7f3      	b.n	def8 <_usb_d_cb_trans_done+0xbc>
	} else if (code == USB_TRANS_RESET) {
    df10:	2f03      	cmp	r7, #3
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    df12:	bf0c      	ite	eq
    df14:	f44f 62a0 	moveq.w	r2, #1280	; 0x500
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    df18:	f240 6206 	movwne	r2, #1542	; 0x606
    df1c:	805a      	strh	r2, [r3, #2]
    df1e:	e7d6      	b.n	dece <_usb_d_cb_trans_done+0x92>
    df20:	0000ddd5 	.word	0x0000ddd5
    df24:	20000e00 	.word	0x20000e00
    df28:	0000c545 	.word	0x0000c545
    df2c:	0000c665 	.word	0x0000c665

0000df30 <usb_d_cb_trans_setup>:
{
    df30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    df34:	4b18      	ldr	r3, [pc, #96]	; (df98 <usb_d_cb_trans_setup+0x68>)
	uint8_t *        req      = ept->xfer.req;
    df36:	4f19      	ldr	r7, [pc, #100]	; (df9c <usb_d_cb_trans_setup+0x6c>)
    df38:	4d19      	ldr	r5, [pc, #100]	; (dfa0 <usb_d_cb_trans_setup+0x70>)
{
    df3a:	4604      	mov	r4, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    df3c:	4798      	blx	r3
	uint8_t *        req      = ept->xfer.req;
    df3e:	f04f 0820 	mov.w	r8, #32
    df42:	230c      	movs	r3, #12
    df44:	fb18 3800 	smlabb	r8, r8, r0, r3
    df48:	44b8      	add	r8, r7
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    df4a:	4b16      	ldr	r3, [pc, #88]	; (dfa4 <usb_d_cb_trans_setup+0x74>)
	int8_t           ep_index = _usb_d_find_ep(ep);
    df4c:	4606      	mov	r6, r0
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    df4e:	4641      	mov	r1, r8
    df50:	4620      	mov	r0, r4
    df52:	4798      	blx	r3
	if (n != 8) {
    df54:	b2c0      	uxtb	r0, r0
    df56:	2808      	cmp	r0, #8
    df58:	f044 0980 	orr.w	r9, r4, #128	; 0x80
    df5c:	d008      	beq.n	df70 <usb_d_cb_trans_setup+0x40>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    df5e:	2101      	movs	r1, #1
    df60:	4620      	mov	r0, r4
    df62:	47a8      	blx	r5
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    df64:	4648      	mov	r0, r9
    df66:	462b      	mov	r3, r5
    df68:	2101      	movs	r1, #1
}
    df6a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    df6e:	4718      	bx	r3
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    df70:	eb07 1646 	add.w	r6, r7, r6, lsl #5
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    df74:	2100      	movs	r1, #0
    df76:	4620      	mov	r0, r4
    df78:	47a8      	blx	r5
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    df7a:	2701      	movs	r7, #1
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    df7c:	2100      	movs	r1, #0
    df7e:	4648      	mov	r0, r9
    df80:	47a8      	blx	r5
	if (!ept->callbacks.req(ep, req)) {
    df82:	6973      	ldr	r3, [r6, #20]
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    df84:	70b7      	strb	r7, [r6, #2]
	if (!ept->callbacks.req(ep, req)) {
    df86:	4641      	mov	r1, r8
    df88:	4620      	mov	r0, r4
    df8a:	4798      	blx	r3
    df8c:	b910      	cbnz	r0, df94 <usb_d_cb_trans_setup+0x64>
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    df8e:	2305      	movs	r3, #5
    df90:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    df92:	e7e4      	b.n	df5e <usb_d_cb_trans_setup+0x2e>
}
    df94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    df98:	0000ddd5 	.word	0x0000ddd5
    df9c:	20000e00 	.word	0x20000e00
    dfa0:	0000c545 	.word	0x0000c545
    dfa4:	0000c611 	.word	0x0000c611

0000dfa8 <usb_d_init>:

int32_t usb_d_init(void)
{
    dfa8:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    dfaa:	4b11      	ldr	r3, [pc, #68]	; (dff0 <usb_d_init+0x48>)
    dfac:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    dfae:	2800      	cmp	r0, #0
    dfb0:	db1d      	blt.n	dfee <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    dfb2:	4b10      	ldr	r3, [pc, #64]	; (dff4 <usb_d_init+0x4c>)
    dfb4:	4810      	ldr	r0, [pc, #64]	; (dff8 <usb_d_init+0x50>)
    dfb6:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    dfba:	2100      	movs	r1, #0
    dfbc:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    dfbe:	4b0e      	ldr	r3, [pc, #56]	; (dff8 <usb_d_init+0x50>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    dfc0:	490e      	ldr	r1, [pc, #56]	; (dffc <usb_d_init+0x54>)
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    dfc2:	2200      	movs	r2, #0
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    dfc4:	20ff      	movs	r0, #255	; 0xff
    dfc6:	3201      	adds	r2, #1
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    dfc8:	2a0d      	cmp	r2, #13
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    dfca:	e9c3 1105 	strd	r1, r1, [r3, #20]
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    dfce:	7058      	strb	r0, [r3, #1]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    dfd0:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    dfd2:	f103 0320 	add.w	r3, r3, #32
    dfd6:	d1f6      	bne.n	dfc6 <usb_d_init+0x1e>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    dfd8:	4c09      	ldr	r4, [pc, #36]	; (e000 <usb_d_init+0x58>)
    dfda:	490a      	ldr	r1, [pc, #40]	; (e004 <usb_d_init+0x5c>)
    dfdc:	2000      	movs	r0, #0
    dfde:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    dfe0:	4909      	ldr	r1, [pc, #36]	; (e008 <usb_d_init+0x60>)
    dfe2:	2001      	movs	r0, #1
    dfe4:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    dfe6:	2002      	movs	r0, #2
    dfe8:	4908      	ldr	r1, [pc, #32]	; (e00c <usb_d_init+0x64>)
    dfea:	47a0      	blx	r4
	return ERR_NONE;
    dfec:	2000      	movs	r0, #0
}
    dfee:	bd10      	pop	{r4, pc}
    dff0:	0000c13d 	.word	0x0000c13d
    dff4:	000124ed 	.word	0x000124ed
    dff8:	20000e00 	.word	0x20000e00
    dffc:	0000de05 	.word	0x0000de05
    e000:	0000c805 	.word	0x0000c805
    e004:	0000df31 	.word	0x0000df31
    e008:	0000de09 	.word	0x0000de09
    e00c:	0000de3d 	.word	0x0000de3d

0000e010 <usb_d_register_callback>:
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    e010:	4b00      	ldr	r3, [pc, #0]	; (e014 <usb_d_register_callback+0x4>)
    e012:	4718      	bx	r3
    e014:	0000c7e1 	.word	0x0000c7e1

0000e018 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
	return _usb_d_dev_enable();
    e018:	4b00      	ldr	r3, [pc, #0]	; (e01c <usb_d_enable+0x4>)
    e01a:	4718      	bx	r3
    e01c:	0000c219 	.word	0x0000c219

0000e020 <usb_d_attach>:
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
	_usb_d_dev_attach();
    e020:	4b00      	ldr	r3, [pc, #0]	; (e024 <usb_d_attach+0x4>)
    e022:	4718      	bx	r3
    e024:	0000c275 	.word	0x0000c275

0000e028 <usb_d_get_frame_num>:
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
	return _usb_d_dev_get_frame_n();
    e028:	4b00      	ldr	r3, [pc, #0]	; (e02c <usb_d_get_frame_num+0x4>)
    e02a:	4718      	bx	r3
    e02c:	0000c293 	.word	0x0000c293

0000e030 <usb_d_set_address>:
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
	_usb_d_dev_set_address(addr);
    e030:	4b00      	ldr	r3, [pc, #0]	; (e034 <usb_d_set_address+0x4>)
    e032:	4718      	bx	r3
    e034:	0000c287 	.word	0x0000c287

0000e038 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    e038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    e03a:	4c11      	ldr	r4, [pc, #68]	; (e080 <usb_d_ep_init+0x48>)
{
    e03c:	4606      	mov	r6, r0
    e03e:	460d      	mov	r5, r1
    e040:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    e042:	47a0      	blx	r4
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    e044:	2800      	cmp	r0, #0
    e046:	da14      	bge.n	e072 <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    e048:	20ff      	movs	r0, #255	; 0xff
    e04a:	47a0      	blx	r4
		if (ep_index < 0) {
    e04c:	1e04      	subs	r4, r0, #0
    e04e:	db13      	blt.n	e078 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    e050:	4b0c      	ldr	r3, [pc, #48]	; (e084 <usb_d_ep_init+0x4c>)
    e052:	463a      	mov	r2, r7
    e054:	4629      	mov	r1, r5
    e056:	4630      	mov	r0, r6
    e058:	4798      	blx	r3
	if (rc < 0) {
    e05a:	2800      	cmp	r0, #0
    e05c:	db08      	blt.n	e070 <usb_d_ep_init+0x38>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    e05e:	4b0a      	ldr	r3, [pc, #40]	; (e088 <usb_d_ep_init+0x50>)
    e060:	0162      	lsls	r2, r4, #5
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    e062:	f005 0503 	and.w	r5, r5, #3
	ept->xfer.hdr.ep   = ep;
    e066:	eb03 1444 	add.w	r4, r3, r4, lsl #5
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    e06a:	549d      	strb	r5, [r3, r2]
	ept->xfer.hdr.ep   = ep;
    e06c:	7066      	strb	r6, [r4, #1]
	return ERR_NONE;
    e06e:	2000      	movs	r0, #0
}
    e070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    e072:	f06f 0013 	mvn.w	r0, #19
    e076:	e7fb      	b.n	e070 <usb_d_ep_init+0x38>
			return -USB_ERR_ALLOC_FAIL;
    e078:	f06f 0014 	mvn.w	r0, #20
    e07c:	e7f8      	b.n	e070 <usb_d_ep_init+0x38>
    e07e:	bf00      	nop
    e080:	0000ddd5 	.word	0x0000ddd5
    e084:	0000c2a1 	.word	0x0000c2a1
    e088:	20000e00 	.word	0x20000e00

0000e08c <usb_d_ep0_init>:
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    e08c:	2100      	movs	r1, #0
{
    e08e:	4602      	mov	r2, r0
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    e090:	4b01      	ldr	r3, [pc, #4]	; (e098 <usb_d_ep0_init+0xc>)
    e092:	4608      	mov	r0, r1
    e094:	4718      	bx	r3
    e096:	bf00      	nop
    e098:	0000e039 	.word	0x0000e039

0000e09c <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    e09c:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e09e:	4b07      	ldr	r3, [pc, #28]	; (e0bc <usb_d_ep_deinit+0x20>)
{
    e0a0:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e0a2:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    e0a4:	1e04      	subs	r4, r0, #0
    e0a6:	db07      	blt.n	e0b8 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    e0a8:	4b05      	ldr	r3, [pc, #20]	; (e0c0 <usb_d_ep_deinit+0x24>)
    e0aa:	4628      	mov	r0, r5
    e0ac:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    e0ae:	4805      	ldr	r0, [pc, #20]	; (e0c4 <usb_d_ep_deinit+0x28>)
    e0b0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    e0b4:	23ff      	movs	r3, #255	; 0xff
    e0b6:	7043      	strb	r3, [r0, #1]
}
    e0b8:	bd38      	pop	{r3, r4, r5, pc}
    e0ba:	bf00      	nop
    e0bc:	0000ddd5 	.word	0x0000ddd5
    e0c0:	0000c361 	.word	0x0000c361
    e0c4:	20000e00 	.word	0x20000e00

0000e0c8 <usb_d_ep_enable>:

int32_t usb_d_ep_enable(const uint8_t ep)
{
    e0c8:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e0ca:	4b0c      	ldr	r3, [pc, #48]	; (e0fc <usb_d_ep_enable+0x34>)
{
    e0cc:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e0ce:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    e0d0:	1e03      	subs	r3, r0, #0
    e0d2:	db10      	blt.n	e0f6 <usb_d_ep_enable+0x2e>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    e0d4:	015b      	lsls	r3, r3, #5
    e0d6:	4c0a      	ldr	r4, [pc, #40]	; (e100 <usb_d_ep_enable+0x38>)
    e0d8:	5ce2      	ldrb	r2, [r4, r3]
    e0da:	441c      	add	r4, r3
    e0dc:	2a00      	cmp	r2, #0
    e0de:	bf0c      	ite	eq
    e0e0:	2202      	moveq	r2, #2
    e0e2:	2201      	movne	r2, #1
	rc                  = _usb_d_dev_ep_enable(ep);
    e0e4:	4b07      	ldr	r3, [pc, #28]	; (e104 <usb_d_ep_enable+0x3c>)
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    e0e6:	70a2      	strb	r2, [r4, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    e0e8:	4628      	mov	r0, r5
    e0ea:	4798      	blx	r3
	if (rc < 0) {
    e0ec:	2800      	cmp	r0, #0
    e0ee:	da01      	bge.n	e0f4 <usb_d_ep_enable+0x2c>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    e0f0:	2300      	movs	r3, #0
    e0f2:	70a3      	strb	r3, [r4, #2]
	}
	return rc;
}
    e0f4:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    e0f6:	f06f 0011 	mvn.w	r0, #17
    e0fa:	e7fb      	b.n	e0f4 <usb_d_ep_enable+0x2c>
    e0fc:	0000ddd5 	.word	0x0000ddd5
    e100:	20000e00 	.word	0x20000e00
    e104:	0000c3d5 	.word	0x0000c3d5

0000e108 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    e108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    e10c:	f890 8008 	ldrb.w	r8, [r0, #8]
    e110:	4b31      	ldr	r3, [pc, #196]	; (e1d8 <usb_d_ep_transfer+0xd0>)
{
    e112:	4605      	mov	r5, r0
    e114:	b087      	sub	sp, #28
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    e116:	4640      	mov	r0, r8
    e118:	4798      	blx	r3
	uint32_t              len = xfer->size;
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    e11a:	1e04      	subs	r4, r0, #0
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    e11c:	7a6f      	ldrb	r7, [r5, #9]
	uint32_t              len = xfer->size;
    e11e:	686e      	ldr	r6, [r5, #4]
	if (ep_index < 0) {
    e120:	db55      	blt.n	e1ce <usb_d_ep_transfer+0xc6>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
	state = ept->xfer.hdr.state;
    e122:	f8df a0c8 	ldr.w	sl, [pc, #200]	; e1ec <usb_d_ep_transfer+0xe4>
	atomic_enter_critical(&flags);
    e126:	4b2d      	ldr	r3, [pc, #180]	; (e1dc <usb_d_ep_transfer+0xd4>)
	state = ept->xfer.hdr.state;
    e128:	ea4f 1b44 	mov.w	fp, r4, lsl #5
    e12c:	eb0a 1444 	add.w	r4, sl, r4, lsl #5
	atomic_enter_critical(&flags);
    e130:	a802      	add	r0, sp, #8
    e132:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    e134:	78a3      	ldrb	r3, [r4, #2]
    e136:	f88d 3007 	strb.w	r3, [sp, #7]
	if (state == USB_EP_S_IDLE) {
    e13a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e13e:	2b01      	cmp	r3, #1
    e140:	fa5f f983 	uxtb.w	r9, r3
    e144:	4b26      	ldr	r3, [pc, #152]	; (e1e0 <usb_d_ep_transfer+0xd8>)
    e146:	d11a      	bne.n	e17e <usb_d_ep_transfer+0x76>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    e148:	2203      	movs	r2, #3
    e14a:	70a2      	strb	r2, [r4, #2]
		atomic_leave_critical(&flags);
    e14c:	a802      	add	r0, sp, #8
    e14e:	4798      	blx	r3
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e150:	f81a 300b 	ldrb.w	r3, [sl, fp]
    e154:	b1fb      	cbz	r3, e196 <usb_d_ep_transfer+0x8e>
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    e156:	1e3b      	subs	r3, r7, #0
    e158:	ea4f 12d8 	mov.w	r2, r8, lsr #7
    e15c:	bf18      	it	ne
    e15e:	2301      	movne	r3, #1
	struct usb_d_transfer trans
    e160:	6828      	ldr	r0, [r5, #0]
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    e162:	7a29      	ldrb	r1, [r5, #8]
	struct usb_d_transfer trans
    e164:	e9cd 0603 	strd	r0, r6, [sp, #12]
    e168:	b372      	cbz	r2, e1c8 <usb_d_ep_transfer+0xc0>
    e16a:	f041 0280 	orr.w	r2, r1, #128	; 0x80
    e16e:	f88d 3015 	strb.w	r3, [sp, #21]
	return _usb_d_dev_ep_trans(&trans);
    e172:	a803      	add	r0, sp, #12
    e174:	4b1b      	ldr	r3, [pc, #108]	; (e1e4 <usb_d_ep_transfer+0xdc>)
	struct usb_d_transfer trans
    e176:	f88d 2014 	strb.w	r2, [sp, #20]
	return _usb_d_dev_ep_trans(&trans);
    e17a:	4798      	blx	r3
	return rc;
    e17c:	e008      	b.n	e190 <usb_d_ep_transfer+0x88>
		atomic_leave_critical(&flags);
    e17e:	a802      	add	r0, sp, #8
    e180:	4798      	blx	r3
		switch (state) {
    e182:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e186:	2b06      	cmp	r3, #6
    e188:	b2da      	uxtb	r2, r3
    e18a:	d823      	bhi.n	e1d4 <usb_d_ep_transfer+0xcc>
    e18c:	4b16      	ldr	r3, [pc, #88]	; (e1e8 <usb_d_ep_transfer+0xe0>)
    e18e:	5698      	ldrsb	r0, [r3, r2]
}
    e190:	b007      	add	sp, #28
    e192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    e196:	7ce1      	ldrb	r1, [r4, #19]
    e198:	7ca2      	ldrb	r2, [r4, #18]
    e19a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    e19e:	b292      	uxth	r2, r2
		if (req_len == 0) {
    e1a0:	b92a      	cbnz	r2, e1ae <usb_d_ep_transfer+0xa6>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    e1a2:	2304      	movs	r3, #4
    e1a4:	70a3      	strb	r3, [r4, #2]
			len                 = 0;
    e1a6:	4616      	mov	r6, r2
			zlp                 = true;
    e1a8:	464b      	mov	r3, r9
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    e1aa:	461a      	mov	r2, r3
    e1ac:	e7d8      	b.n	e160 <usb_d_ep_transfer+0x58>
			if (dir) {
    e1ae:	f994 100c 	ldrsb.w	r1, [r4, #12]
    e1b2:	4296      	cmp	r6, r2
    e1b4:	bf28      	it	cs
    e1b6:	4616      	movcs	r6, r2
    e1b8:	2900      	cmp	r1, #0
    e1ba:	daf6      	bge.n	e1aa <usb_d_ep_transfer+0xa2>
				zlp = (req_len > len);
    e1bc:	42b2      	cmp	r2, r6
    e1be:	bf94      	ite	ls
    e1c0:	2300      	movls	r3, #0
    e1c2:	2301      	movhi	r3, #1
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    e1c4:	464a      	mov	r2, r9
    e1c6:	e7cb      	b.n	e160 <usb_d_ep_transfer+0x58>
	struct usb_d_transfer trans
    e1c8:	f001 020f 	and.w	r2, r1, #15
    e1cc:	e7cf      	b.n	e16e <usb_d_ep_transfer+0x66>
		return -USB_ERR_PARAM;
    e1ce:	f06f 0011 	mvn.w	r0, #17
    e1d2:	e7dd      	b.n	e190 <usb_d_ep_transfer+0x88>
		switch (state) {
    e1d4:	2001      	movs	r0, #1
    e1d6:	e7db      	b.n	e190 <usb_d_ep_transfer+0x88>
    e1d8:	0000ddd5 	.word	0x0000ddd5
    e1dc:	00010d61 	.word	0x00010d61
    e1e0:	00010d6f 	.word	0x00010d6f
    e1e4:	0000c665 	.word	0x0000c665
    e1e8:	00015022 	.word	0x00015022
    e1ec:	20000e00 	.word	0x20000e00

0000e1f0 <usb_d_ep_get_status>:
	ept->xfer.hdr.state  = USB_EP_S_IDLE;
	ept->xfer.hdr.status = USB_XFER_ABORT;
}

int32_t usb_d_ep_get_status(const uint8_t ep, struct usb_d_ep_status *stat)
{
    e1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	int8_t                    ep_index = _usb_d_find_ep(ep);
    e1f2:	4b12      	ldr	r3, [pc, #72]	; (e23c <usb_d_ep_get_status+0x4c>)
	struct usb_d_ep *         ept      = &usb_d_inst.ep[ep_index];
	struct usb_d_trans_status tmp;
	uint8_t                   state = ept->xfer.hdr.state;
    e1f4:	4d12      	ldr	r5, [pc, #72]	; (e240 <usb_d_ep_get_status+0x50>)
{
    e1f6:	b085      	sub	sp, #20
    e1f8:	4606      	mov	r6, r0
    e1fa:	460c      	mov	r4, r1
	int8_t                    ep_index = _usb_d_find_ep(ep);
    e1fc:	4798      	blx	r3
	uint8_t                   state = ept->xfer.hdr.state;
    e1fe:	eb05 1540 	add.w	r5, r5, r0, lsl #5
	if (ep_index < 0) {
    e202:	2800      	cmp	r0, #0
	uint8_t                   state = ept->xfer.hdr.state;
    e204:	78af      	ldrb	r7, [r5, #2]
	if (ep_index < 0) {
    e206:	db14      	blt.n	e232 <usb_d_ep_get_status+0x42>
		return -USB_ERR_PARAM;
	}
	if (stat) {
    e208:	b15c      	cbz	r4, e222 <usb_d_ep_get_status+0x32>
		/* Check transaction status if transferring data. */
		_usb_d_dev_ep_get_status(ep, &tmp);
    e20a:	4b0e      	ldr	r3, [pc, #56]	; (e244 <usb_d_ep_get_status+0x54>)
    e20c:	a901      	add	r1, sp, #4
    e20e:	4630      	mov	r0, r6
    e210:	4798      	blx	r3
		stat->ep    = ep;
    e212:	7026      	strb	r6, [r4, #0]
		stat->state = state;
    e214:	70e7      	strb	r7, [r4, #3]
		stat->code  = ept->xfer.hdr.status;
    e216:	78eb      	ldrb	r3, [r5, #3]
    e218:	7063      	strb	r3, [r4, #1]
		stat->count = tmp.count;
    e21a:	9b02      	ldr	r3, [sp, #8]
    e21c:	6063      	str	r3, [r4, #4]
		stat->size  = tmp.size;
    e21e:	9b01      	ldr	r3, [sp, #4]
    e220:	60a3      	str	r3, [r4, #8]
	}
	switch (state) {
    e222:	2f06      	cmp	r7, #6
    e224:	d808      	bhi.n	e238 <usb_d_ep_get_status+0x48>
    e226:	4b08      	ldr	r3, [pc, #32]	; (e248 <usb_d_ep_get_status+0x58>)
    e228:	443b      	add	r3, r7
    e22a:	f993 0007 	ldrsb.w	r0, [r3, #7]
		return -USB_ERR_FUNC;
	default:
		/* Busy */
		return USB_BUSY;
	}
}
    e22e:	b005      	add	sp, #20
    e230:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_PARAM;
    e232:	f06f 0011 	mvn.w	r0, #17
    e236:	e7fa      	b.n	e22e <usb_d_ep_get_status+0x3e>
    e238:	2001      	movs	r0, #1
    e23a:	e7f8      	b.n	e22e <usb_d_ep_get_status+0x3e>
    e23c:	0000ddd5 	.word	0x0000ddd5
    e240:	20000e00 	.word	0x20000e00
    e244:	0000c76d 	.word	0x0000c76d
    e248:	00015022 	.word	0x00015022

0000e24c <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    e24c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e250:	4605      	mov	r5, r0
	if (ctrl == USB_EP_HALT_CLR) {
    e252:	460c      	mov	r4, r1
    e254:	b9d9      	cbnz	r1, e28e <usb_d_ep_halt+0x42>
	int8_t           ep_index = _usb_d_find_ep(ep);
    e256:	4b13      	ldr	r3, [pc, #76]	; (e2a4 <usb_d_ep_halt+0x58>)
    e258:	4798      	blx	r3
	if (ep_index < 0) {
    e25a:	1e06      	subs	r6, r0, #0
    e25c:	db1e      	blt.n	e29c <usb_d_ep_halt+0x50>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    e25e:	4f12      	ldr	r7, [pc, #72]	; (e2a8 <usb_d_ep_halt+0x5c>)
    e260:	2102      	movs	r1, #2
    e262:	4628      	mov	r0, r5
    e264:	47b8      	blx	r7
    e266:	b180      	cbz	r0, e28a <usb_d_ep_halt+0x3e>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    e268:	4621      	mov	r1, r4
    e26a:	4628      	mov	r0, r5
    e26c:	47b8      	blx	r7
		if (rc < 0) {
    e26e:	2800      	cmp	r0, #0
    e270:	db0b      	blt.n	e28a <usb_d_ep_halt+0x3e>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    e272:	480e      	ldr	r0, [pc, #56]	; (e2ac <usb_d_ep_halt+0x60>)
    e274:	eb00 1046 	add.w	r0, r0, r6, lsl #5
    e278:	f240 3301 	movw	r3, #769	; 0x301
    e27c:	8043      	strh	r3, [r0, #2]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    e27e:	4622      	mov	r2, r4
    e280:	69c3      	ldr	r3, [r0, #28]
    e282:	2103      	movs	r1, #3
    e284:	4628      	mov	r0, r5
    e286:	4798      	blx	r3
	return ERR_NONE;
    e288:	4620      	mov	r0, r4
	} else if (ctrl == USB_EP_HALT_SET) {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
	}
}
    e28a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (ctrl == USB_EP_HALT_SET) {
    e28e:	2901      	cmp	r1, #1
}
    e290:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    e294:	4b04      	ldr	r3, [pc, #16]	; (e2a8 <usb_d_ep_halt+0x5c>)
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    e296:	bf18      	it	ne
    e298:	2102      	movne	r1, #2
    e29a:	4718      	bx	r3
		return -USB_ERR_PARAM;
    e29c:	f06f 0011 	mvn.w	r0, #17
    e2a0:	e7f3      	b.n	e28a <usb_d_ep_halt+0x3e>
    e2a2:	bf00      	nop
    e2a4:	0000ddd5 	.word	0x0000ddd5
    e2a8:	0000c545 	.word	0x0000c545
    e2ac:	20000e00 	.word	0x20000e00

0000e2b0 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    e2b0:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e2b2:	4b0f      	ldr	r3, [pc, #60]	; (e2f0 <usb_d_ep_register_callback+0x40>)
{
    e2b4:	4614      	mov	r4, r2
    e2b6:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    e2b8:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    e2ba:	4b0e      	ldr	r3, [pc, #56]	; (e2f4 <usb_d_ep_register_callback+0x44>)
    e2bc:	2c00      	cmp	r4, #0
    e2be:	bf08      	it	eq
    e2c0:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    e2c2:	2800      	cmp	r0, #0
    e2c4:	db08      	blt.n	e2d8 <usb_d_ep_register_callback+0x28>
		return;
	}
	switch (type) {
    e2c6:	2d01      	cmp	r5, #1
    e2c8:	d007      	beq.n	e2da <usb_d_ep_register_callback+0x2a>
    e2ca:	2d02      	cmp	r5, #2
    e2cc:	d00a      	beq.n	e2e4 <usb_d_ep_register_callback+0x34>
    e2ce:	b91d      	cbnz	r5, e2d8 <usb_d_ep_register_callback+0x28>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    e2d0:	4b09      	ldr	r3, [pc, #36]	; (e2f8 <usb_d_ep_register_callback+0x48>)
    e2d2:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e2d6:	6144      	str	r4, [r0, #20]
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
		break;
	default:
		break;
	}
}
    e2d8:	bd38      	pop	{r3, r4, r5, pc}
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    e2da:	4b07      	ldr	r3, [pc, #28]	; (e2f8 <usb_d_ep_register_callback+0x48>)
    e2dc:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e2e0:	6184      	str	r4, [r0, #24]
		break;
    e2e2:	e7f9      	b.n	e2d8 <usb_d_ep_register_callback+0x28>
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    e2e4:	4b04      	ldr	r3, [pc, #16]	; (e2f8 <usb_d_ep_register_callback+0x48>)
    e2e6:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e2ea:	61c4      	str	r4, [r0, #28]
		break;
    e2ec:	e7f4      	b.n	e2d8 <usb_d_ep_register_callback+0x28>
    e2ee:	bf00      	nop
    e2f0:	0000ddd5 	.word	0x0000ddd5
    e2f4:	0000de05 	.word	0x0000de05
    e2f8:	20000e00 	.word	0x20000e00

0000e2fc <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
    e2fc:	4a0d      	ldr	r2, [pc, #52]	; (e334 <RTC_Scheduler_ping_cb+0x38>)
    e2fe:	7813      	ldrb	r3, [r2, #0]
    e300:	3301      	adds	r3, #1
    e302:	b2db      	uxtb	r3, r3
    e304:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
    e306:	7813      	ldrb	r3, [r2, #0]
    e308:	f003 0303 	and.w	r3, r3, #3
    e30c:	2b02      	cmp	r3, #2
    e30e:	f642 7248 	movw	r2, #12104	; 0x2f48
    e312:	d00a      	beq.n	e32a <RTC_Scheduler_ping_cb+0x2e>
    e314:	2b03      	cmp	r3, #3
    e316:	d00a      	beq.n	e32e <RTC_Scheduler_ping_cb+0x32>
    e318:	2b01      	cmp	r3, #1
    e31a:	d003      	beq.n	e324 <RTC_Scheduler_ping_cb+0x28>
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
    e31c:	4b06      	ldr	r3, [pc, #24]	; (e338 <RTC_Scheduler_ping_cb+0x3c>)
			break;
		case 2:
			GRID_PORT_S.ping_flag = 1;
			break;
		case 3:
			GRID_PORT_W.ping_flag = 1;
    e31e:	2101      	movs	r1, #1
    e320:	5499      	strb	r1, [r3, r2]
			break;
	}
	
}
    e322:	4770      	bx	lr
			GRID_PORT_E.ping_flag = 1;
    e324:	4905      	ldr	r1, [pc, #20]	; (e33c <RTC_Scheduler_ping_cb+0x40>)
    e326:	548b      	strb	r3, [r1, r2]
			break;
    e328:	4770      	bx	lr
			GRID_PORT_S.ping_flag = 1;
    e32a:	4b05      	ldr	r3, [pc, #20]	; (e340 <RTC_Scheduler_ping_cb+0x44>)
    e32c:	e7f7      	b.n	e31e <RTC_Scheduler_ping_cb+0x22>
			GRID_PORT_W.ping_flag = 1;
    e32e:	4b05      	ldr	r3, [pc, #20]	; (e344 <RTC_Scheduler_ping_cb+0x48>)
    e330:	e7f5      	b.n	e31e <RTC_Scheduler_ping_cb+0x22>
    e332:	bf00      	nop
    e334:	20000fa0 	.word	0x20000fa0
    e338:	200010c8 	.word	0x200010c8
    e33c:	200115e8 	.word	0x200115e8
    e340:	2000b64c 	.word	0x2000b64c
    e344:	2000824c 	.word	0x2000824c

0000e348 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    e348:	4b01      	ldr	r3, [pc, #4]	; (e350 <RTC_Scheduler_report_cb+0x8>)
    e34a:	2201      	movs	r2, #1
    e34c:	705a      	strb	r2, [r3, #1]
	
}
    e34e:	4770      	bx	lr
    e350:	20000fa0 	.word	0x20000fa0

0000e354 <RTC_Scheduler_heartbeat_cb>:
{
    e354:	b410      	push	{r4}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    e356:	4c04      	ldr	r4, [pc, #16]	; (e368 <RTC_Scheduler_heartbeat_cb+0x14>)
    e358:	4804      	ldr	r0, [pc, #16]	; (e36c <RTC_Scheduler_heartbeat_cb+0x18>)
    e35a:	2200      	movs	r2, #0
    e35c:	46a4      	mov	ip, r4
    e35e:	230c      	movs	r3, #12
}
    e360:	f85d 4b04 	ldr.w	r4, [sp], #4
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    e364:	4611      	mov	r1, r2
    e366:	4760      	bx	ip
    e368:	0000a1fd 	.word	0x0000a1fd
    e36c:	20014538 	.word	0x20014538

0000e370 <RTC_Scheduler_realtime_cb>:
{
    e370:	b537      	push	{r0, r1, r2, r4, r5, lr}
	grid_sys_rtc_tick_time(&grid_sys_state);	
    e372:	4d16      	ldr	r5, [pc, #88]	; (e3cc <RTC_Scheduler_realtime_cb+0x5c>)
    e374:	4b16      	ldr	r3, [pc, #88]	; (e3d0 <RTC_Scheduler_realtime_cb+0x60>)
    e376:	4628      	mov	r0, r5
    e378:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    e37a:	4816      	ldr	r0, [pc, #88]	; (e3d4 <RTC_Scheduler_realtime_cb+0x64>)
    e37c:	4b16      	ldr	r3, [pc, #88]	; (e3d8 <RTC_Scheduler_realtime_cb+0x68>)
    e37e:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    e380:	4b16      	ldr	r3, [pc, #88]	; (e3dc <RTC_Scheduler_realtime_cb+0x6c>)
    e382:	a801      	add	r0, sp, #4
    e384:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    e386:	4a16      	ldr	r2, [pc, #88]	; (e3e0 <RTC_Scheduler_realtime_cb+0x70>)
    e388:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    e38c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    e390:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    e394:	405c      	eors	r4, r3
    e396:	400c      	ands	r4, r1
    e398:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    e39a:	a801      	add	r0, sp, #4
    e39c:	4b11      	ldr	r3, [pc, #68]	; (e3e4 <RTC_Scheduler_realtime_cb+0x74>)
    e39e:	4798      	blx	r3
	if (mapmode_value != grid_sys_state.mapmodestate){
    e3a0:	7c2a      	ldrb	r2, [r5, #16]
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
    e3a2:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
    e3a6:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
    e3aa:	429a      	cmp	r2, r3
    e3ac:	d009      	beq.n	e3c2 <RTC_Scheduler_realtime_cb+0x52>
		grid_sys_state.mapmodestate = mapmode_value;
    e3ae:	742b      	strb	r3, [r5, #16]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
    e3b0:	7c2b      	ldrb	r3, [r5, #16]
    e3b2:	4c0d      	ldr	r4, [pc, #52]	; (e3e8 <RTC_Scheduler_realtime_cb+0x78>)
    e3b4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    e3b8:	b92b      	cbnz	r3, e3c6 <RTC_Scheduler_realtime_cb+0x56>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
    e3ba:	2308      	movs	r3, #8
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
    e3bc:	480b      	ldr	r0, [pc, #44]	; (e3ec <RTC_Scheduler_realtime_cb+0x7c>)
    e3be:	4611      	mov	r1, r2
    e3c0:	47a0      	blx	r4
}
    e3c2:	b003      	add	sp, #12
    e3c4:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
    e3c6:	2307      	movs	r3, #7
    e3c8:	2200      	movs	r2, #0
    e3ca:	e7f7      	b.n	e3bc <RTC_Scheduler_realtime_cb+0x4c>
    e3cc:	20006f80 	.word	0x20006f80
    e3d0:	00008f9b 	.word	0x00008f9b
    e3d4:	20008228 	.word	0x20008228
    e3d8:	00008553 	.word	0x00008553
    e3dc:	00010d61 	.word	0x00010d61
    e3e0:	41008000 	.word	0x41008000
    e3e4:	00010d6f 	.word	0x00010d6f
    e3e8:	0000a1fd 	.word	0x0000a1fd
    e3ec:	20014538 	.word	0x20014538

0000e3f0 <init_timer>:



void init_timer(void)
{
    e3f0:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e3f2:	4c18      	ldr	r4, [pc, #96]	; (e454 <init_timer+0x64>)
	
	RTC_Scheduler_realtime.interval = 1;
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e3f4:	4d18      	ldr	r5, [pc, #96]	; (e458 <init_timer+0x68>)
    e3f6:	4e19      	ldr	r6, [pc, #100]	; (e45c <init_timer+0x6c>)
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
    e3f8:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    e3fc:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    e3fe:	4a18      	ldr	r2, [pc, #96]	; (e460 <init_timer+0x70>)
    e400:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e402:	f44f 63c8 	mov.w	r3, #1600	; 0x640
	RTC_Scheduler_report.interval = RTC1SEC/10;
    e406:	f240 6266 	movw	r2, #1638	; 0x666
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e40a:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_report.interval = RTC1SEC/10;
    e40c:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    e40e:	4b15      	ldr	r3, [pc, #84]	; (e464 <init_timer+0x74>)
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    e410:	4a15      	ldr	r2, [pc, #84]	; (e468 <init_timer+0x78>)
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    e412:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    e414:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    e416:	2301      	movs	r3, #1
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    e418:	4a14      	ldr	r2, [pc, #80]	; (e46c <init_timer+0x7c>)
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    e41a:	7523      	strb	r3, [r4, #20]
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e41c:	1d21      	adds	r1, r4, #4
    e41e:	4628      	mov	r0, r5
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    e420:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    e424:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	RTC_Scheduler_realtime.interval = 1;
    e428:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    e42a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    e42e:	64e2      	str	r2, [r4, #76]	; 0x4c
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e430:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    e432:	f104 0118 	add.w	r1, r4, #24
    e436:	4628      	mov	r0, r5
    e438:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    e43a:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    e43e:	4628      	mov	r0, r5
    e440:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    e442:	f104 0140 	add.w	r1, r4, #64	; 0x40
    e446:	4628      	mov	r0, r5
    e448:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    e44a:	4628      	mov	r0, r5
    e44c:	4b08      	ldr	r3, [pc, #32]	; (e470 <init_timer+0x80>)
	
}
    e44e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	timer_start(&RTC_Scheduler);
    e452:	4718      	bx	r3
    e454:	20000fa0 	.word	0x20000fa0
    e458:	20014a28 	.word	0x20014a28
    e45c:	0000b8dd 	.word	0x0000b8dd
    e460:	0000e355 	.word	0x0000e355
    e464:	0000e2fd 	.word	0x0000e2fd
    e468:	0000e349 	.word	0x0000e349
    e46c:	0000e371 	.word	0x0000e371
    e470:	0000b89d 	.word	0x0000b89d

0000e474 <main>:

//====================== USB TEST =====================//

int main(void)
{
    e474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e478:	ed2d 8b02 	vpush	{d8}

	


	atmel_start_init();	
    e47c:	4b99      	ldr	r3, [pc, #612]	; (e6e4 <main+0x270>)
    
            
            
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    e47e:	4c9a      	ldr	r4, [pc, #616]	; (e6e8 <main+0x274>)
    
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    e480:	4d9a      	ldr	r5, [pc, #616]	; (e6ec <main+0x278>)
		}


		// NVM BULK READ
		
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    e482:	f8df a348 	ldr.w	sl, [pc, #840]	; e7cc <main+0x358>
				
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
				
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    e486:	4e9a      	ldr	r6, [pc, #616]	; (e6f0 <main+0x27c>)
{
    e488:	b095      	sub	sp, #84	; 0x54
	atmel_start_init();	
    e48a:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    e48c:	4999      	ldr	r1, [pc, #612]	; (e6f4 <main+0x280>)
    e48e:	489a      	ldr	r0, [pc, #616]	; (e6f8 <main+0x284>)
    e490:	47a0      	blx	r4
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
    e492:	499a      	ldr	r1, [pc, #616]	; (e6fc <main+0x288>)
    e494:	4898      	ldr	r0, [pc, #608]	; (e6f8 <main+0x284>)
    e496:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
    e498:	4b99      	ldr	r3, [pc, #612]	; (e700 <main+0x28c>)
    e49a:	4798      	blx	r3
	audiodf_midi_init();
    e49c:	4b99      	ldr	r3, [pc, #612]	; (e704 <main+0x290>)
    e49e:	4798      	blx	r3
	composite_device_start();
    e4a0:	4b99      	ldr	r3, [pc, #612]	; (e708 <main+0x294>)
    e4a2:	4798      	blx	r3
	grid_usb_serial_init();
    e4a4:	4b99      	ldr	r3, [pc, #612]	; (e70c <main+0x298>)
    e4a6:	4798      	blx	r3
	grid_usb_midi_init();
    e4a8:	4b99      	ldr	r3, [pc, #612]	; (e710 <main+0x29c>)
    e4aa:	4798      	blx	r3
	grid_keyboard_init(&grid_keyboard_state);
    e4ac:	4b99      	ldr	r3, [pc, #612]	; (e714 <main+0x2a0>)
    e4ae:	489a      	ldr	r0, [pc, #616]	; (e718 <main+0x2a4>)
    e4b0:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    e4b2:	499a      	ldr	r1, [pc, #616]	; (e71c <main+0x2a8>)
    e4b4:	4890      	ldr	r0, [pc, #576]	; (e6f8 <main+0x284>)
    e4b6:	47a0      	blx	r4
	rand_sync_enable(&RAND_0);	
    e4b8:	4b99      	ldr	r3, [pc, #612]	; (e720 <main+0x2ac>)
    e4ba:	489a      	ldr	r0, [pc, #616]	; (e724 <main+0x2b0>)
    e4bc:	4798      	blx	r3
	grid_module_common_init();
    e4be:	4b9a      	ldr	r3, [pc, #616]	; (e728 <main+0x2b4>)
    e4c0:	4798      	blx	r3
    grid_ui_reinit(&grid_ui_state);
    e4c2:	4b9a      	ldr	r3, [pc, #616]	; (e72c <main+0x2b8>)
    e4c4:	489a      	ldr	r0, [pc, #616]	; (e730 <main+0x2bc>)
    e4c6:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    e4c8:	499a      	ldr	r1, [pc, #616]	; (e734 <main+0x2c0>)
    e4ca:	488b      	ldr	r0, [pc, #556]	; (e6f8 <main+0x284>)
    e4cc:	47a0      	blx	r4
	init_timer();
    e4ce:	4b9a      	ldr	r3, [pc, #616]	; (e738 <main+0x2c4>)
    e4d0:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    e4d2:	499a      	ldr	r1, [pc, #616]	; (e73c <main+0x2c8>)
    e4d4:	4888      	ldr	r0, [pc, #544]	; (e6f8 <main+0x284>)
    e4d6:	47a0      	blx	r4
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    e4d8:	4999      	ldr	r1, [pc, #612]	; (e740 <main+0x2cc>)
    e4da:	489a      	ldr	r0, [pc, #616]	; (e744 <main+0x2d0>)
    e4dc:	4b9a      	ldr	r3, [pc, #616]	; (e748 <main+0x2d4>)
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    e4de:	4c99      	ldr	r4, [pc, #612]	; (e744 <main+0x2d0>)
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    e4e0:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
    e4e2:	f04f 0b00 	mov.w	fp, #0
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
    e4e6:	4996      	ldr	r1, [pc, #600]	; (e740 <main+0x2cc>)
    e4e8:	4891      	ldr	r0, [pc, #580]	; (e730 <main+0x2bc>)
    e4ea:	4b98      	ldr	r3, [pc, #608]	; (e74c <main+0x2d8>)
    e4ec:	4798      	blx	r3
	uint32_t loopcounter = 0;
    e4ee:	e9cd bb02 	strd	fp, fp, [sp, #8]
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    e4f2:	4f97      	ldr	r7, [pc, #604]	; (e750 <main+0x2dc>)
    e4f4:	2101      	movs	r1, #1
    e4f6:	4628      	mov	r0, r5
    e4f8:	47b8      	blx	r7
		if (usb_init_flag == 0){
    e4fa:	f1bb 0f00 	cmp.w	fp, #0
    e4fe:	d121      	bne.n	e544 <main+0xd0>
			if (usb_d_get_frame_num() == 0){
    e500:	4b94      	ldr	r3, [pc, #592]	; (e754 <main+0x2e0>)
    e502:	4798      	blx	r3
    e504:	b1f0      	cbz	r0, e544 <main+0xd0>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    e506:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    e50a:	22ff      	movs	r2, #255	; 0xff
    e50c:	e9cd b300 	strd	fp, r3, [sp]
    e510:	4659      	mov	r1, fp
    e512:	465b      	mov	r3, fp
    e514:	f8df 82b8 	ldr.w	r8, [pc, #696]	; e7d0 <main+0x35c>
    e518:	4620      	mov	r0, r4
    e51a:	47c0      	blx	r8
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    e51c:	498e      	ldr	r1, [pc, #568]	; (e758 <main+0x2e4>)
    e51e:	4b72      	ldr	r3, [pc, #456]	; (e6e8 <main+0x274>)
    e520:	4875      	ldr	r0, [pc, #468]	; (e6f8 <main+0x284>)
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    e522:	f8df 82b0 	ldr.w	r8, [pc, #688]	; e7d4 <main+0x360>
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    e526:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
    e528:	4b8c      	ldr	r3, [pc, #560]	; (e75c <main+0x2e8>)
    e52a:	4620      	mov	r0, r4
    e52c:	4798      	blx	r3
    e52e:	4b8c      	ldr	r3, [pc, #560]	; (e760 <main+0x2ec>)
    e530:	4601      	mov	r1, r0
    e532:	4620      	mov	r0, r4
    e534:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    e536:	465a      	mov	r2, fp
    e538:	4659      	mov	r1, fp
    e53a:	488a      	ldr	r0, [pc, #552]	; (e764 <main+0x2f0>)
    e53c:	2309      	movs	r3, #9
    e53e:	47c0      	blx	r8
				usb_init_flag = 1;
    e540:	f04f 0b01 	mov.w	fp, #1
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
    e544:	487f      	ldr	r0, [pc, #508]	; (e744 <main+0x2d0>)
    e546:	4b88      	ldr	r3, [pc, #544]	; (e768 <main+0x2f4>)
    e548:	4798      	blx	r3
    e54a:	b990      	cbnz	r0, e572 <main+0xfe>
    e54c:	9903      	ldr	r1, [sp, #12]
    e54e:	9b03      	ldr	r3, [sp, #12]
    e550:	2250      	movs	r2, #80	; 0x50
    e552:	fbb3 f3f2 	udiv	r3, r3, r2
    e556:	fb02 1313 	mls	r3, r2, r3, r1
    e55a:	b953      	cbnz	r3, e572 <main+0xfe>
			if (grid_sys_state.bank_init_flag == 0)	{
    e55c:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    e560:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    e564:	b92b      	cbnz	r3, e572 <main+0xfe>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
    e566:	487f      	ldr	r0, [pc, #508]	; (e764 <main+0x2f0>)
    e568:	f8df 8268 	ldr.w	r8, [pc, #616]	; e7d4 <main+0x360>
    e56c:	230a      	movs	r3, #10
    e56e:	4611      	mov	r1, r2
    e570:	47c0      	blx	r8
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    e572:	4b7e      	ldr	r3, [pc, #504]	; (e76c <main+0x2f8>)
    e574:	4620      	mov	r0, r4
    e576:	4798      	blx	r3
		if (scheduler_report_flag){
    e578:	4b7d      	ldr	r3, [pc, #500]	; (e770 <main+0x2fc>)
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    e57a:	9004      	str	r0, [sp, #16]
		if (scheduler_report_flag){
    e57c:	785a      	ldrb	r2, [r3, #1]
    e57e:	2a00      	cmp	r2, #0
    e580:	f040 8161 	bne.w	e846 <main+0x3d2>
		loopcounter++;
    e584:	9b03      	ldr	r3, [sp, #12]
    e586:	3301      	adds	r3, #1
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
    e588:	2102      	movs	r1, #2
    e58a:	4628      	mov	r0, r5
			loopcounter = 0;
    e58c:	9303      	str	r3, [sp, #12]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
    e58e:	47b8      	blx	r7
		grid_keyboard_tx_pop();
    e590:	4b78      	ldr	r3, [pc, #480]	; (e774 <main+0x300>)
    e592:	4798      	blx	r3
		uint8_t midi_rx_buffer[10] = {0};
    e594:	2300      	movs	r3, #0
    e596:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
    e59a:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
		grid_midi_tx_pop();
    e59e:	4b76      	ldr	r3, [pc, #472]	; (e778 <main+0x304>)
    e5a0:	4798      	blx	r3
		audiodf_midi_read(midi_rx_buffer,4);
    e5a2:	4b76      	ldr	r3, [pc, #472]	; (e77c <main+0x308>)
    e5a4:	2104      	movs	r1, #4
    e5a6:	a809      	add	r0, sp, #36	; 0x24
    e5a8:	4798      	blx	r3
		if (midi_rx_buffer[0]!=0 || midi_rx_buffer[1]!=0 || midi_rx_buffer[2]!=0 || midi_rx_buffer[3]!=0){
    e5aa:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
    e5ae:	9305      	str	r3, [sp, #20]
    e5b0:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
    e5b4:	f89d 9025 	ldrb.w	r9, [sp, #37]	; 0x25
    e5b8:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    e5bc:	9a05      	ldr	r2, [sp, #20]
    e5be:	9306      	str	r3, [sp, #24]
    e5c0:	ea48 0309 	orr.w	r3, r8, r9
    e5c4:	4313      	orrs	r3, r2
    e5c6:	9a06      	ldr	r2, [sp, #24]
    e5c8:	4313      	orrs	r3, r2
    e5ca:	d014      	beq.n	e5f6 <main+0x182>
			uint8_t message[30] = {0};
    e5cc:	2300      	movs	r3, #0
    e5ce:	4619      	mov	r1, r3
    e5d0:	930c      	str	r3, [sp, #48]	; 0x30
    e5d2:	221a      	movs	r2, #26
    e5d4:	4b6a      	ldr	r3, [pc, #424]	; (e780 <main+0x30c>)
    e5d6:	a80d      	add	r0, sp, #52	; 0x34
    e5d8:	4798      	blx	r3
			sprintf(message, "MIDI: %02x %02x %02x %02x\n", midi_rx_buffer[0],midi_rx_buffer[1],midi_rx_buffer[2],midi_rx_buffer[3]);
    e5da:	9b06      	ldr	r3, [sp, #24]
    e5dc:	9301      	str	r3, [sp, #4]
    e5de:	9b05      	ldr	r3, [sp, #20]
    e5e0:	9300      	str	r3, [sp, #0]
    e5e2:	4642      	mov	r2, r8
    e5e4:	464b      	mov	r3, r9
    e5e6:	4967      	ldr	r1, [pc, #412]	; (e784 <main+0x310>)
    e5e8:	f8df 81ec 	ldr.w	r8, [pc, #492]	; e7d8 <main+0x364>
    e5ec:	a80c      	add	r0, sp, #48	; 0x30
    e5ee:	47c0      	blx	r8
			grid_debug_print_text(message);
    e5f0:	4b65      	ldr	r3, [pc, #404]	; (e788 <main+0x314>)
    e5f2:	a80c      	add	r0, sp, #48	; 0x30
    e5f4:	4798      	blx	r3
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
    e5f6:	4b65      	ldr	r3, [pc, #404]	; (e78c <main+0x318>)
    e5f8:	4865      	ldr	r0, [pc, #404]	; (e790 <main+0x31c>)
    e5fa:	f44f 7100 	mov.w	r1, #512	; 0x200
    e5fe:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
    e600:	4863      	ldr	r0, [pc, #396]	; (e790 <main+0x31c>)
    e602:	4b64      	ldr	r3, [pc, #400]	; (e794 <main+0x320>)
    e604:	4798      	blx	r3
		if (usblength){	
    e606:	4680      	mov	r8, r0
    e608:	2800      	cmp	r0, #0
    e60a:	f040 8132 	bne.w	e872 <main+0x3fe>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    e60e:	f8da 3020 	ldr.w	r3, [sl, #32]
    e612:	b943      	cbnz	r3, e626 <main+0x1b2>
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    e614:	4946      	ldr	r1, [pc, #280]	; (e730 <main+0x2bc>)
    e616:	484a      	ldr	r0, [pc, #296]	; (e740 <main+0x2cc>)
    e618:	4b5f      	ldr	r3, [pc, #380]	; (e798 <main+0x324>)
    e61a:	4798      	blx	r3
    e61c:	b118      	cbz	r0, e626 <main+0x1b2>
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
    e61e:	4944      	ldr	r1, [pc, #272]	; (e730 <main+0x2bc>)
    e620:	4847      	ldr	r0, [pc, #284]	; (e740 <main+0x2cc>)
    e622:	4b5e      	ldr	r3, [pc, #376]	; (e79c <main+0x328>)
    e624:	4798      	blx	r3
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    e626:	4942      	ldr	r1, [pc, #264]	; (e730 <main+0x2bc>)
    e628:	4845      	ldr	r0, [pc, #276]	; (e740 <main+0x2cc>)
    e62a:	4b5d      	ldr	r3, [pc, #372]	; (e7a0 <main+0x32c>)
    e62c:	4798      	blx	r3
    e62e:	b118      	cbz	r0, e638 <main+0x1c4>
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
    e630:	493f      	ldr	r1, [pc, #252]	; (e730 <main+0x2bc>)
    e632:	4843      	ldr	r0, [pc, #268]	; (e740 <main+0x2cc>)
    e634:	4b5b      	ldr	r3, [pc, #364]	; (e7a4 <main+0x330>)
    e636:	4798      	blx	r3
		if (grid_nvm_ui_bulk_store_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    e638:	493d      	ldr	r1, [pc, #244]	; (e730 <main+0x2bc>)
    e63a:	4841      	ldr	r0, [pc, #260]	; (e740 <main+0x2cc>)
    e63c:	4b5a      	ldr	r3, [pc, #360]	; (e7a8 <main+0x334>)
    e63e:	4798      	blx	r3
    e640:	b118      	cbz	r0, e64a <main+0x1d6>
			grid_nvm_ui_bulk_store_next(&grid_nvm_state, &grid_ui_state);
    e642:	493b      	ldr	r1, [pc, #236]	; (e730 <main+0x2bc>)
    e644:	483e      	ldr	r0, [pc, #248]	; (e740 <main+0x2cc>)
    e646:	4b59      	ldr	r3, [pc, #356]	; (e7ac <main+0x338>)
    e648:	4798      	blx	r3
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
    e64a:	f8da 3020 	ldr.w	r3, [sl, #32]
		if (nvmlength){
    e64e:	b15b      	cbz	r3, e668 <main+0x1f4>
			GRID_PORT_U.rx_double_buffer_status = 1;
    e650:	2201      	movs	r2, #1
    e652:	f8ca 2020 	str.w	r2, [sl, #32]
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    e656:	3b01      	subs	r3, #1
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    e658:	2200      	movs	r2, #0
    e65a:	f8ca 2028 	str.w	r2, [sl, #40]	; 0x28
			grid_port_receive_task(&GRID_PORT_U);	
    e65e:	4650      	mov	r0, sl
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    e660:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_U);	
    e664:	4b52      	ldr	r3, [pc, #328]	; (e7b0 <main+0x33c>)
    e666:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    e668:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
    e66a:	f241 32b4 	movw	r2, #5044	; 0x13b4
    e66e:	eb0a 0103 	add.w	r1, sl, r3
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    e672:	3301      	adds	r3, #1
			GRID_PORT_U.rx_double_buffer[i] = 0;
    e674:	f04f 0000 	mov.w	r0, #0
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    e678:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
			GRID_PORT_U.rx_double_buffer[i] = 0;
    e67c:	5488      	strb	r0, [r1, r2]
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    e67e:	d1f6      	bne.n	e66e <main+0x1fa>
		grid_port_receive_task(&GRID_PORT_N);
    e680:	f8df 812c 	ldr.w	r8, [pc, #300]	; e7b0 <main+0x33c>
    e684:	484b      	ldr	r0, [pc, #300]	; (e7b4 <main+0x340>)
    e686:	47c0      	blx	r8
		grid_port_receive_task(&GRID_PORT_E);
    e688:	484b      	ldr	r0, [pc, #300]	; (e7b8 <main+0x344>)
    e68a:	47c0      	blx	r8
		grid_port_receive_task(&GRID_PORT_S);
    e68c:	484b      	ldr	r0, [pc, #300]	; (e7bc <main+0x348>)
    e68e:	47c0      	blx	r8
		grid_port_receive_task(&GRID_PORT_W);							
    e690:	484b      	ldr	r0, [pc, #300]	; (e7c0 <main+0x34c>)
    e692:	47c0      	blx	r8
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
    e694:	2103      	movs	r1, #3
    e696:	4628      	mov	r0, r5
    e698:	47b8      	blx	r7
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    e69a:	4b4a      	ldr	r3, [pc, #296]	; (e7c4 <main+0x350>)
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    e69c:	f8df 813c 	ldr.w	r8, [pc, #316]	; e7dc <main+0x368>
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    e6a0:	4650      	mov	r0, sl
    e6a2:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
    e6a4:	2104      	movs	r1, #4
    e6a6:	4628      	mov	r0, r5
    e6a8:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    e6aa:	2101      	movs	r1, #1
    e6ac:	4650      	mov	r0, sl
    e6ae:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    e6b0:	2100      	movs	r1, #0
    e6b2:	4840      	ldr	r0, [pc, #256]	; (e7b4 <main+0x340>)
    e6b4:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    e6b6:	2100      	movs	r1, #0
    e6b8:	483f      	ldr	r0, [pc, #252]	; (e7b8 <main+0x344>)
    e6ba:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_S, 0);
    e6bc:	2100      	movs	r1, #0
    e6be:	483f      	ldr	r0, [pc, #252]	; (e7bc <main+0x348>)
    e6c0:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_W, 0);
    e6c2:	2100      	movs	r1, #0
    e6c4:	483e      	ldr	r0, [pc, #248]	; (e7c0 <main+0x34c>)
    e6c6:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
    e6c8:	2100      	movs	r1, #0
    e6ca:	483f      	ldr	r0, [pc, #252]	; (e7c8 <main+0x354>)
    e6cc:	47c0      	blx	r8
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
    e6ce:	2105      	movs	r1, #5
    e6d0:	4628      	mov	r0, r5
    e6d2:	47b8      	blx	r7
		grid_port_process_outbound_usart(&GRID_PORT_N);
    e6d4:	f8df 8108 	ldr.w	r8, [pc, #264]	; e7e0 <main+0x36c>
    e6d8:	4836      	ldr	r0, [pc, #216]	; (e7b4 <main+0x340>)
    e6da:	47c0      	blx	r8
		grid_port_process_outbound_usart(&GRID_PORT_E);
    e6dc:	4836      	ldr	r0, [pc, #216]	; (e7b8 <main+0x344>)
    e6de:	47c0      	blx	r8
    e6e0:	e080      	b.n	e7e4 <main+0x370>
    e6e2:	bf00      	nop
    e6e4:	00011189 	.word	0x00011189
    e6e8:	00012731 	.word	0x00012731
    e6ec:	20008228 	.word	0x20008228
    e6f0:	200145b0 	.word	0x200145b0
    e6f4:	00015030 	.word	0x00015030
    e6f8:	000147e3 	.word	0x000147e3
    e6fc:	00015042 	.word	0x00015042
    e700:	0000638d 	.word	0x0000638d
    e704:	000044e9 	.word	0x000044e9
    e708:	0000b785 	.word	0x0000b785
    e70c:	0000a7b5 	.word	0x0000a7b5
    e710:	0000a9ad 	.word	0x0000a9ad
    e714:	0000aa99 	.word	0x0000aa99
    e718:	200081dc 	.word	0x200081dc
    e71c:	0001504b 	.word	0x0001504b
    e720:	0000d2a5 	.word	0x0000d2a5
    e724:	20014aec 	.word	0x20014aec
    e728:	00006899 	.word	0x00006899
    e72c:	0000a181 	.word	0x0000a181
    e730:	20006f74 	.word	0x20006f74
    e734:	00015068 	.word	0x00015068
    e738:	0000e3f1 	.word	0x0000e3f1
    e73c:	00015080 	.word	0x00015080
    e740:	20007994 	.word	0x20007994
    e744:	20006f80 	.word	0x20006f80
    e748:	000088d1 	.word	0x000088d1
    e74c:	000092dd 	.word	0x000092dd
    e750:	0000854b 	.word	0x0000854b
    e754:	0000e029 	.word	0x0000e029
    e758:	00015093 	.word	0x00015093
    e75c:	00008f31 	.word	0x00008f31
    e760:	00008f4b 	.word	0x00008f4b
    e764:	20014538 	.word	0x20014538
    e768:	00008ef7 	.word	0x00008ef7
    e76c:	00008f91 	.word	0x00008f91
    e770:	20000fa0 	.word	0x20000fa0
    e774:	0000ab3d 	.word	0x0000ab3d
    e778:	0000aa1d 	.word	0x0000aa1d
    e77c:	00004571 	.word	0x00004571
    e780:	000124ed 	.word	0x000124ed
    e784:	000150ae 	.word	0x000150ae
    e788:	00008a65 	.word	0x00008a65
    e78c:	0000b2b1 	.word	0x0000b2b1
    e790:	2000f950 	.word	0x2000f950
    e794:	00012c81 	.word	0x00012c81
    e798:	00007fff 	.word	0x00007fff
    e79c:	00008005 	.word	0x00008005
    e7a0:	000082d7 	.word	0x000082d7
    e7a4:	000082dd 	.word	0x000082dd
    e7a8:	00008113 	.word	0x00008113
    e7ac:	00008119 	.word	0x00008119
    e7b0:	00004d95 	.word	0x00004d95
    e7b4:	200010c8 	.word	0x200010c8
    e7b8:	200115e8 	.word	0x200115e8
    e7bc:	2000b64c 	.word	0x2000b64c
    e7c0:	2000824c 	.word	0x2000824c
    e7c4:	0000983d 	.word	0x0000983d
    e7c8:	2000e59c 	.word	0x2000e59c
    e7cc:	20004028 	.word	0x20004028
    e7d0:	00008ffb 	.word	0x00008ffb
    e7d4:	0000a1fd 	.word	0x0000a1fd
    e7d8:	00012b49 	.word	0x00012b49
    e7dc:	00005215 	.word	0x00005215
    e7e0:	00006321 	.word	0x00006321
		grid_port_process_outbound_usart(&GRID_PORT_S);
    e7e4:	4878      	ldr	r0, [pc, #480]	; (e9c8 <main+0x554>)
    e7e6:	47c0      	blx	r8
		grid_port_process_outbound_usart(&GRID_PORT_W);
    e7e8:	4878      	ldr	r0, [pc, #480]	; (e9cc <main+0x558>)
    e7ea:	47c0      	blx	r8
		grid_port_process_outbound_usb(&GRID_PORT_H);
    e7ec:	4b78      	ldr	r3, [pc, #480]	; (e9d0 <main+0x55c>)
    e7ee:	4879      	ldr	r0, [pc, #484]	; (e9d4 <main+0x560>)
    e7f0:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    e7f2:	4b79      	ldr	r3, [pc, #484]	; (e9d8 <main+0x564>)
    e7f4:	4650      	mov	r0, sl
    e7f6:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
    e7f8:	2107      	movs	r1, #7
    e7fa:	4628      	mov	r0, r5
    e7fc:	47b8      	blx	r7
		if (grid_sys_state.alert_state){
    e7fe:	8963      	ldrh	r3, [r4, #10]
    e800:	b29b      	uxth	r3, r3
    e802:	2b00      	cmp	r3, #0
    e804:	d14b      	bne.n	e89e <main+0x42a>
			}
			
			
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    e806:	2106      	movs	r1, #6
    e808:	4f74      	ldr	r7, [pc, #464]	; (e9dc <main+0x568>)


		// IDLETASK
		
		
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    e80a:	f8df 8214 	ldr.w	r8, [pc, #532]	; ea20 <main+0x5ac>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    e80e:	4628      	mov	r0, r5
    e810:	47b8      	blx	r7
		grid_led_tick(&grid_led_state);
    e812:	4b73      	ldr	r3, [pc, #460]	; (e9e0 <main+0x56c>)
    e814:	4630      	mov	r0, r6
    e816:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
    e818:	4b72      	ldr	r3, [pc, #456]	; (e9e4 <main+0x570>)
    e81a:	4630      	mov	r0, r6
    e81c:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
    e81e:	4b72      	ldr	r3, [pc, #456]	; (e9e8 <main+0x574>)
    e820:	4630      	mov	r0, r6
    e822:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
    e824:	2100      	movs	r1, #0
    e826:	4628      	mov	r0, r5
    e828:	47b8      	blx	r7
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    e82a:	9904      	ldr	r1, [sp, #16]
    e82c:	4620      	mov	r0, r4
    e82e:	47c0      	blx	r8
		
		if (elapsed < RTC1MS){
    e830:	280f      	cmp	r0, #15
    e832:	f240 80aa 	bls.w	e98a <main+0x516>
				delay_us(1);			
			}	
					
		}
		else{
			loopwarp+= elapsed - RTC1MS;
    e836:	9b02      	ldr	r3, [sp, #8]
    e838:	3b10      	subs	r3, #16
    e83a:	4403      	add	r3, r0
    e83c:	9302      	str	r3, [sp, #8]
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
    e83e:	2101      	movs	r1, #1
    e840:	4628      	mov	r0, r5
    e842:	47b8      	blx	r7
	while (1) {
    e844:	e655      	b.n	e4f2 <main+0x7e>
			scheduler_report_flag=0;
    e846:	f04f 0200 	mov.w	r2, #0
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    e84a:	f8df 91d8 	ldr.w	r9, [pc, #472]	; ea24 <main+0x5b0>
			scheduler_report_flag=0;
    e84e:	705a      	strb	r2, [r3, #1]
    e850:	f04f 0800 	mov.w	r8, #0
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    e854:	fa5f f188 	uxtb.w	r1, r8
    e858:	4628      	mov	r0, r5
    e85a:	f108 0801 	add.w	r8, r8, #1
    e85e:	47c8      	blx	r9
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    e860:	f1b8 0f08 	cmp.w	r8, #8
    e864:	d1f6      	bne.n	e854 <main+0x3e0>
			grid_task_timer_reset(&grid_task_state);
    e866:	4b61      	ldr	r3, [pc, #388]	; (e9ec <main+0x578>)
    e868:	4628      	mov	r0, r5
    e86a:	4798      	blx	r3
			loopwarp = 0;
    e86c:	2300      	movs	r3, #0
    e86e:	9302      	str	r3, [sp, #8]
    e870:	e68a      	b.n	e588 <main+0x114>
			GRID_PORT_H.rx_double_buffer_status = 1;			
    e872:	4a58      	ldr	r2, [pc, #352]	; (e9d4 <main+0x560>)
    e874:	2301      	movs	r3, #1
    e876:	6213      	str	r3, [r2, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
    e878:	2300      	movs	r3, #0
    e87a:	6293      	str	r3, [r2, #40]	; 0x28
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
    e87c:	1ec3      	subs	r3, r0, #3
    e87e:	6253      	str	r3, [r2, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
    e880:	4610      	mov	r0, r2
    e882:	4b5b      	ldr	r3, [pc, #364]	; (e9f0 <main+0x57c>)
    e884:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    e886:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
    e888:	f241 32b4 	movw	r2, #5044	; 0x13b4
    e88c:	4951      	ldr	r1, [pc, #324]	; (e9d4 <main+0x560>)
    e88e:	4419      	add	r1, r3
			for(uint32_t i=0; i<usblength; i++){
    e890:	3301      	adds	r3, #1
				GRID_PORT_H.rx_double_buffer[i] = 0;
    e892:	f04f 0000 	mov.w	r0, #0
			for(uint32_t i=0; i<usblength; i++){
    e896:	4598      	cmp	r8, r3
				GRID_PORT_H.rx_double_buffer[i] = 0;
    e898:	5488      	strb	r0, [r1, r2]
			for(uint32_t i=0; i<usblength; i++){
    e89a:	d1f7      	bne.n	e88c <main+0x418>
    e89c:	e6b7      	b.n	e60e <main+0x19a>
			grid_sys_state.alert_state--;
    e89e:	8963      	ldrh	r3, [r4, #10]
    e8a0:	3b01      	subs	r3, #1
    e8a2:	b29b      	uxth	r3, r3
    e8a4:	8163      	strh	r3, [r4, #10]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    e8a6:	4620      	mov	r0, r4
    e8a8:	4b52      	ldr	r3, [pc, #328]	; (e9f4 <main+0x580>)
    e8aa:	4798      	blx	r3
    e8ac:	b980      	cbnz	r0, e8d0 <main+0x45c>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    e8ae:	4b52      	ldr	r3, [pc, #328]	; (e9f8 <main+0x584>)
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    e8b0:	f8df 8174 	ldr.w	r8, [pc, #372]	; ea28 <main+0x5b4>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    e8b4:	4620      	mov	r0, r4
    e8b6:	4798      	blx	r3
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    e8b8:	2700      	movs	r7, #0
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    e8ba:	4681      	mov	r9, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    e8bc:	7873      	ldrb	r3, [r6, #1]
    e8be:	b2f9      	uxtb	r1, r7
    e8c0:	428b      	cmp	r3, r1
    e8c2:	d9a0      	bls.n	e806 <main+0x392>
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    e8c4:	464b      	mov	r3, r9
    e8c6:	2200      	movs	r2, #0
    e8c8:	4630      	mov	r0, r6
    e8ca:	47c0      	blx	r8
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    e8cc:	3701      	adds	r7, #1
    e8ce:	e7f5      	b.n	e8bc <main+0x448>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    e8d0:	4b4a      	ldr	r3, [pc, #296]	; (e9fc <main+0x588>)
    e8d2:	4620      	mov	r0, r4
    e8d4:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    e8d6:	4b4a      	ldr	r3, [pc, #296]	; (ea00 <main+0x58c>)
    e8d8:	4620      	mov	r0, r4
    e8da:	4798      	blx	r3
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    e8dc:	4b49      	ldr	r3, [pc, #292]	; (ea04 <main+0x590>)
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    e8de:	4681      	mov	r9, r0
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    e8e0:	4620      	mov	r0, r4
    e8e2:	4798      	blx	r3
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    e8e4:	4b48      	ldr	r3, [pc, #288]	; (ea08 <main+0x594>)
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    e8e6:	9006      	str	r0, [sp, #24]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    e8e8:	4620      	mov	r0, r4
    e8ea:	4798      	blx	r3
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    e8ec:	2300      	movs	r3, #0
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    e8ee:	9007      	str	r0, [sp, #28]
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    e8f0:	9305      	str	r3, [sp, #20]
    e8f2:	f89d 3014 	ldrb.w	r3, [sp, #20]
    e8f6:	4630      	mov	r0, r6
    e8f8:	ee08 3a10 	vmov	s16, r3
    e8fc:	4b43      	ldr	r3, [pc, #268]	; (ea0c <main+0x598>)
    e8fe:	4798      	blx	r3
    e900:	9b05      	ldr	r3, [sp, #20]
    e902:	3301      	adds	r3, #1
    e904:	9305      	str	r3, [sp, #20]
    e906:	ee18 3a10 	vmov	r3, s16
    e90a:	4298      	cmp	r0, r3
    e90c:	d9cf      	bls.n	e8ae <main+0x43a>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    e90e:	2300      	movs	r3, #0
    e910:	461a      	mov	r2, r3
    e912:	e9cd 3300 	strd	r3, r3, [sp]
    e916:	ee18 1a10 	vmov	r1, s16
    e91a:	4630      	mov	r0, r6
    e91c:	f8df 810c 	ldr.w	r8, [pc, #268]	; ea2c <main+0x5b8>
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    e920:	4f3b      	ldr	r7, [pc, #236]	; (ea10 <main+0x59c>)
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    e922:	47c0      	blx	r8
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    e924:	4b3b      	ldr	r3, [pc, #236]	; (ea14 <main+0x5a0>)
    e926:	f8df 8108 	ldr.w	r8, [pc, #264]	; ea30 <main+0x5bc>
    e92a:	4648      	mov	r0, r9
    e92c:	4798      	blx	r3
    e92e:	4b3a      	ldr	r3, [pc, #232]	; (ea18 <main+0x5a4>)
    e930:	2200      	movs	r2, #0
    e932:	47b8      	blx	r7
    e934:	47c0      	blx	r8
    e936:	4b37      	ldr	r3, [pc, #220]	; (ea14 <main+0x5a0>)
    e938:	b2c2      	uxtb	r2, r0
    e93a:	9807      	ldr	r0, [sp, #28]
    e93c:	ee08 2a90 	vmov	s17, r2
    e940:	4798      	blx	r3
    e942:	2200      	movs	r2, #0
    e944:	4b34      	ldr	r3, [pc, #208]	; (ea18 <main+0x5a4>)
    e946:	47b8      	blx	r7
    e948:	47c0      	blx	r8
    e94a:	b2c0      	uxtb	r0, r0
    e94c:	9001      	str	r0, [sp, #4]
    e94e:	4b31      	ldr	r3, [pc, #196]	; (ea14 <main+0x5a0>)
    e950:	9806      	ldr	r0, [sp, #24]
    e952:	4798      	blx	r3
    e954:	4b30      	ldr	r3, [pc, #192]	; (ea18 <main+0x5a4>)
    e956:	2200      	movs	r2, #0
    e958:	47b8      	blx	r7
    e95a:	47c0      	blx	r8
    e95c:	b2c0      	uxtb	r0, r0
    e95e:	ee18 3a90 	vmov	r3, s17
    e962:	ee18 1a10 	vmov	r1, s16
    e966:	9000      	str	r0, [sp, #0]
    e968:	f8df 80c8 	ldr.w	r8, [pc, #200]	; ea34 <main+0x5c0>
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    e96c:	4f2b      	ldr	r7, [pc, #172]	; (ea1c <main+0x5a8>)
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    e96e:	4630      	mov	r0, r6
    e970:	2200      	movs	r2, #0
    e972:	47c0      	blx	r8
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    e974:	9b07      	ldr	r3, [sp, #28]
    e976:	9301      	str	r3, [sp, #4]
    e978:	9b06      	ldr	r3, [sp, #24]
    e97a:	9300      	str	r3, [sp, #0]
    e97c:	ee18 1a10 	vmov	r1, s16
    e980:	464b      	mov	r3, r9
    e982:	2200      	movs	r2, #0
    e984:	4630      	mov	r0, r6
    e986:	47b8      	blx	r7
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    e988:	e7b3      	b.n	e8f2 <main+0x47e>
			if (loopwarp>5){
    e98a:	9b02      	ldr	r3, [sp, #8]
    e98c:	2b05      	cmp	r3, #5
    e98e:	d90c      	bls.n	e9aa <main+0x536>
					if ((RTC1MS - elapsed)<loopwarp){				
    e990:	9a02      	ldr	r2, [sp, #8]
    e992:	f1c0 0310 	rsb	r3, r0, #16
    e996:	4293      	cmp	r3, r2
    e998:	d212      	bcs.n	e9c0 <main+0x54c>
						loopwarp-=(RTC1MS - elapsed);
    e99a:	f1a2 0310 	sub.w	r3, r2, #16
    e99e:	4403      	add	r3, r0
    e9a0:	9302      	str	r3, [sp, #8]
						loopstart-=(RTC1MS - elapsed);
    e9a2:	9b04      	ldr	r3, [sp, #16]
    e9a4:	3b10      	subs	r3, #16
    e9a6:	4403      	add	r3, r0
    e9a8:	9304      	str	r3, [sp, #16]
				delay_us(1);			
    e9aa:	f8df 908c 	ldr.w	r9, [pc, #140]	; ea38 <main+0x5c4>
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    e9ae:	9904      	ldr	r1, [sp, #16]
    e9b0:	4620      	mov	r0, r4
    e9b2:	47c0      	blx	r8
    e9b4:	280f      	cmp	r0, #15
    e9b6:	f63f af42 	bhi.w	e83e <main+0x3ca>
				delay_us(1);			
    e9ba:	2001      	movs	r0, #1
    e9bc:	47c8      	blx	r9
    e9be:	e7f6      	b.n	e9ae <main+0x53a>
						loopwarp-=loopwarp;
    e9c0:	2300      	movs	r3, #0
    e9c2:	9302      	str	r3, [sp, #8]
    e9c4:	e7f1      	b.n	e9aa <main+0x536>
    e9c6:	bf00      	nop
    e9c8:	2000b64c 	.word	0x2000b64c
    e9cc:	2000824c 	.word	0x2000824c
    e9d0:	000053d9 	.word	0x000053d9
    e9d4:	2000e59c 	.word	0x2000e59c
    e9d8:	000056cd 	.word	0x000056cd
    e9dc:	0000854b 	.word	0x0000854b
    e9e0:	00006459 	.word	0x00006459
    e9e4:	00006849 	.word	0x00006849
    e9e8:	00006869 	.word	0x00006869
    e9ec:	00008561 	.word	0x00008561
    e9f0:	00004d95 	.word	0x00004d95
    e9f4:	00008fad 	.word	0x00008fad
    e9f8:	00008fb7 	.word	0x00008fb7
    e9fc:	00008fb1 	.word	0x00008fb1
    ea00:	00009015 	.word	0x00009015
    ea04:	00009019 	.word	0x00009019
    ea08:	0000901d 	.word	0x0000901d
    ea0c:	00006455 	.word	0x00006455
    ea10:	00011eed 	.word	0x00011eed
    ea14:	00011e19 	.word	0x00011e19
    ea18:	3fe00000 	.word	0x3fe00000
    ea1c:	000064d1 	.word	0x000064d1
    ea20:	00008f95 	.word	0x00008f95
    ea24:	00008575 	.word	0x00008575
    ea28:	00006561 	.word	0x00006561
    ea2c:	00006491 	.word	0x00006491
    ea30:	00012311 	.word	0x00012311
    ea34:	000064b1 	.word	0x000064b1
    ea38:	0000c881 	.word	0x0000c881

0000ea3c <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    ea3c:	6800      	ldr	r0, [r0, #0]
    ea3e:	b900      	cbnz	r0, ea42 <is_list_element+0x6>
    ea40:	4770      	bx	lr
		if (it == element) {
    ea42:	4288      	cmp	r0, r1
    ea44:	d1fa      	bne.n	ea3c <is_list_element>
			return true;
    ea46:	2001      	movs	r0, #1
		}
	}

	return false;
}
    ea48:	4770      	bx	lr
	...

0000ea4c <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    ea4c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(!is_list_element(list, element));
    ea4e:	4b07      	ldr	r3, [pc, #28]	; (ea6c <list_insert_as_head+0x20>)
{
    ea50:	460d      	mov	r5, r1
    ea52:	4604      	mov	r4, r0
	ASSERT(!is_list_element(list, element));
    ea54:	4798      	blx	r3
    ea56:	f080 0001 	eor.w	r0, r0, #1
    ea5a:	4b05      	ldr	r3, [pc, #20]	; (ea70 <list_insert_as_head+0x24>)
    ea5c:	4905      	ldr	r1, [pc, #20]	; (ea74 <list_insert_as_head+0x28>)
    ea5e:	2239      	movs	r2, #57	; 0x39
    ea60:	b2c0      	uxtb	r0, r0
    ea62:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    ea64:	6823      	ldr	r3, [r4, #0]
    ea66:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    ea68:	6025      	str	r5, [r4, #0]
}
    ea6a:	bd38      	pop	{r3, r4, r5, pc}
    ea6c:	0000ea3d 	.word	0x0000ea3d
    ea70:	0000cb55 	.word	0x0000cb55
    ea74:	000150c9 	.word	0x000150c9

0000ea78 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    ea78:	6803      	ldr	r3, [r0, #0]
    ea7a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    ea7c:	6001      	str	r1, [r0, #0]
}
    ea7e:	4770      	bx	lr

0000ea80 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    ea80:	b570      	push	{r4, r5, r6, lr}
	struct list_element *it = list->head;

	ASSERT(!is_list_element(list, element));
    ea82:	4b0c      	ldr	r3, [pc, #48]	; (eab4 <list_insert_at_end+0x34>)
	struct list_element *it = list->head;
    ea84:	6805      	ldr	r5, [r0, #0]
{
    ea86:	4606      	mov	r6, r0
    ea88:	460c      	mov	r4, r1
	ASSERT(!is_list_element(list, element));
    ea8a:	4798      	blx	r3
    ea8c:	f080 0001 	eor.w	r0, r0, #1
    ea90:	4b09      	ldr	r3, [pc, #36]	; (eab8 <list_insert_at_end+0x38>)
    ea92:	490a      	ldr	r1, [pc, #40]	; (eabc <list_insert_at_end+0x3c>)
    ea94:	224f      	movs	r2, #79	; 0x4f
    ea96:	b2c0      	uxtb	r0, r0
    ea98:	4798      	blx	r3

	if (!list->head) {
    ea9a:	6833      	ldr	r3, [r6, #0]
    ea9c:	b913      	cbnz	r3, eaa4 <list_insert_at_end+0x24>
		list->head                             = (struct list_element *)element;
    ea9e:	6034      	str	r4, [r6, #0]
		((struct list_element *)element)->next = NULL;
    eaa0:	6023      	str	r3, [r4, #0]
	while (it->next) {
		it = it->next;
	}
	it->next                               = (struct list_element *)element;
	((struct list_element *)element)->next = NULL;
}
    eaa2:	bd70      	pop	{r4, r5, r6, pc}
	while (it->next) {
    eaa4:	462b      	mov	r3, r5
    eaa6:	682d      	ldr	r5, [r5, #0]
    eaa8:	2d00      	cmp	r5, #0
    eaaa:	d1fb      	bne.n	eaa4 <list_insert_at_end+0x24>
	it->next                               = (struct list_element *)element;
    eaac:	601c      	str	r4, [r3, #0]
	((struct list_element *)element)->next = NULL;
    eaae:	6025      	str	r5, [r4, #0]
    eab0:	e7f7      	b.n	eaa2 <list_insert_at_end+0x22>
    eab2:	bf00      	nop
    eab4:	0000ea3d 	.word	0x0000ea3d
    eab8:	0000cb55 	.word	0x0000cb55
    eabc:	000150c9 	.word	0x000150c9

0000eac0 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    eac0:	6803      	ldr	r3, [r0, #0]
    eac2:	b10b      	cbz	r3, eac8 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    eac4:	681a      	ldr	r2, [r3, #0]
    eac6:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    eac8:	4618      	mov	r0, r3
    eaca:	4770      	bx	lr

0000eacc <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    eacc:	4b03      	ldr	r3, [pc, #12]	; (eadc <_osc32kctrl_init_sources+0x10>)
    eace:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    ead0:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    ead4:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    ead6:	2201      	movs	r2, #1
    ead8:	741a      	strb	r2, [r3, #16]
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
    eada:	4770      	bx	lr
    eadc:	40001400 	.word	0x40001400

0000eae0 <hri_rtcmode0_wait_for_sync>:
typedef uint8_t  hri_rtcalarm_mask_reg_t;
typedef uint8_t  hri_rtcmode2_mask_reg_t;

static inline void hri_rtcmode0_wait_for_sync(const void *const hw, hri_rtcmode0_syncbusy_reg_t reg)
{
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    eae0:	6903      	ldr	r3, [r0, #16]
    eae2:	420b      	tst	r3, r1
    eae4:	d1fc      	bne.n	eae0 <hri_rtcmode0_wait_for_sync>
	};
}
    eae6:	4770      	bx	lr

0000eae8 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    eae8:	68c0      	ldr	r0, [r0, #12]

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    eaea:	4b02      	ldr	r3, [pc, #8]	; (eaf4 <_rtc_timer_set_period+0xc>)
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    eaec:	6201      	str	r1, [r0, #32]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    eaee:	2160      	movs	r1, #96	; 0x60
    eaf0:	4718      	bx	r3
    eaf2:	bf00      	nop
    eaf4:	0000eae1 	.word	0x0000eae1

0000eaf8 <_rtc_timer_get_period>:

/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
    eaf8:	b508      	push	{r3, lr}
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    eafa:	68c0      	ldr	r0, [r0, #12]
	RTC_CRITICAL_SECTION_LEAVE();
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    eafc:	4b02      	ldr	r3, [pc, #8]	; (eb08 <_rtc_timer_get_period+0x10>)
    eafe:	2160      	movs	r1, #96	; 0x60
    eb00:	4798      	blx	r3
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    eb02:	6a00      	ldr	r0, [r0, #32]
}
    eb04:	bd08      	pop	{r3, pc}
    eb06:	bf00      	nop
    eb08:	0000eae1 	.word	0x0000eae1

0000eb0c <_rtc_timer_is_started>:

/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
    eb0c:	b508      	push	{r3, lr}
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    eb0e:	68c0      	ldr	r0, [r0, #12]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    eb10:	4b03      	ldr	r3, [pc, #12]	; (eb20 <_rtc_timer_is_started+0x14>)
    eb12:	f248 0103 	movw	r1, #32771	; 0x8003
    eb16:	4798      	blx	r3
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    eb18:	8800      	ldrh	r0, [r0, #0]
}
    eb1a:	f3c0 0040 	ubfx	r0, r0, #1, #1
    eb1e:	bd08      	pop	{r3, pc}
    eb20:	0000eae1 	.word	0x0000eae1

0000eb24 <_rtc_timer_set_irq>:
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
	(void)dev;
}
    eb24:	4770      	bx	lr
	...

0000eb28 <_rtc_timer_stop>:
{
    eb28:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    eb2a:	4604      	mov	r4, r0
    eb2c:	b118      	cbz	r0, eb36 <_rtc_timer_stop+0xe>
    eb2e:	68c0      	ldr	r0, [r0, #12]
    eb30:	3800      	subs	r0, #0
    eb32:	bf18      	it	ne
    eb34:	2001      	movne	r0, #1
    eb36:	4908      	ldr	r1, [pc, #32]	; (eb58 <_rtc_timer_stop+0x30>)
    eb38:	4b08      	ldr	r3, [pc, #32]	; (eb5c <_rtc_timer_stop+0x34>)
    eb3a:	226b      	movs	r2, #107	; 0x6b
    eb3c:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    eb3e:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    eb40:	8803      	ldrh	r3, [r0, #0]
    eb42:	f023 0302 	bic.w	r3, r3, #2
    eb46:	041b      	lsls	r3, r3, #16
    eb48:	0c1b      	lsrs	r3, r3, #16
    eb4a:	8003      	strh	r3, [r0, #0]
}
    eb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    eb50:	4b03      	ldr	r3, [pc, #12]	; (eb60 <_rtc_timer_stop+0x38>)
    eb52:	f248 0103 	movw	r1, #32771	; 0x8003
    eb56:	4718      	bx	r3
    eb58:	000150e7 	.word	0x000150e7
    eb5c:	0000cb55 	.word	0x0000cb55
    eb60:	0000eae1 	.word	0x0000eae1

0000eb64 <_rtc_timer_start>:
{
    eb64:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    eb66:	4604      	mov	r4, r0
    eb68:	b118      	cbz	r0, eb72 <_rtc_timer_start+0xe>
    eb6a:	68c0      	ldr	r0, [r0, #12]
    eb6c:	3800      	subs	r0, #0
    eb6e:	bf18      	it	ne
    eb70:	2001      	movne	r0, #1
    eb72:	490e      	ldr	r1, [pc, #56]	; (ebac <_rtc_timer_start+0x48>)
    eb74:	4b0e      	ldr	r3, [pc, #56]	; (ebb0 <_rtc_timer_start+0x4c>)
    eb76:	225e      	movs	r2, #94	; 0x5e
    eb78:	4798      	blx	r3
    eb7a:	4b0e      	ldr	r3, [pc, #56]	; (ebb4 <_rtc_timer_start+0x50>)
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    eb7c:	68e0      	ldr	r0, [r4, #12]
    eb7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    eb82:	601a      	str	r2, [r3, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    eb84:	2300      	movs	r3, #0
    eb86:	6183      	str	r3, [r0, #24]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COUNT);
    eb88:	4a0b      	ldr	r2, [pc, #44]	; (ebb8 <_rtc_timer_start+0x54>)
    eb8a:	2108      	movs	r1, #8
    eb8c:	4790      	blx	r2
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    eb8e:	68e0      	ldr	r0, [r4, #12]
    eb90:	2108      	movs	r1, #8
    eb92:	4790      	blx	r2
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    eb94:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    eb96:	8803      	ldrh	r3, [r0, #0]
    eb98:	b29b      	uxth	r3, r3
    eb9a:	f043 0302 	orr.w	r3, r3, #2
}
    eb9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    eba2:	8003      	strh	r3, [r0, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    eba4:	f248 0103 	movw	r1, #32771	; 0x8003
    eba8:	4710      	bx	r2
    ebaa:	bf00      	nop
    ebac:	000150e7 	.word	0x000150e7
    ebb0:	0000cb55 	.word	0x0000cb55
    ebb4:	e000e100 	.word	0xe000e100
    ebb8:	0000eae1 	.word	0x0000eae1

0000ebbc <_rtc_timer_deinit>:
{
    ebbc:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    ebbe:	4604      	mov	r4, r0
    ebc0:	b118      	cbz	r0, ebca <_rtc_timer_deinit+0xe>
    ebc2:	68c0      	ldr	r0, [r0, #12]
    ebc4:	3800      	subs	r0, #0
    ebc6:	bf18      	it	ne
    ebc8:	2001      	movne	r0, #1
    ebca:	490b      	ldr	r1, [pc, #44]	; (ebf8 <_rtc_timer_deinit+0x3c>)
    ebcc:	4b0b      	ldr	r3, [pc, #44]	; (ebfc <_rtc_timer_deinit+0x40>)
    ebce:	2252      	movs	r2, #82	; 0x52
    ebd0:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ebd2:	4b0b      	ldr	r3, [pc, #44]	; (ec00 <_rtc_timer_deinit+0x44>)
    ebd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    ebd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    ebdc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ebe0:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    ebe4:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    ebe6:	2301      	movs	r3, #1
    ebe8:	8003      	strh	r3, [r0, #0]
}
    ebea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    ebee:	4b05      	ldr	r3, [pc, #20]	; (ec04 <_rtc_timer_deinit+0x48>)
    ebf0:	f248 0103 	movw	r1, #32771	; 0x8003
    ebf4:	4718      	bx	r3
    ebf6:	bf00      	nop
    ebf8:	000150e7 	.word	0x000150e7
    ebfc:	0000cb55 	.word	0x0000cb55
    ec00:	e000e100 	.word	0xe000e100
    ec04:	0000eae1 	.word	0x0000eae1

0000ec08 <_rtc_timer_init>:
{
    ec08:	b570      	push	{r4, r5, r6, lr}
	ASSERT(dev);
    ec0a:	4604      	mov	r4, r0
{
    ec0c:	460d      	mov	r5, r1
	ASSERT(dev);
    ec0e:	3800      	subs	r0, #0
    ec10:	bf18      	it	ne
    ec12:	2001      	movne	r0, #1
    ec14:	4b10      	ldr	r3, [pc, #64]	; (ec58 <_rtc_timer_init+0x50>)
    ec16:	4911      	ldr	r1, [pc, #68]	; (ec5c <_rtc_timer_init+0x54>)
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    ec18:	2601      	movs	r6, #1
    ec1a:	2230      	movs	r2, #48	; 0x30
    ec1c:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    ec1e:	4a10      	ldr	r2, [pc, #64]	; (ec60 <_rtc_timer_init+0x58>)
	dev->hw = hw;
    ec20:	60e5      	str	r5, [r4, #12]
    ec22:	4628      	mov	r0, r5
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    ec24:	802e      	strh	r6, [r5, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    ec26:	f248 0103 	movw	r1, #32771	; 0x8003
    ec2a:	4790      	blx	r2
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    ec2c:	68e0      	ldr	r0, [r4, #12]
    ec2e:	4631      	mov	r1, r6
    ec30:	4790      	blx	r2
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
    ec32:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    ec34:	f248 0380 	movw	r3, #32896	; 0x8080
    ec38:	8003      	strh	r3, [r0, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    ec3a:	f248 0103 	movw	r1, #32771	; 0x8003
    ec3e:	4790      	blx	r2
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    ec40:	68e0      	ldr	r0, [r4, #12]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    ec42:	2160      	movs	r1, #96	; 0x60
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    ec44:	6206      	str	r6, [r0, #32]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    ec46:	4790      	blx	r2
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    ec48:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    ec4a:	f44f 7280 	mov.w	r2, #256	; 0x100
    ec4e:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    ec50:	4b04      	ldr	r3, [pc, #16]	; (ec64 <_rtc_timer_init+0x5c>)
}
    ec52:	2000      	movs	r0, #0
	_rtc_dev = dev;
    ec54:	601c      	str	r4, [r3, #0]
}
    ec56:	bd70      	pop	{r4, r5, r6, pc}
    ec58:	0000cb55 	.word	0x0000cb55
    ec5c:	000150e7 	.word	0x000150e7
    ec60:	0000eae1 	.word	0x0000eae1
    ec64:	20000ff8 	.word	0x20000ff8

0000ec68 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    ec68:	4800      	ldr	r0, [pc, #0]	; (ec6c <_rtc_get_timer+0x4>)
    ec6a:	4770      	bx	lr
    ec6c:	20000508 	.word	0x20000508

0000ec70 <RTC_Handler>:
/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
	_rtc_timer_interrupt_handler(_rtc_dev);
    ec70:	4b07      	ldr	r3, [pc, #28]	; (ec90 <RTC_Handler+0x20>)
{
    ec72:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    ec74:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    ec76:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    ec78:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    ec7a:	05db      	lsls	r3, r3, #23
    ec7c:	d507      	bpl.n	ec8e <RTC_Handler+0x1e>
		if (dev->timer_cb.period_expired) {
    ec7e:	6823      	ldr	r3, [r4, #0]
    ec80:	b10b      	cbz	r3, ec86 <RTC_Handler+0x16>
			dev->timer_cb.period_expired(dev);
    ec82:	4620      	mov	r0, r4
    ec84:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    ec86:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    ec88:	f44f 7280 	mov.w	r2, #256	; 0x100
    ec8c:	819a      	strh	r2, [r3, #12]
}
    ec8e:	bd10      	pop	{r4, pc}
    ec90:	20000ff8 	.word	0x20000ff8

0000ec94 <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
    ec94:	b530      	push	{r4, r5, lr}
	uint8_t port = GPIO_PORT(gpio);
	uint8_t pin  = GPIO_PIN(gpio);

	if (function == GPIO_PIN_FUNCTION_OFF) {
    ec96:	1c4b      	adds	r3, r1, #1
	uint8_t pin  = GPIO_PIN(gpio);
    ec98:	b2c5      	uxtb	r5, r0
    ec9a:	4b18      	ldr	r3, [pc, #96]	; (ecfc <_gpio_set_pin_function+0x68>)
    ec9c:	f000 041f 	and.w	r4, r0, #31
	uint8_t port = GPIO_PORT(gpio);
    eca0:	ea4f 1050 	mov.w	r0, r0, lsr #5
    eca4:	ea4f 10c0 	mov.w	r0, r0, lsl #7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    eca8:	4403      	add	r3, r0
	if (function == GPIO_PIN_FUNCTION_OFF) {
    ecaa:	d107      	bne.n	ecbc <_gpio_set_pin_function+0x28>
    ecac:	4423      	add	r3, r4
    ecae:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
	tmp &= ~PORT_PINCFG_PMUXEN;
    ecb2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    ecb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
    ecba:	bd30      	pop	{r4, r5, pc}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    ecbc:	1918      	adds	r0, r3, r4
    ecbe:	eb03 0354 	add.w	r3, r3, r4, lsr #1
    ecc2:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
	tmp &= ~PORT_PINCFG_PMUXEN;
    ecc6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    ecca:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    ecce:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    ecd2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
		if (pin & 1) {
    ecd6:	f015 0f01 	tst.w	r5, #1
    ecda:	b2c9      	uxtb	r1, r1
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    ecdc:	bf19      	ittee	ne
    ecde:	f002 020f 	andne.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    ece2:	ea42 1101 	orrne.w	r1, r2, r1, lsl #4
	tmp |= PORT_PMUX_PMUXE(data);
    ece6:	f001 010f 	andeq.w	r1, r1, #15
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    ecea:	f002 02f0 	andeq.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXO(data);
    ecee:	bf14      	ite	ne
    ecf0:	b2c9      	uxtbne	r1, r1
	tmp |= PORT_PMUX_PMUXE(data);
    ecf2:	4311      	orreq	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    ecf4:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
}
    ecf8:	e7df      	b.n	ecba <_gpio_set_pin_function+0x26>
    ecfa:	bf00      	nop
    ecfc:	41008000 	.word	0x41008000

0000ed00 <gpio_set_pin_direction>:
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
    ed00:	f000 031f 	and.w	r3, r0, #31
{
    ed04:	b530      	push	{r4, r5, lr}
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
    ed06:	2501      	movs	r5, #1
    ed08:	409d      	lsls	r5, r3
	switch (direction) {
    ed0a:	0940      	lsrs	r0, r0, #5
    ed0c:	4b0f      	ldr	r3, [pc, #60]	; (ed4c <gpio_set_pin_direction+0x4c>)
    ed0e:	01c0      	lsls	r0, r0, #7
    ed10:	2901      	cmp	r1, #1
    ed12:	b2ac      	uxth	r4, r5
    ed14:	ea4f 4215 	mov.w	r2, r5, lsr #16
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    ed18:	4403      	add	r3, r0
    ed1a:	d008      	beq.n	ed2e <gpio_set_pin_direction+0x2e>
    ed1c:	2902      	cmp	r1, #2
    ed1e:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
    ed22:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
    ed26:	d00e      	beq.n	ed46 <gpio_set_pin_direction+0x46>
    ed28:	605d      	str	r5, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    ed2a:	629c      	str	r4, [r3, #40]	; 0x28
    ed2c:	e009      	b.n	ed42 <gpio_set_pin_direction+0x42>
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
    ed2e:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
    ed32:	f444 3400 	orr.w	r4, r4, #131072	; 0x20000
		hri_port_write_WRCONFIG_reg(PORT,
    ed36:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    ed3a:	605d      	str	r5, [r3, #4]
    ed3c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    ed40:	629c      	str	r4, [r3, #40]	; 0x28
    ed42:	629a      	str	r2, [r3, #40]	; 0x28
}
    ed44:	bd30      	pop	{r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    ed46:	609d      	str	r5, [r3, #8]
    ed48:	e7ef      	b.n	ed2a <gpio_set_pin_direction+0x2a>
    ed4a:	bf00      	nop
    ed4c:	41008000 	.word	0x41008000

0000ed50 <gpio_set_pin_pull_mode>:
	switch (pull_mode) {
    ed50:	0942      	lsrs	r2, r0, #5
    ed52:	2901      	cmp	r1, #1
    ed54:	4b0d      	ldr	r3, [pc, #52]	; (ed8c <gpio_set_pin_pull_mode+0x3c>)
    ed56:	f000 001f 	and.w	r0, r0, #31
    ed5a:	ea4f 12c2 	mov.w	r2, r2, lsl #7
    ed5e:	d008      	beq.n	ed72 <gpio_set_pin_pull_mode+0x22>
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    ed60:	4413      	add	r3, r2
    ed62:	4418      	add	r0, r3
    ed64:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
    ed68:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    ed6c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
    ed70:	4770      	bx	lr
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    ed72:	4413      	add	r3, r2
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
    ed74:	4081      	lsls	r1, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    ed76:	4418      	add	r0, r3
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    ed78:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    ed7a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
    ed7e:	f042 0204 	orr.w	r2, r2, #4
    ed82:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    ed86:	6199      	str	r1, [r3, #24]
}
    ed88:	4770      	bx	lr
    ed8a:	bf00      	nop
    ed8c:	41008000 	.word	0x41008000

0000ed90 <ADC_0_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    ed90:	4a14      	ldr	r2, [pc, #80]	; (ede4 <ADC_0_init+0x54>)
 */
void ADC_0_init(void)
{
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    ed92:	4915      	ldr	r1, [pc, #84]	; (ede8 <ADC_0_init+0x58>)
    ed94:	6a13      	ldr	r3, [r2, #32]
{
    ed96:	b5f0      	push	{r4, r5, r6, r7, lr}
    ed98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    ed9c:	6213      	str	r3, [r2, #32]
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    ed9e:	4b13      	ldr	r3, [pc, #76]	; (edec <ADC_0_init+0x5c>)
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    eda0:	4e13      	ldr	r6, [pc, #76]	; (edf0 <ADC_0_init+0x60>)
    eda2:	4d14      	ldr	r5, [pc, #80]	; (edf4 <ADC_0_init+0x64>)
    eda4:	4f14      	ldr	r7, [pc, #80]	; (edf8 <ADC_0_init+0x68>)
{
    eda6:	b085      	sub	sp, #20
    eda8:	2241      	movs	r2, #65	; 0x41
    edaa:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    edae:	4b13      	ldr	r3, [pc, #76]	; (edfc <ADC_0_init+0x6c>)
    edb0:	9301      	str	r3, [sp, #4]
    edb2:	2400      	movs	r4, #0
    edb4:	2301      	movs	r3, #1
    edb6:	9300      	str	r3, [sp, #0]
    edb8:	4632      	mov	r2, r6
    edba:	4623      	mov	r3, r4
    edbc:	9402      	str	r4, [sp, #8]
    edbe:	4628      	mov	r0, r5
    edc0:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
    edc2:	1c72      	adds	r2, r6, #1
    edc4:	4621      	mov	r1, r4
    edc6:	2310      	movs	r3, #16
    edc8:	4628      	mov	r0, r5
    edca:	4d0d      	ldr	r5, [pc, #52]	; (ee00 <ADC_0_init+0x70>)
    edcc:	47a8      	blx	r5

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);
    edce:	4621      	mov	r1, r4
    edd0:	4b0c      	ldr	r3, [pc, #48]	; (ee04 <ADC_0_init+0x74>)
    edd2:	2007      	movs	r0, #7
    edd4:	4798      	blx	r3
	_gpio_set_pin_function(pin, function);
    edd6:	490c      	ldr	r1, [pc, #48]	; (ee08 <ADC_0_init+0x78>)
    edd8:	4b0c      	ldr	r3, [pc, #48]	; (ee0c <ADC_0_init+0x7c>)
    edda:	2007      	movs	r0, #7

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
    eddc:	b005      	add	sp, #20
    edde:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    ede2:	4718      	bx	r3
    ede4:	40000800 	.word	0x40000800
    ede8:	43001c00 	.word	0x43001c00
    edec:	40001c00 	.word	0x40001c00
    edf0:	20000ffc 	.word	0x20000ffc
    edf4:	20014af4 	.word	0x20014af4
    edf8:	0000ce4d 	.word	0x0000ce4d
    edfc:	20014bf0 	.word	0x20014bf0
    ee00:	0000cef1 	.word	0x0000cef1
    ee04:	0000ed01 	.word	0x0000ed01
    ee08:	00070001 	.word	0x00070001
    ee0c:	0000ec95 	.word	0x0000ec95

0000ee10 <ADC_1_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    ee10:	4a15      	ldr	r2, [pc, #84]	; (ee68 <ADC_1_init+0x58>)
 */
void ADC_1_init(void)
{
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    ee12:	4916      	ldr	r1, [pc, #88]	; (ee6c <ADC_1_init+0x5c>)
    ee14:	6a13      	ldr	r3, [r2, #32]
{
    ee16:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    ee1c:	6213      	str	r3, [r2, #32]
    ee1e:	4b14      	ldr	r3, [pc, #80]	; (ee70 <ADC_1_init+0x60>)
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    ee20:	4e14      	ldr	r6, [pc, #80]	; (ee74 <ADC_1_init+0x64>)
    ee22:	4d15      	ldr	r5, [pc, #84]	; (ee78 <ADC_1_init+0x68>)
    ee24:	4f15      	ldr	r7, [pc, #84]	; (ee7c <ADC_1_init+0x6c>)
{
    ee26:	b085      	sub	sp, #20
    ee28:	2241      	movs	r2, #65	; 0x41
    ee2a:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    ee2e:	4b14      	ldr	r3, [pc, #80]	; (ee80 <ADC_1_init+0x70>)
    ee30:	9301      	str	r3, [sp, #4]
    ee32:	2400      	movs	r4, #0
    ee34:	2301      	movs	r3, #1
    ee36:	9300      	str	r3, [sp, #0]
    ee38:	f106 0211 	add.w	r2, r6, #17
    ee3c:	4623      	mov	r3, r4
    ee3e:	9402      	str	r4, [sp, #8]
    ee40:	4628      	mov	r0, r5
    ee42:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
    ee44:	f106 0212 	add.w	r2, r6, #18
    ee48:	4621      	mov	r1, r4
    ee4a:	2310      	movs	r3, #16
    ee4c:	4628      	mov	r0, r5
    ee4e:	4d0d      	ldr	r5, [pc, #52]	; (ee84 <ADC_1_init+0x74>)
    ee50:	47a8      	blx	r5

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);
    ee52:	4621      	mov	r1, r4
    ee54:	4b0c      	ldr	r3, [pc, #48]	; (ee88 <ADC_1_init+0x78>)
    ee56:	2042      	movs	r0, #66	; 0x42
    ee58:	4798      	blx	r3
    ee5a:	490c      	ldr	r1, [pc, #48]	; (ee8c <ADC_1_init+0x7c>)
    ee5c:	4b0c      	ldr	r3, [pc, #48]	; (ee90 <ADC_1_init+0x80>)
    ee5e:	2042      	movs	r0, #66	; 0x42

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
    ee60:	b005      	add	sp, #20
    ee62:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    ee66:	4718      	bx	r3
    ee68:	40000800 	.word	0x40000800
    ee6c:	43002000 	.word	0x43002000
    ee70:	40001c00 	.word	0x40001c00
    ee74:	20000ffc 	.word	0x20000ffc
    ee78:	20014cc8 	.word	0x20014cc8
    ee7c:	0000ce4d 	.word	0x0000ce4d
    ee80:	20014a88 	.word	0x20014a88
    ee84:	0000cef1 	.word	0x0000cef1
    ee88:	0000ed01 	.word	0x0000ed01
    ee8c:	00420001 	.word	0x00420001
    ee90:	0000ec95 	.word	0x0000ec95

0000ee94 <CRC_0_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
    ee94:	4a04      	ldr	r2, [pc, #16]	; (eea8 <CRC_0_init+0x14>)
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
    ee96:	4905      	ldr	r1, [pc, #20]	; (eeac <CRC_0_init+0x18>)
    ee98:	6993      	ldr	r3, [r2, #24]
    ee9a:	4805      	ldr	r0, [pc, #20]	; (eeb0 <CRC_0_init+0x1c>)
    ee9c:	f043 0302 	orr.w	r3, r3, #2
    eea0:	6193      	str	r3, [r2, #24]
    eea2:	4b04      	ldr	r3, [pc, #16]	; (eeb4 <CRC_0_init+0x20>)
    eea4:	4718      	bx	r3
    eea6:	bf00      	nop
    eea8:	40000800 	.word	0x40000800
    eeac:	41002000 	.word	0x41002000
    eeb0:	20014a84 	.word	0x20014a84
    eeb4:	0000dda5 	.word	0x0000dda5

0000eeb8 <EVENT_SYSTEM_0_init>:
    eeb8:	4b08      	ldr	r3, [pc, #32]	; (eedc <EVENT_SYSTEM_0_init+0x24>)
    eeba:	2240      	movs	r2, #64	; 0x40
    eebc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    eec0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    eec4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    eec8:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    eecc:	4a04      	ldr	r2, [pc, #16]	; (eee0 <EVENT_SYSTEM_0_init+0x28>)
    eece:	6993      	ldr	r3, [r2, #24]
    eed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    eed4:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
    eed6:	4b03      	ldr	r3, [pc, #12]	; (eee4 <EVENT_SYSTEM_0_init+0x2c>)
    eed8:	4718      	bx	r3
    eeda:	bf00      	nop
    eedc:	40001c00 	.word	0x40001c00
    eee0:	40000800 	.word	0x40000800
    eee4:	00010dad 	.word	0x00010dad

0000eee8 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    eee8:	4a02      	ldr	r2, [pc, #8]	; (eef4 <FLASH_0_CLOCK_init+0xc>)
    eeea:	6913      	ldr	r3, [r2, #16]
    eeec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    eef0:	6113      	str	r3, [r2, #16]

void FLASH_0_CLOCK_init(void)
{

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}
    eef2:	4770      	bx	lr
    eef4:	40000800 	.word	0x40000800

0000eef8 <FLASH_0_init>:

void FLASH_0_init(void)
{
    eef8:	b510      	push	{r4, lr}
	FLASH_0_CLOCK_init();
    eefa:	4b04      	ldr	r3, [pc, #16]	; (ef0c <FLASH_0_init+0x14>)
    eefc:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
}
    eefe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	flash_init(&FLASH_0, NVMCTRL);
    ef02:	4903      	ldr	r1, [pc, #12]	; (ef10 <FLASH_0_init+0x18>)
    ef04:	4803      	ldr	r0, [pc, #12]	; (ef14 <FLASH_0_init+0x1c>)
    ef06:	4b04      	ldr	r3, [pc, #16]	; (ef18 <FLASH_0_init+0x20>)
    ef08:	4718      	bx	r3
    ef0a:	bf00      	nop
    ef0c:	0000eee9 	.word	0x0000eee9
    ef10:	41004000 	.word	0x41004000
    ef14:	20014a68 	.word	0x20014a68
    ef18:	0000d84d 	.word	0x0000d84d

0000ef1c <QSPI_INSTANCE_PORT_init>:

void QSPI_INSTANCE_PORT_init(void)
{
    ef1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	// Set pin direction to input
	gpio_set_pin_direction(PB11, GPIO_DIRECTION_IN);
    ef20:	2101      	movs	r1, #1
    ef22:	4e24      	ldr	r6, [pc, #144]	; (efb4 <QSPI_INSTANCE_PORT_init+0x98>)

	gpio_set_pin_pull_mode(PB11,
    ef24:	4d24      	ldr	r5, [pc, #144]	; (efb8 <QSPI_INSTANCE_PORT_init+0x9c>)
    ef26:	4c25      	ldr	r4, [pc, #148]	; (efbc <QSPI_INSTANCE_PORT_init+0xa0>)
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    ef28:	4f25      	ldr	r7, [pc, #148]	; (efc0 <QSPI_INSTANCE_PORT_init+0xa4>)
	gpio_set_pin_direction(PB11, GPIO_DIRECTION_IN);
    ef2a:	202b      	movs	r0, #43	; 0x2b
    ef2c:	47b0      	blx	r6
	gpio_set_pin_pull_mode(PB11,
    ef2e:	2100      	movs	r1, #0
    ef30:	202b      	movs	r0, #43	; 0x2b
    ef32:	47a8      	blx	r5
    ef34:	4923      	ldr	r1, [pc, #140]	; (efc4 <QSPI_INSTANCE_PORT_init+0xa8>)
    ef36:	202b      	movs	r0, #43	; 0x2b
    ef38:	47a0      	blx	r4
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB11, PINMUX_PB11H_QSPI_CS);

	gpio_set_pin_direction(PA08,
    ef3a:	2102      	movs	r1, #2
    ef3c:	2008      	movs	r0, #8
    ef3e:	47b0      	blx	r6
    ef40:	f44f 7380 	mov.w	r3, #256	; 0x100
    ef44:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA08,
    ef46:	2100      	movs	r1, #0
    ef48:	2008      	movs	r0, #8
    ef4a:	47a8      	blx	r5
    ef4c:	491e      	ldr	r1, [pc, #120]	; (efc8 <QSPI_INSTANCE_PORT_init+0xac>)
    ef4e:	2008      	movs	r0, #8
    ef50:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA08H_QSPI_DATA0);

	gpio_set_pin_direction(PA09,
    ef52:	2102      	movs	r1, #2
    ef54:	2009      	movs	r0, #9
    ef56:	47b0      	blx	r6
    ef58:	f44f 7300 	mov.w	r3, #512	; 0x200
    ef5c:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA09,
    ef5e:	2100      	movs	r1, #0
    ef60:	2009      	movs	r0, #9
    ef62:	47a8      	blx	r5
    ef64:	4919      	ldr	r1, [pc, #100]	; (efcc <QSPI_INSTANCE_PORT_init+0xb0>)
    ef66:	2009      	movs	r0, #9
    ef68:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA09H_QSPI_DATA1);

	gpio_set_pin_direction(PA10,
    ef6a:	2102      	movs	r1, #2
    ef6c:	200a      	movs	r0, #10
    ef6e:	47b0      	blx	r6
    ef70:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ef74:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA10,
    ef76:	2100      	movs	r1, #0
    ef78:	200a      	movs	r0, #10
    ef7a:	47a8      	blx	r5
    ef7c:	4914      	ldr	r1, [pc, #80]	; (efd0 <QSPI_INSTANCE_PORT_init+0xb4>)
    ef7e:	200a      	movs	r0, #10
    ef80:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA10H_QSPI_DATA2);

	gpio_set_pin_direction(PA11,
    ef82:	2102      	movs	r1, #2
    ef84:	200b      	movs	r0, #11
    ef86:	47b0      	blx	r6
    ef88:	f44f 6300 	mov.w	r3, #2048	; 0x800
    ef8c:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA11,
    ef8e:	2100      	movs	r1, #0
    ef90:	200b      	movs	r0, #11
    ef92:	47a8      	blx	r5
    ef94:	490f      	ldr	r1, [pc, #60]	; (efd4 <QSPI_INSTANCE_PORT_init+0xb8>)
    ef96:	200b      	movs	r0, #11
    ef98:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA11H_QSPI_DATA3);

	// Set pin direction to input
	gpio_set_pin_direction(PB10, GPIO_DIRECTION_IN);
    ef9a:	2101      	movs	r1, #1
    ef9c:	202a      	movs	r0, #42	; 0x2a
    ef9e:	47b0      	blx	r6

	gpio_set_pin_pull_mode(PB10,
    efa0:	2100      	movs	r1, #0
    efa2:	202a      	movs	r0, #42	; 0x2a
    efa4:	47a8      	blx	r5
    efa6:	4623      	mov	r3, r4
    efa8:	490b      	ldr	r1, [pc, #44]	; (efd8 <QSPI_INSTANCE_PORT_init+0xbc>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
    efaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    efae:	202a      	movs	r0, #42	; 0x2a
    efb0:	4718      	bx	r3
    efb2:	bf00      	nop
    efb4:	0000ed01 	.word	0x0000ed01
    efb8:	0000ed51 	.word	0x0000ed51
    efbc:	0000ec95 	.word	0x0000ec95
    efc0:	41008000 	.word	0x41008000
    efc4:	002b0007 	.word	0x002b0007
    efc8:	00080007 	.word	0x00080007
    efcc:	00090007 	.word	0x00090007
    efd0:	000a0007 	.word	0x000a0007
    efd4:	000b0007 	.word	0x000b0007
    efd8:	002a0007 	.word	0x002a0007

0000efdc <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
    efdc:	4b06      	ldr	r3, [pc, #24]	; (eff8 <QSPI_INSTANCE_CLOCK_init+0x1c>)
    efde:	691a      	ldr	r2, [r3, #16]
    efe0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    efe4:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
    efe6:	691a      	ldr	r2, [r3, #16]
    efe8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
    efec:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
    efee:	69da      	ldr	r2, [r3, #28]
    eff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    eff4:	61da      	str	r2, [r3, #28]
void QSPI_INSTANCE_CLOCK_init(void)
{
	hri_mclk_set_AHBMASK_QSPI_bit(MCLK);
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}
    eff6:	4770      	bx	lr
    eff8:	40000800 	.word	0x40000800

0000effc <QSPI_INSTANCE_init>:

void QSPI_INSTANCE_init(void)
{
    effc:	b510      	push	{r4, lr}
	QSPI_INSTANCE_CLOCK_init();
    effe:	4b05      	ldr	r3, [pc, #20]	; (f014 <QSPI_INSTANCE_init+0x18>)
    f000:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
    f002:	4b05      	ldr	r3, [pc, #20]	; (f018 <QSPI_INSTANCE_init+0x1c>)
    f004:	4905      	ldr	r1, [pc, #20]	; (f01c <QSPI_INSTANCE_init+0x20>)
    f006:	4806      	ldr	r0, [pc, #24]	; (f020 <QSPI_INSTANCE_init+0x24>)
    f008:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
}
    f00a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	QSPI_INSTANCE_PORT_init();
    f00e:	4b05      	ldr	r3, [pc, #20]	; (f024 <QSPI_INSTANCE_init+0x28>)
    f010:	4718      	bx	r3
    f012:	bf00      	nop
    f014:	0000efdd 	.word	0x0000efdd
    f018:	00010d7d 	.word	0x00010d7d
    f01c:	42003400 	.word	0x42003400
    f020:	20014d34 	.word	0x20014d34
    f024:	0000ef1d 	.word	0x0000ef1d

0000f028 <USART_EAST_CLOCK_init>:
    f028:	4b06      	ldr	r3, [pc, #24]	; (f044 <USART_EAST_CLOCK_init+0x1c>)
    f02a:	2241      	movs	r2, #65	; 0x41
    f02c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    f030:	2242      	movs	r2, #66	; 0x42
    f032:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
    f036:	4a04      	ldr	r2, [pc, #16]	; (f048 <USART_EAST_CLOCK_init+0x20>)
    f038:	6953      	ldr	r3, [r2, #20]
    f03a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    f03e:	6153      	str	r3, [r2, #20]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBAMASK_SERCOM0_bit(MCLK);
}
    f040:	4770      	bx	lr
    f042:	bf00      	nop
    f044:	40001c00 	.word	0x40001c00
    f048:	40000800 	.word	0x40000800

0000f04c <USART_EAST_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_EAST_PORT_init()
{
    f04c:	b510      	push	{r4, lr}
    f04e:	4c05      	ldr	r4, [pc, #20]	; (f064 <USART_EAST_PORT_init+0x18>)
    f050:	4905      	ldr	r1, [pc, #20]	; (f068 <USART_EAST_PORT_init+0x1c>)
    f052:	2051      	movs	r0, #81	; 0x51
    f054:	47a0      	blx	r4
    f056:	4623      	mov	r3, r4
    f058:	4904      	ldr	r1, [pc, #16]	; (f06c <USART_EAST_PORT_init+0x20>)

	gpio_set_pin_function(PC17, PINMUX_PC17D_SERCOM0_PAD0);

	gpio_set_pin_function(PC16, PINMUX_PC16D_SERCOM0_PAD1);
}
    f05a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f05e:	2050      	movs	r0, #80	; 0x50
    f060:	4718      	bx	r3
    f062:	bf00      	nop
    f064:	0000ec95 	.word	0x0000ec95
    f068:	00510003 	.word	0x00510003
    f06c:	00500003 	.word	0x00500003

0000f070 <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
    f070:	b513      	push	{r0, r1, r4, lr}
	USART_EAST_CLOCK_init();
    f072:	4b07      	ldr	r3, [pc, #28]	; (f090 <USART_EAST_init+0x20>)
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    f074:	4c07      	ldr	r4, [pc, #28]	; (f094 <USART_EAST_init+0x24>)
	USART_EAST_CLOCK_init();
    f076:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    f078:	2300      	movs	r3, #0
    f07a:	9300      	str	r3, [sp, #0]
    f07c:	4a06      	ldr	r2, [pc, #24]	; (f098 <USART_EAST_init+0x28>)
    f07e:	4907      	ldr	r1, [pc, #28]	; (f09c <USART_EAST_init+0x2c>)
    f080:	4807      	ldr	r0, [pc, #28]	; (f0a0 <USART_EAST_init+0x30>)
    f082:	2310      	movs	r3, #16
    f084:	47a0      	blx	r4
	USART_EAST_PORT_init();
    f086:	4b07      	ldr	r3, [pc, #28]	; (f0a4 <USART_EAST_init+0x34>)
}
    f088:	b002      	add	sp, #8
    f08a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_EAST_PORT_init();
    f08e:	4718      	bx	r3
    f090:	0000f029 	.word	0x0000f029
    f094:	0000f985 	.word	0x0000f985
    f098:	2000101e 	.word	0x2000101e
    f09c:	40003000 	.word	0x40003000
    f0a0:	20014b20 	.word	0x20014b20
    f0a4:	0000f04d 	.word	0x0000f04d

0000f0a8 <USART_NORTH_CLOCK_init>:
    f0a8:	4b06      	ldr	r3, [pc, #24]	; (f0c4 <USART_NORTH_CLOCK_init+0x1c>)
    f0aa:	2241      	movs	r2, #65	; 0x41
    f0ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    f0b0:	2242      	movs	r2, #66	; 0x42
    f0b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
    f0b6:	4a04      	ldr	r2, [pc, #16]	; (f0c8 <USART_NORTH_CLOCK_init+0x20>)
    f0b8:	6953      	ldr	r3, [r2, #20]
    f0ba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    f0be:	6153      	str	r3, [r2, #20]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBAMASK_SERCOM1_bit(MCLK);
}
    f0c0:	4770      	bx	lr
    f0c2:	bf00      	nop
    f0c4:	40001c00 	.word	0x40001c00
    f0c8:	40000800 	.word	0x40000800

0000f0cc <USART_NORTH_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_NORTH_PORT_init()
{
    f0cc:	b510      	push	{r4, lr}
    f0ce:	4c05      	ldr	r4, [pc, #20]	; (f0e4 <USART_NORTH_PORT_init+0x18>)
    f0d0:	4905      	ldr	r1, [pc, #20]	; (f0e8 <USART_NORTH_PORT_init+0x1c>)
    f0d2:	205b      	movs	r0, #91	; 0x5b
    f0d4:	47a0      	blx	r4
    f0d6:	4623      	mov	r3, r4
    f0d8:	4904      	ldr	r1, [pc, #16]	; (f0ec <USART_NORTH_PORT_init+0x20>)

	gpio_set_pin_function(PC27, PINMUX_PC27C_SERCOM1_PAD0);

	gpio_set_pin_function(PC28, PINMUX_PC28C_SERCOM1_PAD1);
}
    f0da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f0de:	205c      	movs	r0, #92	; 0x5c
    f0e0:	4718      	bx	r3
    f0e2:	bf00      	nop
    f0e4:	0000ec95 	.word	0x0000ec95
    f0e8:	005b0002 	.word	0x005b0002
    f0ec:	005c0002 	.word	0x005c0002

0000f0f0 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
    f0f0:	b513      	push	{r0, r1, r4, lr}
	USART_NORTH_CLOCK_init();
    f0f2:	4b07      	ldr	r3, [pc, #28]	; (f110 <USART_NORTH_init+0x20>)
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    f0f4:	4c07      	ldr	r4, [pc, #28]	; (f114 <USART_NORTH_init+0x24>)
	USART_NORTH_CLOCK_init();
    f0f6:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    f0f8:	2300      	movs	r3, #0
    f0fa:	9300      	str	r3, [sp, #0]
    f0fc:	4a06      	ldr	r2, [pc, #24]	; (f118 <USART_NORTH_init+0x28>)
    f0fe:	4907      	ldr	r1, [pc, #28]	; (f11c <USART_NORTH_init+0x2c>)
    f100:	4807      	ldr	r0, [pc, #28]	; (f120 <USART_NORTH_init+0x30>)
    f102:	2310      	movs	r3, #16
    f104:	47a0      	blx	r4
	USART_NORTH_PORT_init();
    f106:	4b07      	ldr	r3, [pc, #28]	; (f124 <USART_NORTH_init+0x34>)
}
    f108:	b002      	add	sp, #8
    f10a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_NORTH_PORT_init();
    f10e:	4718      	bx	r3
    f110:	0000f0a9 	.word	0x0000f0a9
    f114:	0000f985 	.word	0x0000f985
    f118:	2000102e 	.word	0x2000102e
    f11c:	40003400 	.word	0x40003400
    f120:	20014b74 	.word	0x20014b74
    f124:	0000f0cd 	.word	0x0000f0cd

0000f128 <GRID_AUX_PORT_init>:

void GRID_AUX_PORT_init(void)
{
    f128:	b510      	push	{r4, lr}
    f12a:	4c05      	ldr	r4, [pc, #20]	; (f140 <GRID_AUX_PORT_init+0x18>)
    f12c:	4905      	ldr	r1, [pc, #20]	; (f144 <GRID_AUX_PORT_init+0x1c>)
    f12e:	2039      	movs	r0, #57	; 0x39
    f130:	47a0      	blx	r4
    f132:	4623      	mov	r3, r4
    f134:	4904      	ldr	r1, [pc, #16]	; (f148 <GRID_AUX_PORT_init+0x20>)

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
}
    f136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f13a:	2038      	movs	r0, #56	; 0x38
    f13c:	4718      	bx	r3
    f13e:	bf00      	nop
    f140:	0000ec95 	.word	0x0000ec95
    f144:	00390003 	.word	0x00390003
    f148:	00380003 	.word	0x00380003

0000f14c <GRID_AUX_CLOCK_init>:
    f14c:	4b06      	ldr	r3, [pc, #24]	; (f168 <GRID_AUX_CLOCK_init+0x1c>)
    f14e:	2241      	movs	r2, #65	; 0x41
    f150:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    f154:	2242      	movs	r2, #66	; 0x42
    f156:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
    f15a:	4a04      	ldr	r2, [pc, #16]	; (f16c <GRID_AUX_CLOCK_init+0x20>)
    f15c:	6993      	ldr	r3, [r2, #24]
    f15e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    f162:	6193      	str	r3, [r2, #24]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}
    f164:	4770      	bx	lr
    f166:	bf00      	nop
    f168:	40001c00 	.word	0x40001c00
    f16c:	40000800 	.word	0x40000800

0000f170 <GRID_AUX_init>:

void GRID_AUX_init(void)
{
    f170:	b510      	push	{r4, lr}
	GRID_AUX_CLOCK_init();
    f172:	4b05      	ldr	r3, [pc, #20]	; (f188 <GRID_AUX_init+0x18>)
    f174:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
    f176:	4b05      	ldr	r3, [pc, #20]	; (f18c <GRID_AUX_init+0x1c>)
    f178:	4905      	ldr	r1, [pc, #20]	; (f190 <GRID_AUX_init+0x20>)
    f17a:	4806      	ldr	r0, [pc, #24]	; (f194 <GRID_AUX_init+0x24>)
    f17c:	2200      	movs	r2, #0
    f17e:	4798      	blx	r3
	GRID_AUX_PORT_init();
}
    f180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GRID_AUX_PORT_init();
    f184:	4b04      	ldr	r3, [pc, #16]	; (f198 <GRID_AUX_init+0x28>)
    f186:	4718      	bx	r3
    f188:	0000f14d 	.word	0x0000f14d
    f18c:	0000d701 	.word	0x0000d701
    f190:	41012000 	.word	0x41012000
    f194:	20014ae0 	.word	0x20014ae0
    f198:	0000f129 	.word	0x0000f129

0000f19c <UI_SPI_PORT_init>:

void UI_SPI_PORT_init(void)
{
    f19c:	b570      	push	{r4, r5, r6, lr}
    f19e:	4e12      	ldr	r6, [pc, #72]	; (f1e8 <UI_SPI_PORT_init+0x4c>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB20, GPIO_DIRECTION_OUT);
    f1a0:	4d12      	ldr	r5, [pc, #72]	; (f1ec <UI_SPI_PORT_init+0x50>)
    f1a2:	4c13      	ldr	r4, [pc, #76]	; (f1f0 <UI_SPI_PORT_init+0x54>)
    f1a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    f1a8:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
    f1ac:	2102      	movs	r1, #2
    f1ae:	2034      	movs	r0, #52	; 0x34
    f1b0:	47a8      	blx	r5
    f1b2:	4910      	ldr	r1, [pc, #64]	; (f1f4 <UI_SPI_PORT_init+0x58>)
    f1b4:	2034      	movs	r0, #52	; 0x34
    f1b6:	47a0      	blx	r4
    f1b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    f1bc:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB21, GPIO_DIRECTION_OUT);
    f1c0:	2102      	movs	r1, #2
    f1c2:	2035      	movs	r0, #53	; 0x35
    f1c4:	47a8      	blx	r5
    f1c6:	490c      	ldr	r1, [pc, #48]	; (f1f8 <UI_SPI_PORT_init+0x5c>)
    f1c8:	2035      	movs	r0, #53	; 0x35
    f1ca:	47a0      	blx	r4

	gpio_set_pin_function(PB21, PINMUX_PB21C_SERCOM3_PAD1);

	// Set pin direction to input
	gpio_set_pin_direction(PA20, GPIO_DIRECTION_IN);
    f1cc:	2101      	movs	r1, #1
    f1ce:	2014      	movs	r0, #20
    f1d0:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PA20,
    f1d2:	4b0a      	ldr	r3, [pc, #40]	; (f1fc <UI_SPI_PORT_init+0x60>)
    f1d4:	2100      	movs	r1, #0
    f1d6:	2014      	movs	r0, #20
    f1d8:	4798      	blx	r3
    f1da:	4623      	mov	r3, r4
    f1dc:	4908      	ldr	r1, [pc, #32]	; (f200 <UI_SPI_PORT_init+0x64>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA20, PINMUX_PA20D_SERCOM3_PAD2);
}
    f1de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f1e2:	2014      	movs	r0, #20
    f1e4:	4718      	bx	r3
    f1e6:	bf00      	nop
    f1e8:	41008000 	.word	0x41008000
    f1ec:	0000ed01 	.word	0x0000ed01
    f1f0:	0000ec95 	.word	0x0000ec95
    f1f4:	00340002 	.word	0x00340002
    f1f8:	00350002 	.word	0x00350002
    f1fc:	0000ed51 	.word	0x0000ed51
    f200:	00140003 	.word	0x00140003

0000f204 <UI_SPI_CLOCK_init>:
    f204:	4b06      	ldr	r3, [pc, #24]	; (f220 <UI_SPI_CLOCK_init+0x1c>)
    f206:	2241      	movs	r2, #65	; 0x41
    f208:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    f20c:	2243      	movs	r2, #67	; 0x43
    f20e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    f212:	4a04      	ldr	r2, [pc, #16]	; (f224 <UI_SPI_CLOCK_init+0x20>)
    f214:	6993      	ldr	r3, [r2, #24]
    f216:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    f21a:	6193      	str	r3, [r2, #24]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}
    f21c:	4770      	bx	lr
    f21e:	bf00      	nop
    f220:	40001c00 	.word	0x40001c00
    f224:	40000800 	.word	0x40000800

0000f228 <UI_SPI_init>:

void UI_SPI_init(void)
{
    f228:	b510      	push	{r4, lr}
	UI_SPI_CLOCK_init();
    f22a:	4b05      	ldr	r3, [pc, #20]	; (f240 <UI_SPI_init+0x18>)
    f22c:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
    f22e:	4b05      	ldr	r3, [pc, #20]	; (f244 <UI_SPI_init+0x1c>)
    f230:	4905      	ldr	r1, [pc, #20]	; (f248 <UI_SPI_init+0x20>)
    f232:	4806      	ldr	r0, [pc, #24]	; (f24c <UI_SPI_init+0x24>)
    f234:	4798      	blx	r3
	UI_SPI_PORT_init();
}
    f236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UI_SPI_PORT_init();
    f23a:	4b05      	ldr	r3, [pc, #20]	; (f250 <UI_SPI_init+0x28>)
    f23c:	4718      	bx	r3
    f23e:	bf00      	nop
    f240:	0000f205 	.word	0x0000f205
    f244:	0000dbb5 	.word	0x0000dbb5
    f248:	41014000 	.word	0x41014000
    f24c:	200149e0 	.word	0x200149e0
    f250:	0000f19d 	.word	0x0000f19d

0000f254 <USART_WEST_CLOCK_init>:
    f254:	4b06      	ldr	r3, [pc, #24]	; (f270 <USART_WEST_CLOCK_init+0x1c>)
    f256:	2241      	movs	r2, #65	; 0x41
    f258:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    f25c:	2242      	movs	r2, #66	; 0x42
    f25e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
    f262:	4a04      	ldr	r2, [pc, #16]	; (f274 <USART_WEST_CLOCK_init+0x20>)
    f264:	6a13      	ldr	r3, [r2, #32]
    f266:	f043 0301 	orr.w	r3, r3, #1
    f26a:	6213      	str	r3, [r2, #32]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_CORE, CONF_GCLK_SERCOM4_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_SLOW, CONF_GCLK_SERCOM4_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM4_bit(MCLK);
}
    f26c:	4770      	bx	lr
    f26e:	bf00      	nop
    f270:	40001c00 	.word	0x40001c00
    f274:	40000800 	.word	0x40000800

0000f278 <USART_WEST_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_WEST_PORT_init()
{
    f278:	b510      	push	{r4, lr}
    f27a:	4c05      	ldr	r4, [pc, #20]	; (f290 <USART_WEST_PORT_init+0x18>)
    f27c:	4905      	ldr	r1, [pc, #20]	; (f294 <USART_WEST_PORT_init+0x1c>)
    f27e:	2028      	movs	r0, #40	; 0x28
    f280:	47a0      	blx	r4
    f282:	4623      	mov	r3, r4
    f284:	4904      	ldr	r1, [pc, #16]	; (f298 <USART_WEST_PORT_init+0x20>)

	gpio_set_pin_function(PB08, PINMUX_PB08D_SERCOM4_PAD0);

	gpio_set_pin_function(PB09, PINMUX_PB09D_SERCOM4_PAD1);
}
    f286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f28a:	2029      	movs	r0, #41	; 0x29
    f28c:	4718      	bx	r3
    f28e:	bf00      	nop
    f290:	0000ec95 	.word	0x0000ec95
    f294:	00280003 	.word	0x00280003
    f298:	00290003 	.word	0x00290003

0000f29c <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
    f29c:	b513      	push	{r0, r1, r4, lr}
	USART_WEST_CLOCK_init();
    f29e:	4b08      	ldr	r3, [pc, #32]	; (f2c0 <USART_WEST_init+0x24>)
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    f2a0:	4c08      	ldr	r4, [pc, #32]	; (f2c4 <USART_WEST_init+0x28>)
	USART_WEST_CLOCK_init();
    f2a2:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    f2a4:	2300      	movs	r3, #0
    f2a6:	9300      	str	r3, [sp, #0]
    f2a8:	4a07      	ldr	r2, [pc, #28]	; (f2c8 <USART_WEST_init+0x2c>)
    f2aa:	4808      	ldr	r0, [pc, #32]	; (f2cc <USART_WEST_init+0x30>)
    f2ac:	2310      	movs	r3, #16
    f2ae:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    f2b2:	47a0      	blx	r4
	USART_WEST_PORT_init();
    f2b4:	4b06      	ldr	r3, [pc, #24]	; (f2d0 <USART_WEST_init+0x34>)
}
    f2b6:	b002      	add	sp, #8
    f2b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_WEST_PORT_init();
    f2bc:	4718      	bx	r3
    f2be:	bf00      	nop
    f2c0:	0000f255 	.word	0x0000f255
    f2c4:	0000f985 	.word	0x0000f985
    f2c8:	2000103e 	.word	0x2000103e
    f2cc:	20014c28 	.word	0x20014c28
    f2d0:	0000f279 	.word	0x0000f279

0000f2d4 <SYS_I2C_PORT_init>:

void SYS_I2C_PORT_init(void)
{
    f2d4:	b570      	push	{r4, r5, r6, lr}

	gpio_set_pin_pull_mode(PA23,
    f2d6:	2100      	movs	r1, #0
    f2d8:	4d07      	ldr	r5, [pc, #28]	; (f2f8 <SYS_I2C_PORT_init+0x24>)
    f2da:	4c08      	ldr	r4, [pc, #32]	; (f2fc <SYS_I2C_PORT_init+0x28>)
    f2dc:	2017      	movs	r0, #23
    f2de:	47a8      	blx	r5
    f2e0:	4907      	ldr	r1, [pc, #28]	; (f300 <SYS_I2C_PORT_init+0x2c>)
    f2e2:	2017      	movs	r0, #23
    f2e4:	47a0      	blx	r4
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23D_SERCOM5_PAD0);

	gpio_set_pin_pull_mode(PA22,
    f2e6:	2100      	movs	r1, #0
    f2e8:	2016      	movs	r0, #22
    f2ea:	47a8      	blx	r5
    f2ec:	4623      	mov	r3, r4
    f2ee:	4905      	ldr	r1, [pc, #20]	; (f304 <SYS_I2C_PORT_init+0x30>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA22, PINMUX_PA22D_SERCOM5_PAD1);
}
    f2f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f2f4:	2016      	movs	r0, #22
    f2f6:	4718      	bx	r3
    f2f8:	0000ed51 	.word	0x0000ed51
    f2fc:	0000ec95 	.word	0x0000ec95
    f300:	00170003 	.word	0x00170003
    f304:	00160003 	.word	0x00160003

0000f308 <SYS_I2C_CLOCK_init>:
    f308:	4b06      	ldr	r3, [pc, #24]	; (f324 <SYS_I2C_CLOCK_init+0x1c>)
    f30a:	2241      	movs	r2, #65	; 0x41
    f30c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    f310:	2242      	movs	r2, #66	; 0x42
    f312:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    f316:	4a04      	ldr	r2, [pc, #16]	; (f328 <SYS_I2C_CLOCK_init+0x20>)
    f318:	6a13      	ldr	r3, [r2, #32]
    f31a:	f043 0302 	orr.w	r3, r3, #2
    f31e:	6213      	str	r3, [r2, #32]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_CORE, CONF_GCLK_SERCOM5_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_SLOW, CONF_GCLK_SERCOM5_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}
    f320:	4770      	bx	lr
    f322:	bf00      	nop
    f324:	40001c00 	.word	0x40001c00
    f328:	40000800 	.word	0x40000800

0000f32c <SYS_I2C_init>:

void SYS_I2C_init(void)
{
    f32c:	b510      	push	{r4, lr}
	SYS_I2C_CLOCK_init();
    f32e:	4b05      	ldr	r3, [pc, #20]	; (f344 <SYS_I2C_init+0x18>)
    f330:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
    f332:	4b05      	ldr	r3, [pc, #20]	; (f348 <SYS_I2C_init+0x1c>)
    f334:	4905      	ldr	r1, [pc, #20]	; (f34c <SYS_I2C_init+0x20>)
    f336:	4806      	ldr	r0, [pc, #24]	; (f350 <SYS_I2C_init+0x24>)
    f338:	4798      	blx	r3
	SYS_I2C_PORT_init();
}
    f33a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SYS_I2C_PORT_init();
    f33e:	4b05      	ldr	r3, [pc, #20]	; (f354 <SYS_I2C_init+0x28>)
    f340:	4718      	bx	r3
    f342:	bf00      	nop
    f344:	0000f309 	.word	0x0000f309
    f348:	0000ad09 	.word	0x0000ad09
    f34c:	43000400 	.word	0x43000400
    f350:	20014aa0 	.word	0x20014aa0
    f354:	0000f2d5 	.word	0x0000f2d5

0000f358 <USART_SOUTH_CLOCK_init>:
    f358:	4b06      	ldr	r3, [pc, #24]	; (f374 <USART_SOUTH_CLOCK_init+0x1c>)
    f35a:	2241      	movs	r2, #65	; 0x41
    f35c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    f360:	2242      	movs	r2, #66	; 0x42
    f362:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
    f366:	4a04      	ldr	r2, [pc, #16]	; (f378 <USART_SOUTH_CLOCK_init+0x20>)
    f368:	6a13      	ldr	r3, [r2, #32]
    f36a:	f043 0304 	orr.w	r3, r3, #4
    f36e:	6213      	str	r3, [r2, #32]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_CORE, CONF_GCLK_SERCOM6_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_SLOW, CONF_GCLK_SERCOM6_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM6_bit(MCLK);
}
    f370:	4770      	bx	lr
    f372:	bf00      	nop
    f374:	40001c00 	.word	0x40001c00
    f378:	40000800 	.word	0x40000800

0000f37c <USART_SOUTH_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_SOUTH_PORT_init()
{
    f37c:	b510      	push	{r4, lr}
    f37e:	4c05      	ldr	r4, [pc, #20]	; (f394 <USART_SOUTH_PORT_init+0x18>)
    f380:	4905      	ldr	r1, [pc, #20]	; (f398 <USART_SOUTH_PORT_init+0x1c>)
    f382:	204d      	movs	r0, #77	; 0x4d
    f384:	47a0      	blx	r4
    f386:	4623      	mov	r3, r4
    f388:	4904      	ldr	r1, [pc, #16]	; (f39c <USART_SOUTH_PORT_init+0x20>)

	gpio_set_pin_function(PC13, PINMUX_PC13D_SERCOM6_PAD0);

	gpio_set_pin_function(PC12, PINMUX_PC12D_SERCOM6_PAD1);
}
    f38a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f38e:	204c      	movs	r0, #76	; 0x4c
    f390:	4718      	bx	r3
    f392:	bf00      	nop
    f394:	0000ec95 	.word	0x0000ec95
    f398:	004d0003 	.word	0x004d0003
    f39c:	004c0003 	.word	0x004c0003

0000f3a0 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
    f3a0:	b513      	push	{r0, r1, r4, lr}
	USART_SOUTH_CLOCK_init();
    f3a2:	4b07      	ldr	r3, [pc, #28]	; (f3c0 <USART_SOUTH_init+0x20>)
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    f3a4:	4c07      	ldr	r4, [pc, #28]	; (f3c4 <USART_SOUTH_init+0x24>)
	USART_SOUTH_CLOCK_init();
    f3a6:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    f3a8:	2300      	movs	r3, #0
    f3aa:	9300      	str	r3, [sp, #0]
    f3ac:	4a06      	ldr	r2, [pc, #24]	; (f3c8 <USART_SOUTH_init+0x28>)
    f3ae:	4907      	ldr	r1, [pc, #28]	; (f3cc <USART_SOUTH_init+0x2c>)
    f3b0:	4807      	ldr	r0, [pc, #28]	; (f3d0 <USART_SOUTH_init+0x30>)
    f3b2:	2310      	movs	r3, #16
    f3b4:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
    f3b6:	4b07      	ldr	r3, [pc, #28]	; (f3d4 <USART_SOUTH_init+0x34>)
}
    f3b8:	b002      	add	sp, #8
    f3ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_SOUTH_PORT_init();
    f3be:	4718      	bx	r3
    f3c0:	0000f359 	.word	0x0000f359
    f3c4:	0000f985 	.word	0x0000f985
    f3c8:	2000104e 	.word	0x2000104e
    f3cc:	43000800 	.word	0x43000800
    f3d0:	20014c78 	.word	0x20014c78
    f3d4:	0000f37d 	.word	0x0000f37d

0000f3d8 <GRID_LED_PORT_init>:

void GRID_LED_PORT_init(void)
{
    f3d8:	b570      	push	{r4, r5, r6, lr}
    f3da:	4e12      	ldr	r6, [pc, #72]	; (f424 <GRID_LED_PORT_init+0x4c>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB30, GPIO_DIRECTION_OUT);
    f3dc:	4d12      	ldr	r5, [pc, #72]	; (f428 <GRID_LED_PORT_init+0x50>)
    f3de:	4c13      	ldr	r4, [pc, #76]	; (f42c <GRID_LED_PORT_init+0x54>)
    f3e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    f3e4:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
    f3e8:	2102      	movs	r1, #2
    f3ea:	203e      	movs	r0, #62	; 0x3e
    f3ec:	47a8      	blx	r5
    f3ee:	4910      	ldr	r1, [pc, #64]	; (f430 <GRID_LED_PORT_init+0x58>)
    f3f0:	203e      	movs	r0, #62	; 0x3e
    f3f2:	47a0      	blx	r4
    f3f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    f3f8:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB31, GPIO_DIRECTION_OUT);
    f3fc:	2102      	movs	r1, #2
    f3fe:	203f      	movs	r0, #63	; 0x3f
    f400:	47a8      	blx	r5
    f402:	490c      	ldr	r1, [pc, #48]	; (f434 <GRID_LED_PORT_init+0x5c>)
    f404:	203f      	movs	r0, #63	; 0x3f
    f406:	47a0      	blx	r4

	gpio_set_pin_function(PB31, PINMUX_PB31C_SERCOM7_PAD1);

	// Set pin direction to input
	gpio_set_pin_direction(PA30, GPIO_DIRECTION_IN);
    f408:	2101      	movs	r1, #1
    f40a:	201e      	movs	r0, #30
    f40c:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PA30,
    f40e:	4b0a      	ldr	r3, [pc, #40]	; (f438 <GRID_LED_PORT_init+0x60>)
    f410:	2100      	movs	r1, #0
    f412:	201e      	movs	r0, #30
    f414:	4798      	blx	r3
    f416:	4623      	mov	r3, r4
    f418:	4908      	ldr	r1, [pc, #32]	; (f43c <GRID_LED_PORT_init+0x64>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA30, PINMUX_PA30C_SERCOM7_PAD2);
}
    f41a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f41e:	201e      	movs	r0, #30
    f420:	4718      	bx	r3
    f422:	bf00      	nop
    f424:	41008000 	.word	0x41008000
    f428:	0000ed01 	.word	0x0000ed01
    f42c:	0000ec95 	.word	0x0000ec95
    f430:	003e0002 	.word	0x003e0002
    f434:	003f0002 	.word	0x003f0002
    f438:	0000ed51 	.word	0x0000ed51
    f43c:	001e0002 	.word	0x001e0002

0000f440 <GRID_LED_CLOCK_init>:
    f440:	4b06      	ldr	r3, [pc, #24]	; (f45c <GRID_LED_CLOCK_init+0x1c>)
    f442:	2241      	movs	r2, #65	; 0x41
    f444:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    f448:	2242      	movs	r2, #66	; 0x42
    f44a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
    f44e:	4a04      	ldr	r2, [pc, #16]	; (f460 <GRID_LED_CLOCK_init+0x20>)
    f450:	6a13      	ldr	r3, [r2, #32]
    f452:	f043 0308 	orr.w	r3, r3, #8
    f456:	6213      	str	r3, [r2, #32]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_CORE, CONF_GCLK_SERCOM7_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_SLOW, CONF_GCLK_SERCOM7_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}
    f458:	4770      	bx	lr
    f45a:	bf00      	nop
    f45c:	40001c00 	.word	0x40001c00
    f460:	40000800 	.word	0x40000800

0000f464 <GRID_LED_init>:

void GRID_LED_init(void)
{
    f464:	b510      	push	{r4, lr}
	GRID_LED_CLOCK_init();
    f466:	4b05      	ldr	r3, [pc, #20]	; (f47c <GRID_LED_init+0x18>)
    f468:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
    f46a:	4b05      	ldr	r3, [pc, #20]	; (f480 <GRID_LED_init+0x1c>)
    f46c:	4905      	ldr	r1, [pc, #20]	; (f484 <GRID_LED_init+0x20>)
    f46e:	4806      	ldr	r0, [pc, #24]	; (f488 <GRID_LED_init+0x24>)
    f470:	4798      	blx	r3
	GRID_LED_PORT_init();
}
    f472:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GRID_LED_PORT_init();
    f476:	4b05      	ldr	r3, [pc, #20]	; (f48c <GRID_LED_init+0x28>)
    f478:	4718      	bx	r3
    f47a:	bf00      	nop
    f47c:	0000f441 	.word	0x0000f441
    f480:	0000aee5 	.word	0x0000aee5
    f484:	43000c00 	.word	0x43000c00
    f488:	20014bc4 	.word	0x20014bc4
    f48c:	0000f3d9 	.word	0x0000f3d9

0000f490 <delay_driver_init>:

void delay_driver_init(void)
{
	delay_init(SysTick);
    f490:	4801      	ldr	r0, [pc, #4]	; (f498 <delay_driver_init+0x8>)
    f492:	4b02      	ldr	r3, [pc, #8]	; (f49c <delay_driver_init+0xc>)
    f494:	4718      	bx	r3
    f496:	bf00      	nop
    f498:	e000e010 	.word	0xe000e010
    f49c:	0000c871 	.word	0x0000c871

0000f4a0 <RAND_0_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TRNG;
    f4a0:	4a02      	ldr	r2, [pc, #8]	; (f4ac <RAND_0_CLOCK_init+0xc>)
    f4a2:	69d3      	ldr	r3, [r2, #28]
    f4a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    f4a8:	61d3      	str	r3, [r2, #28]
}

void RAND_0_CLOCK_init(void)
{
	hri_mclk_set_APBCMASK_TRNG_bit(MCLK);
}
    f4aa:	4770      	bx	lr
    f4ac:	40000800 	.word	0x40000800

0000f4b0 <RAND_0_init>:

void RAND_0_init(void)
{
    f4b0:	b510      	push	{r4, lr}
	RAND_0_CLOCK_init();
    f4b2:	4b04      	ldr	r3, [pc, #16]	; (f4c4 <RAND_0_init+0x14>)
    f4b4:	4798      	blx	r3
	rand_sync_init(&RAND_0, TRNG);
}
    f4b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rand_sync_init(&RAND_0, TRNG);
    f4ba:	4903      	ldr	r1, [pc, #12]	; (f4c8 <RAND_0_init+0x18>)
    f4bc:	4803      	ldr	r0, [pc, #12]	; (f4cc <RAND_0_init+0x1c>)
    f4be:	4b04      	ldr	r3, [pc, #16]	; (f4d0 <RAND_0_init+0x20>)
    f4c0:	4718      	bx	r3
    f4c2:	bf00      	nop
    f4c4:	0000f4a1 	.word	0x0000f4a1
    f4c8:	42002800 	.word	0x42002800
    f4cc:	20014aec 	.word	0x20014aec
    f4d0:	0000d279 	.word	0x0000d279

0000f4d4 <USB_DEVICE_INSTANCE_PORT_init>:

void USB_DEVICE_INSTANCE_PORT_init(void)
{
    f4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	gpio_set_pin_direction(PA24,
    f4d8:	2102      	movs	r1, #2
    f4da:	4f0f      	ldr	r7, [pc, #60]	; (f518 <USB_DEVICE_INSTANCE_PORT_init+0x44>)
    f4dc:	4e0f      	ldr	r6, [pc, #60]	; (f51c <USB_DEVICE_INSTANCE_PORT_init+0x48>)
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA24,
    f4de:	4d10      	ldr	r5, [pc, #64]	; (f520 <USB_DEVICE_INSTANCE_PORT_init+0x4c>)
    f4e0:	4c10      	ldr	r4, [pc, #64]	; (f524 <USB_DEVICE_INSTANCE_PORT_init+0x50>)
	gpio_set_pin_direction(PA24,
    f4e2:	2018      	movs	r0, #24
    f4e4:	47b8      	blx	r7
    f4e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    f4ea:	6173      	str	r3, [r6, #20]
	gpio_set_pin_pull_mode(PA24,
    f4ec:	2100      	movs	r1, #0
    f4ee:	2018      	movs	r0, #24
    f4f0:	47a8      	blx	r5
    f4f2:	490d      	ldr	r1, [pc, #52]	; (f528 <USB_DEVICE_INSTANCE_PORT_init+0x54>)
    f4f4:	2018      	movs	r0, #24
    f4f6:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA24H_USB_DM);

	gpio_set_pin_direction(PA25,
    f4f8:	2102      	movs	r1, #2
    f4fa:	2019      	movs	r0, #25
    f4fc:	47b8      	blx	r7
    f4fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    f502:	6173      	str	r3, [r6, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA25,
    f504:	2100      	movs	r1, #0
    f506:	2019      	movs	r0, #25
    f508:	47a8      	blx	r5
    f50a:	4623      	mov	r3, r4
    f50c:	4907      	ldr	r1, [pc, #28]	; (f52c <USB_DEVICE_INSTANCE_PORT_init+0x58>)
	                      // <GPIO_PIN_FUNCTION_K"> K
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA25H_USB_DP);
}
    f50e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f512:	2019      	movs	r0, #25
    f514:	4718      	bx	r3
    f516:	bf00      	nop
    f518:	0000ed01 	.word	0x0000ed01
    f51c:	41008000 	.word	0x41008000
    f520:	0000ed51 	.word	0x0000ed51
    f524:	0000ec95 	.word	0x0000ec95
    f528:	00180007 	.word	0x00180007
    f52c:	00190007 	.word	0x00190007

0000f530 <USB_DEVICE_INSTANCE_CLOCK_init>:
    f530:	4b07      	ldr	r3, [pc, #28]	; (f550 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
    f532:	2241      	movs	r2, #65	; 0x41
    f534:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
    f538:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
    f53c:	691a      	ldr	r2, [r3, #16]
    f53e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    f542:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
    f544:	699a      	ldr	r2, [r3, #24]
    f546:	f042 0201 	orr.w	r2, r2, #1
    f54a:	619a      	str	r2, [r3, #24]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, USB_GCLK_ID, CONF_GCLK_USB_SRC | GCLK_PCHCTRL_CHEN);
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}
    f54c:	4770      	bx	lr
    f54e:	bf00      	nop
    f550:	40001c00 	.word	0x40001c00

0000f554 <USB_DEVICE_INSTANCE_init>:

void USB_DEVICE_INSTANCE_init(void)
{
    f554:	b510      	push	{r4, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
    f556:	4b04      	ldr	r3, [pc, #16]	; (f568 <USB_DEVICE_INSTANCE_init+0x14>)
    f558:	4798      	blx	r3
	usb_d_init();
    f55a:	4b04      	ldr	r3, [pc, #16]	; (f56c <USB_DEVICE_INSTANCE_init+0x18>)
    f55c:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
}
    f55e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USB_DEVICE_INSTANCE_PORT_init();
    f562:	4b03      	ldr	r3, [pc, #12]	; (f570 <USB_DEVICE_INSTANCE_init+0x1c>)
    f564:	4718      	bx	r3
    f566:	bf00      	nop
    f568:	0000f531 	.word	0x0000f531
    f56c:	0000dfa9 	.word	0x0000dfa9
    f570:	0000f4d5 	.word	0x0000f4d5

0000f574 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    f574:	4a02      	ldr	r2, [pc, #8]	; (f580 <WDT_0_CLOCK_init+0xc>)
    f576:	6953      	ldr	r3, [r2, #20]
    f578:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    f57c:	6153      	str	r3, [r2, #20]

void WDT_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}
    f57e:	4770      	bx	lr
    f580:	40000800 	.word	0x40000800

0000f584 <WDT_0_init>:

void WDT_0_init(void)
{
    f584:	b510      	push	{r4, lr}
	WDT_0_CLOCK_init();
    f586:	4b07      	ldr	r3, [pc, #28]	; (f5a4 <WDT_0_init+0x20>)
    f588:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
    f58a:	4b07      	ldr	r3, [pc, #28]	; (f5a8 <WDT_0_init+0x24>)
    f58c:	4907      	ldr	r1, [pc, #28]	; (f5ac <WDT_0_init+0x28>)
    f58e:	2001      	movs	r0, #1
    f590:	2248      	movs	r2, #72	; 0x48
    f592:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
    f594:	4806      	ldr	r0, [pc, #24]	; (f5b0 <WDT_0_init+0x2c>)
    f596:	4b07      	ldr	r3, [pc, #28]	; (f5b4 <WDT_0_init+0x30>)
    f598:	6003      	str	r3, [r0, #0]
	wdt_init(&WDT_0, WDT);
}
    f59a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	return _wdt_init(&wdt->dev);
    f59e:	4b06      	ldr	r3, [pc, #24]	; (f5b8 <WDT_0_init+0x34>)
    f5a0:	4718      	bx	r3
    f5a2:	bf00      	nop
    f5a4:	0000f575 	.word	0x0000f575
    f5a8:	0000cb55 	.word	0x0000cb55
    f5ac:	000150fc 	.word	0x000150fc
    f5b0:	20014b70 	.word	0x20014b70
    f5b4:	40002000 	.word	0x40002000
    f5b8:	0000ad75 	.word	0x0000ad75

0000f5bc <system_init>:

void system_init(void)
{
    f5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    f5c0:	4b7c      	ldr	r3, [pc, #496]	; (f7b4 <system_init+0x1f8>)
    f5c2:	4c7d      	ldr	r4, [pc, #500]	; (f7b8 <system_init+0x1fc>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
    f5c4:	4d7d      	ldr	r5, [pc, #500]	; (f7bc <system_init+0x200>)
	// GPIO on PA21

	// Set pin direction to input
	gpio_set_pin_direction(PIN_UI_SPI_CS0, GPIO_DIRECTION_IN);

	gpio_set_pin_pull_mode(PIN_UI_SPI_CS0,
    f5c6:	4e7e      	ldr	r6, [pc, #504]	; (f7c0 <system_init+0x204>)
    f5c8:	4798      	blx	r3
    f5ca:	2320      	movs	r3, #32
    f5cc:	6163      	str	r3, [r4, #20]
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
    f5ce:	2102      	movs	r1, #2
    f5d0:	2005      	movs	r0, #5
    f5d2:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f5d4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    f5d8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f5dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	gpio_set_pin_direction(PIN_UI_SPI_CS0, GPIO_DIRECTION_IN);
    f5e0:	2101      	movs	r1, #1
    f5e2:	2015      	movs	r0, #21
    f5e4:	47a8      	blx	r5
	gpio_set_pin_pull_mode(PIN_UI_SPI_CS0,
    f5e6:	2100      	movs	r1, #0
    f5e8:	2015      	movs	r0, #21
    f5ea:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f5ec:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
    f5f0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f5f4:	f884 3055 	strb.w	r3, [r4, #85]	; 0x55
	gpio_set_pin_function(PIN_UI_SPI_CS0, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PB07

	// Set pin direction to input
	gpio_set_pin_direction(PIN_GRID_SYNC_2, GPIO_DIRECTION_IN);
    f5f8:	2101      	movs	r1, #1
    f5fa:	2027      	movs	r0, #39	; 0x27
    f5fc:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PIN_GRID_SYNC_2,
    f5fe:	2100      	movs	r1, #0
    f600:	2027      	movs	r0, #39	; 0x27
    f602:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f604:	f894 30c7 	ldrb.w	r3, [r4, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
    f608:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f60c:	f884 30c7 	strb.w	r3, [r4, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    f614:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(HWCFG_SHIFT, GPIO_DIRECTION_OUT);
    f618:	2102      	movs	r1, #2
    f61a:	202d      	movs	r0, #45	; 0x2d
    f61c:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f61e:	f894 30cd 	ldrb.w	r3, [r4, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f622:	f44f 4780 	mov.w	r7, #16384	; 0x4000
	tmp &= ~PORT_PINCFG_PMUXEN;
    f626:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f62a:	f884 30cd 	strb.w	r3, [r4, #205]	; 0xcd
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(HWCFG_CLOCK, GPIO_DIRECTION_OUT);
    f62e:	2102      	movs	r1, #2
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f630:	f8c4 7094 	str.w	r7, [r4, #148]	; 0x94
    f634:	202e      	movs	r0, #46	; 0x2e
    f636:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f638:	f894 30ce 	ldrb.w	r3, [r4, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
    f63c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f640:	f884 30ce 	strb.w	r3, [r4, #206]	; 0xce
	gpio_set_pin_function(HWCFG_CLOCK, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PB15

	// Set pin direction to input
	gpio_set_pin_direction(HWCFG_DATA, GPIO_DIRECTION_IN);
    f644:	2101      	movs	r1, #1
    f646:	202f      	movs	r0, #47	; 0x2f
    f648:	47a8      	blx	r5

	gpio_set_pin_pull_mode(HWCFG_DATA,
    f64a:	2100      	movs	r1, #0
    f64c:	202f      	movs	r0, #47	; 0x2f
    f64e:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f650:	f894 30cf 	ldrb.w	r3, [r4, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
    f654:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f658:	f884 30cf 	strb.w	r3, [r4, #207]	; 0xcf
	gpio_set_pin_function(HWCFG_DATA, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PC11

	// Set pin direction to input
	gpio_set_pin_direction(MAP_MODE, GPIO_DIRECTION_IN);
    f65c:	2101      	movs	r1, #1
    f65e:	204b      	movs	r0, #75	; 0x4b
    f660:	47a8      	blx	r5

	gpio_set_pin_pull_mode(MAP_MODE,
    f662:	2101      	movs	r1, #1
    f664:	204b      	movs	r0, #75	; 0x4b
    f666:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f668:	f894 314b 	ldrb.w	r3, [r4, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
    f66c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f670:	f884 314b 	strb.w	r3, [r4, #331]	; 0x14b
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(UI_PWR_EN, GPIO_DIRECTION_OUT);
    f674:	2102      	movs	r1, #2
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f676:	f8c4 7114 	str.w	r7, [r4, #276]	; 0x114
    f67a:	204e      	movs	r0, #78	; 0x4e
    f67c:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f67e:	f894 314e 	ldrb.w	r3, [r4, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
    f682:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f686:	f884 314e 	strb.w	r3, [r4, #334]	; 0x14e
	gpio_set_pin_function(UI_PWR_EN, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PC18

	// Set pin direction to input
	gpio_set_pin_direction(PIN_GRID_SYNC_1, GPIO_DIRECTION_IN);
    f68a:	2101      	movs	r1, #1
    f68c:	2052      	movs	r0, #82	; 0x52
    f68e:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PIN_GRID_SYNC_1,
    f690:	2100      	movs	r1, #0
    f692:	2052      	movs	r0, #82	; 0x52
    f694:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f696:	f894 3152 	ldrb.w	r3, [r4, #338]	; 0x152
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    f69a:	4e4a      	ldr	r6, [pc, #296]	; (f7c4 <system_init+0x208>)
	tmp &= ~PORT_PINCFG_PMUXEN;
    f69c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f6a0:	f884 3152 	strb.w	r3, [r4, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f6a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    f6a8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_A, GPIO_DIRECTION_OUT);
    f6ac:	2102      	movs	r1, #2
    f6ae:	2053      	movs	r0, #83	; 0x53
    f6b0:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f6b2:	f894 3153 	ldrb.w	r3, [r4, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
    f6b6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f6ba:	f884 3153 	strb.w	r3, [r4, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f6be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    f6c2:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_B, GPIO_DIRECTION_OUT);
    f6c6:	2102      	movs	r1, #2
    f6c8:	2054      	movs	r0, #84	; 0x54
    f6ca:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f6cc:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
    f6d0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f6d4:	f884 3154 	strb.w	r3, [r4, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f6d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);
    f6dc:	2102      	movs	r1, #2
    f6de:	2055      	movs	r0, #85	; 0x55
    f6e0:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
    f6e4:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f6e6:	f894 3155 	ldrb.w	r3, [r4, #341]	; 0x155
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    f6ea:	4d37      	ldr	r5, [pc, #220]	; (f7c8 <system_init+0x20c>)
	tmp &= ~PORT_PINCFG_PMUXEN;
    f6ec:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f6f0:	f884 3155 	strb.w	r3, [r4, #341]	; 0x155

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
    f6f4:	4b35      	ldr	r3, [pc, #212]	; (f7cc <system_init+0x210>)
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    f6f6:	4c36      	ldr	r4, [pc, #216]	; (f7d0 <system_init+0x214>)
    f6f8:	4798      	blx	r3
	ADC_1_init();
    f6fa:	4b36      	ldr	r3, [pc, #216]	; (f7d4 <system_init+0x218>)
    f6fc:	4798      	blx	r3

	CRC_0_init();
    f6fe:	4b36      	ldr	r3, [pc, #216]	; (f7d8 <system_init+0x21c>)
    f700:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    f702:	4b36      	ldr	r3, [pc, #216]	; (f7dc <system_init+0x220>)
    f704:	4798      	blx	r3

	FLASH_0_init();
    f706:	4b36      	ldr	r3, [pc, #216]	; (f7e0 <system_init+0x224>)
    f708:	4798      	blx	r3

	QSPI_INSTANCE_init();
    f70a:	4b36      	ldr	r3, [pc, #216]	; (f7e4 <system_init+0x228>)
    f70c:	4798      	blx	r3
    f70e:	6963      	ldr	r3, [r4, #20]
    f710:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    f714:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    f716:	4b34      	ldr	r3, [pc, #208]	; (f7e8 <system_init+0x22c>)
    f718:	4798      	blx	r3
    f71a:	4934      	ldr	r1, [pc, #208]	; (f7ec <system_init+0x230>)
    f71c:	4602      	mov	r2, r0
    f71e:	4834      	ldr	r0, [pc, #208]	; (f7f0 <system_init+0x234>)
    f720:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    f722:	4b34      	ldr	r3, [pc, #208]	; (f7f4 <system_init+0x238>)
    f724:	4798      	blx	r3
	USART_NORTH_init();
    f726:	4b34      	ldr	r3, [pc, #208]	; (f7f8 <system_init+0x23c>)
    f728:	4798      	blx	r3

	GRID_AUX_init();
    f72a:	4b34      	ldr	r3, [pc, #208]	; (f7fc <system_init+0x240>)
    f72c:	4798      	blx	r3

	UI_SPI_init();
    f72e:	4b34      	ldr	r3, [pc, #208]	; (f800 <system_init+0x244>)
    f730:	4798      	blx	r3
	USART_WEST_init();
    f732:	4b34      	ldr	r3, [pc, #208]	; (f804 <system_init+0x248>)
    f734:	4798      	blx	r3

	SYS_I2C_init();
    f736:	4b34      	ldr	r3, [pc, #208]	; (f808 <system_init+0x24c>)
    f738:	4798      	blx	r3
	USART_SOUTH_init();
    f73a:	4b34      	ldr	r3, [pc, #208]	; (f80c <system_init+0x250>)
    f73c:	4798      	blx	r3

	GRID_LED_init();
    f73e:	4b34      	ldr	r3, [pc, #208]	; (f810 <system_init+0x254>)
    f740:	4798      	blx	r3

	delay_driver_init();
    f742:	4b34      	ldr	r3, [pc, #208]	; (f814 <system_init+0x258>)
    f744:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    f746:	6963      	ldr	r3, [r4, #20]
    f748:	433b      	orrs	r3, r7
    f74a:	4f33      	ldr	r7, [pc, #204]	; (f818 <system_init+0x25c>)
    f74c:	6163      	str	r3, [r4, #20]
    f74e:	f04f 0840 	mov.w	r8, #64	; 0x40
    f752:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    f756:	47b0      	blx	r6
    f758:	4930      	ldr	r1, [pc, #192]	; (f81c <system_init+0x260>)
    f75a:	4602      	mov	r2, r0
    f75c:	4830      	ldr	r0, [pc, #192]	; (f820 <system_init+0x264>)
    f75e:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    f760:	6963      	ldr	r3, [r4, #20]
    f762:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    f766:	6163      	str	r3, [r4, #20]
    f768:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    f76c:	47b0      	blx	r6
    f76e:	492d      	ldr	r1, [pc, #180]	; (f824 <system_init+0x268>)
    f770:	4602      	mov	r2, r0
    f772:	482d      	ldr	r0, [pc, #180]	; (f828 <system_init+0x26c>)
    f774:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    f776:	69a3      	ldr	r3, [r4, #24]
    f778:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    f77c:	61a3      	str	r3, [r4, #24]
    f77e:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    f782:	47b0      	blx	r6
    f784:	4929      	ldr	r1, [pc, #164]	; (f82c <system_init+0x270>)
    f786:	4602      	mov	r2, r0
    f788:	4829      	ldr	r0, [pc, #164]	; (f830 <system_init+0x274>)
    f78a:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    f78c:	69a3      	ldr	r3, [r4, #24]
    f78e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    f792:	61a3      	str	r3, [r4, #24]
    f794:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    f798:	47b0      	blx	r6
    f79a:	4926      	ldr	r1, [pc, #152]	; (f834 <system_init+0x278>)
    f79c:	4602      	mov	r2, r0
    f79e:	4826      	ldr	r0, [pc, #152]	; (f838 <system_init+0x27c>)
    f7a0:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	RAND_0_init();
    f7a2:	4b26      	ldr	r3, [pc, #152]	; (f83c <system_init+0x280>)
    f7a4:	4798      	blx	r3

	USB_DEVICE_INSTANCE_init();
    f7a6:	4b26      	ldr	r3, [pc, #152]	; (f840 <system_init+0x284>)
    f7a8:	4798      	blx	r3

	WDT_0_init();
}
    f7aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	WDT_0_init();
    f7ae:	4b25      	ldr	r3, [pc, #148]	; (f844 <system_init+0x288>)
    f7b0:	4718      	bx	r3
    f7b2:	bf00      	nop
    f7b4:	0000c8c9 	.word	0x0000c8c9
    f7b8:	41008000 	.word	0x41008000
    f7bc:	0000ed01 	.word	0x0000ed01
    f7c0:	0000ed51 	.word	0x0000ed51
    f7c4:	00011ad9 	.word	0x00011ad9
    f7c8:	0000b85d 	.word	0x0000b85d
    f7cc:	0000ed91 	.word	0x0000ed91
    f7d0:	40000800 	.word	0x40000800
    f7d4:	0000ee11 	.word	0x0000ee11
    f7d8:	0000ee95 	.word	0x0000ee95
    f7dc:	0000eeb9 	.word	0x0000eeb9
    f7e0:	0000eef9 	.word	0x0000eef9
    f7e4:	0000effd 	.word	0x0000effd
    f7e8:	0000ec69 	.word	0x0000ec69
    f7ec:	40002400 	.word	0x40002400
    f7f0:	20014a28 	.word	0x20014a28
    f7f4:	0000f071 	.word	0x0000f071
    f7f8:	0000f0f1 	.word	0x0000f0f1
    f7fc:	0000f171 	.word	0x0000f171
    f800:	0000f229 	.word	0x0000f229
    f804:	0000f29d 	.word	0x0000f29d
    f808:	0000f32d 	.word	0x0000f32d
    f80c:	0000f3a1 	.word	0x0000f3a1
    f810:	0000f465 	.word	0x0000f465
    f814:	0000f491 	.word	0x0000f491
    f818:	40001c00 	.word	0x40001c00
    f81c:	40003800 	.word	0x40003800
    f820:	20014d14 	.word	0x20014d14
    f824:	40003c00 	.word	0x40003c00
    f828:	20014c08 	.word	0x20014c08
    f82c:	4101a000 	.word	0x4101a000
    f830:	20014a48 	.word	0x20014a48
    f834:	4101c000 	.word	0x4101c000
    f838:	20014cf4 	.word	0x20014cf4
    f83c:	0000f4b1 	.word	0x0000f4b1
    f840:	0000f555 	.word	0x0000f555
    f844:	0000f585 	.word	0x0000f585

0000f848 <usart_transmission_complete>:
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    f848:	2300      	movs	r3, #0
    f84a:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    f84c:	69c3      	ldr	r3, [r0, #28]
    f84e:	b10b      	cbz	r3, f854 <usart_transmission_complete+0xc>
		descr->usart_cb.tx_done(descr);
    f850:	3808      	subs	r0, #8
    f852:	4718      	bx	r3
	}
}
    f854:	4770      	bx	lr

0000f856 <usart_error>:
 */
static void usart_error(struct _usart_async_device *device)
{
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    f856:	2300      	movs	r3, #0
    f858:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    f85a:	6a43      	ldr	r3, [r0, #36]	; 0x24
    f85c:	b10b      	cbz	r3, f862 <usart_error+0xc>
		descr->usart_cb.error(descr);
    f85e:	3808      	subs	r0, #8
    f860:	4718      	bx	r3
	}
}
    f862:	4770      	bx	lr

0000f864 <usart_fill_rx_buffer>:
{
    f864:	b570      	push	{r4, r5, r6, lr}
    f866:	4604      	mov	r4, r0
	ringbuffer_put(&descr->rx, data);
    f868:	4b05      	ldr	r3, [pc, #20]	; (f880 <usart_fill_rx_buffer+0x1c>)
    f86a:	f1a0 0508 	sub.w	r5, r0, #8
    f86e:	302c      	adds	r0, #44	; 0x2c
    f870:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    f872:	6a23      	ldr	r3, [r4, #32]
    f874:	b11b      	cbz	r3, f87e <usart_fill_rx_buffer+0x1a>
		descr->usart_cb.rx_done(descr);
    f876:	4628      	mov	r0, r5
}
    f878:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		descr->usart_cb.rx_done(descr);
    f87c:	4718      	bx	r3
}
    f87e:	bd70      	pop	{r4, r5, r6, pc}
    f880:	00010cf9 	.word	0x00010cf9

0000f884 <usart_async_write>:
{
    f884:	b570      	push	{r4, r5, r6, lr}
    f886:	460e      	mov	r6, r1
    f888:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    f88a:	4604      	mov	r4, r0
    f88c:	b118      	cbz	r0, f896 <usart_async_write+0x12>
    f88e:	b1d9      	cbz	r1, f8c8 <usart_async_write+0x44>
    f890:	1e10      	subs	r0, r2, #0
    f892:	bf18      	it	ne
    f894:	2001      	movne	r0, #1
    f896:	4b0f      	ldr	r3, [pc, #60]	; (f8d4 <usart_async_write+0x50>)
    f898:	490f      	ldr	r1, [pc, #60]	; (f8d8 <usart_async_write+0x54>)
    f89a:	f240 123b 	movw	r2, #315	; 0x13b
    f89e:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    f8a0:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    f8a4:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    f8a8:	429a      	cmp	r2, r3
    f8aa:	d10f      	bne.n	f8cc <usart_async_write+0x48>
	descr->tx_por           = 0;
    f8ac:	2300      	movs	r3, #0
    f8ae:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    f8b2:	2301      	movs	r3, #1
    f8b4:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    f8b6:	f104 0008 	add.w	r0, r4, #8
    f8ba:	4b08      	ldr	r3, [pc, #32]	; (f8dc <usart_async_write+0x58>)
	descr->tx_buffer        = (uint8_t *)buf;
    f8bc:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    f8be:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	_usart_async_enable_byte_sent_irq(&descr->device);
    f8c2:	4798      	blx	r3
	return (int32_t)length;
    f8c4:	4628      	mov	r0, r5
}
    f8c6:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    f8c8:	4608      	mov	r0, r1
    f8ca:	e7e4      	b.n	f896 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    f8cc:	f06f 001b 	mvn.w	r0, #27
    f8d0:	e7f9      	b.n	f8c6 <usart_async_write+0x42>
    f8d2:	bf00      	nop
    f8d4:	0000cb55 	.word	0x0000cb55
    f8d8:	00015115 	.word	0x00015115
    f8dc:	000102df 	.word	0x000102df

0000f8e0 <usart_process_byte_sent>:
	if (descr->tx_por != descr->tx_buffer_length) {
    f8e0:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    f8e2:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    f8e6:	429a      	cmp	r2, r3
{
    f8e8:	b510      	push	{r4, lr}
    f8ea:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    f8ec:	d00a      	beq.n	f904 <usart_process_byte_sent+0x24>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    f8ee:	6c02      	ldr	r2, [r0, #64]	; 0x40
    f8f0:	1c59      	adds	r1, r3, #1
    f8f2:	8781      	strh	r1, [r0, #60]	; 0x3c
    f8f4:	5cd1      	ldrb	r1, [r2, r3]
    f8f6:	4b04      	ldr	r3, [pc, #16]	; (f908 <usart_process_byte_sent+0x28>)
    f8f8:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    f8fa:	4b04      	ldr	r3, [pc, #16]	; (f90c <usart_process_byte_sent+0x2c>)
    f8fc:	4620      	mov	r0, r4
}
    f8fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_usart_async_enable_tx_done_irq(&descr->device);
    f902:	4718      	bx	r3
    f904:	4b02      	ldr	r3, [pc, #8]	; (f910 <usart_process_byte_sent+0x30>)
    f906:	e7fa      	b.n	f8fe <usart_process_byte_sent+0x1e>
    f908:	000102b3 	.word	0x000102b3
    f90c:	000102df 	.word	0x000102df
    f910:	000102e7 	.word	0x000102e7

0000f914 <usart_async_read>:
{
    f914:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    f918:	460e      	mov	r6, r1
    f91a:	4617      	mov	r7, r2
	ASSERT(descr && buf && length);
    f91c:	4604      	mov	r4, r0
    f91e:	b118      	cbz	r0, f928 <usart_async_read+0x14>
    f920:	b1e9      	cbz	r1, f95e <usart_async_read+0x4a>
    f922:	1e10      	subs	r0, r2, #0
    f924:	bf18      	it	ne
    f926:	2001      	movne	r0, #1
    f928:	4910      	ldr	r1, [pc, #64]	; (f96c <usart_async_read+0x58>)
    f92a:	4b11      	ldr	r3, [pc, #68]	; (f970 <usart_async_read+0x5c>)
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    f92c:	f8df 9050 	ldr.w	r9, [pc, #80]	; f980 <usart_async_read+0x6c>
	ASSERT(descr && buf && length);
    f930:	f44f 72ac 	mov.w	r2, #344	; 0x158
    f934:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    f936:	3434      	adds	r4, #52	; 0x34
	CRITICAL_SECTION_ENTER()
    f938:	4b0e      	ldr	r3, [pc, #56]	; (f974 <usart_async_read+0x60>)
    f93a:	a801      	add	r0, sp, #4
    f93c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    f93e:	4b0e      	ldr	r3, [pc, #56]	; (f978 <usart_async_read+0x64>)
    f940:	4620      	mov	r0, r4
    f942:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    f944:	4b0d      	ldr	r3, [pc, #52]	; (f97c <usart_async_read+0x68>)
	num = ringbuffer_num(&descr->rx);
    f946:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    f948:	a801      	add	r0, sp, #4
    f94a:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    f94c:	2500      	movs	r5, #0
    f94e:	45a8      	cmp	r8, r5
    f950:	d001      	beq.n	f956 <usart_async_read+0x42>
    f952:	42bd      	cmp	r5, r7
    f954:	d105      	bne.n	f962 <usart_async_read+0x4e>
}
    f956:	4628      	mov	r0, r5
    f958:	b003      	add	sp, #12
    f95a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && buf && length);
    f95e:	4608      	mov	r0, r1
    f960:	e7e2      	b.n	f928 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    f962:	1971      	adds	r1, r6, r5
    f964:	4620      	mov	r0, r4
    f966:	47c8      	blx	r9
    f968:	3501      	adds	r5, #1
    f96a:	e7f0      	b.n	f94e <usart_async_read+0x3a>
    f96c:	00015115 	.word	0x00015115
    f970:	0000cb55 	.word	0x0000cb55
    f974:	00010d61 	.word	0x00010d61
    f978:	00010d3d 	.word	0x00010d3d
    f97c:	00010d6f 	.word	0x00010d6f
    f980:	00010cb9 	.word	0x00010cb9

0000f984 <usart_async_init>:
{
    f984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f986:	460d      	mov	r5, r1
    f988:	4616      	mov	r6, r2
    f98a:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    f98c:	4604      	mov	r4, r0
    f98e:	b120      	cbz	r0, f99a <usart_async_init+0x16>
    f990:	b309      	cbz	r1, f9d6 <usart_async_init+0x52>
    f992:	b312      	cbz	r2, f9da <usart_async_init+0x56>
    f994:	1e18      	subs	r0, r3, #0
    f996:	bf18      	it	ne
    f998:	2001      	movne	r0, #1
    f99a:	4912      	ldr	r1, [pc, #72]	; (f9e4 <usart_async_init+0x60>)
    f99c:	4b12      	ldr	r3, [pc, #72]	; (f9e8 <usart_async_init+0x64>)
    f99e:	223a      	movs	r2, #58	; 0x3a
    f9a0:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    f9a2:	4b12      	ldr	r3, [pc, #72]	; (f9ec <usart_async_init+0x68>)
    f9a4:	463a      	mov	r2, r7
    f9a6:	4631      	mov	r1, r6
    f9a8:	f104 0034 	add.w	r0, r4, #52	; 0x34
    f9ac:	4798      	blx	r3
    f9ae:	b9b0      	cbnz	r0, f9de <usart_async_init+0x5a>
	init_status = _usart_async_init(&descr->device, hw);
    f9b0:	4b0f      	ldr	r3, [pc, #60]	; (f9f0 <usart_async_init+0x6c>)
    f9b2:	4629      	mov	r1, r5
    f9b4:	f104 0008 	add.w	r0, r4, #8
    f9b8:	4798      	blx	r3
	if (init_status) {
    f9ba:	b958      	cbnz	r0, f9d4 <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    f9bc:	4b0d      	ldr	r3, [pc, #52]	; (f9f4 <usart_async_init+0x70>)
    f9be:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_async_write;
    f9c0:	4b0d      	ldr	r3, [pc, #52]	; (f9f8 <usart_async_init+0x74>)
    f9c2:	6023      	str	r3, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    f9c4:	4b0d      	ldr	r3, [pc, #52]	; (f9fc <usart_async_init+0x78>)
    f9c6:	60a3      	str	r3, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    f9c8:	4b0d      	ldr	r3, [pc, #52]	; (fa00 <usart_async_init+0x7c>)
    f9ca:	60e3      	str	r3, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    f9cc:	4b0d      	ldr	r3, [pc, #52]	; (fa04 <usart_async_init+0x80>)
    f9ce:	6123      	str	r3, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    f9d0:	4b0d      	ldr	r3, [pc, #52]	; (fa08 <usart_async_init+0x84>)
    f9d2:	6163      	str	r3, [r4, #20]
}
    f9d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    f9d6:	4608      	mov	r0, r1
    f9d8:	e7df      	b.n	f99a <usart_async_init+0x16>
    f9da:	4610      	mov	r0, r2
    f9dc:	e7dd      	b.n	f99a <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    f9de:	f06f 000c 	mvn.w	r0, #12
    f9e2:	e7f7      	b.n	f9d4 <usart_async_init+0x50>
    f9e4:	00015115 	.word	0x00015115
    f9e8:	0000cb55 	.word	0x0000cb55
    f9ec:	00010c7d 	.word	0x00010c7d
    f9f0:	000101f5 	.word	0x000101f5
    f9f4:	0000f915 	.word	0x0000f915
    f9f8:	0000f885 	.word	0x0000f885
    f9fc:	0000f8e1 	.word	0x0000f8e1
    fa00:	0000f865 	.word	0x0000f865
    fa04:	0000f849 	.word	0x0000f849
    fa08:	0000f857 	.word	0x0000f857

0000fa0c <usart_async_enable>:
{
    fa0c:	b510      	push	{r4, lr}
	ASSERT(descr);
    fa0e:	4604      	mov	r4, r0
    fa10:	3800      	subs	r0, #0
    fa12:	bf18      	it	ne
    fa14:	2001      	movne	r0, #1
    fa16:	4905      	ldr	r1, [pc, #20]	; (fa2c <usart_async_enable+0x20>)
    fa18:	4b05      	ldr	r3, [pc, #20]	; (fa30 <usart_async_enable+0x24>)
    fa1a:	2261      	movs	r2, #97	; 0x61
    fa1c:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    fa1e:	f104 0008 	add.w	r0, r4, #8
    fa22:	4b04      	ldr	r3, [pc, #16]	; (fa34 <usart_async_enable+0x28>)
    fa24:	4798      	blx	r3
}
    fa26:	2000      	movs	r0, #0
    fa28:	bd10      	pop	{r4, pc}
    fa2a:	bf00      	nop
    fa2c:	00015115 	.word	0x00015115
    fa30:	0000cb55 	.word	0x0000cb55
    fa34:	00010281 	.word	0x00010281

0000fa38 <usart_async_disable>:
{
    fa38:	b510      	push	{r4, lr}
	ASSERT(descr);
    fa3a:	4604      	mov	r4, r0
    fa3c:	3800      	subs	r0, #0
    fa3e:	bf18      	it	ne
    fa40:	2001      	movne	r0, #1
    fa42:	4905      	ldr	r1, [pc, #20]	; (fa58 <usart_async_disable+0x20>)
    fa44:	4b05      	ldr	r3, [pc, #20]	; (fa5c <usart_async_disable+0x24>)
    fa46:	226c      	movs	r2, #108	; 0x6c
    fa48:	4798      	blx	r3
	_usart_async_disable(&descr->device);
    fa4a:	f104 0008 	add.w	r0, r4, #8
    fa4e:	4b04      	ldr	r3, [pc, #16]	; (fa60 <usart_async_disable+0x28>)
    fa50:	4798      	blx	r3
}
    fa52:	2000      	movs	r0, #0
    fa54:	bd10      	pop	{r4, pc}
    fa56:	bf00      	nop
    fa58:	00015115 	.word	0x00015115
    fa5c:	0000cb55 	.word	0x0000cb55
    fa60:	00010295 	.word	0x00010295

0000fa64 <usart_async_get_io_descriptor>:
{
    fa64:	b538      	push	{r3, r4, r5, lr}
    fa66:	460d      	mov	r5, r1
	ASSERT(descr && io);
    fa68:	4604      	mov	r4, r0
    fa6a:	b110      	cbz	r0, fa72 <usart_async_get_io_descriptor+0xe>
    fa6c:	1e08      	subs	r0, r1, #0
    fa6e:	bf18      	it	ne
    fa70:	2001      	movne	r0, #1
    fa72:	4903      	ldr	r1, [pc, #12]	; (fa80 <usart_async_get_io_descriptor+0x1c>)
    fa74:	4b03      	ldr	r3, [pc, #12]	; (fa84 <usart_async_get_io_descriptor+0x20>)
    fa76:	2277      	movs	r2, #119	; 0x77
    fa78:	4798      	blx	r3
	*io = &descr->io;
    fa7a:	602c      	str	r4, [r5, #0]
}
    fa7c:	2000      	movs	r0, #0
    fa7e:	bd38      	pop	{r3, r4, r5, pc}
    fa80:	00015115 	.word	0x00015115
    fa84:	0000cb55 	.word	0x0000cb55

0000fa88 <usart_async_register_callback>:
{
    fa88:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr);
    fa8a:	4605      	mov	r5, r0
    fa8c:	3800      	subs	r0, #0
{
    fa8e:	460c      	mov	r4, r1
	ASSERT(descr);
    fa90:	bf18      	it	ne
    fa92:	2001      	movne	r0, #1
    fa94:	4911      	ldr	r1, [pc, #68]	; (fadc <usart_async_register_callback+0x54>)
    fa96:	4b12      	ldr	r3, [pc, #72]	; (fae0 <usart_async_register_callback+0x58>)
{
    fa98:	4616      	mov	r6, r2
	ASSERT(descr);
    fa9a:	2283      	movs	r2, #131	; 0x83
    fa9c:	4798      	blx	r3
	switch (type) {
    fa9e:	2c01      	cmp	r4, #1
    faa0:	d00d      	beq.n	fabe <usart_async_register_callback+0x36>
    faa2:	2c02      	cmp	r4, #2
    faa4:	d011      	beq.n	faca <usart_async_register_callback+0x42>
    faa6:	b9b4      	cbnz	r4, fad6 <usart_async_register_callback+0x4e>
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    faa8:	1e32      	subs	r2, r6, #0
		descr->usart_cb.rx_done = cb;
    faaa:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    faac:	bf18      	it	ne
    faae:	2201      	movne	r2, #1
    fab0:	2101      	movs	r1, #1
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    fab2:	f105 0008 	add.w	r0, r5, #8
    fab6:	4b0b      	ldr	r3, [pc, #44]	; (fae4 <usart_async_register_callback+0x5c>)
    fab8:	4798      	blx	r3
	return ERR_NONE;
    faba:	2000      	movs	r0, #0
}
    fabc:	bd70      	pop	{r4, r5, r6, pc}
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    fabe:	1e32      	subs	r2, r6, #0
		descr->usart_cb.tx_done = cb;
    fac0:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    fac2:	bf18      	it	ne
    fac4:	2201      	movne	r2, #1
    fac6:	2102      	movs	r1, #2
    fac8:	e7f3      	b.n	fab2 <usart_async_register_callback+0x2a>
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    faca:	1e32      	subs	r2, r6, #0
		descr->usart_cb.error = cb;
    facc:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    face:	bf18      	it	ne
    fad0:	2201      	movne	r2, #1
    fad2:	2103      	movs	r1, #3
    fad4:	e7ed      	b.n	fab2 <usart_async_register_callback+0x2a>
	switch (type) {
    fad6:	f06f 000c 	mvn.w	r0, #12
    fada:	e7ef      	b.n	fabc <usart_async_register_callback+0x34>
    fadc:	00015115 	.word	0x00015115
    fae0:	0000cb55 	.word	0x0000cb55
    fae4:	000102f1 	.word	0x000102f1

0000fae8 <usart_async_set_parity>:
{
    fae8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr);
    faea:	4604      	mov	r4, r0
    faec:	3800      	subs	r0, #0
    faee:	bf18      	it	ne
    faf0:	2001      	movne	r0, #1
{
    faf2:	460d      	mov	r5, r1
	ASSERT(descr);
    faf4:	22cb      	movs	r2, #203	; 0xcb
    faf6:	4905      	ldr	r1, [pc, #20]	; (fb0c <usart_async_set_parity+0x24>)
    faf8:	4b05      	ldr	r3, [pc, #20]	; (fb10 <usart_async_set_parity+0x28>)
    fafa:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
    fafc:	f104 0008 	add.w	r0, r4, #8
    fb00:	4b04      	ldr	r3, [pc, #16]	; (fb14 <usart_async_set_parity+0x2c>)
    fb02:	4629      	mov	r1, r5
    fb04:	4798      	blx	r3
}
    fb06:	2000      	movs	r0, #0
    fb08:	bd38      	pop	{r3, r4, r5, pc}
    fb0a:	bf00      	nop
    fb0c:	00015115 	.word	0x00015115
    fb10:	0000cb55 	.word	0x0000cb55
    fb14:	000102a1 	.word	0x000102a1

0000fb18 <hri_sercomi2cm_wait_for_sync>:
typedef uint8_t  hri_sercomusart_rxerrcnt_reg_t;
typedef uint8_t  hri_sercomusart_rxpl_reg_t;

static inline void hri_sercomi2cm_wait_for_sync(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    fb18:	69c3      	ldr	r3, [r0, #28]
    fb1a:	420b      	tst	r3, r1
    fb1c:	d1fc      	bne.n	fb18 <hri_sercomi2cm_wait_for_sync>
	};
}
    fb1e:	4770      	bx	lr

0000fb20 <hri_sercomspi_wait_for_sync>:
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    fb20:	69c3      	ldr	r3, [r0, #28]
    fb22:	420b      	tst	r3, r1
    fb24:	d1fc      	bne.n	fb20 <hri_sercomspi_wait_for_sync>
	};
}
    fb26:	4770      	bx	lr

0000fb28 <hri_sercomusart_wait_for_sync>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    fb28:	69c3      	ldr	r3, [r0, #28]
    fb2a:	420b      	tst	r3, r1
    fb2c:	d1fc      	bne.n	fb28 <hri_sercomusart_wait_for_sync>
	};
}
    fb2e:	4770      	bx	lr

0000fb30 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomi2cm_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    fb30:	6802      	ldr	r2, [r0, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    fb32:	4b03      	ldr	r3, [pc, #12]	; (fb40 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    fb34:	f022 0202 	bic.w	r2, r2, #2
    fb38:	6002      	str	r2, [r0, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
    fb3a:	2103      	movs	r1, #3
    fb3c:	4718      	bx	r3
    fb3e:	bf00      	nop
    fb40:	0000fb19 	.word	0x0000fb19

0000fb44 <hri_sercomspi_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomspi_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    fb44:	6802      	ldr	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    fb46:	4b03      	ldr	r3, [pc, #12]	; (fb54 <hri_sercomspi_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    fb48:	f022 0202 	bic.w	r2, r2, #2
    fb4c:	6002      	str	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    fb4e:	2103      	movs	r1, #3
    fb50:	4718      	bx	r3
    fb52:	bf00      	nop
    fb54:	0000fb21 	.word	0x0000fb21

0000fb58 <hri_sercomusart_get_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
    fb58:	b508      	push	{r3, lr}
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    fb5a:	2103      	movs	r1, #3
    fb5c:	4b02      	ldr	r3, [pc, #8]	; (fb68 <hri_sercomusart_get_CTRLA_ENABLE_bit+0x10>)
    fb5e:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    fb60:	6800      	ldr	r0, [r0, #0]
	tmp = (tmp & SERCOM_USART_CTRLA_ENABLE) >> SERCOM_USART_CTRLA_ENABLE_Pos;
	return (bool)tmp;
}
    fb62:	f3c0 0040 	ubfx	r0, r0, #1, #1
    fb66:	bd08      	pop	{r3, pc}
    fb68:	0000fb29 	.word	0x0000fb29

0000fb6c <hri_sercomusart_write_CTRLA_ENABLE_bit>:

static inline void hri_sercomusart_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    fb6c:	6803      	ldr	r3, [r0, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    fb6e:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    fb72:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    fb76:	6001      	str	r1, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    fb78:	4b01      	ldr	r3, [pc, #4]	; (fb80 <hri_sercomusart_write_CTRLA_ENABLE_bit+0x14>)
    fb7a:	2103      	movs	r1, #3
    fb7c:	4718      	bx	r3
    fb7e:	bf00      	nop
    fb80:	0000fb29 	.word	0x0000fb29

0000fb84 <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    fb84:	6802      	ldr	r2, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    fb86:	4b03      	ldr	r3, [pc, #12]	; (fb94 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    fb88:	f022 0202 	bic.w	r2, r2, #2
    fb8c:	6002      	str	r2, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    fb8e:	2103      	movs	r1, #3
    fb90:	4718      	bx	r3
    fb92:	bf00      	nop
    fb94:	0000fb29 	.word	0x0000fb29

0000fb98 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    fb98:	b570      	push	{r4, r5, r6, lr}
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    fb9a:	4d0c      	ldr	r5, [pc, #48]	; (fbcc <_sercom_get_hardware_index+0x34>)
{
    fb9c:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    fb9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
    fba0:	b088      	sub	sp, #32
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    fba2:	466c      	mov	r4, sp
    fba4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    fba6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    fbaa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    fbae:	466a      	mov	r2, sp
    fbb0:	2300      	movs	r3, #0
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    fbb2:	f852 1b04 	ldr.w	r1, [r2], #4
    fbb6:	42b1      	cmp	r1, r6
    fbb8:	d102      	bne.n	fbc0 <_sercom_get_hardware_index+0x28>
			return i;
    fbba:	b2d8      	uxtb	r0, r3
		}
	}
	return 0;
}
    fbbc:	b008      	add	sp, #32
    fbbe:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    fbc0:	3301      	adds	r3, #1
    fbc2:	2b08      	cmp	r3, #8
    fbc4:	d1f5      	bne.n	fbb2 <_sercom_get_hardware_index+0x1a>
	return 0;
    fbc6:	2000      	movs	r0, #0
    fbc8:	e7f8      	b.n	fbbc <_sercom_get_hardware_index+0x24>
    fbca:	bf00      	nop
    fbcc:	00015150 	.word	0x00015150

0000fbd0 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    fbd0:	b510      	push	{r4, lr}
	void *hw = device->hw;
    fbd2:	6984      	ldr	r4, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    fbd4:	7e22      	ldrb	r2, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    fbd6:	07d1      	lsls	r1, r2, #31
{
    fbd8:	4603      	mov	r3, r0
	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    fbda:	d508      	bpl.n	fbee <_sercom_usart_interrupt_handler+0x1e>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    fbdc:	7da2      	ldrb	r2, [r4, #22]
    fbde:	07d2      	lsls	r2, r2, #31
    fbe0:	d505      	bpl.n	fbee <_sercom_usart_interrupt_handler+0x1e>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    fbe2:	2201      	movs	r2, #1
    fbe4:	7522      	strb	r2, [r4, #20]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
    fbe6:	6803      	ldr	r3, [r0, #0]
		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
		status = hri_sercomusart_read_STATUS_reg(hw);
		hri_sercomusart_clear_STATUS_reg(hw, status);
	}
}
    fbe8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.tx_byte_sent(device);
    fbec:	4718      	bx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    fbee:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    fbf0:	0790      	lsls	r0, r2, #30
    fbf2:	d509      	bpl.n	fc08 <_sercom_usart_interrupt_handler+0x38>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    fbf4:	7da2      	ldrb	r2, [r4, #22]
    fbf6:	0791      	lsls	r1, r2, #30
    fbf8:	d506      	bpl.n	fc08 <_sercom_usart_interrupt_handler+0x38>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    fbfa:	2202      	movs	r2, #2
    fbfc:	7522      	strb	r2, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    fbfe:	4618      	mov	r0, r3
}
    fc00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.tx_done_cb(device);
    fc04:	689a      	ldr	r2, [r3, #8]
    fc06:	4710      	bx	r2
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    fc08:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    fc0a:	0752      	lsls	r2, r2, #29
    fc0c:	d50d      	bpl.n	fc2a <_sercom_usart_interrupt_handler+0x5a>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    fc0e:	8b62      	ldrh	r2, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    fc10:	f002 0237 	and.w	r2, r2, #55	; 0x37
    fc14:	b112      	cbz	r2, fc1c <_sercom_usart_interrupt_handler+0x4c>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    fc16:	23ff      	movs	r3, #255	; 0xff
    fc18:	8363      	strh	r3, [r4, #26]
}
    fc1a:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    fc1c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    fc1e:	685a      	ldr	r2, [r3, #4]
}
    fc20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    fc24:	b2c9      	uxtb	r1, r1
    fc26:	4618      	mov	r0, r3
    fc28:	4710      	bx	r2
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    fc2a:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    fc2c:	09d2      	lsrs	r2, r2, #7
    fc2e:	d0f4      	beq.n	fc1a <_sercom_usart_interrupt_handler+0x4a>
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    fc30:	2280      	movs	r2, #128	; 0x80
    fc32:	7622      	strb	r2, [r4, #24]
		device->usart_cb.error_cb(device);
    fc34:	4618      	mov	r0, r3
    fc36:	68da      	ldr	r2, [r3, #12]
    fc38:	4790      	blx	r2
	return ((Sercom *)hw)->USART.STATUS.reg;
    fc3a:	8b63      	ldrh	r3, [r4, #26]
    fc3c:	b29b      	uxth	r3, r3
    fc3e:	e7eb      	b.n	fc18 <_sercom_usart_interrupt_handler+0x48>

0000fc40 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    fc40:	4b11      	ldr	r3, [pc, #68]	; (fc88 <_sercom_init_irq_param+0x48>)
    fc42:	4298      	cmp	r0, r3
    fc44:	d105      	bne.n	fc52 <_sercom_init_irq_param+0x12>
		_sercom0_dev = (struct _usart_async_device *)dev;
    fc46:	4b11      	ldr	r3, [pc, #68]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc48:	6019      	str	r1, [r3, #0]

	if (hw == SERCOM5) {
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    fc4a:	4b11      	ldr	r3, [pc, #68]	; (fc90 <_sercom_init_irq_param+0x50>)
    fc4c:	4298      	cmp	r0, r3
    fc4e:	d018      	beq.n	fc82 <_sercom_init_irq_param+0x42>
    fc50:	4770      	bx	lr
	if (hw == SERCOM1) {
    fc52:	4b10      	ldr	r3, [pc, #64]	; (fc94 <_sercom_init_irq_param+0x54>)
    fc54:	4298      	cmp	r0, r3
    fc56:	d00b      	beq.n	fc70 <_sercom_init_irq_param+0x30>
	if (hw == SERCOM3) {
    fc58:	4b0f      	ldr	r3, [pc, #60]	; (fc98 <_sercom_init_irq_param+0x58>)
    fc5a:	4298      	cmp	r0, r3
    fc5c:	d00b      	beq.n	fc76 <_sercom_init_irq_param+0x36>
	if (hw == SERCOM4) {
    fc5e:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    fc62:	d00b      	beq.n	fc7c <_sercom_init_irq_param+0x3c>
	if (hw == SERCOM5) {
    fc64:	4b0d      	ldr	r3, [pc, #52]	; (fc9c <_sercom_init_irq_param+0x5c>)
    fc66:	4298      	cmp	r0, r3
    fc68:	d1ef      	bne.n	fc4a <_sercom_init_irq_param+0xa>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    fc6a:	4b08      	ldr	r3, [pc, #32]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc6c:	6119      	str	r1, [r3, #16]
	if (hw == SERCOM6) {
    fc6e:	4770      	bx	lr
		_sercom1_dev = (struct _usart_async_device *)dev;
    fc70:	4b06      	ldr	r3, [pc, #24]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc72:	6059      	str	r1, [r3, #4]
	if (hw == SERCOM5) {
    fc74:	e7e9      	b.n	fc4a <_sercom_init_irq_param+0xa>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    fc76:	4b05      	ldr	r3, [pc, #20]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc78:	6099      	str	r1, [r3, #8]
	if (hw == SERCOM6) {
    fc7a:	4770      	bx	lr
		_sercom4_dev = (struct _usart_async_device *)dev;
    fc7c:	4b03      	ldr	r3, [pc, #12]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc7e:	60d9      	str	r1, [r3, #12]
	if (hw == SERCOM6) {
    fc80:	4770      	bx	lr
		_sercom6_dev = (struct _usart_async_device *)dev;
    fc82:	4b02      	ldr	r3, [pc, #8]	; (fc8c <_sercom_init_irq_param+0x4c>)
    fc84:	6159      	str	r1, [r3, #20]
	}
}
    fc86:	4770      	bx	lr
    fc88:	40003000 	.word	0x40003000
    fc8c:	20001060 	.word	0x20001060
    fc90:	43000800 	.word	0x43000800
    fc94:	40003400 	.word	0x40003400
    fc98:	41014000 	.word	0x41014000
    fc9c:	43000400 	.word	0x43000400

0000fca0 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    fca0:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    fca2:	4b03      	ldr	r3, [pc, #12]	; (fcb0 <_sercom_get_irq_num+0x10>)
    fca4:	4798      	blx	r3
    fca6:	0080      	lsls	r0, r0, #2
    fca8:	302e      	adds	r0, #46	; 0x2e
}
    fcaa:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    fcae:	bd08      	pop	{r3, pc}
    fcb0:	0000fb99 	.word	0x0000fb99

0000fcb4 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    fcb4:	69c2      	ldr	r2, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    fcb6:	f012 0201 	ands.w	r2, r2, #1
{
    fcba:	b508      	push	{r3, lr}
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    fcbc:	d108      	bne.n	fcd0 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    fcbe:	6803      	ldr	r3, [r0, #0]
    fcc0:	f043 0302 	orr.w	r3, r3, #2
    fcc4:	6003      	str	r3, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    fcc6:	2103      	movs	r1, #3
    fcc8:	4b03      	ldr	r3, [pc, #12]	; (fcd8 <_spi_sync_enable+0x24>)
    fcca:	4798      	blx	r3
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    fccc:	4610      	mov	r0, r2
}
    fcce:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    fcd0:	f06f 0003 	mvn.w	r0, #3
    fcd4:	e7fb      	b.n	fcce <_spi_sync_enable+0x1a>
    fcd6:	bf00      	nop
    fcd8:	0000fb21 	.word	0x0000fb21

0000fcdc <_spi_get_regs>:
/** \brief Return the pointer to register settings of specific SERCOM
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific SERCOM.
 */
static inline const struct sercomspi_regs_cfg *_spi_get_regs(const uint32_t hw_addr)
{
    fcdc:	b508      	push	{r3, lr}
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    fcde:	4b08      	ldr	r3, [pc, #32]	; (fd00 <_spi_get_regs+0x24>)
    fce0:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
		if (sercomspi_regs[i].n == n) {
    fce2:	2803      	cmp	r0, #3
    fce4:	d007      	beq.n	fcf6 <_spi_get_regs+0x1a>
    fce6:	2807      	cmp	r0, #7
    fce8:	d107      	bne.n	fcfa <_spi_get_regs+0x1e>
    fcea:	2301      	movs	r3, #1
			return &sercomspi_regs[i];
    fcec:	4805      	ldr	r0, [pc, #20]	; (fd04 <_spi_get_regs+0x28>)
    fcee:	eb00 1003 	add.w	r0, r0, r3, lsl #4
    fcf2:	4418      	add	r0, r3
		}
	}

	return NULL;
}
    fcf4:	bd08      	pop	{r3, pc}
		if (sercomspi_regs[i].n == n) {
    fcf6:	2300      	movs	r3, #0
    fcf8:	e7f8      	b.n	fcec <_spi_get_regs+0x10>
	return NULL;
    fcfa:	2000      	movs	r0, #0
    fcfc:	e7fa      	b.n	fcf4 <_spi_get_regs+0x18>
    fcfe:	bf00      	nop
    fd00:	0000fb99 	.word	0x0000fb99
    fd04:	00015170 	.word	0x00015170

0000fd08 <_spi_dma_tx_complete>:
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    fd08:	6883      	ldr	r3, [r0, #8]
    fd0a:	685b      	ldr	r3, [r3, #4]
    fd0c:	b103      	cbz	r3, fd10 <_spi_dma_tx_complete+0x8>
		dev->callbacks.tx(resource);
    fd0e:	4718      	bx	r3
	}
}
    fd10:	4770      	bx	lr

0000fd12 <_spi_dma_error_occured>:
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    fd12:	6883      	ldr	r3, [r0, #8]
    fd14:	68db      	ldr	r3, [r3, #12]
    fd16:	b103      	cbz	r3, fd1a <_spi_dma_error_occured+0x8>
		dev->callbacks.error(resource);
    fd18:	4718      	bx	r3
	}
}
    fd1a:	4770      	bx	lr

0000fd1c <__NVIC_EnableIRQ>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fd1c:	0942      	lsrs	r2, r0, #5
    fd1e:	2301      	movs	r3, #1
    fd20:	f000 001f 	and.w	r0, r0, #31
    fd24:	fa03 f000 	lsl.w	r0, r3, r0
    fd28:	4b01      	ldr	r3, [pc, #4]	; (fd30 <__NVIC_EnableIRQ+0x14>)
    fd2a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
    fd2e:	4770      	bx	lr
    fd30:	e000e100 	.word	0xe000e100

0000fd34 <_spi_async_enable>:
{
    fd34:	b538      	push	{r3, r4, r5, lr}
    fd36:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    fd38:	4b07      	ldr	r3, [pc, #28]	; (fd58 <_spi_async_enable+0x24>)
		NVIC_EnableIRQ((IRQn_Type)irq++);
    fd3a:	4d08      	ldr	r5, [pc, #32]	; (fd5c <_spi_async_enable+0x28>)
	_spi_sync_enable(hw);
    fd3c:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    fd3e:	4620      	mov	r0, r4
    fd40:	4b07      	ldr	r3, [pc, #28]	; (fd60 <_spi_async_enable+0x2c>)
    fd42:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    fd44:	2100      	movs	r1, #0
	uint8_t irq = _sercom_get_irq_num(hw);
    fd46:	4604      	mov	r4, r0
		NVIC_EnableIRQ((IRQn_Type)irq++);
    fd48:	1860      	adds	r0, r4, r1
    fd4a:	b2c0      	uxtb	r0, r0
    fd4c:	47a8      	blx	r5
	for (uint32_t i = 0; i < 4; i++) {
    fd4e:	3101      	adds	r1, #1
    fd50:	2904      	cmp	r1, #4
    fd52:	d1f9      	bne.n	fd48 <_spi_async_enable+0x14>
}
    fd54:	2000      	movs	r0, #0
    fd56:	bd38      	pop	{r3, r4, r5, pc}
    fd58:	0000fcb5 	.word	0x0000fcb5
    fd5c:	0000fd1d 	.word	0x0000fd1d
    fd60:	0000fca1 	.word	0x0000fca1

0000fd64 <__NVIC_DisableIRQ>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fd64:	0943      	lsrs	r3, r0, #5
    fd66:	2201      	movs	r2, #1
    fd68:	f000 001f 	and.w	r0, r0, #31
    fd6c:	fa02 f000 	lsl.w	r0, r2, r0
    fd70:	3320      	adds	r3, #32
    fd72:	4a04      	ldr	r2, [pc, #16]	; (fd84 <__NVIC_DisableIRQ+0x20>)
    fd74:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    fd78:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    fd7c:	f3bf 8f6f 	isb	sy
}
    fd80:	4770      	bx	lr
    fd82:	bf00      	nop
    fd84:	e000e100 	.word	0xe000e100

0000fd88 <__NVIC_ClearPendingIRQ>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fd88:	0943      	lsrs	r3, r0, #5
    fd8a:	2201      	movs	r2, #1
    fd8c:	f000 001f 	and.w	r0, r0, #31
    fd90:	fa02 f000 	lsl.w	r0, r2, r0
    fd94:	3360      	adds	r3, #96	; 0x60
    fd96:	4a02      	ldr	r2, [pc, #8]	; (fda0 <__NVIC_ClearPendingIRQ+0x18>)
    fd98:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    fd9c:	4770      	bx	lr
    fd9e:	bf00      	nop
    fda0:	e000e100 	.word	0xe000e100

0000fda4 <_get_i2cm_index>:
{
    fda4:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    fda6:	4b07      	ldr	r3, [pc, #28]	; (fdc4 <_get_i2cm_index+0x20>)
    fda8:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    fdaa:	2805      	cmp	r0, #5
    fdac:	d008      	beq.n	fdc0 <_get_i2cm_index+0x1c>
	ASSERT(false);
    fdae:	2000      	movs	r0, #0
    fdb0:	4905      	ldr	r1, [pc, #20]	; (fdc8 <_get_i2cm_index+0x24>)
    fdb2:	4b06      	ldr	r3, [pc, #24]	; (fdcc <_get_i2cm_index+0x28>)
    fdb4:	f240 32ed 	movw	r2, #1005	; 0x3ed
    fdb8:	4798      	blx	r3
    fdba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    fdbe:	bd08      	pop	{r3, pc}
			return i;
    fdc0:	2000      	movs	r0, #0
    fdc2:	e7fc      	b.n	fdbe <_get_i2cm_index+0x1a>
    fdc4:	0000fb99 	.word	0x0000fb99
    fdc8:	00015132 	.word	0x00015132
    fdcc:	0000cb55 	.word	0x0000cb55

0000fdd0 <_sercom_i2c_send_stop>:
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    fdd0:	6842      	ldr	r2, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fdd2:	4b03      	ldr	r3, [pc, #12]	; (fde0 <_sercom_i2c_send_stop+0x10>)
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    fdd4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    fdd8:	6042      	str	r2, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fdda:	2104      	movs	r1, #4
    fddc:	4718      	bx	r3
    fdde:	bf00      	nop
    fde0:	0000fb19 	.word	0x0000fb19

0000fde4 <_sercom_i2c_sync_analyse_flags>:
{
    fde4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fde8:	460e      	mov	r6, r1
    fdea:	4614      	mov	r4, r2
	((Sercom *)hw)->I2CM.STATUS.reg |= mask;
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fdec:	2104      	movs	r1, #4
    fdee:	4a56      	ldr	r2, [pc, #344]	; (ff48 <_sercom_i2c_sync_analyse_flags+0x164>)
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    fdf0:	f8d0 8000 	ldr.w	r8, [r0]
    fdf4:	4605      	mov	r5, r0
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fdf6:	4790      	blx	r2
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    fdf8:	8b43      	ldrh	r3, [r0, #26]
	if (flags & MB_FLAG) {
    fdfa:	f016 0f01 	tst.w	r6, #1
    fdfe:	b29b      	uxth	r3, r3
    fe00:	4617      	mov	r7, r2
    fe02:	d064      	beq.n	fece <_sercom_i2c_sync_analyse_flags+0xea>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    fe04:	079f      	lsls	r7, r3, #30
    fe06:	d516      	bpl.n	fe36 <_sercom_i2c_sync_analyse_flags+0x52>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    fe08:	2201      	movs	r2, #1
    fe0a:	7602      	strb	r2, [r0, #24]
			msg->flags |= I2C_M_FAIL;
    fe0c:	8862      	ldrh	r2, [r4, #2]
    fe0e:	b292      	uxth	r2, r2
    fe10:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    fe14:	8062      	strh	r2, [r4, #2]
			msg->flags &= ~I2C_M_BUSY;
    fe16:	8862      	ldrh	r2, [r4, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    fe18:	f003 0601 	and.w	r6, r3, #1
			msg->flags &= ~I2C_M_BUSY;
    fe1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    fe20:	0412      	lsls	r2, r2, #16
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    fe22:	f1c6 26ff 	rsb	r6, r6, #4278255360	; 0xff00ff00
			msg->flags &= ~I2C_M_BUSY;
    fe26:	0c12      	lsrs	r2, r2, #16
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    fe28:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
			msg->flags &= ~I2C_M_BUSY;
    fe2c:	8062      	strh	r2, [r4, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    fe2e:	36fc      	adds	r6, #252	; 0xfc
}
    fe30:	4630      	mov	r0, r6
    fe32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    fe36:	f013 0604 	ands.w	r6, r3, #4
    fe3a:	d015      	beq.n	fe68 <_sercom_i2c_sync_analyse_flags+0x84>
				if (msg->len > 0) {
    fe3c:	6863      	ldr	r3, [r4, #4]
    fe3e:	2b00      	cmp	r3, #0
					msg->flags |= I2C_M_FAIL;
    fe40:	bfc1      	itttt	gt
    fe42:	8863      	ldrhgt	r3, [r4, #2]
    fe44:	b29b      	uxthgt	r3, r3
    fe46:	f443 5380 	orrgt.w	r3, r3, #4096	; 0x1000
    fe4a:	8063      	strhgt	r3, [r4, #2]
				if (msg->flags & I2C_M_STOP) {
    fe4c:	8863      	ldrh	r3, [r4, #2]
    fe4e:	041e      	lsls	r6, r3, #16
    fe50:	d501      	bpl.n	fe56 <_sercom_i2c_sync_analyse_flags+0x72>
					_sercom_i2c_send_stop(hw);
    fe52:	4b3e      	ldr	r3, [pc, #248]	; (ff4c <_sercom_i2c_sync_analyse_flags+0x168>)
    fe54:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
    fe56:	8863      	ldrh	r3, [r4, #2]
    fe58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    fe5c:	041b      	lsls	r3, r3, #16
    fe5e:	0c1b      	lsrs	r3, r3, #16
    fe60:	8063      	strh	r3, [r4, #2]
			return I2C_NACK;
    fe62:	f06f 0601 	mvn.w	r6, #1
    fe66:	e7e3      	b.n	fe30 <_sercom_i2c_sync_analyse_flags+0x4c>
			if (msg->flags & I2C_M_TEN) {
    fe68:	8863      	ldrh	r3, [r4, #2]
    fe6a:	f413 6780 	ands.w	r7, r3, #1024	; 0x400
    fe6e:	d015      	beq.n	fe9c <_sercom_i2c_sync_analyse_flags+0xb8>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    fe70:	8823      	ldrh	r3, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fe72:	2104      	movs	r1, #4
    fe74:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    fe76:	f003 0706 	and.w	r7, r3, #6
    fe7a:	4790      	blx	r2
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    fe7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
    fe7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    fe82:	433b      	orrs	r3, r7
				hri_sercomi2cm_write_ADDR_reg(hw,
    fe84:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    fe88:	6243      	str	r3, [r0, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fe8a:	2104      	movs	r1, #4
    fe8c:	4790      	blx	r2
				msg->flags &= ~I2C_M_TEN;
    fe8e:	8863      	ldrh	r3, [r4, #2]
    fe90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
				msg->flags &= ~I2C_M_BUSY;
    fe94:	041b      	lsls	r3, r3, #16
    fe96:	0c1b      	lsrs	r3, r3, #16
    fe98:	8063      	strh	r3, [r4, #2]
    fe9a:	e7c9      	b.n	fe30 <_sercom_i2c_sync_analyse_flags+0x4c>
			if (msg->len == 0) {
    fe9c:	6866      	ldr	r6, [r4, #4]
    fe9e:	b94e      	cbnz	r6, feb4 <_sercom_i2c_sync_analyse_flags+0xd0>
				if (msg->flags & I2C_M_STOP) {
    fea0:	8863      	ldrh	r3, [r4, #2]
    fea2:	0418      	lsls	r0, r3, #16
    fea4:	d502      	bpl.n	feac <_sercom_i2c_sync_analyse_flags+0xc8>
					_sercom_i2c_send_stop(hw);
    fea6:	4b29      	ldr	r3, [pc, #164]	; (ff4c <_sercom_i2c_sync_analyse_flags+0x168>)
    fea8:	4628      	mov	r0, r5
    feaa:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
    feac:	8863      	ldrh	r3, [r4, #2]
    feae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    feb2:	e7ef      	b.n	fe94 <_sercom_i2c_sync_analyse_flags+0xb0>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    feb4:	68a3      	ldr	r3, [r4, #8]
    feb6:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    feb8:	6283      	str	r3, [r0, #40]	; 0x28
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    feba:	2104      	movs	r1, #4
    febc:	4790      	blx	r2
				msg->buffer++;
    febe:	68a3      	ldr	r3, [r4, #8]
    fec0:	3301      	adds	r3, #1
    fec2:	60a3      	str	r3, [r4, #8]
				msg->len--;
    fec4:	6863      	ldr	r3, [r4, #4]
    fec6:	3b01      	subs	r3, #1
    fec8:	6063      	str	r3, [r4, #4]
	return I2C_OK;
    feca:	2600      	movs	r6, #0
}
    fecc:	e7b0      	b.n	fe30 <_sercom_i2c_sync_analyse_flags+0x4c>
	} else if (flags & SB_FLAG) {
    fece:	f016 0602 	ands.w	r6, r6, #2
    fed2:	d0ad      	beq.n	fe30 <_sercom_i2c_sync_analyse_flags+0x4c>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    fed4:	6862      	ldr	r2, [r4, #4]
    fed6:	2a00      	cmp	r2, #0
    fed8:	d032      	beq.n	ff40 <_sercom_i2c_sync_analyse_flags+0x15c>
    feda:	0759      	lsls	r1, r3, #29
    fedc:	d430      	bmi.n	ff40 <_sercom_i2c_sync_analyse_flags+0x15c>
			msg->len--;
    fede:	3a01      	subs	r2, #1
    fee0:	f3c8 61c0 	ubfx	r1, r8, #27, #1
    fee4:	6062      	str	r2, [r4, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    fee6:	b99a      	cbnz	r2, ff10 <_sercom_i2c_sync_analyse_flags+0x12c>
    fee8:	b1a9      	cbz	r1, ff16 <_sercom_i2c_sync_analyse_flags+0x132>
				if (msg->flags & I2C_M_STOP) {
    feea:	8863      	ldrh	r3, [r4, #2]
    feec:	041b      	lsls	r3, r3, #16
    feee:	d508      	bpl.n	ff02 <_sercom_i2c_sync_analyse_flags+0x11e>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    fef0:	686b      	ldr	r3, [r5, #4]
    fef2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    fef6:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    fef8:	2104      	movs	r1, #4
    fefa:	4628      	mov	r0, r5
    fefc:	47b8      	blx	r7
					_sercom_i2c_send_stop(hw);
    fefe:	4b13      	ldr	r3, [pc, #76]	; (ff4c <_sercom_i2c_sync_analyse_flags+0x168>)
    ff00:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
    ff02:	8863      	ldrh	r3, [r4, #2]
    ff04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    ff08:	041b      	lsls	r3, r3, #16
    ff0a:	0c1b      	lsrs	r3, r3, #16
    ff0c:	8063      	strh	r3, [r4, #2]
    ff0e:	e00c      	b.n	ff2a <_sercom_i2c_sync_analyse_flags+0x146>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    ff10:	2a01      	cmp	r2, #1
    ff12:	d10a      	bne.n	ff2a <_sercom_i2c_sync_analyse_flags+0x146>
    ff14:	b149      	cbz	r1, ff2a <_sercom_i2c_sync_analyse_flags+0x146>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    ff16:	686b      	ldr	r3, [r5, #4]
    ff18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    ff1c:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    ff1e:	2104      	movs	r1, #4
    ff20:	4628      	mov	r0, r5
    ff22:	47b8      	blx	r7
			if (msg->len == 0) {
    ff24:	6863      	ldr	r3, [r4, #4]
    ff26:	2b00      	cmp	r3, #0
    ff28:	d0df      	beq.n	feea <_sercom_i2c_sync_analyse_flags+0x106>
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
    ff2a:	2104      	movs	r1, #4
    ff2c:	4628      	mov	r0, r5
    ff2e:	47b8      	blx	r7
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    ff30:	68a3      	ldr	r3, [r4, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
    ff32:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    ff34:	1c59      	adds	r1, r3, #1
    ff36:	60a1      	str	r1, [r4, #8]
    ff38:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    ff3a:	2302      	movs	r3, #2
    ff3c:	762b      	strb	r3, [r5, #24]
    ff3e:	e7c4      	b.n	feca <_sercom_i2c_sync_analyse_flags+0xe6>
    ff40:	2302      	movs	r3, #2
    ff42:	762b      	strb	r3, [r5, #24]
    ff44:	e78d      	b.n	fe62 <_sercom_i2c_sync_analyse_flags+0x7e>
    ff46:	bf00      	nop
    ff48:	0000fb19 	.word	0x0000fb19
    ff4c:	0000fdd1 	.word	0x0000fdd1

0000ff50 <_usart_set_parity>:
{
    ff50:	b573      	push	{r0, r1, r4, r5, r6, lr}
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
    ff52:	4b16      	ldr	r3, [pc, #88]	; (ffac <_usart_set_parity+0x5c>)
{
    ff54:	4604      	mov	r4, r0
    ff56:	460d      	mov	r5, r1
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
    ff58:	4798      	blx	r3
	hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    ff5a:	4b15      	ldr	r3, [pc, #84]	; (ffb0 <_usart_set_parity+0x60>)
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
    ff5c:	4606      	mov	r6, r0
	hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    ff5e:	4620      	mov	r0, r4
    ff60:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    ff62:	4b14      	ldr	r3, [pc, #80]	; (ffb4 <_usart_set_parity+0x64>)
    ff64:	a801      	add	r0, sp, #4
    ff66:	4798      	blx	r3
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    ff68:	4a13      	ldr	r2, [pc, #76]	; (ffb8 <_usart_set_parity+0x68>)
    ff6a:	4620      	mov	r0, r4
    ff6c:	2102      	movs	r1, #2
    ff6e:	4790      	blx	r2
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    ff70:	6823      	ldr	r3, [r4, #0]
	if (USART_PARITY_NONE != parity) {
    ff72:	2d02      	cmp	r5, #2
    ff74:	bf14      	ite	ne
    ff76:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    ff7a:	f023 7380 	biceq.w	r3, r3, #16777216	; 0x1000000
    ff7e:	6023      	str	r3, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    ff80:	211f      	movs	r1, #31
    ff82:	4790      	blx	r2
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    ff84:	6863      	ldr	r3, [r4, #4]
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    ff86:	3d00      	subs	r5, #0
    ff88:	bf18      	it	ne
    ff8a:	2501      	movne	r5, #1
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    ff8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    ff90:	ea43 3545 	orr.w	r5, r3, r5, lsl #13
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    ff94:	211f      	movs	r1, #31
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    ff96:	6065      	str	r5, [r4, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    ff98:	4790      	blx	r2
	CRITICAL_SECTION_LEAVE()
    ff9a:	a801      	add	r0, sp, #4
    ff9c:	4b07      	ldr	r3, [pc, #28]	; (ffbc <_usart_set_parity+0x6c>)
    ff9e:	4798      	blx	r3
	hri_sercomusart_write_CTRLA_ENABLE_bit(hw, enabled);
    ffa0:	4b07      	ldr	r3, [pc, #28]	; (ffc0 <_usart_set_parity+0x70>)
    ffa2:	4631      	mov	r1, r6
    ffa4:	4620      	mov	r0, r4
    ffa6:	4798      	blx	r3
}
    ffa8:	b002      	add	sp, #8
    ffaa:	bd70      	pop	{r4, r5, r6, pc}
    ffac:	0000fb59 	.word	0x0000fb59
    ffb0:	0000fb85 	.word	0x0000fb85
    ffb4:	00010d61 	.word	0x00010d61
    ffb8:	0000fb29 	.word	0x0000fb29
    ffbc:	00010d6f 	.word	0x00010d6f
    ffc0:	0000fb6d 	.word	0x0000fb6d

0000ffc4 <_spi_set_mode>:
{
    ffc4:	b570      	push	{r4, r5, r6, lr}
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    ffc6:	69c4      	ldr	r4, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    ffc8:	f014 0403 	ands.w	r4, r4, #3
{
    ffcc:	460a      	mov	r2, r1
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    ffce:	d10e      	bne.n	ffee <_spi_set_mode+0x2a>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    ffd0:	4e08      	ldr	r6, [pc, #32]	; (fff4 <_spi_set_mode+0x30>)
    ffd2:	2103      	movs	r1, #3
    ffd4:	47b0      	blx	r6
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    ffd6:	6803      	ldr	r3, [r0, #0]
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    ffd8:	0712      	lsls	r2, r2, #28
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    ffda:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    ffde:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
    ffe2:	431a      	orrs	r2, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ffe4:	6002      	str	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
    ffe6:	2103      	movs	r1, #3
    ffe8:	47b0      	blx	r6
	return ERR_NONE;
    ffea:	4620      	mov	r0, r4
}
    ffec:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_BUSY;
    ffee:	f06f 0003 	mvn.w	r0, #3
    fff2:	e7fb      	b.n	ffec <_spi_set_mode+0x28>
    fff4:	0000fb21 	.word	0x0000fb21

0000fff8 <_spi_load_regs_master>:
{
    fff8:	b538      	push	{r3, r4, r5, lr}
    fffa:	460d      	mov	r5, r1
	ASSERT(hw && regs);
    fffc:	4604      	mov	r4, r0
    fffe:	b110      	cbz	r0, 10006 <STACK_SIZE+0x6>
   10000:	1e08      	subs	r0, r1, #0
   10002:	bf18      	it	ne
   10004:	2001      	movne	r0, #1
   10006:	490f      	ldr	r1, [pc, #60]	; (10044 <STACK_SIZE+0x44>)
   10008:	4b0f      	ldr	r3, [pc, #60]	; (10048 <STACK_SIZE+0x48>)
   1000a:	f640 127a 	movw	r2, #2426	; 0x97a
   1000e:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
   10010:	682b      	ldr	r3, [r5, #0]
   10012:	4a0e      	ldr	r2, [pc, #56]	; (1004c <STACK_SIZE+0x4c>)
	hri_sercomspi_write_CTRLA_reg(
   10014:	f423 7381 	bic.w	r3, r3, #258	; 0x102
   10018:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   1001c:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   1001e:	2103      	movs	r1, #3
   10020:	4620      	mov	r0, r4
   10022:	4790      	blx	r2
	    (regs->ctrlb
   10024:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
   10026:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
   1002a:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
   1002e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
   10032:	6063      	str	r3, [r4, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   10034:	2117      	movs	r1, #23
   10036:	4790      	blx	r2
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
   10038:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
   1003a:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
   1003c:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
   1003e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
   10042:	bd38      	pop	{r3, r4, r5, pc}
   10044:	00015132 	.word	0x00015132
   10048:	0000cb55 	.word	0x0000cb55
   1004c:	0000fb21 	.word	0x0000fb21

00010050 <_i2c_m_sync_init_impl>:
{
   10050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   10054:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
   10056:	4b23      	ldr	r3, [pc, #140]	; (100e4 <_i2c_m_sync_init_impl+0x94>)
   10058:	f8df 9094 	ldr.w	r9, [pc, #148]	; 100f0 <_i2c_m_sync_init_impl+0xa0>
   1005c:	4d22      	ldr	r5, [pc, #136]	; (100e8 <_i2c_m_sync_init_impl+0x98>)
{
   1005e:	4607      	mov	r7, r0
	uint8_t i = _get_i2cm_index(hw);
   10060:	4608      	mov	r0, r1
   10062:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
   10064:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
   10066:	f013 0f01 	tst.w	r3, #1
   1006a:	fa5f f880 	uxtb.w	r8, r0
   1006e:	d115      	bne.n	1009c <_i2c_m_sync_init_impl+0x4c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
   10070:	2318      	movs	r3, #24
   10072:	fb03 9308 	mla	r3, r3, r8, r9
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   10076:	2103      	movs	r1, #3
   10078:	4620      	mov	r0, r4
   1007a:	6c9e      	ldr	r6, [r3, #72]	; 0x48
   1007c:	47a8      	blx	r5
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
   1007e:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
   10080:	079b      	lsls	r3, r3, #30
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
   10082:	f006 061c 	and.w	r6, r6, #28
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
   10086:	d503      	bpl.n	10090 <_i2c_m_sync_init_impl+0x40>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
   10088:	4b18      	ldr	r3, [pc, #96]	; (100ec <_i2c_m_sync_init_impl+0x9c>)
   1008a:	4798      	blx	r3
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
   1008c:	2102      	movs	r1, #2
   1008e:	47a8      	blx	r5
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
   10090:	f046 0601 	orr.w	r6, r6, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
   10094:	6026      	str	r6, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   10096:	2103      	movs	r1, #3
   10098:	4620      	mov	r0, r4
   1009a:	47a8      	blx	r5
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);
   1009c:	4620      	mov	r0, r4
   1009e:	2101      	movs	r1, #1
   100a0:	47a8      	blx	r5
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
   100a2:	2218      	movs	r2, #24
   100a4:	fb02 9208 	mla	r2, r2, r8, r9
   100a8:	2103      	movs	r1, #3
   100aa:	6c96      	ldr	r6, [r2, #72]	; 0x48
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
   100ac:	6026      	str	r6, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   100ae:	47a8      	blx	r5
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
   100b0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
   100b2:	6063      	str	r3, [r4, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   100b4:	2104      	movs	r1, #4
   100b6:	47a8      	blx	r5
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
   100b8:	6d13      	ldr	r3, [r2, #80]	; 0x50
	((Sercom *)hw)->I2CM.BAUD.reg = data;
   100ba:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
   100bc:	f3c6 6301 	ubfx	r3, r6, #24, #2
   100c0:	81bb      	strh	r3, [r7, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
   100c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
   100c4:	f3c6 6640 	ubfx	r6, r6, #25, #1
	tmp &= ~SERCOM_I2CM_ADDR_HS;
   100c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
   100cc:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
   100d0:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   100d2:	2104      	movs	r1, #4
   100d4:	47a8      	blx	r5
	service->trise = _i2cms[i].trise;
   100d6:	f8b2 3056 	ldrh.w	r3, [r2, #86]	; 0x56
   100da:	81fb      	strh	r3, [r7, #14]
}
   100dc:	2000      	movs	r0, #0
   100de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   100e2:	bf00      	nop
   100e4:	0000fda5 	.word	0x0000fda5
   100e8:	0000fb19 	.word	0x0000fb19
   100ec:	0000fb31 	.word	0x0000fb31
   100f0:	00015150 	.word	0x00015150

000100f4 <_usart_init>:
{
   100f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
   100f8:	4b2d      	ldr	r3, [pc, #180]	; (101b0 <_usart_init+0xbc>)
{
   100fa:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
   100fc:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
   100fe:	4605      	mov	r5, r0
   10100:	b170      	cbz	r0, 10120 <_usart_init+0x2c>
   10102:	2801      	cmp	r0, #1
   10104:	d00c      	beq.n	10120 <_usart_init+0x2c>
   10106:	2802      	cmp	r0, #2
   10108:	d00a      	beq.n	10120 <_usart_init+0x2c>
   1010a:	2804      	cmp	r0, #4
   1010c:	d04b      	beq.n	101a6 <_usart_init+0xb2>
   1010e:	2806      	cmp	r0, #6
   10110:	d04b      	beq.n	101aa <_usart_init+0xb6>
	ASSERT(false);
   10112:	4928      	ldr	r1, [pc, #160]	; (101b4 <_usart_init+0xc0>)
   10114:	4b28      	ldr	r3, [pc, #160]	; (101b8 <_usart_init+0xc4>)
   10116:	f240 2276 	movw	r2, #630	; 0x276
   1011a:	2000      	movs	r0, #0
   1011c:	4798      	blx	r3
	return 0;
   1011e:	2500      	movs	r5, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
   10120:	69e3      	ldr	r3, [r4, #28]
   10122:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 101c4 <_usart_init+0xd0>
   10126:	4e25      	ldr	r6, [pc, #148]	; (101bc <_usart_init+0xc8>)
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
   10128:	f013 0f01 	tst.w	r3, #1
   1012c:	d115      	bne.n	1015a <_usart_init+0x66>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
   1012e:	2318      	movs	r3, #24
   10130:	fb03 8305 	mla	r3, r3, r5, r8
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10134:	2103      	movs	r1, #3
   10136:	4620      	mov	r0, r4
   10138:	6e1f      	ldr	r7, [r3, #96]	; 0x60
   1013a:	47b0      	blx	r6
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
   1013c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
   1013e:	079b      	lsls	r3, r3, #30
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
   10140:	f007 071c 	and.w	r7, r7, #28
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
   10144:	d503      	bpl.n	1014e <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
   10146:	4b1e      	ldr	r3, [pc, #120]	; (101c0 <_usart_init+0xcc>)
   10148:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
   1014a:	2102      	movs	r1, #2
   1014c:	47b0      	blx	r6
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
   1014e:	f047 0701 	orr.w	r7, r7, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
   10152:	6027      	str	r7, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10154:	2103      	movs	r1, #3
   10156:	4620      	mov	r0, r4
   10158:	47b0      	blx	r6
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
   1015a:	2101      	movs	r1, #1
   1015c:	4620      	mov	r0, r4
   1015e:	47b0      	blx	r6
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
   10160:	2018      	movs	r0, #24
   10162:	fb00 8505 	mla	r5, r0, r5, r8
   10166:	2103      	movs	r1, #3
   10168:	6e2a      	ldr	r2, [r5, #96]	; 0x60
	((Sercom *)hw)->USART.CTRLA.reg = data;
   1016a:	6022      	str	r2, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   1016c:	4620      	mov	r0, r4
   1016e:	47b0      	blx	r6
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
   10170:	6e6b      	ldr	r3, [r5, #100]	; 0x64
	((Sercom *)hw)->USART.CTRLB.reg = data;
   10172:	6063      	str	r3, [r4, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
   10174:	211f      	movs	r1, #31
   10176:	47b0      	blx	r6
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
   10178:	6eab      	ldr	r3, [r5, #104]	; 0x68
	((Sercom *)hw)->USART.CTRLC.reg = data;
   1017a:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
   1017c:	f412 4fc0 	tst.w	r2, #24576	; 0x6000
   10180:	f8b5 306c 	ldrh.w	r3, [r5, #108]	; 0x6c
   10184:	d008      	beq.n	10198 <_usart_init+0xa4>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
   10186:	89a2      	ldrh	r2, [r4, #12]
   10188:	f363 020c 	bfi	r2, r3, #0, #13
   1018c:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
   1018e:	89a3      	ldrh	r3, [r4, #12]
   10190:	f895 206e 	ldrb.w	r2, [r5, #110]	; 0x6e
   10194:	f362 334f 	bfi	r3, r2, #13, #3
	((Sercom *)hw)->USART.RXPL.reg = data;
   10198:	2000      	movs	r0, #0
	((Sercom *)hw)->USART.BAUD.reg = data;
   1019a:	81a3      	strh	r3, [r4, #12]
	((Sercom *)hw)->USART.RXPL.reg = data;
   1019c:	73a0      	strb	r0, [r4, #14]
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
   1019e:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
}
   101a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
   101a6:	2503      	movs	r5, #3
   101a8:	e7ba      	b.n	10120 <_usart_init+0x2c>
   101aa:	2504      	movs	r5, #4
   101ac:	e7b8      	b.n	10120 <_usart_init+0x2c>
   101ae:	bf00      	nop
   101b0:	0000fb99 	.word	0x0000fb99
   101b4:	00015132 	.word	0x00015132
   101b8:	0000cb55 	.word	0x0000cb55
   101bc:	0000fb29 	.word	0x0000fb29
   101c0:	0000fb85 	.word	0x0000fb85
   101c4:	00015150 	.word	0x00015150

000101c8 <_usart_sync_init>:
{
   101c8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   101ca:	4605      	mov	r5, r0
   101cc:	3800      	subs	r0, #0
{
   101ce:	460c      	mov	r4, r1
	ASSERT(device);
   101d0:	4b05      	ldr	r3, [pc, #20]	; (101e8 <_usart_sync_init+0x20>)
   101d2:	4906      	ldr	r1, [pc, #24]	; (101ec <_usart_sync_init+0x24>)
   101d4:	bf18      	it	ne
   101d6:	2001      	movne	r0, #1
   101d8:	22c8      	movs	r2, #200	; 0xc8
   101da:	4798      	blx	r3
	device->hw = hw;
   101dc:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
   101de:	4620      	mov	r0, r4
   101e0:	4b03      	ldr	r3, [pc, #12]	; (101f0 <_usart_sync_init+0x28>)
}
   101e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _usart_init(hw);
   101e6:	4718      	bx	r3
   101e8:	0000cb55 	.word	0x0000cb55
   101ec:	00015132 	.word	0x00015132
   101f0:	000100f5 	.word	0x000100f5

000101f4 <_usart_async_init>:
{
   101f4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ASSERT(device);
   101f8:	4606      	mov	r6, r0
   101fa:	3800      	subs	r0, #0
   101fc:	bf18      	it	ne
   101fe:	2001      	movne	r0, #1
   10200:	4b12      	ldr	r3, [pc, #72]	; (1024c <_usart_async_init+0x58>)
{
   10202:	460c      	mov	r4, r1
	ASSERT(device);
   10204:	22d6      	movs	r2, #214	; 0xd6
   10206:	4912      	ldr	r1, [pc, #72]	; (10250 <_usart_async_init+0x5c>)
   10208:	4798      	blx	r3
	init_status = _usart_init(hw);
   1020a:	4b12      	ldr	r3, [pc, #72]	; (10254 <_usart_async_init+0x60>)
   1020c:	4620      	mov	r0, r4
   1020e:	4798      	blx	r3
	if (init_status) {
   10210:	4605      	mov	r5, r0
   10212:	b9b8      	cbnz	r0, 10244 <_usart_async_init+0x50>
	_sercom_init_irq_param(hw, (void *)device);
   10214:	4631      	mov	r1, r6
	device->hw = hw;
   10216:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
   10218:	4620      	mov	r0, r4
   1021a:	4b0f      	ldr	r3, [pc, #60]	; (10258 <_usart_async_init+0x64>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   1021c:	f8df 8048 	ldr.w	r8, [pc, #72]	; 10268 <_usart_async_init+0x74>
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10220:	4f0e      	ldr	r7, [pc, #56]	; (1025c <_usart_async_init+0x68>)
		NVIC_EnableIRQ((IRQn_Type)irq);
   10222:	4e0f      	ldr	r6, [pc, #60]	; (10260 <_usart_async_init+0x6c>)
	_sercom_init_irq_param(hw, (void *)device);
   10224:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
   10226:	4b0f      	ldr	r3, [pc, #60]	; (10264 <_usart_async_init+0x70>)
   10228:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   1022a:	4629      	mov	r1, r5
	uint8_t irq = _sercom_get_irq_num(hw);
   1022c:	4604      	mov	r4, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   1022e:	1863      	adds	r3, r4, r1
   10230:	b2d8      	uxtb	r0, r3
   10232:	9001      	str	r0, [sp, #4]
   10234:	47c0      	blx	r8
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10236:	9801      	ldr	r0, [sp, #4]
   10238:	47b8      	blx	r7
		NVIC_EnableIRQ((IRQn_Type)irq);
   1023a:	9801      	ldr	r0, [sp, #4]
   1023c:	47b0      	blx	r6
	for (uint32_t i = 0; i < 4; i++) {
   1023e:	3101      	adds	r1, #1
   10240:	2904      	cmp	r1, #4
   10242:	d1f4      	bne.n	1022e <_usart_async_init+0x3a>
}
   10244:	4628      	mov	r0, r5
   10246:	b002      	add	sp, #8
   10248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1024c:	0000cb55 	.word	0x0000cb55
   10250:	00015132 	.word	0x00015132
   10254:	000100f5 	.word	0x000100f5
   10258:	0000fc41 	.word	0x0000fc41
   1025c:	0000fd89 	.word	0x0000fd89
   10260:	0000fd1d 	.word	0x0000fd1d
   10264:	0000fca1 	.word	0x0000fca1
   10268:	0000fd65 	.word	0x0000fd65

0001026c <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
   1026c:	6800      	ldr	r0, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   1026e:	6803      	ldr	r3, [r0, #0]
   10270:	f043 0302 	orr.w	r3, r3, #2
   10274:	6003      	str	r3, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10276:	2103      	movs	r1, #3
   10278:	4b00      	ldr	r3, [pc, #0]	; (1027c <_usart_sync_enable+0x10>)
   1027a:	4718      	bx	r3
   1027c:	0000fb29 	.word	0x0000fb29

00010280 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
   10280:	6980      	ldr	r0, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   10282:	6803      	ldr	r3, [r0, #0]
   10284:	f043 0302 	orr.w	r3, r3, #2
   10288:	6003      	str	r3, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   1028a:	2103      	movs	r1, #3
   1028c:	4b00      	ldr	r3, [pc, #0]	; (10290 <_usart_async_enable+0x10>)
   1028e:	4718      	bx	r3
   10290:	0000fb29 	.word	0x0000fb29

00010294 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
   10294:	6980      	ldr	r0, [r0, #24]
   10296:	4b01      	ldr	r3, [pc, #4]	; (1029c <_usart_async_disable+0x8>)
   10298:	4718      	bx	r3
   1029a:	bf00      	nop
   1029c:	0000fb85 	.word	0x0000fb85

000102a0 <_usart_async_set_parity>:
	_usart_set_parity(device->hw, parity);
   102a0:	6980      	ldr	r0, [r0, #24]
   102a2:	4b01      	ldr	r3, [pc, #4]	; (102a8 <_usart_async_set_parity+0x8>)
   102a4:	4718      	bx	r3
   102a6:	bf00      	nop
   102a8:	0000ff51 	.word	0x0000ff51

000102ac <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
   102ac:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
   102ae:	6299      	str	r1, [r3, #40]	; 0x28
}
   102b0:	4770      	bx	lr

000102b2 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
   102b2:	6983      	ldr	r3, [r0, #24]
   102b4:	6299      	str	r1, [r3, #40]	; 0x28
}
   102b6:	4770      	bx	lr

000102b8 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
   102b8:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
   102ba:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
   102bc:	b2c0      	uxtb	r0, r0
   102be:	4770      	bx	lr

000102c0 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
   102c0:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
   102c2:	7e18      	ldrb	r0, [r3, #24]
}
   102c4:	f000 0001 	and.w	r0, r0, #1
   102c8:	4770      	bx	lr

000102ca <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
   102ca:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
   102cc:	7e18      	ldrb	r0, [r3, #24]
}
   102ce:	f3c0 0040 	ubfx	r0, r0, #1, #1
   102d2:	4770      	bx	lr

000102d4 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
   102d4:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
   102d6:	7e18      	ldrb	r0, [r3, #24]
}
   102d8:	f3c0 0080 	ubfx	r0, r0, #2, #1
   102dc:	4770      	bx	lr

000102de <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
   102de:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
   102e0:	2201      	movs	r2, #1
   102e2:	759a      	strb	r2, [r3, #22]
}
   102e4:	4770      	bx	lr

000102e6 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
   102e6:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
   102e8:	2202      	movs	r2, #2
   102ea:	759a      	strb	r2, [r3, #22]
}
   102ec:	4770      	bx	lr
	...

000102f0 <_usart_async_set_irq_state>:
{
   102f0:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   102f2:	4604      	mov	r4, r0
   102f4:	3800      	subs	r0, #0
{
   102f6:	460e      	mov	r6, r1
	ASSERT(device);
   102f8:	bf18      	it	ne
   102fa:	2001      	movne	r0, #1
   102fc:	490f      	ldr	r1, [pc, #60]	; (1033c <_usart_async_set_irq_state+0x4c>)
   102fe:	4b10      	ldr	r3, [pc, #64]	; (10340 <_usart_async_set_irq_state+0x50>)
{
   10300:	4615      	mov	r5, r2
	ASSERT(device);
   10302:	f240 2236 	movw	r2, #566	; 0x236
   10306:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
   10308:	f016 0ffd 	tst.w	r6, #253	; 0xfd
   1030c:	d109      	bne.n	10322 <_usart_async_set_irq_state+0x32>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
   1030e:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
   10310:	2101      	movs	r1, #1
   10312:	2202      	movs	r2, #2
   10314:	b915      	cbnz	r5, 1031c <_usart_async_set_irq_state+0x2c>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
   10316:	7519      	strb	r1, [r3, #20]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
   10318:	751a      	strb	r2, [r3, #20]
}
   1031a:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
   1031c:	7599      	strb	r1, [r3, #22]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
   1031e:	759a      	strb	r2, [r3, #22]
   10320:	e7fb      	b.n	1031a <_usart_async_set_irq_state+0x2a>
	} else if (USART_ASYNC_RX_DONE == type) {
   10322:	2e01      	cmp	r6, #1
   10324:	d104      	bne.n	10330 <_usart_async_set_irq_state+0x40>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
   10326:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
   10328:	2204      	movs	r2, #4
	if (value == 0x0) {
   1032a:	2d00      	cmp	r5, #0
   1032c:	d1f7      	bne.n	1031e <_usart_async_set_irq_state+0x2e>
   1032e:	e7f3      	b.n	10318 <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_ERROR == type) {
   10330:	2e03      	cmp	r6, #3
   10332:	d1f2      	bne.n	1031a <_usart_async_set_irq_state+0x2a>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
   10334:	69a3      	ldr	r3, [r4, #24]
   10336:	2280      	movs	r2, #128	; 0x80
   10338:	e7f7      	b.n	1032a <_usart_async_set_irq_state+0x3a>
   1033a:	bf00      	nop
   1033c:	00015132 	.word	0x00015132
   10340:	0000cb55 	.word	0x0000cb55

00010344 <_i2c_m_async_init>:
{
   10344:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ASSERT(i2c_dev);
   10348:	4605      	mov	r5, r0
   1034a:	3800      	subs	r0, #0
{
   1034c:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
   1034e:	bf18      	it	ne
   10350:	2001      	movne	r0, #1
   10352:	4913      	ldr	r1, [pc, #76]	; (103a0 <_i2c_m_async_init+0x5c>)
   10354:	4b13      	ldr	r3, [pc, #76]	; (103a4 <_i2c_m_async_init+0x60>)
   10356:	f240 42d3 	movw	r2, #1235	; 0x4d3
   1035a:	4798      	blx	r3
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
   1035c:	4b12      	ldr	r3, [pc, #72]	; (103a8 <_i2c_m_async_init+0x64>)
	i2c_dev->hw = hw;
   1035e:	612c      	str	r4, [r5, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
   10360:	4621      	mov	r1, r4
   10362:	4628      	mov	r0, r5
   10364:	4798      	blx	r3
	if (init_status) {
   10366:	4606      	mov	r6, r0
   10368:	b9b0      	cbnz	r0, 10398 <_i2c_m_async_init+0x54>
	_sercom_init_irq_param(hw, (void *)i2c_dev);
   1036a:	4629      	mov	r1, r5
   1036c:	4620      	mov	r0, r4
   1036e:	4b0f      	ldr	r3, [pc, #60]	; (103ac <_i2c_m_async_init+0x68>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   10370:	f8df 8048 	ldr.w	r8, [pc, #72]	; 103bc <_i2c_m_async_init+0x78>
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10374:	4f0e      	ldr	r7, [pc, #56]	; (103b0 <_i2c_m_async_init+0x6c>)
		NVIC_EnableIRQ((IRQn_Type)irq);
   10376:	4d0f      	ldr	r5, [pc, #60]	; (103b4 <_i2c_m_async_init+0x70>)
	_sercom_init_irq_param(hw, (void *)i2c_dev);
   10378:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
   1037a:	4b0f      	ldr	r3, [pc, #60]	; (103b8 <_i2c_m_async_init+0x74>)
   1037c:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   1037e:	4631      	mov	r1, r6
	uint8_t irq = _sercom_get_irq_num(hw);
   10380:	4604      	mov	r4, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   10382:	1863      	adds	r3, r4, r1
   10384:	b2d8      	uxtb	r0, r3
   10386:	9001      	str	r0, [sp, #4]
   10388:	47c0      	blx	r8
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   1038a:	9801      	ldr	r0, [sp, #4]
   1038c:	47b8      	blx	r7
		NVIC_EnableIRQ((IRQn_Type)irq);
   1038e:	9801      	ldr	r0, [sp, #4]
   10390:	47a8      	blx	r5
	for (uint32_t i = 0; i < 4; i++) {
   10392:	3101      	adds	r1, #1
   10394:	2904      	cmp	r1, #4
   10396:	d1f4      	bne.n	10382 <_i2c_m_async_init+0x3e>
}
   10398:	4630      	mov	r0, r6
   1039a:	b002      	add	sp, #8
   1039c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   103a0:	00015132 	.word	0x00015132
   103a4:	0000cb55 	.word	0x0000cb55
   103a8:	00010051 	.word	0x00010051
   103ac:	0000fc41 	.word	0x0000fc41
   103b0:	0000fd89 	.word	0x0000fd89
   103b4:	0000fd1d 	.word	0x0000fd1d
   103b8:	0000fca1 	.word	0x0000fca1
   103bc:	0000fd65 	.word	0x0000fd65

000103c0 <_i2c_m_async_transfer>:
{
   103c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ASSERT(i2c_dev);
   103c4:	4604      	mov	r4, r0
   103c6:	3800      	subs	r0, #0
   103c8:	4e3c      	ldr	r6, [pc, #240]	; (104bc <_i2c_m_async_transfer+0xfc>)
{
   103ca:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
   103cc:	bf18      	it	ne
   103ce:	2001      	movne	r0, #1
   103d0:	493b      	ldr	r1, [pc, #236]	; (104c0 <_i2c_m_async_transfer+0x100>)
   103d2:	f240 5229 	movw	r2, #1321	; 0x529
   103d6:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
   103d8:	6920      	ldr	r0, [r4, #16]
   103da:	4939      	ldr	r1, [pc, #228]	; (104c0 <_i2c_m_async_transfer+0x100>)
   103dc:	3800      	subs	r0, #0
   103de:	f240 522a 	movw	r2, #1322	; 0x52a
   103e2:	bf18      	it	ne
   103e4:	2001      	movne	r0, #1
   103e6:	47b0      	blx	r6
	ASSERT(msg);
   103e8:	1e28      	subs	r0, r5, #0
   103ea:	bf18      	it	ne
   103ec:	2001      	movne	r0, #1
   103ee:	4934      	ldr	r1, [pc, #208]	; (104c0 <_i2c_m_async_transfer+0x100>)
   103f0:	f240 522b 	movw	r2, #1323	; 0x52b
   103f4:	47b0      	blx	r6
	if (msg->len == 0) {
   103f6:	6868      	ldr	r0, [r5, #4]
   103f8:	2800      	cmp	r0, #0
   103fa:	d048      	beq.n	1048e <_i2c_m_async_transfer+0xce>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
   103fc:	8863      	ldrh	r3, [r4, #2]
   103fe:	05da      	lsls	r2, r3, #23
   10400:	d458      	bmi.n	104b4 <_i2c_m_async_transfer+0xf4>
	msg->flags |= I2C_M_BUSY;
   10402:	886b      	ldrh	r3, [r5, #2]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10404:	4f2f      	ldr	r7, [pc, #188]	; (104c4 <_i2c_m_async_transfer+0x104>)
   10406:	b29b      	uxth	r3, r3
   10408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1040c:	806b      	strh	r3, [r5, #2]
	i2c_dev->service.msg = *msg;
   1040e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   10412:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
   10416:	6920      	ldr	r0, [r4, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
   10418:	6843      	ldr	r3, [r0, #4]
   1041a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1041e:	6043      	str	r3, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10420:	2104      	movs	r1, #4
   10422:	47b8      	blx	r7
	void *             hw    = i2c_dev->hw;
   10424:	6925      	ldr	r5, [r4, #16]
	ASSERT(i2c_dev);
   10426:	4926      	ldr	r1, [pc, #152]	; (104c0 <_i2c_m_async_transfer+0x100>)
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
   10428:	f8d5 8000 	ldr.w	r8, [r5]
   1042c:	f240 5201 	movw	r2, #1281	; 0x501
   10430:	2001      	movs	r0, #1
   10432:	47b0      	blx	r6
	if (msg->len == 1 && sclsm) {
   10434:	6863      	ldr	r3, [r4, #4]
   10436:	2b01      	cmp	r3, #1
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   10438:	686b      	ldr	r3, [r5, #4]
   1043a:	d12a      	bne.n	10492 <_i2c_m_async_transfer+0xd2>
   1043c:	f018 6f00 	tst.w	r8, #134217728	; 0x8000000
   10440:	d027      	beq.n	10492 <_i2c_m_async_transfer+0xd2>
   10442:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10446:	4628      	mov	r0, r5
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   10448:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1044a:	2104      	movs	r1, #4
   1044c:	47b8      	blx	r7
	if (msg->addr & I2C_M_TEN) {
   1044e:	8820      	ldrh	r0, [r4, #0]
   10450:	f410 6680 	ands.w	r6, r0, #1024	; 0x400
   10454:	ea4f 0240 	mov.w	r2, r0, lsl #1
   10458:	d01e      	beq.n	10498 <_i2c_m_async_transfer+0xd8>
		if (msg->flags & I2C_M_RD) {
   1045a:	8863      	ldrh	r3, [r4, #2]
   1045c:	07db      	lsls	r3, r3, #31
			msg->flags |= I2C_M_TEN;
   1045e:	bf41      	itttt	mi
   10460:	8863      	ldrhmi	r3, [r4, #2]
   10462:	b29b      	uxthmi	r3, r3
   10464:	f443 6380 	orrmi.w	r3, r3, #1024	; 0x400
   10468:	8063      	strhmi	r3, [r4, #2]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1046a:	2104      	movs	r1, #4
   1046c:	4628      	mov	r0, r5
   1046e:	47b8      	blx	r7
	return ((Sercom *)hw)->I2CM.ADDR.reg;
   10470:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
   10472:	f022 0201 	bic.w	r2, r2, #1
   10476:	0552      	lsls	r2, r2, #21
   10478:	0d52      	lsrs	r2, r2, #21
   1047a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   1047e:	431a      	orrs	r2, r3
		hri_sercomi2cm_write_ADDR_reg(hw,
   10480:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10484:	4628      	mov	r0, r5
	((Sercom *)hw)->I2CM.ADDR.reg = data;
   10486:	626a      	str	r2, [r5, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10488:	2104      	movs	r1, #4
   1048a:	47b8      	blx	r7
	return ERR_NONE;
   1048c:	2000      	movs	r0, #0
}
   1048e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   10492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
   10496:	e7d6      	b.n	10446 <_i2c_m_async_transfer+0x86>
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10498:	2104      	movs	r1, #4
   1049a:	4628      	mov	r0, r5
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
   1049c:	8864      	ldrh	r4, [r4, #2]
   1049e:	47b8      	blx	r7
   104a0:	b2a4      	uxth	r4, r4
	return ((Sercom *)hw)->I2CM.ADDR.reg;
   104a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   104a4:	b2d2      	uxtb	r2, r2
   104a6:	f004 0401 	and.w	r4, r4, #1
   104aa:	4322      	orrs	r2, r4
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
   104ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
   104b0:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
   104b2:	e7e7      	b.n	10484 <_i2c_m_async_transfer+0xc4>
		return ERR_BUSY;
   104b4:	f06f 0003 	mvn.w	r0, #3
   104b8:	e7e9      	b.n	1048e <_i2c_m_async_transfer+0xce>
   104ba:	bf00      	nop
   104bc:	0000cb55 	.word	0x0000cb55
   104c0:	00015132 	.word	0x00015132
   104c4:	0000fb19 	.word	0x0000fb19

000104c8 <_i2c_m_async_register_callback>:
	switch (type) {
   104c8:	2901      	cmp	r1, #1
   104ca:	d005      	beq.n	104d8 <_i2c_m_async_register_callback+0x10>
   104cc:	2902      	cmp	r1, #2
   104ce:	d005      	beq.n	104dc <_i2c_m_async_register_callback+0x14>
   104d0:	b901      	cbnz	r1, 104d4 <_i2c_m_async_register_callback+0xc>
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
   104d2:	6142      	str	r2, [r0, #20]
}
   104d4:	2000      	movs	r0, #0
   104d6:	4770      	bx	lr
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
   104d8:	6182      	str	r2, [r0, #24]
		break;
   104da:	e7fb      	b.n	104d4 <_i2c_m_async_register_callback+0xc>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
   104dc:	61c2      	str	r2, [r0, #28]
		break;
   104de:	e7f9      	b.n	104d4 <_i2c_m_async_register_callback+0xc>

000104e0 <SERCOM0_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom0_dev);
   104e0:	4b01      	ldr	r3, [pc, #4]	; (104e8 <SERCOM0_0_Handler+0x8>)
   104e2:	6818      	ldr	r0, [r3, #0]
   104e4:	4b01      	ldr	r3, [pc, #4]	; (104ec <SERCOM0_0_Handler+0xc>)
   104e6:	4718      	bx	r3
   104e8:	20001060 	.word	0x20001060
   104ec:	0000fbd1 	.word	0x0000fbd1

000104f0 <SERCOM0_1_Handler>:
   104f0:	4b00      	ldr	r3, [pc, #0]	; (104f4 <SERCOM0_1_Handler+0x4>)
   104f2:	4718      	bx	r3
   104f4:	000104e1 	.word	0x000104e1

000104f8 <SERCOM0_2_Handler>:
   104f8:	4b00      	ldr	r3, [pc, #0]	; (104fc <SERCOM0_2_Handler+0x4>)
   104fa:	4718      	bx	r3
   104fc:	000104e1 	.word	0x000104e1

00010500 <SERCOM0_3_Handler>:
   10500:	4b00      	ldr	r3, [pc, #0]	; (10504 <SERCOM0_3_Handler+0x4>)
   10502:	4718      	bx	r3
   10504:	000104e1 	.word	0x000104e1

00010508 <SERCOM1_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom1_dev);
   10508:	4b01      	ldr	r3, [pc, #4]	; (10510 <SERCOM1_0_Handler+0x8>)
   1050a:	6858      	ldr	r0, [r3, #4]
   1050c:	4b01      	ldr	r3, [pc, #4]	; (10514 <SERCOM1_0_Handler+0xc>)
   1050e:	4718      	bx	r3
   10510:	20001060 	.word	0x20001060
   10514:	0000fbd1 	.word	0x0000fbd1

00010518 <SERCOM1_1_Handler>:
   10518:	4b00      	ldr	r3, [pc, #0]	; (1051c <SERCOM1_1_Handler+0x4>)
   1051a:	4718      	bx	r3
   1051c:	00010509 	.word	0x00010509

00010520 <SERCOM1_2_Handler>:
   10520:	4b00      	ldr	r3, [pc, #0]	; (10524 <SERCOM1_2_Handler+0x4>)
   10522:	4718      	bx	r3
   10524:	00010509 	.word	0x00010509

00010528 <SERCOM1_3_Handler>:
   10528:	4b00      	ldr	r3, [pc, #0]	; (1052c <SERCOM1_3_Handler+0x4>)
   1052a:	4718      	bx	r3
   1052c:	00010509 	.word	0x00010509

00010530 <SERCOM3_0_Handler>:
	_spi_handler(_sercom3_dev);
   10530:	4b0f      	ldr	r3, [pc, #60]	; (10570 <SERCOM3_0_Handler+0x40>)
   10532:	6898      	ldr	r0, [r3, #8]
	void *                      hw = dev->prvt;
   10534:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
   10536:	7e13      	ldrb	r3, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
   10538:	7d91      	ldrb	r1, [r2, #22]
	st &= hri_sercomspi_read_INTEN_reg(hw);
   1053a:	400b      	ands	r3, r1
	if (st & SERCOM_SPI_INTFLAG_DRE) {
   1053c:	07d9      	lsls	r1, r3, #31
   1053e:	d501      	bpl.n	10544 <SERCOM3_0_Handler+0x14>
		dev->callbacks.tx(dev);
   10540:	6883      	ldr	r3, [r0, #8]
		dev->callbacks.rx(dev);
   10542:	4718      	bx	r3
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
   10544:	0759      	lsls	r1, r3, #29
   10546:	d501      	bpl.n	1054c <SERCOM3_0_Handler+0x1c>
		dev->callbacks.rx(dev);
   10548:	68c3      	ldr	r3, [r0, #12]
   1054a:	e7fa      	b.n	10542 <SERCOM3_0_Handler+0x12>
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
   1054c:	0799      	lsls	r1, r3, #30
   1054e:	d503      	bpl.n	10558 <SERCOM3_0_Handler+0x28>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
   10550:	2302      	movs	r3, #2
   10552:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
   10554:	6903      	ldr	r3, [r0, #16]
   10556:	e7f4      	b.n	10542 <SERCOM3_0_Handler+0x12>
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
   10558:	061b      	lsls	r3, r3, #24
   1055a:	d507      	bpl.n	1056c <SERCOM3_0_Handler+0x3c>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
   1055c:	2304      	movs	r3, #4
   1055e:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
   10560:	2380      	movs	r3, #128	; 0x80
   10562:	7613      	strb	r3, [r2, #24]
		dev->callbacks.err(dev, ERR_OVERFLOW);
   10564:	f06f 0112 	mvn.w	r1, #18
   10568:	6943      	ldr	r3, [r0, #20]
   1056a:	4718      	bx	r3
}
   1056c:	4770      	bx	lr
   1056e:	bf00      	nop
   10570:	20001060 	.word	0x20001060

00010574 <SERCOM3_1_Handler>:
   10574:	4b00      	ldr	r3, [pc, #0]	; (10578 <SERCOM3_1_Handler+0x4>)
   10576:	4718      	bx	r3
   10578:	00010531 	.word	0x00010531

0001057c <SERCOM3_2_Handler>:
   1057c:	4b00      	ldr	r3, [pc, #0]	; (10580 <SERCOM3_2_Handler+0x4>)
   1057e:	4718      	bx	r3
   10580:	00010531 	.word	0x00010531

00010584 <SERCOM3_3_Handler>:
   10584:	4b00      	ldr	r3, [pc, #0]	; (10588 <SERCOM3_3_Handler+0x4>)
   10586:	4718      	bx	r3
   10588:	00010531 	.word	0x00010531

0001058c <SERCOM4_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom4_dev);
   1058c:	4b01      	ldr	r3, [pc, #4]	; (10594 <SERCOM4_0_Handler+0x8>)
   1058e:	68d8      	ldr	r0, [r3, #12]
   10590:	4b01      	ldr	r3, [pc, #4]	; (10598 <SERCOM4_0_Handler+0xc>)
   10592:	4718      	bx	r3
   10594:	20001060 	.word	0x20001060
   10598:	0000fbd1 	.word	0x0000fbd1

0001059c <SERCOM4_1_Handler>:
   1059c:	4b00      	ldr	r3, [pc, #0]	; (105a0 <SERCOM4_1_Handler+0x4>)
   1059e:	4718      	bx	r3
   105a0:	0001058d 	.word	0x0001058d

000105a4 <SERCOM4_2_Handler>:
   105a4:	4b00      	ldr	r3, [pc, #0]	; (105a8 <SERCOM4_2_Handler+0x4>)
   105a6:	4718      	bx	r3
   105a8:	0001058d 	.word	0x0001058d

000105ac <SERCOM4_3_Handler>:
   105ac:	4b00      	ldr	r3, [pc, #0]	; (105b0 <SERCOM4_3_Handler+0x4>)
   105ae:	4718      	bx	r3
   105b0:	0001058d 	.word	0x0001058d

000105b4 <SERCOM5_0_Handler>:
	_sercom_i2c_m_irq_handler(_sercom5_dev);
   105b4:	4b1f      	ldr	r3, [pc, #124]	; (10634 <SERCOM5_0_Handler+0x80>)
	ASSERT(i2c_dev);
   105b6:	4920      	ldr	r1, [pc, #128]	; (10638 <SERCOM5_0_Handler+0x84>)
{
   105b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
   105bc:	691c      	ldr	r4, [r3, #16]
	ASSERT(i2c_dev);
   105be:	4f1f      	ldr	r7, [pc, #124]	; (1063c <SERCOM5_0_Handler+0x88>)
	void *   hw    = i2c_dev->hw;
   105c0:	6926      	ldr	r6, [r4, #16]
	ASSERT(i2c_dev);
   105c2:	f240 425f 	movw	r2, #1119	; 0x45f
   105c6:	2001      	movs	r0, #1
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
   105c8:	7e35      	ldrb	r5, [r6, #24]
   105ca:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
   105cc:	6920      	ldr	r0, [r4, #16]
   105ce:	491a      	ldr	r1, [pc, #104]	; (10638 <SERCOM5_0_Handler+0x84>)
   105d0:	3800      	subs	r0, #0
   105d2:	bf18      	it	ne
   105d4:	2001      	movne	r0, #1
   105d6:	b2ed      	uxtb	r5, r5
   105d8:	f44f 628c 	mov.w	r2, #1120	; 0x460
   105dc:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
   105de:	0629      	lsls	r1, r5, #24
   105e0:	d415      	bmi.n	1060e <SERCOM5_0_Handler+0x5a>
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
   105e2:	4629      	mov	r1, r5
   105e4:	4b16      	ldr	r3, [pc, #88]	; (10640 <SERCOM5_0_Handler+0x8c>)
   105e6:	4622      	mov	r2, r4
   105e8:	4630      	mov	r0, r6
   105ea:	4798      	blx	r3
		if (ret != 0) {
   105ec:	4601      	mov	r1, r0
   105ee:	b978      	cbnz	r0, 10610 <SERCOM5_0_Handler+0x5c>
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
   105f0:	07ea      	lsls	r2, r5, #31
   105f2:	d505      	bpl.n	10600 <SERCOM5_0_Handler+0x4c>
   105f4:	69a3      	ldr	r3, [r4, #24]
   105f6:	b11b      	cbz	r3, 10600 <SERCOM5_0_Handler+0x4c>
			i2c_dev->cb.rx_complete(i2c_dev);
   105f8:	4620      	mov	r0, r4
}
   105fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			i2c_dev->cb.rx_complete(i2c_dev);
   105fe:	4718      	bx	r3
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
   10600:	07ab      	lsls	r3, r5, #30
   10602:	d502      	bpl.n	1060a <SERCOM5_0_Handler+0x56>
   10604:	69e3      	ldr	r3, [r4, #28]
   10606:	2b00      	cmp	r3, #0
   10608:	d1f6      	bne.n	105f8 <SERCOM5_0_Handler+0x44>
}
   1060a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	int32_t  ret   = I2C_OK;
   1060e:	2100      	movs	r1, #0
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
   10610:	8863      	ldrh	r3, [r4, #2]
   10612:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   10616:	041b      	lsls	r3, r3, #16
   10618:	0c1b      	lsrs	r3, r3, #16
   1061a:	8063      	strh	r3, [r4, #2]
	if (i2c_dev->cb.error) {
   1061c:	6963      	ldr	r3, [r4, #20]
   1061e:	2b00      	cmp	r3, #0
   10620:	d0f3      	beq.n	1060a <SERCOM5_0_Handler+0x56>
		if (ret != I2C_OK) {
   10622:	b121      	cbz	r1, 1062e <SERCOM5_0_Handler+0x7a>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
   10624:	4620      	mov	r0, r4
   10626:	4798      	blx	r3
	((Sercom *)hw)->I2CM.INTFLAG.reg = mask;
   10628:	2380      	movs	r3, #128	; 0x80
   1062a:	7633      	strb	r3, [r6, #24]
}
   1062c:	e7ed      	b.n	1060a <SERCOM5_0_Handler+0x56>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
   1062e:	f06f 0104 	mvn.w	r1, #4
   10632:	e7f7      	b.n	10624 <SERCOM5_0_Handler+0x70>
   10634:	20001060 	.word	0x20001060
   10638:	00015132 	.word	0x00015132
   1063c:	0000cb55 	.word	0x0000cb55
   10640:	0000fde5 	.word	0x0000fde5

00010644 <SERCOM5_1_Handler>:
   10644:	4b00      	ldr	r3, [pc, #0]	; (10648 <SERCOM5_1_Handler+0x4>)
   10646:	4718      	bx	r3
   10648:	000105b5 	.word	0x000105b5

0001064c <SERCOM5_2_Handler>:
   1064c:	4b00      	ldr	r3, [pc, #0]	; (10650 <SERCOM5_2_Handler+0x4>)
   1064e:	4718      	bx	r3
   10650:	000105b5 	.word	0x000105b5

00010654 <SERCOM5_3_Handler>:
   10654:	4b00      	ldr	r3, [pc, #0]	; (10658 <SERCOM5_3_Handler+0x4>)
   10656:	4718      	bx	r3
   10658:	000105b5 	.word	0x000105b5

0001065c <SERCOM6_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom6_dev);
   1065c:	4b01      	ldr	r3, [pc, #4]	; (10664 <SERCOM6_0_Handler+0x8>)
   1065e:	6958      	ldr	r0, [r3, #20]
   10660:	4b01      	ldr	r3, [pc, #4]	; (10668 <SERCOM6_0_Handler+0xc>)
   10662:	4718      	bx	r3
   10664:	20001060 	.word	0x20001060
   10668:	0000fbd1 	.word	0x0000fbd1

0001066c <SERCOM6_1_Handler>:
   1066c:	4b00      	ldr	r3, [pc, #0]	; (10670 <SERCOM6_1_Handler+0x4>)
   1066e:	4718      	bx	r3
   10670:	0001065d 	.word	0x0001065d

00010674 <SERCOM6_2_Handler>:
   10674:	4b00      	ldr	r3, [pc, #0]	; (10678 <SERCOM6_2_Handler+0x4>)
   10676:	4718      	bx	r3
   10678:	0001065d 	.word	0x0001065d

0001067c <SERCOM6_3_Handler>:
   1067c:	4b00      	ldr	r3, [pc, #0]	; (10680 <SERCOM6_3_Handler+0x4>)
   1067e:	4718      	bx	r3
   10680:	0001065d 	.word	0x0001065d

00010684 <_spi_m_sync_init>:
{
   10684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10688:	4b37      	ldr	r3, [pc, #220]	; (10768 <_spi_m_sync_init+0xe4>)
{
   1068a:	4606      	mov	r6, r0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   1068c:	4608      	mov	r0, r1
{
   1068e:	460c      	mov	r4, r1
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10690:	4798      	blx	r3
   10692:	4605      	mov	r5, r0
	ASSERT(dev && hw);
   10694:	2e00      	cmp	r6, #0
   10696:	d05d      	beq.n	10754 <_spi_m_sync_init+0xd0>
   10698:	1e20      	subs	r0, r4, #0
   1069a:	bf18      	it	ne
   1069c:	2001      	movne	r0, #1
   1069e:	4f33      	ldr	r7, [pc, #204]	; (1076c <_spi_m_sync_init+0xe8>)
   106a0:	4933      	ldr	r1, [pc, #204]	; (10770 <_spi_m_sync_init+0xec>)
   106a2:	f640 2278 	movw	r2, #2680	; 0xa78
   106a6:	47b8      	blx	r7
	if (regs == NULL) {
   106a8:	46b9      	mov	r9, r7
   106aa:	2d00      	cmp	r5, #0
   106ac:	d058      	beq.n	10760 <_spi_m_sync_init+0xdc>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   106ae:	69e3      	ldr	r3, [r4, #28]
   106b0:	4f30      	ldr	r7, [pc, #192]	; (10774 <_spi_m_sync_init+0xf0>)
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   106b2:	f013 0f01 	tst.w	r3, #1
   106b6:	d113      	bne.n	106e0 <_spi_m_sync_init+0x5c>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   106b8:	2103      	movs	r1, #3
   106ba:	4620      	mov	r0, r4
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   106bc:	f8d5 8000 	ldr.w	r8, [r5]
   106c0:	47b8      	blx	r7
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
   106c2:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   106c4:	079b      	lsls	r3, r3, #30
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   106c6:	f008 081c 	and.w	r8, r8, #28
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   106ca:	d503      	bpl.n	106d4 <_spi_m_sync_init+0x50>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
   106cc:	4b2a      	ldr	r3, [pc, #168]	; (10778 <_spi_m_sync_init+0xf4>)
   106ce:	4798      	blx	r3
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
   106d0:	2102      	movs	r1, #2
   106d2:	47b8      	blx	r7
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
   106d4:	f048 0301 	orr.w	r3, r8, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   106d8:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   106da:	2103      	movs	r1, #3
   106dc:	4620      	mov	r0, r4
   106de:	47b8      	blx	r7
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
   106e0:	2101      	movs	r1, #1
   106e2:	4620      	mov	r0, r4
   106e4:	47b8      	blx	r7
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
   106e6:	682b      	ldr	r3, [r5, #0]
	dev->prvt = hw;
   106e8:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
   106ea:	f003 031c 	and.w	r3, r3, #28
   106ee:	2b08      	cmp	r3, #8
   106f0:	d132      	bne.n	10758 <_spi_m_sync_init+0xd4>
	ASSERT(hw && regs);
   106f2:	f640 128e 	movw	r2, #2446	; 0x98e
   106f6:	491e      	ldr	r1, [pc, #120]	; (10770 <_spi_m_sync_init+0xec>)
   106f8:	2001      	movs	r0, #1
   106fa:	47c8      	blx	r9
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
   106fc:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
   106fe:	f423 7381 	bic.w	r3, r3, #258	; 0x102
   10702:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   10706:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10708:	2103      	movs	r1, #3
   1070a:	4620      	mov	r0, r4
   1070c:	47b8      	blx	r7
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
   1070e:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
   10710:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
   10714:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
   10718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1071c:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
   10720:	6063      	str	r3, [r4, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   10722:	2117      	movs	r1, #23
   10724:	47b8      	blx	r7
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
   10726:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
   10728:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
   1072a:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
   1072c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10730:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
   10732:	2b00      	cmp	r3, #0
   10734:	d1fc      	bne.n	10730 <_spi_m_sync_init+0xac>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
   10736:	686b      	ldr	r3, [r5, #4]
   10738:	f013 0f07 	tst.w	r3, #7
   1073c:	bf0c      	ite	eq
   1073e:	2301      	moveq	r3, #1
   10740:	2302      	movne	r3, #2
   10742:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
   10744:	7bab      	ldrb	r3, [r5, #14]
   10746:	7bea      	ldrb	r2, [r5, #15]
   10748:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   1074c:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
   1074e:	2000      	movs	r0, #0
}
   10750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(dev && hw);
   10754:	4630      	mov	r0, r6
   10756:	e7a2      	b.n	1069e <_spi_m_sync_init+0x1a>
		_spi_load_regs_master(hw, regs);
   10758:	4b08      	ldr	r3, [pc, #32]	; (1077c <_spi_m_sync_init+0xf8>)
   1075a:	4629      	mov	r1, r5
   1075c:	4798      	blx	r3
   1075e:	e7ea      	b.n	10736 <_spi_m_sync_init+0xb2>
		return ERR_INVALID_ARG;
   10760:	f06f 000c 	mvn.w	r0, #12
   10764:	e7f4      	b.n	10750 <_spi_m_sync_init+0xcc>
   10766:	bf00      	nop
   10768:	0000fcdd 	.word	0x0000fcdd
   1076c:	0000cb55 	.word	0x0000cb55
   10770:	00015132 	.word	0x00015132
   10774:	0000fb21 	.word	0x0000fb21
   10778:	0000fb45 	.word	0x0000fb45
   1077c:	0000fff9 	.word	0x0000fff9

00010780 <_spi_m_async_init>:
{
   10780:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
   10782:	4b10      	ldr	r3, [pc, #64]	; (107c4 <_spi_m_async_init+0x44>)
{
   10784:	4605      	mov	r5, r0
   10786:	460e      	mov	r6, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
   10788:	4798      	blx	r3
	if (rc < 0) {
   1078a:	2800      	cmp	r0, #0
   1078c:	db17      	blt.n	107be <_spi_m_async_init+0x3e>
	_sercom_init_irq_param(hw, (void *)dev);
   1078e:	4629      	mov	r1, r5
	spid->callbacks.complete = NULL;
   10790:	2400      	movs	r4, #0
	_sercom_init_irq_param(hw, (void *)dev);
   10792:	4630      	mov	r0, r6
   10794:	4b0c      	ldr	r3, [pc, #48]	; (107c8 <_spi_m_async_init+0x48>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   10796:	4e0d      	ldr	r6, [pc, #52]	; (107cc <_spi_m_async_init+0x4c>)
	_sercom_init_irq_param(hw, (void *)dev);
   10798:	4798      	blx	r3
	spid->callbacks.rx       = NULL;
   1079a:	e9c5 4403 	strd	r4, r4, [r5, #12]
	spid->callbacks.tx       = NULL;
   1079e:	60ac      	str	r4, [r5, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
   107a0:	4b0b      	ldr	r3, [pc, #44]	; (107d0 <_spi_m_async_init+0x50>)
   107a2:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   107a4:	4621      	mov	r1, r4
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   107a6:	4c0b      	ldr	r4, [pc, #44]	; (107d4 <_spi_m_async_init+0x54>)
	uint8_t irq              = _sercom_get_irq_num(hw);
   107a8:	4605      	mov	r5, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   107aa:	186b      	adds	r3, r5, r1
   107ac:	b2d8      	uxtb	r0, r3
   107ae:	9001      	str	r0, [sp, #4]
   107b0:	47b0      	blx	r6
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   107b2:	9801      	ldr	r0, [sp, #4]
   107b4:	47a0      	blx	r4
	for (uint32_t i = 0; i < 4; i++) {
   107b6:	3101      	adds	r1, #1
   107b8:	2904      	cmp	r1, #4
   107ba:	d1f6      	bne.n	107aa <_spi_m_async_init+0x2a>
   107bc:	2000      	movs	r0, #0
}
   107be:	b002      	add	sp, #8
   107c0:	bd70      	pop	{r4, r5, r6, pc}
   107c2:	bf00      	nop
   107c4:	00010685 	.word	0x00010685
   107c8:	0000fc41 	.word	0x0000fc41
   107cc:	0000fd65 	.word	0x0000fd65
   107d0:	0000fca1 	.word	0x0000fca1
   107d4:	0000fd89 	.word	0x0000fd89

000107d8 <_spi_m_async_enable>:
{
   107d8:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   107da:	4604      	mov	r4, r0
   107dc:	b118      	cbz	r0, 107e6 <_spi_m_async_enable+0xe>
   107de:	6800      	ldr	r0, [r0, #0]
   107e0:	3800      	subs	r0, #0
   107e2:	bf18      	it	ne
   107e4:	2001      	movne	r0, #1
   107e6:	4b05      	ldr	r3, [pc, #20]	; (107fc <_spi_m_async_enable+0x24>)
   107e8:	4905      	ldr	r1, [pc, #20]	; (10800 <_spi_m_async_enable+0x28>)
   107ea:	f640 22e5 	movw	r2, #2789	; 0xae5
   107ee:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
   107f0:	6820      	ldr	r0, [r4, #0]
   107f2:	4b04      	ldr	r3, [pc, #16]	; (10804 <_spi_m_async_enable+0x2c>)
}
   107f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _spi_async_enable(dev->prvt);
   107f8:	4718      	bx	r3
   107fa:	bf00      	nop
   107fc:	0000cb55 	.word	0x0000cb55
   10800:	00015132 	.word	0x00015132
   10804:	0000fd35 	.word	0x0000fd35

00010808 <_spi_m_async_set_mode>:
{
   10808:	b570      	push	{r4, r5, r6, lr}
   1080a:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   1080c:	4604      	mov	r4, r0
   1080e:	b118      	cbz	r0, 10818 <_spi_m_async_set_mode+0x10>
   10810:	6800      	ldr	r0, [r0, #0]
   10812:	3800      	subs	r0, #0
   10814:	bf18      	it	ne
   10816:	2001      	movne	r0, #1
   10818:	4905      	ldr	r1, [pc, #20]	; (10830 <_spi_m_async_set_mode+0x28>)
   1081a:	4b06      	ldr	r3, [pc, #24]	; (10834 <_spi_m_async_set_mode+0x2c>)
   1081c:	f640 3216 	movw	r2, #2838	; 0xb16
   10820:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
   10822:	6820      	ldr	r0, [r4, #0]
   10824:	4b04      	ldr	r3, [pc, #16]	; (10838 <_spi_m_async_set_mode+0x30>)
   10826:	4629      	mov	r1, r5
}
   10828:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_set_mode(dev->prvt, mode);
   1082c:	4718      	bx	r3
   1082e:	bf00      	nop
   10830:	00015132 	.word	0x00015132
   10834:	0000cb55 	.word	0x0000cb55
   10838:	0000ffc5 	.word	0x0000ffc5

0001083c <_spi_m_async_set_baudrate>:
{
   1083c:	b538      	push	{r3, r4, r5, lr}
   1083e:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10840:	4604      	mov	r4, r0
   10842:	b118      	cbz	r0, 1084c <_spi_m_async_set_baudrate+0x10>
   10844:	6800      	ldr	r0, [r0, #0]
   10846:	3800      	subs	r0, #0
   10848:	bf18      	it	ne
   1084a:	2001      	movne	r0, #1
   1084c:	4907      	ldr	r1, [pc, #28]	; (1086c <_spi_m_async_set_baudrate+0x30>)
   1084e:	4b08      	ldr	r3, [pc, #32]	; (10870 <_spi_m_async_set_baudrate+0x34>)
   10850:	f640 3245 	movw	r2, #2885	; 0xb45
   10854:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
   10856:	6823      	ldr	r3, [r4, #0]
   10858:	69d8      	ldr	r0, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   1085a:	f010 0001 	ands.w	r0, r0, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
   1085e:	bf06      	itte	eq
   10860:	b2ed      	uxtbeq	r5, r5
	((Sercom *)hw)->SPI.BAUD.reg = data;
   10862:	731d      	strbeq	r5, [r3, #12]
		return ERR_BUSY;
   10864:	f06f 0003 	mvnne.w	r0, #3
}
   10868:	bd38      	pop	{r3, r4, r5, pc}
   1086a:	bf00      	nop
   1086c:	00015132 	.word	0x00015132
   10870:	0000cb55 	.word	0x0000cb55

00010874 <_spi_m_async_enable_tx>:
{
   10874:	b538      	push	{r3, r4, r5, lr}
	void *hw = dev->prvt;
   10876:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
   10878:	4b07      	ldr	r3, [pc, #28]	; (10898 <_spi_m_async_enable_tx+0x24>)
   1087a:	1e20      	subs	r0, r4, #0
{
   1087c:	460d      	mov	r5, r1
	ASSERT(dev && hw);
   1087e:	f640 4208 	movw	r2, #3080	; 0xc08
   10882:	4906      	ldr	r1, [pc, #24]	; (1089c <_spi_m_async_enable_tx+0x28>)
   10884:	bf18      	it	ne
   10886:	2001      	movne	r0, #1
   10888:	4798      	blx	r3
	if (state) {
   1088a:	2301      	movs	r3, #1
   1088c:	b115      	cbz	r5, 10894 <_spi_m_async_enable_tx+0x20>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
   1088e:	75a3      	strb	r3, [r4, #22]
}
   10890:	2000      	movs	r0, #0
   10892:	bd38      	pop	{r3, r4, r5, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
   10894:	7523      	strb	r3, [r4, #20]
}
   10896:	e7fb      	b.n	10890 <_spi_m_async_enable_tx+0x1c>
   10898:	0000cb55 	.word	0x0000cb55
   1089c:	00015132 	.word	0x00015132

000108a0 <_spi_m_async_enable_rx>:
{
   108a0:	b570      	push	{r4, r5, r6, lr}
	void *hw = dev->prvt;
   108a2:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
   108a4:	4e0a      	ldr	r6, [pc, #40]	; (108d0 <_spi_m_async_enable_rx+0x30>)
   108a6:	f640 421c 	movw	r2, #3100	; 0xc1c
   108aa:	2001      	movs	r0, #1
{
   108ac:	460d      	mov	r5, r1
	ASSERT(dev);
   108ae:	4909      	ldr	r1, [pc, #36]	; (108d4 <_spi_m_async_enable_rx+0x34>)
   108b0:	47b0      	blx	r6
	ASSERT(hw);
   108b2:	1e20      	subs	r0, r4, #0
   108b4:	4907      	ldr	r1, [pc, #28]	; (108d4 <_spi_m_async_enable_rx+0x34>)
   108b6:	f640 421d 	movw	r2, #3101	; 0xc1d
   108ba:	bf18      	it	ne
   108bc:	2001      	movne	r0, #1
   108be:	47b0      	blx	r6
	if (state) {
   108c0:	2304      	movs	r3, #4
   108c2:	b115      	cbz	r5, 108ca <_spi_m_async_enable_rx+0x2a>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
   108c4:	75a3      	strb	r3, [r4, #22]
}
   108c6:	2000      	movs	r0, #0
   108c8:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
   108ca:	7523      	strb	r3, [r4, #20]
}
   108cc:	e7fb      	b.n	108c6 <_spi_m_async_enable_rx+0x26>
   108ce:	bf00      	nop
   108d0:	0000cb55 	.word	0x0000cb55
   108d4:	00015132 	.word	0x00015132

000108d8 <_spi_m_async_enable_tx_complete>:
{
   108d8:	b538      	push	{r3, r4, r5, lr}
   108da:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   108dc:	4604      	mov	r4, r0
   108de:	b118      	cbz	r0, 108e8 <_spi_m_async_enable_tx_complete+0x10>
   108e0:	6800      	ldr	r0, [r0, #0]
   108e2:	3800      	subs	r0, #0
   108e4:	bf18      	it	ne
   108e6:	2001      	movne	r0, #1
   108e8:	4b06      	ldr	r3, [pc, #24]	; (10904 <_spi_m_async_enable_tx_complete+0x2c>)
   108ea:	4907      	ldr	r1, [pc, #28]	; (10908 <_spi_m_async_enable_tx_complete+0x30>)
   108ec:	f640 422f 	movw	r2, #3119	; 0xc2f
   108f0:	4798      	blx	r3
	if (state) {
   108f2:	6823      	ldr	r3, [r4, #0]
   108f4:	2202      	movs	r2, #2
   108f6:	b115      	cbz	r5, 108fe <_spi_m_async_enable_tx_complete+0x26>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
   108f8:	759a      	strb	r2, [r3, #22]
}
   108fa:	2000      	movs	r0, #0
   108fc:	bd38      	pop	{r3, r4, r5, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
   108fe:	751a      	strb	r2, [r3, #20]
}
   10900:	e7fb      	b.n	108fa <_spi_m_async_enable_tx_complete+0x22>
   10902:	bf00      	nop
   10904:	0000cb55 	.word	0x0000cb55
   10908:	00015132 	.word	0x00015132

0001090c <_spi_m_async_write_one>:
{
   1090c:	b538      	push	{r3, r4, r5, lr}
   1090e:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10910:	4604      	mov	r4, r0
   10912:	b118      	cbz	r0, 1091c <_spi_m_async_write_one+0x10>
   10914:	6800      	ldr	r0, [r0, #0]
   10916:	3800      	subs	r0, #0
   10918:	bf18      	it	ne
   1091a:	2001      	movne	r0, #1
   1091c:	4904      	ldr	r1, [pc, #16]	; (10930 <_spi_m_async_write_one+0x24>)
   1091e:	4b05      	ldr	r3, [pc, #20]	; (10934 <_spi_m_async_write_one+0x28>)
   10920:	f640 4241 	movw	r2, #3137	; 0xc41
   10924:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
   10926:	6823      	ldr	r3, [r4, #0]
}
   10928:	2000      	movs	r0, #0
	((Sercom *)hw)->SPI.DATA.reg = data;
   1092a:	629d      	str	r5, [r3, #40]	; 0x28
   1092c:	bd38      	pop	{r3, r4, r5, pc}
   1092e:	bf00      	nop
   10930:	00015132 	.word	0x00015132
   10934:	0000cb55 	.word	0x0000cb55

00010938 <_spi_m_async_read_one>:
{
   10938:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   1093a:	4604      	mov	r4, r0
   1093c:	b118      	cbz	r0, 10946 <_spi_m_async_read_one+0xe>
   1093e:	6800      	ldr	r0, [r0, #0]
   10940:	3800      	subs	r0, #0
   10942:	bf18      	it	ne
   10944:	2001      	movne	r0, #1
   10946:	4904      	ldr	r1, [pc, #16]	; (10958 <_spi_m_async_read_one+0x20>)
   10948:	4b04      	ldr	r3, [pc, #16]	; (1095c <_spi_m_async_read_one+0x24>)
   1094a:	f640 425c 	movw	r2, #3164	; 0xc5c
   1094e:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
   10950:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
   10952:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
   10954:	b280      	uxth	r0, r0
   10956:	bd10      	pop	{r4, pc}
   10958:	00015132 	.word	0x00015132
   1095c:	0000cb55 	.word	0x0000cb55

00010960 <_spi_m_async_register_callback>:
{
   10960:	b570      	push	{r4, r5, r6, lr}
   10962:	460d      	mov	r5, r1
   10964:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
   10966:	4604      	mov	r4, r0
   10968:	b118      	cbz	r0, 10972 <_spi_m_async_register_callback+0x12>
   1096a:	2903      	cmp	r1, #3
   1096c:	bf8c      	ite	hi
   1096e:	2000      	movhi	r0, #0
   10970:	2001      	movls	r0, #1
   10972:	4905      	ldr	r1, [pc, #20]	; (10988 <_spi_m_async_register_callback+0x28>)
   10974:	4b05      	ldr	r3, [pc, #20]	; (1098c <_spi_m_async_register_callback+0x2c>)
   10976:	f640 4275 	movw	r2, #3189	; 0xc75
   1097a:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
   1097c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
}
   10980:	2000      	movs	r0, #0
	p_ls[cb_type] = (func_t)func;
   10982:	608e      	str	r6, [r1, #8]
}
   10984:	bd70      	pop	{r4, r5, r6, pc}
   10986:	bf00      	nop
   10988:	00015132 	.word	0x00015132
   1098c:	0000cb55 	.word	0x0000cb55

00010990 <_spi_m_async_set_irq_state>:
{
   10990:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   10992:	4604      	mov	r4, r0
   10994:	3800      	subs	r0, #0
{
   10996:	460e      	mov	r6, r1
	ASSERT(device);
   10998:	bf18      	it	ne
   1099a:	2001      	movne	r0, #1
   1099c:	4907      	ldr	r1, [pc, #28]	; (109bc <_spi_m_async_set_irq_state+0x2c>)
   1099e:	4b08      	ldr	r3, [pc, #32]	; (109c0 <_spi_m_async_set_irq_state+0x30>)
{
   109a0:	4615      	mov	r5, r2
	ASSERT(device);
   109a2:	f640 42b6 	movw	r2, #3254	; 0xcb6
   109a6:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
   109a8:	2e03      	cmp	r6, #3
   109aa:	d103      	bne.n	109b4 <_spi_m_async_set_irq_state+0x24>
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
   109ac:	6823      	ldr	r3, [r4, #0]
	if (value == 0x0) {
   109ae:	2280      	movs	r2, #128	; 0x80
   109b0:	b90d      	cbnz	r5, 109b6 <_spi_m_async_set_irq_state+0x26>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
   109b2:	751a      	strb	r2, [r3, #20]
}
   109b4:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
   109b6:	759a      	strb	r2, [r3, #22]
   109b8:	e7fc      	b.n	109b4 <_spi_m_async_set_irq_state+0x24>
   109ba:	bf00      	nop
   109bc:	00015132 	.word	0x00015132
   109c0:	0000cb55 	.word	0x0000cb55

000109c4 <_spi_m_dma_init>:

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
   109c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   109c8:	4b25      	ldr	r3, [pc, #148]	; (10a60 <_spi_m_dma_init+0x9c>)
{
   109ca:	4605      	mov	r5, r0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   109cc:	4608      	mov	r0, r1
{
   109ce:	460c      	mov	r4, r1
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   109d0:	4798      	blx	r3
   109d2:	4606      	mov	r6, r0

	ASSERT(dev && hw);
   109d4:	2d00      	cmp	r5, #0
   109d6:	d03e      	beq.n	10a56 <_spi_m_dma_init+0x92>
   109d8:	1e20      	subs	r0, r4, #0
   109da:	bf18      	it	ne
   109dc:	2001      	movne	r0, #1
   109de:	4921      	ldr	r1, [pc, #132]	; (10a64 <_spi_m_dma_init+0xa0>)
   109e0:	4b21      	ldr	r3, [pc, #132]	; (10a68 <_spi_m_dma_init+0xa4>)
   109e2:	f640 52e3 	movw	r2, #3555	; 0xde3
   109e6:	4798      	blx	r3

	if (regs == NULL) {
   109e8:	2e00      	cmp	r6, #0
   109ea:	d036      	beq.n	10a5a <_spi_m_dma_init+0x96>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   109ec:	69e3      	ldr	r3, [r4, #28]
   109ee:	f8df 8094 	ldr.w	r8, [pc, #148]	; 10a84 <_spi_m_dma_init+0xc0>
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   109f2:	f013 0f01 	tst.w	r3, #1
   109f6:	d112      	bne.n	10a1e <_spi_m_dma_init+0x5a>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   109f8:	2103      	movs	r1, #3
   109fa:	4620      	mov	r0, r4
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   109fc:	6837      	ldr	r7, [r6, #0]
   109fe:	47c0      	blx	r8
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
   10a00:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10a02:	079b      	lsls	r3, r3, #30
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   10a04:	f007 071c 	and.w	r7, r7, #28
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10a08:	d503      	bpl.n	10a12 <_spi_m_dma_init+0x4e>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
   10a0a:	4b18      	ldr	r3, [pc, #96]	; (10a6c <_spi_m_dma_init+0xa8>)
   10a0c:	4798      	blx	r3
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
   10a0e:	2102      	movs	r1, #2
   10a10:	47c0      	blx	r8
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
   10a12:	f047 0701 	orr.w	r7, r7, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   10a16:	6027      	str	r7, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10a18:	2103      	movs	r1, #3
   10a1a:	4620      	mov	r0, r4
   10a1c:	47c0      	blx	r8
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
   10a1e:	462f      	mov	r7, r5
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
   10a20:	4620      	mov	r0, r4
   10a22:	2101      	movs	r1, #1
   10a24:	47c0      	blx	r8

	_spi_load_regs_master(hw, regs);
   10a26:	4631      	mov	r1, r6
	dev->prvt = hw;
   10a28:	f847 4b18 	str.w	r4, [r7], #24
	_spi_load_regs_master(hw, regs);
   10a2c:	4b10      	ldr	r3, [pc, #64]	; (10a70 <_spi_m_dma_init+0xac>)
   10a2e:	4798      	blx	r3
	uint8_t index = _sercom_get_hardware_index(hw);
   10a30:	4b10      	ldr	r3, [pc, #64]	; (10a74 <_spi_m_dma_init+0xb0>)
   10a32:	4620      	mov	r0, r4
   10a34:	4798      	blx	r3
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10a36:	2807      	cmp	r0, #7
		dev->resource->back                 = dev;
		dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
		dev->resource->dma_cb.error         = _spi_dma_error_occured;
	}
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
   10a38:	4b0f      	ldr	r3, [pc, #60]	; (10a78 <_spi_m_dma_init+0xb4>)
   10a3a:	bf0c      	ite	eq
   10a3c:	2108      	moveq	r1, #8
   10a3e:	2100      	movne	r1, #0
   10a40:	4638      	mov	r0, r7
   10a42:	4798      	blx	r3
	dev->resource->back                 = dev;
   10a44:	69ab      	ldr	r3, [r5, #24]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
   10a46:	4a0d      	ldr	r2, [pc, #52]	; (10a7c <_spi_m_dma_init+0xb8>)
   10a48:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
   10a4a:	4a0d      	ldr	r2, [pc, #52]	; (10a80 <_spi_m_dma_init+0xbc>)
	dev->resource->back                 = dev;
   10a4c:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
   10a4e:	605a      	str	r2, [r3, #4]

	return ERR_NONE;
   10a50:	2000      	movs	r0, #0
}
   10a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
   10a56:	4628      	mov	r0, r5
   10a58:	e7c1      	b.n	109de <_spi_m_dma_init+0x1a>
		return ERR_INVALID_ARG;
   10a5a:	f06f 000c 	mvn.w	r0, #12
   10a5e:	e7f8      	b.n	10a52 <_spi_m_dma_init+0x8e>
   10a60:	0000fcdd 	.word	0x0000fcdd
   10a64:	00015132 	.word	0x00015132
   10a68:	0000cb55 	.word	0x0000cb55
   10a6c:	0000fb45 	.word	0x0000fb45
   10a70:	0000fff9 	.word	0x0000fff9
   10a74:	0000fb99 	.word	0x0000fb99
   10a78:	0000cd99 	.word	0x0000cd99
   10a7c:	0000fd09 	.word	0x0000fd09
   10a80:	0000fd13 	.word	0x0000fd13
   10a84:	0000fb21 	.word	0x0000fb21

00010a88 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
   10a88:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   10a8a:	4604      	mov	r4, r0
   10a8c:	b118      	cbz	r0, 10a96 <_spi_m_dma_enable+0xe>
   10a8e:	6800      	ldr	r0, [r0, #0]
   10a90:	3800      	subs	r0, #0
   10a92:	bf18      	it	ne
   10a94:	2001      	movne	r0, #1
   10a96:	4b05      	ldr	r3, [pc, #20]	; (10aac <_spi_m_dma_enable+0x24>)
   10a98:	4905      	ldr	r1, [pc, #20]	; (10ab0 <_spi_m_dma_enable+0x28>)
   10a9a:	f640 620e 	movw	r2, #3598	; 0xe0e
   10a9e:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
   10aa0:	6820      	ldr	r0, [r4, #0]
   10aa2:	4b04      	ldr	r3, [pc, #16]	; (10ab4 <_spi_m_dma_enable+0x2c>)
}
   10aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _spi_sync_enable(dev->prvt);
   10aa8:	4718      	bx	r3
   10aaa:	bf00      	nop
   10aac:	0000cb55 	.word	0x0000cb55
   10ab0:	00015132 	.word	0x00015132
   10ab4:	0000fcb5 	.word	0x0000fcb5

00010ab8 <_spi_m_dma_register_callback>:
	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
	switch (type) {
   10ab8:	2901      	cmp	r1, #1
{
   10aba:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10abc:	4605      	mov	r5, r0
   10abe:	460e      	mov	r6, r1
   10ac0:	4614      	mov	r4, r2
	switch (type) {
   10ac2:	d014      	beq.n	10aee <_spi_m_dma_register_callback+0x36>
   10ac4:	2902      	cmp	r1, #2
   10ac6:	d020      	beq.n	10b0a <_spi_m_dma_register_callback+0x52>
   10ac8:	2900      	cmp	r1, #0
   10aca:	d138      	bne.n	10b3e <_spi_m_dma_register_callback+0x86>
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
   10acc:	6042      	str	r2, [r0, #4]
	uint8_t index = _sercom_get_hardware_index(hw);
   10ace:	4b1d      	ldr	r3, [pc, #116]	; (10b44 <_spi_m_dma_register_callback+0x8c>)
   10ad0:	6800      	ldr	r0, [r0, #0]
   10ad2:	4798      	blx	r3
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10ad4:	2807      	cmp	r0, #7
   10ad6:	bf08      	it	eq
   10ad8:	2608      	moveq	r6, #8
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   10ada:	1e22      	subs	r2, r4, #0
   10adc:	bf18      	it	ne
   10ade:	2201      	movne	r2, #1
   10ae0:	2100      	movs	r1, #0
   10ae2:	4630      	mov	r0, r6
		break;
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   10ae4:	4b18      	ldr	r3, [pc, #96]	; (10b48 <_spi_m_dma_register_callback+0x90>)
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
		break;
	case SPI_DEV_CB_DMA_N:
		break;
	}
}
   10ae6:	b002      	add	sp, #8
   10ae8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   10aec:	4718      	bx	r3
		dev->callbacks.rx = func;
   10aee:	6082      	str	r2, [r0, #8]
	uint8_t index = _sercom_get_hardware_index(hw);
   10af0:	4b14      	ldr	r3, [pc, #80]	; (10b44 <_spi_m_dma_register_callback+0x8c>)
   10af2:	6800      	ldr	r0, [r0, #0]
   10af4:	4798      	blx	r3
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   10af6:	1e22      	subs	r2, r4, #0
   10af8:	bf18      	it	ne
   10afa:	2201      	movne	r2, #1
   10afc:	2807      	cmp	r0, #7
   10afe:	f04f 0100 	mov.w	r1, #0
   10b02:	bf8c      	ite	hi
   10b04:	2000      	movhi	r0, #0
   10b06:	2001      	movls	r0, #1
   10b08:	e7ec      	b.n	10ae4 <_spi_m_dma_register_callback+0x2c>
		dev->callbacks.error = func;
   10b0a:	60c2      	str	r2, [r0, #12]
	uint8_t index = _sercom_get_hardware_index(hw);
   10b0c:	4e0d      	ldr	r6, [pc, #52]	; (10b44 <_spi_m_dma_register_callback+0x8c>)
   10b0e:	6800      	ldr	r0, [r0, #0]
   10b10:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   10b12:	1e22      	subs	r2, r4, #0
   10b14:	bf18      	it	ne
   10b16:	2201      	movne	r2, #1
   10b18:	2807      	cmp	r0, #7
   10b1a:	bf8c      	ite	hi
   10b1c:	2000      	movhi	r0, #0
   10b1e:	2001      	movls	r0, #1
   10b20:	2101      	movs	r1, #1
   10b22:	4c09      	ldr	r4, [pc, #36]	; (10b48 <_spi_m_dma_register_callback+0x90>)
   10b24:	9201      	str	r2, [sp, #4]
   10b26:	47a0      	blx	r4
	uint8_t index = _sercom_get_hardware_index(hw);
   10b28:	6828      	ldr	r0, [r5, #0]
   10b2a:	47b0      	blx	r6
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10b2c:	2807      	cmp	r0, #7
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   10b2e:	9a01      	ldr	r2, [sp, #4]
   10b30:	f04f 0101 	mov.w	r1, #1
   10b34:	bf0c      	ite	eq
   10b36:	2008      	moveq	r0, #8
   10b38:	2000      	movne	r0, #0
   10b3a:	4623      	mov	r3, r4
   10b3c:	e7d3      	b.n	10ae6 <_spi_m_dma_register_callback+0x2e>
}
   10b3e:	b002      	add	sp, #8
   10b40:	bd70      	pop	{r4, r5, r6, pc}
   10b42:	bf00      	nop
   10b44:	0000fb99 	.word	0x0000fb99
   10b48:	0000ccb5 	.word	0x0000ccb5

00010b4c <_spi_m_dma_transfer>:

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
   10b4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
   10b50:	f8d0 8000 	ldr.w	r8, [r0]
	uint8_t index = _sercom_get_hardware_index(hw);
   10b54:	f8df 911c 	ldr.w	r9, [pc, #284]	; 10c74 <_spi_m_dma_transfer+0x128>
{
   10b58:	4605      	mov	r5, r0
   10b5a:	461f      	mov	r7, r3
	uint8_t index = _sercom_get_hardware_index(hw);
   10b5c:	4640      	mov	r0, r8
   10b5e:	4b3d      	ldr	r3, [pc, #244]	; (10c54 <_spi_m_dma_transfer+0x108>)
{
   10b60:	460e      	mov	r6, r1
   10b62:	4692      	mov	sl, r2
	uint8_t index = _sercom_get_hardware_index(hw);
   10b64:	4798      	blx	r3
	switch (index) {
   10b66:	2807      	cmp	r0, #7
   10b68:	4b3b      	ldr	r3, [pc, #236]	; (10c58 <_spi_m_dma_transfer+0x10c>)
   10b6a:	d86a      	bhi.n	10c42 <_spi_m_dma_transfer+0xf6>
	switch (index) {
   10b6c:	d06c      	beq.n	10c48 <_spi_m_dma_transfer+0xfc>
		return CONF_SERCOM_0_SPI_M_DMA_RX_CHANNEL;
   10b6e:	f04f 0b01 	mov.w	fp, #1
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);

	if (rxbuf) {
   10b72:	f1ba 0f00 	cmp.w	sl, #0
   10b76:	d114      	bne.n	10ba2 <_spi_m_dma_transfer+0x56>
   10b78:	4654      	mov	r4, sl
	ASSERT(dev && dev->prvt);
   10b7a:	f1b8 0000 	subs.w	r0, r8, #0
   10b7e:	bf18      	it	ne
   10b80:	2001      	movne	r0, #1
   10b82:	4936      	ldr	r1, [pc, #216]	; (10c5c <_spi_m_dma_transfer+0x110>)
   10b84:	f640 523d 	movw	r2, #3389	; 0xd3d
   10b88:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
   10b8a:	6828      	ldr	r0, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10b8c:	69c3      	ldr	r3, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
   10b8e:	075b      	lsls	r3, r3, #29
   10b90:	d42b      	bmi.n	10bea <_spi_m_dma_transfer+0x9e>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
   10b92:	6843      	ldr	r3, [r0, #4]
   10b94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
   10b98:	6043      	str	r3, [r0, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   10b9a:	2117      	movs	r1, #23
   10b9c:	4b30      	ldr	r3, [pc, #192]	; (10c60 <_spi_m_dma_transfer+0x114>)
   10b9e:	4798      	blx	r3
}
   10ba0:	e023      	b.n	10bea <_spi_m_dma_transfer+0x9e>
	if (rxbuf) {
   10ba2:	2400      	movs	r4, #0
	ASSERT(dev && dev->prvt);
   10ba4:	f1b8 0000 	subs.w	r0, r8, #0
   10ba8:	bf18      	it	ne
   10baa:	2001      	movne	r0, #1
   10bac:	f640 5236 	movw	r2, #3382	; 0xd36
   10bb0:	492a      	ldr	r1, [pc, #168]	; (10c5c <_spi_m_dma_transfer+0x110>)
   10bb2:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
   10bb4:	6828      	ldr	r0, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10bb6:	69c3      	ldr	r3, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
   10bb8:	075a      	lsls	r2, r3, #29
   10bba:	d406      	bmi.n	10bca <_spi_m_dma_transfer+0x7e>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
   10bbc:	6843      	ldr	r3, [r0, #4]
   10bbe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   10bc2:	6043      	str	r3, [r0, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   10bc4:	2117      	movs	r1, #23
   10bc6:	4b26      	ldr	r3, [pc, #152]	; (10c60 <_spi_m_dma_transfer+0x114>)
   10bc8:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   10bca:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
   10bcc:	4b25      	ldr	r3, [pc, #148]	; (10c64 <_spi_m_dma_transfer+0x118>)
   10bce:	3128      	adds	r1, #40	; 0x28
   10bd0:	4658      	mov	r0, fp
   10bd2:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
   10bd4:	4651      	mov	r1, sl
   10bd6:	4658      	mov	r0, fp
   10bd8:	47c8      	blx	r9
		_dma_set_data_amount(rx_ch, length);
   10bda:	4b23      	ldr	r3, [pc, #140]	; (10c68 <_spi_m_dma_transfer+0x11c>)
   10bdc:	4639      	mov	r1, r7
   10bde:	4658      	mov	r0, fp
   10be0:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
   10be2:	4b22      	ldr	r3, [pc, #136]	; (10c6c <_spi_m_dma_transfer+0x120>)
   10be4:	2100      	movs	r1, #0
   10be6:	4658      	mov	r0, fp
   10be8:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
   10bea:	f8df a07c 	ldr.w	sl, [pc, #124]	; 10c68 <_spi_m_dma_transfer+0x11c>
   10bee:	f8df b088 	ldr.w	fp, [pc, #136]	; 10c78 <_spi_m_dma_transfer+0x12c>
   10bf2:	b1c6      	cbz	r6, 10c26 <_spi_m_dma_transfer+0xda>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
   10bf4:	4b1b      	ldr	r3, [pc, #108]	; (10c64 <_spi_m_dma_transfer+0x118>)
   10bf6:	4631      	mov	r1, r6
   10bf8:	4620      	mov	r0, r4
   10bfa:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   10bfc:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
   10bfe:	4620      	mov	r0, r4
   10c00:	3128      	adds	r1, #40	; 0x28
   10c02:	47c8      	blx	r9
		_dma_srcinc_enable(tx_ch, true);
   10c04:	2101      	movs	r1, #1
		_dma_set_data_amount(tx_ch, length);
	} else {
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
   10c06:	4620      	mov	r0, r4
   10c08:	47d8      	blx	fp
		_dma_set_data_amount(tx_ch, length);
   10c0a:	4639      	mov	r1, r7
   10c0c:	4620      	mov	r0, r4
   10c0e:	47d0      	blx	sl
	}
	_dma_enable_transaction(tx_ch, false);
   10c10:	4b16      	ldr	r3, [pc, #88]	; (10c6c <_spi_m_dma_transfer+0x120>)
   10c12:	2100      	movs	r1, #0
   10c14:	4620      	mov	r0, r4
   10c16:	4798      	blx	r3

	return ERR_NONE;
}
   10c18:	2000      	movs	r0, #0
   10c1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return CONF_SERCOM_0_SPI_M_DMA_RX_CHANNEL;
   10c1e:	f04f 0b01 	mov.w	fp, #1
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10c22:	2408      	movs	r4, #8
   10c24:	e7be      	b.n	10ba4 <_spi_m_dma_transfer+0x58>
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
   10c26:	4b12      	ldr	r3, [pc, #72]	; (10c70 <_spi_m_dma_transfer+0x124>)
   10c28:	4640      	mov	r0, r8
   10c2a:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
   10c2c:	4b0d      	ldr	r3, [pc, #52]	; (10c64 <_spi_m_dma_transfer+0x118>)
   10c2e:	f100 010e 	add.w	r1, r0, #14
   10c32:	4620      	mov	r0, r4
   10c34:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   10c36:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
   10c38:	4620      	mov	r0, r4
   10c3a:	3128      	adds	r1, #40	; 0x28
   10c3c:	47c8      	blx	r9
		_dma_srcinc_enable(tx_ch, false);
   10c3e:	4631      	mov	r1, r6
   10c40:	e7e1      	b.n	10c06 <_spi_m_dma_transfer+0xba>
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
   10c42:	f04f 0b00 	mov.w	fp, #0
   10c46:	e794      	b.n	10b72 <_spi_m_dma_transfer+0x26>
	if (rxbuf) {
   10c48:	f1ba 0f00 	cmp.w	sl, #0
   10c4c:	d1e7      	bne.n	10c1e <_spi_m_dma_transfer+0xd2>
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10c4e:	2408      	movs	r4, #8
   10c50:	e793      	b.n	10b7a <_spi_m_dma_transfer+0x2e>
   10c52:	bf00      	nop
   10c54:	0000fb99 	.word	0x0000fb99
   10c58:	0000cb55 	.word	0x0000cb55
   10c5c:	00015132 	.word	0x00015132
   10c60:	0000fb21 	.word	0x0000fb21
   10c64:	0000cced 	.word	0x0000cced
   10c68:	0000cd19 	.word	0x0000cd19
   10c6c:	0000cd5d 	.word	0x0000cd5d
   10c70:	0000fcdd 	.word	0x0000fcdd
   10c74:	0000ccdd 	.word	0x0000ccdd
   10c78:	0000ccfd 	.word	0x0000ccfd

00010c7c <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
   10c7c:	b570      	push	{r4, r5, r6, lr}
   10c7e:	460e      	mov	r6, r1
   10c80:	4614      	mov	r4, r2
	ASSERT(rb && buf && size);
   10c82:	4605      	mov	r5, r0
   10c84:	b118      	cbz	r0, 10c8e <ringbuffer_init+0x12>
   10c86:	b189      	cbz	r1, 10cac <ringbuffer_init+0x30>
   10c88:	1e10      	subs	r0, r2, #0
   10c8a:	bf18      	it	ne
   10c8c:	2001      	movne	r0, #1
   10c8e:	4908      	ldr	r1, [pc, #32]	; (10cb0 <ringbuffer_init+0x34>)
   10c90:	4b08      	ldr	r3, [pc, #32]	; (10cb4 <ringbuffer_init+0x38>)
   10c92:	2228      	movs	r2, #40	; 0x28
   10c94:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
   10c96:	1e63      	subs	r3, r4, #1
   10c98:	ea13 0004 	ands.w	r0, r3, r4
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
	rb->read_index  = 0;
   10c9c:	bf03      	ittte	eq
   10c9e:	e9c5 3001 	strdeq	r3, r0, [r5, #4]
	rb->write_index = rb->read_index;
   10ca2:	60e8      	streq	r0, [r5, #12]
	rb->buf         = (uint8_t *)buf;
   10ca4:	602e      	streq	r6, [r5, #0]
		return ERR_INVALID_ARG;
   10ca6:	f06f 000c 	mvnne.w	r0, #12

	return ERR_NONE;
}
   10caa:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
   10cac:	4608      	mov	r0, r1
   10cae:	e7ee      	b.n	10c8e <ringbuffer_init+0x12>
   10cb0:	00015224 	.word	0x00015224
   10cb4:	0000cb55 	.word	0x0000cb55

00010cb8 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
   10cb8:	b538      	push	{r3, r4, r5, lr}
   10cba:	460d      	mov	r5, r1
	ASSERT(rb && data);
   10cbc:	4604      	mov	r4, r0
   10cbe:	b110      	cbz	r0, 10cc6 <ringbuffer_get+0xe>
   10cc0:	1e08      	subs	r0, r1, #0
   10cc2:	bf18      	it	ne
   10cc4:	2001      	movne	r0, #1
   10cc6:	4b0a      	ldr	r3, [pc, #40]	; (10cf0 <ringbuffer_get+0x38>)
   10cc8:	490a      	ldr	r1, [pc, #40]	; (10cf4 <ringbuffer_get+0x3c>)
   10cca:	2240      	movs	r2, #64	; 0x40
   10ccc:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
   10cce:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   10cd2:	429a      	cmp	r2, r3
   10cd4:	d009      	beq.n	10cea <ringbuffer_get+0x32>
		*data = rb->buf[rb->read_index & rb->size];
   10cd6:	6862      	ldr	r2, [r4, #4]
   10cd8:	4013      	ands	r3, r2
   10cda:	6822      	ldr	r2, [r4, #0]
   10cdc:	5cd3      	ldrb	r3, [r2, r3]
   10cde:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
   10ce0:	68a3      	ldr	r3, [r4, #8]
   10ce2:	3301      	adds	r3, #1
   10ce4:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
   10ce6:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
   10ce8:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NOT_FOUND;
   10cea:	f06f 0009 	mvn.w	r0, #9
   10cee:	e7fb      	b.n	10ce8 <ringbuffer_get+0x30>
   10cf0:	0000cb55 	.word	0x0000cb55
   10cf4:	00015224 	.word	0x00015224

00010cf8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
   10cf8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(rb);
   10cfa:	4604      	mov	r4, r0
   10cfc:	3800      	subs	r0, #0
   10cfe:	bf18      	it	ne
   10d00:	2001      	movne	r0, #1
{
   10d02:	460d      	mov	r5, r1
	ASSERT(rb);
   10d04:	4b0b      	ldr	r3, [pc, #44]	; (10d34 <ringbuffer_put+0x3c>)
   10d06:	490c      	ldr	r1, [pc, #48]	; (10d38 <ringbuffer_put+0x40>)
   10d08:	2251      	movs	r2, #81	; 0x51
   10d0a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
   10d0c:	68e3      	ldr	r3, [r4, #12]
   10d0e:	6862      	ldr	r2, [r4, #4]
   10d10:	4013      	ands	r3, r2
   10d12:	6822      	ldr	r2, [r4, #0]
   10d14:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
   10d16:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
   10d1a:	68e3      	ldr	r3, [r4, #12]
   10d1c:	1a59      	subs	r1, r3, r1
   10d1e:	4291      	cmp	r1, r2
		rb->read_index = rb->write_index - rb->size;
   10d20:	bf88      	it	hi
   10d22:	1a9a      	subhi	r2, r3, r2
	}

	rb->write_index++;
   10d24:	f103 0301 	add.w	r3, r3, #1
		rb->read_index = rb->write_index - rb->size;
   10d28:	bf88      	it	hi
   10d2a:	60a2      	strhi	r2, [r4, #8]
	rb->write_index++;
   10d2c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
   10d2e:	2000      	movs	r0, #0
   10d30:	bd38      	pop	{r3, r4, r5, pc}
   10d32:	bf00      	nop
   10d34:	0000cb55 	.word	0x0000cb55
   10d38:	00015224 	.word	0x00015224

00010d3c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
   10d3c:	b510      	push	{r4, lr}
	ASSERT(rb);
   10d3e:	4604      	mov	r4, r0
   10d40:	3800      	subs	r0, #0
   10d42:	bf18      	it	ne
   10d44:	2001      	movne	r0, #1
   10d46:	4904      	ldr	r1, [pc, #16]	; (10d58 <ringbuffer_num+0x1c>)
   10d48:	4b04      	ldr	r3, [pc, #16]	; (10d5c <ringbuffer_num+0x20>)
   10d4a:	2267      	movs	r2, #103	; 0x67
   10d4c:	4798      	blx	r3

	return rb->write_index - rb->read_index;
   10d4e:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
}
   10d52:	1ac0      	subs	r0, r0, r3
   10d54:	bd10      	pop	{r4, pc}
   10d56:	bf00      	nop
   10d58:	00015224 	.word	0x00015224
   10d5c:	0000cb55 	.word	0x0000cb55

00010d60 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   10d60:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
   10d64:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
   10d66:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
   10d68:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
   10d6c:	4770      	bx	lr

00010d6e <atomic_leave_critical>:
   10d6e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
   10d72:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   10d74:	f383 8810 	msr	PRIMASK, r3
}
   10d78:	4770      	bx	lr
	...

00010d7c <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
   10d7c:	b570      	push	{r4, r5, r6, lr}
   10d7e:	460d      	mov	r5, r1
	ASSERT(qspi && hw);
   10d80:	4604      	mov	r4, r0
   10d82:	b110      	cbz	r0, 10d8a <qspi_dma_init+0xe>
   10d84:	1e08      	subs	r0, r1, #0
   10d86:	bf18      	it	ne
   10d88:	2001      	movne	r0, #1
   10d8a:	4905      	ldr	r1, [pc, #20]	; (10da0 <qspi_dma_init+0x24>)
   10d8c:	4b05      	ldr	r3, [pc, #20]	; (10da4 <qspi_dma_init+0x28>)
   10d8e:	2231      	movs	r2, #49	; 0x31
   10d90:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
   10d92:	4629      	mov	r1, r5
   10d94:	4620      	mov	r0, r4
   10d96:	4b04      	ldr	r3, [pc, #16]	; (10da8 <qspi_dma_init+0x2c>)
}
   10d98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _qspi_dma_init(&qspi->dev, hw);
   10d9c:	4718      	bx	r3
   10d9e:	bf00      	nop
   10da0:	00015248 	.word	0x00015248
   10da4:	0000cb55 	.word	0x0000cb55
   10da8:	0000b3a5 	.word	0x0000b3a5

00010dac <event_system_init>:
/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
	return _event_system_init();
   10dac:	4b00      	ldr	r3, [pc, #0]	; (10db0 <event_system_init+0x4>)
   10dae:	4718      	bx	r3
   10db0:	0000afd1 	.word	0x0000afd1

00010db4 <hri_adc_wait_for_sync>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
   10db4:	6b03      	ldr	r3, [r0, #48]	; 0x30
   10db6:	420b      	tst	r3, r1
   10db8:	d1fc      	bne.n	10db4 <hri_adc_wait_for_sync>
	};
}
   10dba:	4770      	bx	lr

00010dbc <hri_adc_set_CTRLA_ENABLE_bit>:
}

static inline void hri_adc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
   10dbc:	8803      	ldrh	r3, [r0, #0]
   10dbe:	b29b      	uxth	r3, r3
   10dc0:	f043 0302 	orr.w	r3, r3, #2
   10dc4:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   10dc6:	2103      	movs	r1, #3
   10dc8:	4b00      	ldr	r3, [pc, #0]	; (10dcc <hri_adc_set_CTRLA_ENABLE_bit+0x10>)
   10dca:	4718      	bx	r3
   10dcc:	00010db5 	.word	0x00010db5

00010dd0 <hri_adc_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_adc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
   10dd0:	8803      	ldrh	r3, [r0, #0]
   10dd2:	f023 0302 	bic.w	r3, r3, #2
   10dd6:	041b      	lsls	r3, r3, #16
   10dd8:	0c1b      	lsrs	r3, r3, #16
   10dda:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   10ddc:	2103      	movs	r1, #3
   10dde:	4b01      	ldr	r3, [pc, #4]	; (10de4 <hri_adc_clear_CTRLA_ENABLE_bit+0x14>)
   10de0:	4718      	bx	r3
   10de2:	bf00      	nop
   10de4:	00010db5 	.word	0x00010db5

00010de8 <_adc_interrupt_handler>:
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
	void *const hw      = device->hw;
   10de8:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
   10dea:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
   10dee:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
   10df2:	400b      	ands	r3, r1
{
   10df4:	b430      	push	{r4, r5}
	if (intflag & ADC_INTFLAG_RESRDY) {
   10df6:	f013 0501 	ands.w	r5, r3, #1
   10dfa:	d009      	beq.n	10e10 <_adc_interrupt_handler+0x28>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
   10dfc:	2301      	movs	r3, #1
   10dfe:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
   10e02:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
   10e06:	6883      	ldr	r3, [r0, #8]
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
	}
}
   10e08:	bc30      	pop	{r4, r5}
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
   10e0a:	b292      	uxth	r2, r2
   10e0c:	2100      	movs	r1, #0
   10e0e:	4718      	bx	r3
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
   10e10:	f013 0102 	ands.w	r1, r3, #2
   10e14:	d006      	beq.n	10e24 <_adc_interrupt_handler+0x3c>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
   10e16:	2302      	movs	r3, #2
   10e18:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
   10e1c:	6843      	ldr	r3, [r0, #4]
   10e1e:	4629      	mov	r1, r5
}
   10e20:	bc30      	pop	{r4, r5}
		device->adc_async_cb.window_cb(device, 0);
   10e22:	4718      	bx	r3
	} else if (intflag & ADC_INTFLAG_WINMON) {
   10e24:	075b      	lsls	r3, r3, #29
   10e26:	d504      	bpl.n	10e32 <_adc_interrupt_handler+0x4a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
   10e28:	2304      	movs	r3, #4
   10e2a:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.window_cb(device, 0);
   10e2e:	6803      	ldr	r3, [r0, #0]
   10e30:	e7f6      	b.n	10e20 <_adc_interrupt_handler+0x38>
}
   10e32:	bc30      	pop	{r4, r5}
   10e34:	4770      	bx	lr
	...

00010e38 <_adc_get_regs>:
{
   10e38:	b508      	push	{r3, lr}
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   10e3a:	f100 433d 	add.w	r3, r0, #3170893824	; 0xbd000000
   10e3e:	f5a3 53e0 	sub.w	r3, r3, #7168	; 0x1c00
		if (_adcs[i].number == n) {
   10e42:	f413 3f7f 	tst.w	r3, #261120	; 0x3fc00
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   10e46:	f3c3 2087 	ubfx	r0, r3, #10, #8
		if (_adcs[i].number == n) {
   10e4a:	d007      	beq.n	10e5c <_adc_get_regs+0x24>
   10e4c:	2801      	cmp	r0, #1
   10e4e:	d005      	beq.n	10e5c <_adc_get_regs+0x24>
	ASSERT(false);
   10e50:	2000      	movs	r0, #0
   10e52:	4903      	ldr	r1, [pc, #12]	; (10e60 <_adc_get_regs+0x28>)
   10e54:	4b03      	ldr	r3, [pc, #12]	; (10e64 <_adc_get_regs+0x2c>)
   10e56:	228c      	movs	r2, #140	; 0x8c
   10e58:	4798      	blx	r3
	return 0;
   10e5a:	2000      	movs	r0, #0
}
   10e5c:	bd08      	pop	{r3, pc}
   10e5e:	bf00      	nop
   10e60:	00015262 	.word	0x00015262
   10e64:	0000cb55 	.word	0x0000cb55

00010e68 <__NVIC_ClearPendingIRQ>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   10e68:	0943      	lsrs	r3, r0, #5
   10e6a:	2201      	movs	r2, #1
   10e6c:	f000 001f 	and.w	r0, r0, #31
   10e70:	fa02 f000 	lsl.w	r0, r2, r0
   10e74:	3360      	adds	r3, #96	; 0x60
   10e76:	4a02      	ldr	r2, [pc, #8]	; (10e80 <__NVIC_ClearPendingIRQ+0x18>)
   10e78:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
   10e7c:	4770      	bx	lr
   10e7e:	bf00      	nop
   10e80:	e000e100 	.word	0xe000e100

00010e84 <_adc_get_irq_num.isra.0>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   10e84:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
   10e88:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
   10e8c:	0a80      	lsrs	r0, r0, #10
	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
   10e8e:	0040      	lsls	r0, r0, #1
   10e90:	3076      	adds	r0, #118	; 0x76
}
   10e92:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
   10e96:	4770      	bx	lr

00010e98 <__NVIC_DisableIRQ>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   10e98:	0943      	lsrs	r3, r0, #5
   10e9a:	2201      	movs	r2, #1
   10e9c:	f000 001f 	and.w	r0, r0, #31
   10ea0:	fa02 f000 	lsl.w	r0, r2, r0
   10ea4:	3320      	adds	r3, #32
   10ea6:	4a04      	ldr	r2, [pc, #16]	; (10eb8 <__NVIC_DisableIRQ+0x20>)
   10ea8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   10eac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10eb0:	f3bf 8f6f 	isb	sy
}
   10eb4:	4770      	bx	lr
   10eb6:	bf00      	nop
   10eb8:	e000e100 	.word	0xe000e100

00010ebc <_adc_init>:
{
   10ebc:	b538      	push	{r3, r4, r5, lr}
	if (hw == ADC0) {
   10ebe:	4b39      	ldr	r3, [pc, #228]	; (10fa4 <_adc_init+0xe8>)
   10ec0:	4298      	cmp	r0, r3
{
   10ec2:	460c      	mov	r4, r1
	if (hw == ADC0) {
   10ec4:	d15c      	bne.n	10f80 <_adc_init+0xc4>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
   10ec6:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
   10eca:	681b      	ldr	r3, [r3, #0]
   10ecc:	00da      	lsls	r2, r3, #3
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
   10ece:	0919      	lsrs	r1, r3, #4
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
   10ed0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
   10ed4:	f001 0170 	and.w	r1, r1, #112	; 0x70
   10ed8:	430a      	orrs	r2, r1
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
   10eda:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   10ede:	431a      	orrs	r2, r3
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
   10ee0:	6b03      	ldr	r3, [r0, #48]	; 0x30
   10ee2:	4d31      	ldr	r5, [pc, #196]	; (10fa8 <_adc_init+0xec>)
	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
   10ee4:	f013 0f01 	tst.w	r3, #1
   10ee8:	d10c      	bne.n	10f04 <_adc_init+0x48>
}

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   10eea:	2103      	movs	r1, #3
   10eec:	47a8      	blx	r5
	tmp = ((Adc *)hw)->CTRLA.reg;
   10eee:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
   10ef0:	079b      	lsls	r3, r3, #30
   10ef2:	d503      	bpl.n	10efc <_adc_init+0x40>
			hri_adc_clear_CTRLA_ENABLE_bit(hw);
   10ef4:	4b2d      	ldr	r3, [pc, #180]	; (10fac <_adc_init+0xf0>)
   10ef6:	4798      	blx	r3
			hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_ENABLE);
   10ef8:	2102      	movs	r1, #2
   10efa:	47a8      	blx	r5
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
   10efc:	2301      	movs	r3, #1
   10efe:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   10f00:	2103      	movs	r1, #3
   10f02:	47a8      	blx	r5
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
   10f04:	2101      	movs	r1, #1
   10f06:	47a8      	blx	r5
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
   10f08:	4929      	ldr	r1, [pc, #164]	; (10fb0 <_adc_init+0xf4>)
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
   10f0a:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
   10f0e:	2316      	movs	r3, #22
   10f10:	fb03 1404 	mla	r4, r3, r4, r1
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f14:	f640 71ff 	movw	r1, #4095	; 0xfff
   10f18:	88a3      	ldrh	r3, [r4, #4]
	((Adc *)hw)->CTRLB.reg = data;
   10f1a:	80c3      	strh	r3, [r0, #6]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f1c:	47a8      	blx	r5
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
   10f1e:	79a3      	ldrb	r3, [r4, #6]
	((Adc *)hw)->REFCTRL.reg = data;
   10f20:	7203      	strb	r3, [r0, #8]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f22:	f640 71ff 	movw	r1, #4095	; 0xfff
   10f26:	47a8      	blx	r5
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
   10f28:	79e3      	ldrb	r3, [r4, #7]
	((Adc *)hw)->EVCTRL.reg = data;
   10f2a:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
   10f2c:	8923      	ldrh	r3, [r4, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
   10f2e:	8083      	strh	r3, [r0, #4]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f30:	f640 71ff 	movw	r1, #4095	; 0xfff
   10f34:	47a8      	blx	r5
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
   10f36:	7aa3      	ldrb	r3, [r4, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
   10f38:	7283      	strb	r3, [r0, #10]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f3a:	f640 71ff 	movw	r1, #4095	; 0xfff
   10f3e:	47a8      	blx	r5
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
   10f40:	7ae3      	ldrb	r3, [r4, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
   10f42:	72c3      	strb	r3, [r0, #11]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   10f44:	f640 71ff 	movw	r1, #4095	; 0xfff
   10f48:	47a8      	blx	r5
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
   10f4a:	89a3      	ldrh	r3, [r4, #12]
	((Adc *)hw)->WINLT.reg = data;
   10f4c:	8183      	strh	r3, [r0, #12]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_WINLT);
   10f4e:	2180      	movs	r1, #128	; 0x80
   10f50:	47a8      	blx	r5
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
   10f52:	89e3      	ldrh	r3, [r4, #14]
	((Adc *)hw)->WINUT.reg = data;
   10f54:	81c3      	strh	r3, [r0, #14]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_WINUT);
   10f56:	f44f 7180 	mov.w	r1, #256	; 0x100
   10f5a:	47a8      	blx	r5
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
   10f5c:	8a23      	ldrh	r3, [r4, #16]
	((Adc *)hw)->GAINCORR.reg = data;
   10f5e:	8203      	strh	r3, [r0, #16]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_GAINCORR);
   10f60:	f44f 7100 	mov.w	r1, #512	; 0x200
   10f64:	47a8      	blx	r5
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
   10f66:	8a63      	ldrh	r3, [r4, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
   10f68:	8243      	strh	r3, [r0, #18]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_OFFSETCORR);
   10f6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   10f6e:	47a8      	blx	r5
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
   10f70:	7d23      	ldrb	r3, [r4, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
   10f72:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
   10f74:	8863      	ldrh	r3, [r4, #2]
	((Adc *)hw)->CTRLA.reg = data;
   10f76:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   10f78:	2103      	movs	r1, #3
   10f7a:	47a8      	blx	r5
}
   10f7c:	2000      	movs	r0, #0
   10f7e:	bd38      	pop	{r3, r4, r5, pc}
	} else if (hw == ADC1) {
   10f80:	4b0c      	ldr	r3, [pc, #48]	; (10fb4 <_adc_init+0xf8>)
   10f82:	4298      	cmp	r0, r3
   10f84:	d10c      	bne.n	10fa0 <_adc_init+0xe4>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   10f86:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
   10f8a:	681b      	ldr	r3, [r3, #0]
   10f8c:	0ada      	lsrs	r2, r3, #11
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
   10f8e:	0c99      	lsrs	r1, r3, #18
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   10f90:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
   10f94:	f001 0170 	and.w	r1, r1, #112	; 0x70
   10f98:	430a      	orrs	r2, r1
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
   10f9a:	f3c3 4302 	ubfx	r3, r3, #16, #3
   10f9e:	e79e      	b.n	10ede <_adc_init+0x22>
	uint16_t calib_reg = 0;
   10fa0:	2200      	movs	r2, #0
   10fa2:	e79d      	b.n	10ee0 <_adc_init+0x24>
   10fa4:	43001c00 	.word	0x43001c00
   10fa8:	00010db5 	.word	0x00010db5
   10fac:	00010dd1 	.word	0x00010dd1
   10fb0:	00015278 	.word	0x00015278
   10fb4:	43002000 	.word	0x43002000

00010fb8 <_adc_async_init>:
{
   10fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ASSERT(device);
   10fbc:	4604      	mov	r4, r0
   10fbe:	3800      	subs	r0, #0
   10fc0:	bf18      	it	ne
   10fc2:	2001      	movne	r0, #1
{
   10fc4:	460d      	mov	r5, r1
	ASSERT(device);
   10fc6:	22f1      	movs	r2, #241	; 0xf1
   10fc8:	4923      	ldr	r1, [pc, #140]	; (11058 <_adc_async_init+0xa0>)
   10fca:	4b24      	ldr	r3, [pc, #144]	; (1105c <_adc_async_init+0xa4>)
   10fcc:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
   10fce:	4b24      	ldr	r3, [pc, #144]	; (11060 <_adc_async_init+0xa8>)
   10fd0:	4628      	mov	r0, r5
   10fd2:	4798      	blx	r3
   10fd4:	4b23      	ldr	r3, [pc, #140]	; (11064 <_adc_async_init+0xac>)
   10fd6:	4601      	mov	r1, r0
   10fd8:	4628      	mov	r0, r5
   10fda:	4798      	blx	r3
	if (init_status) {
   10fdc:	4606      	mov	r6, r0
   10fde:	2800      	cmp	r0, #0
   10fe0:	d130      	bne.n	11044 <_adc_async_init+0x8c>
	if (hw == ADC0) {
   10fe2:	4b21      	ldr	r3, [pc, #132]	; (11068 <_adc_async_init+0xb0>)
	device->hw = hw;
   10fe4:	6165      	str	r5, [r4, #20]
	if (hw == ADC0) {
   10fe6:	429d      	cmp	r5, r3
   10fe8:	d12f      	bne.n	1104a <_adc_async_init+0x92>
		_adc0_dev = dev;
   10fea:	4b20      	ldr	r3, [pc, #128]	; (1106c <_adc_async_init+0xb4>)
   10fec:	601c      	str	r4, [r3, #0]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
   10fee:	4920      	ldr	r1, [pc, #128]	; (11070 <_adc_async_init+0xb8>)
   10ff0:	f8df 9088 	ldr.w	r9, [pc, #136]	; 1107c <_adc_async_init+0xc4>
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
   10ff4:	f8df 8088 	ldr.w	r8, [pc, #136]	; 11080 <_adc_async_init+0xc8>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   10ff8:	4f1e      	ldr	r7, [pc, #120]	; (11074 <_adc_async_init+0xbc>)
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
   10ffa:	4628      	mov	r0, r5
   10ffc:	4788      	blx	r1
   10ffe:	b200      	sxth	r0, r0
   11000:	47c8      	blx	r9
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
   11002:	6960      	ldr	r0, [r4, #20]
   11004:	4788      	blx	r1
   11006:	b200      	sxth	r0, r0
   11008:	47c0      	blx	r8
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
   1100a:	6960      	ldr	r0, [r4, #20]
   1100c:	4788      	blx	r1
   1100e:	2501      	movs	r5, #1
   11010:	0942      	lsrs	r2, r0, #5
   11012:	f000 031f 	and.w	r3, r0, #31
   11016:	fa05 f303 	lsl.w	r3, r5, r3
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
   1101a:	4428      	add	r0, r5
   1101c:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
   11020:	b200      	sxth	r0, r0
   11022:	47c8      	blx	r9
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
   11024:	6960      	ldr	r0, [r4, #20]
   11026:	4788      	blx	r1
   11028:	4428      	add	r0, r5
   1102a:	b200      	sxth	r0, r0
   1102c:	47c0      	blx	r8
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
   1102e:	6960      	ldr	r0, [r4, #20]
   11030:	4788      	blx	r1
   11032:	1943      	adds	r3, r0, r5
   11034:	f3c3 124a 	ubfx	r2, r3, #5, #11
   11038:	f003 031f 	and.w	r3, r3, #31
   1103c:	fa05 f303 	lsl.w	r3, r5, r3
   11040:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
}
   11044:	4630      	mov	r0, r6
   11046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (hw == ADC1) {
   1104a:	4b0b      	ldr	r3, [pc, #44]	; (11078 <_adc_async_init+0xc0>)
   1104c:	429d      	cmp	r5, r3
		_adc1_dev = dev;
   1104e:	bf04      	itt	eq
   11050:	4b06      	ldreq	r3, [pc, #24]	; (1106c <_adc_async_init+0xb4>)
   11052:	605c      	streq	r4, [r3, #4]
   11054:	e7cb      	b.n	10fee <_adc_async_init+0x36>
   11056:	bf00      	nop
   11058:	00015262 	.word	0x00015262
   1105c:	0000cb55 	.word	0x0000cb55
   11060:	00010e39 	.word	0x00010e39
   11064:	00010ebd 	.word	0x00010ebd
   11068:	43001c00 	.word	0x43001c00
   1106c:	20001078 	.word	0x20001078
   11070:	00010e85 	.word	0x00010e85
   11074:	e000e100 	.word	0xe000e100
   11078:	43002000 	.word	0x43002000
   1107c:	00010e99 	.word	0x00010e99
   11080:	00010e69 	.word	0x00010e69

00011084 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
   11084:	6940      	ldr	r0, [r0, #20]
   11086:	4b01      	ldr	r3, [pc, #4]	; (1108c <_adc_async_enable_channel+0x8>)
   11088:	4718      	bx	r3
   1108a:	bf00      	nop
   1108c:	00010dbd 	.word	0x00010dbd

00011090 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
   11090:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
   11092:	88db      	ldrh	r3, [r3, #6]
   11094:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   11098:	2b03      	cmp	r3, #3
}
   1109a:	bf0c      	ite	eq
   1109c:	2001      	moveq	r0, #1
   1109e:	2002      	movne	r0, #2
   110a0:	4770      	bx	lr
	...

000110a4 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
   110a4:	6940      	ldr	r0, [r0, #20]
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
   110a6:	7d03      	ldrb	r3, [r0, #20]
   110a8:	f043 0302 	orr.w	r3, r3, #2
   110ac:	7503      	strb	r3, [r0, #20]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   110ae:	f640 71ff 	movw	r1, #4095	; 0xfff
   110b2:	4b01      	ldr	r3, [pc, #4]	; (110b8 <_adc_async_convert+0x14>)
   110b4:	4718      	bx	r3
   110b6:	bf00      	nop
   110b8:	00010db5 	.word	0x00010db5

000110bc <_adc_async_set_irq_state>:
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
   110bc:	2a01      	cmp	r2, #1
	void *const hw = device->hw;
   110be:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
   110c0:	d104      	bne.n	110cc <_adc_async_set_irq_state+0x10>
	if (value == 0x0) {
   110c2:	2204      	movs	r2, #4
	if (value == 0x0) {
   110c4:	b93b      	cbnz	r3, 110d6 <_adc_async_set_irq_state+0x1a>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
   110c6:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
   110ca:	4770      	bx	lr
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
   110cc:	2a02      	cmp	r2, #2
   110ce:	d0f9      	beq.n	110c4 <_adc_async_set_irq_state+0x8>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
   110d0:	b91a      	cbnz	r2, 110da <_adc_async_set_irq_state+0x1e>
	if (value == 0x0) {
   110d2:	2201      	movs	r2, #1
   110d4:	e7f6      	b.n	110c4 <_adc_async_set_irq_state+0x8>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
   110d6:	f881 202d 	strb.w	r2, [r1, #45]	; 0x2d
}
   110da:	4770      	bx	lr

000110dc <ADC0_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
	_adc_interrupt_handler(_adc0_dev);
   110dc:	4b01      	ldr	r3, [pc, #4]	; (110e4 <ADC0_0_Handler+0x8>)
   110de:	6818      	ldr	r0, [r3, #0]
   110e0:	4b01      	ldr	r3, [pc, #4]	; (110e8 <ADC0_0_Handler+0xc>)
   110e2:	4718      	bx	r3
   110e4:	20001078 	.word	0x20001078
   110e8:	00010de9 	.word	0x00010de9

000110ec <ADC0_1_Handler>:
   110ec:	4b00      	ldr	r3, [pc, #0]	; (110f0 <ADC0_1_Handler+0x4>)
   110ee:	4718      	bx	r3
   110f0:	000110dd 	.word	0x000110dd

000110f4 <ADC1_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
	_adc_interrupt_handler(_adc1_dev);
   110f4:	4b01      	ldr	r3, [pc, #4]	; (110fc <ADC1_0_Handler+0x8>)
   110f6:	6858      	ldr	r0, [r3, #4]
   110f8:	4b01      	ldr	r3, [pc, #4]	; (11100 <ADC1_0_Handler+0xc>)
   110fa:	4718      	bx	r3
   110fc:	20001078 	.word	0x20001078
   11100:	00010de9 	.word	0x00010de9

00011104 <ADC1_1_Handler>:
   11104:	4b00      	ldr	r3, [pc, #0]	; (11108 <ADC1_1_Handler+0x4>)
   11106:	4718      	bx	r3
   11108:	000110f5 	.word	0x000110f5

0001110c <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
   1110c:	e7fe      	b.n	1110c <Dummy_Handler>
	...

00011110 <Reset_Handler>:
{
   11110:	b508      	push	{r3, lr}
	if (pSrc != pDest) {
   11112:	4a14      	ldr	r2, [pc, #80]	; (11164 <Reset_Handler+0x54>)
   11114:	4b14      	ldr	r3, [pc, #80]	; (11168 <Reset_Handler+0x58>)
   11116:	429a      	cmp	r2, r3
   11118:	d002      	beq.n	11120 <Reset_Handler+0x10>
		for (; pDest < &_erelocate;) {
   1111a:	4914      	ldr	r1, [pc, #80]	; (1116c <Reset_Handler+0x5c>)
   1111c:	428b      	cmp	r3, r1
   1111e:	d318      	bcc.n	11152 <Reset_Handler+0x42>
	pSrc  = &_etext;
   11120:	4b13      	ldr	r3, [pc, #76]	; (11170 <Reset_Handler+0x60>)
	for (pDest = &_szero; pDest < &_ezero;) {
   11122:	4a14      	ldr	r2, [pc, #80]	; (11174 <Reset_Handler+0x64>)
		*pDest++ = 0;
   11124:	2100      	movs	r1, #0
	for (pDest = &_szero; pDest < &_ezero;) {
   11126:	4293      	cmp	r3, r2
   11128:	d318      	bcc.n	1115c <Reset_Handler+0x4c>
	SCB->VTOR = ((uint32_t)pSrc & SCB_VTOR_TBLOFF_Msk);
   1112a:	4a13      	ldr	r2, [pc, #76]	; (11178 <Reset_Handler+0x68>)
   1112c:	4b13      	ldr	r3, [pc, #76]	; (1117c <Reset_Handler+0x6c>)
   1112e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   11132:	609a      	str	r2, [r3, #8]
	SCB->CPACR |= (0xFu << 20);
   11134:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   11138:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   1113c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
   11140:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   11144:	f3bf 8f6f 	isb	sy
	__libc_init_array();
   11148:	4b0d      	ldr	r3, [pc, #52]	; (11180 <Reset_Handler+0x70>)
   1114a:	4798      	blx	r3
	main();
   1114c:	4b0d      	ldr	r3, [pc, #52]	; (11184 <Reset_Handler+0x74>)
   1114e:	4798      	blx	r3
	while (1)
   11150:	e7fe      	b.n	11150 <Reset_Handler+0x40>
			*pDest++ = *pSrc++;
   11152:	f852 0b04 	ldr.w	r0, [r2], #4
   11156:	f843 0b04 	str.w	r0, [r3], #4
   1115a:	e7df      	b.n	1111c <Reset_Handler+0xc>
		*pDest++ = 0;
   1115c:	f843 1b04 	str.w	r1, [r3], #4
   11160:	e7e1      	b.n	11126 <Reset_Handler+0x16>
   11162:	bf00      	nop
   11164:	00015400 	.word	0x00015400
   11168:	20000000 	.word	0x20000000
   1116c:	200005ac 	.word	0x200005ac
   11170:	200005b0 	.word	0x200005b0
   11174:	20014d48 	.word	0x20014d48
   11178:	00004000 	.word	0x00004000
   1117c:	e000ed00 	.word	0xe000ed00
   11180:	00012351 	.word	0x00012351
   11184:	0000e475 	.word	0x0000e475

00011188 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
   11188:	b510      	push	{r4, lr}
	system_init();
   1118a:	4b04      	ldr	r3, [pc, #16]	; (1119c <atmel_start_init+0x14>)
   1118c:	4798      	blx	r3
	usb_init();
   1118e:	4b04      	ldr	r3, [pc, #16]	; (111a0 <atmel_start_init+0x18>)
   11190:	4798      	blx	r3
	stdio_redirect_init();
}
   11192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	stdio_redirect_init();
   11196:	4b03      	ldr	r3, [pc, #12]	; (111a4 <atmel_start_init+0x1c>)
   11198:	4718      	bx	r3
   1119a:	bf00      	nop
   1119c:	0000f5bd 	.word	0x0000f5bd
   111a0:	0000b7a1 	.word	0x0000b7a1
   111a4:	0000d7e5 	.word	0x0000d7e5

000111a8 <usbdc_unconfig>:
/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   111a8:	4b05      	ldr	r3, [pc, #20]	; (111c0 <usbdc_unconfig+0x18>)
{
   111aa:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   111ac:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
   111ae:	b904      	cbnz	r4, 111b2 <usbdc_unconfig+0xa>
		func->ctrl(func, USBDF_DISABLE, NULL);
		func = func->next;
	}
}
   111b0:	bd10      	pop	{r4, pc}
		func->ctrl(func, USBDF_DISABLE, NULL);
   111b2:	6863      	ldr	r3, [r4, #4]
   111b4:	4620      	mov	r0, r4
   111b6:	2200      	movs	r2, #0
   111b8:	2101      	movs	r1, #1
   111ba:	4798      	blx	r3
		func = func->next;
   111bc:	6824      	ldr	r4, [r4, #0]
   111be:	e7f6      	b.n	111ae <usbdc_unconfig+0x6>
   111c0:	20001080 	.word	0x20001080

000111c4 <usbdc_change_notify>:
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   111c4:	4b06      	ldr	r3, [pc, #24]	; (111e0 <usbdc_change_notify+0x1c>)
{
   111c6:	b570      	push	{r4, r5, r6, lr}
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   111c8:	68dc      	ldr	r4, [r3, #12]
{
   111ca:	4605      	mov	r5, r0
   111cc:	460e      	mov	r6, r1

	while (cg != NULL) {
   111ce:	b904      	cbnz	r4, 111d2 <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
	}
}
   111d0:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
   111d2:	6863      	ldr	r3, [r4, #4]
   111d4:	b113      	cbz	r3, 111dc <usbdc_change_notify+0x18>
			cg->cb(change, value);
   111d6:	4631      	mov	r1, r6
   111d8:	4628      	mov	r0, r5
   111da:	4798      	blx	r3
		cg = cg->next;
   111dc:	6824      	ldr	r4, [r4, #0]
   111de:	e7f6      	b.n	111ce <usbdc_change_notify+0xa>
   111e0:	20001080 	.word	0x20001080

000111e4 <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   111e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
   111e6:	4b0c      	ldr	r3, [pc, #48]	; (11218 <usbdc_request_handler+0x34>)
   111e8:	689c      	ldr	r4, [r3, #8]
{
   111ea:	4605      	mov	r5, r0
   111ec:	460e      	mov	r6, r1
   111ee:	4617      	mov	r7, r2
	int32_t                   rc;

	while (h != NULL) {
   111f0:	b90c      	cbnz	r4, 111f6 <usbdc_request_handler+0x12>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
   111f2:	4620      	mov	r0, r4
}
   111f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (NULL != h->cb) {
   111f6:	6863      	ldr	r3, [r4, #4]
   111f8:	b90b      	cbnz	r3, 111fe <usbdc_request_handler+0x1a>
		h = h->next;
   111fa:	6824      	ldr	r4, [r4, #0]
   111fc:	e7f8      	b.n	111f0 <usbdc_request_handler+0xc>
			rc = h->cb(ep, req, stage);
   111fe:	463a      	mov	r2, r7
   11200:	4631      	mov	r1, r6
   11202:	4628      	mov	r0, r5
   11204:	4798      	blx	r3
			if (0 == rc) {
   11206:	b120      	cbz	r0, 11212 <usbdc_request_handler+0x2e>
			} else if (ERR_NOT_FOUND != rc) {
   11208:	300a      	adds	r0, #10
   1120a:	d0f6      	beq.n	111fa <usbdc_request_handler+0x16>
				return -1;
   1120c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   11210:	e7f0      	b.n	111f4 <usbdc_request_handler+0x10>
				return true;
   11212:	2001      	movs	r0, #1
   11214:	e7ee      	b.n	111f4 <usbdc_request_handler+0x10>
   11216:	bf00      	nop
   11218:	20001080 	.word	0x20001080

0001121c <usbd_sof_cb>:
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   1121c:	4b04      	ldr	r3, [pc, #16]	; (11230 <usbd_sof_cb+0x14>)

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
   1121e:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   11220:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
   11222:	b904      	cbnz	r4, 11226 <usbd_sof_cb+0xa>
	usbdc_sof_notify();
}
   11224:	bd10      	pop	{r4, pc}
		if (NULL != sof->cb) {
   11226:	6863      	ldr	r3, [r4, #4]
   11228:	b103      	cbz	r3, 1122c <usbd_sof_cb+0x10>
			sof->cb();
   1122a:	4798      	blx	r3
		sof = sof->next;
   1122c:	6824      	ldr	r4, [r4, #0]
   1122e:	e7f8      	b.n	11222 <usbd_sof_cb+0x6>
   11230:	20001080 	.word	0x20001080

00011234 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
   11234:	b510      	push	{r4, lr}
   11236:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
   11238:	460a      	mov	r2, r1
   1123a:	b119      	cbz	r1, 11244 <usbdc_cb_ctl_done+0x10>
   1123c:	2901      	cmp	r1, #1
   1123e:	d021      	beq.n	11284 <usbdc_cb_ctl_done+0x50>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
   11240:	2000      	movs	r0, #0
   11242:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
   11244:	7823      	ldrb	r3, [r4, #0]
   11246:	2b00      	cmp	r3, #0
   11248:	d1fa      	bne.n	11240 <usbdc_cb_ctl_done+0xc>
	switch (req->bRequest) {
   1124a:	7863      	ldrb	r3, [r4, #1]
   1124c:	2b05      	cmp	r3, #5
   1124e:	d00d      	beq.n	1126c <usbdc_cb_ctl_done+0x38>
   11250:	2b09      	cmp	r3, #9
   11252:	d1f5      	bne.n	11240 <usbdc_cb_ctl_done+0xc>
		usbdc.cfg_value = req->wValue;
   11254:	8862      	ldrh	r2, [r4, #2]
   11256:	4b0e      	ldr	r3, [pc, #56]	; (11290 <usbdc_cb_ctl_done+0x5c>)
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   11258:	2a00      	cmp	r2, #0
		usbdc.cfg_value = req->wValue;
   1125a:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   1125c:	bf14      	ite	ne
   1125e:	2104      	movne	r1, #4
   11260:	2103      	moveq	r1, #3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   11262:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   11264:	2001      	movs	r0, #1
   11266:	4b0b      	ldr	r3, [pc, #44]	; (11294 <usbdc_cb_ctl_done+0x60>)
   11268:	4798      	blx	r3
		break;
   1126a:	e7e9      	b.n	11240 <usbdc_cb_ctl_done+0xc>
		usbdc_set_address(req->wValue);
   1126c:	8860      	ldrh	r0, [r4, #2]
	usb_d_set_address(addr);
   1126e:	4b0a      	ldr	r3, [pc, #40]	; (11298 <usbdc_cb_ctl_done+0x64>)
   11270:	b2c0      	uxtb	r0, r0
   11272:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   11274:	8863      	ldrh	r3, [r4, #2]
   11276:	2b00      	cmp	r3, #0
   11278:	bf18      	it	ne
   1127a:	2103      	movne	r1, #3
   1127c:	4b04      	ldr	r3, [pc, #16]	; (11290 <usbdc_cb_ctl_done+0x5c>)
   1127e:	bf08      	it	eq
   11280:	2102      	moveq	r1, #2
   11282:	e7ee      	b.n	11262 <usbdc_cb_ctl_done+0x2e>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
   11284:	4b05      	ldr	r3, [pc, #20]	; (1129c <usbdc_cb_ctl_done+0x68>)
   11286:	4621      	mov	r1, r4
   11288:	2000      	movs	r0, #0
   1128a:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
   1128c:	e7d8      	b.n	11240 <usbdc_cb_ctl_done+0xc>
   1128e:	bf00      	nop
   11290:	20001080 	.word	0x20001080
   11294:	000111c5 	.word	0x000111c5
   11298:	0000e031 	.word	0x0000e031
   1129c:	000111e5 	.word	0x000111e5

000112a0 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
   112a0:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();

	usbdc.state       = USBD_S_DEFAULT;
   112a2:	4d0d      	ldr	r5, [pc, #52]	; (112d8 <usbdc_reset+0x38>)
	usbdc_unconfig();
   112a4:	4b0d      	ldr	r3, [pc, #52]	; (112dc <usbdc_reset+0x3c>)
	usbdc.cfg_value   = 0;
	usbdc.ifc_alt_map = 0;
   112a6:	2400      	movs	r4, #0
	usbdc.state       = USBD_S_DEFAULT;
   112a8:	2602      	movs	r6, #2
	usbdc_unconfig();
   112aa:	4798      	blx	r3
	usbdc.state       = USBD_S_DEFAULT;
   112ac:	836e      	strh	r6, [r5, #26]

	// Setup EP0
	usb_d_ep_deinit(0);
   112ae:	4620      	mov	r0, r4
   112b0:	4b0b      	ldr	r3, [pc, #44]	; (112e0 <usbdc_reset+0x40>)
	usbdc.ifc_alt_map = 0;
   112b2:	776c      	strb	r4, [r5, #29]
	usb_d_ep_deinit(0);
   112b4:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
   112b6:	4b0b      	ldr	r3, [pc, #44]	; (112e4 <usbdc_reset+0x44>)
   112b8:	7f28      	ldrb	r0, [r5, #28]
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   112ba:	4d0b      	ldr	r5, [pc, #44]	; (112e8 <usbdc_reset+0x48>)
	usb_d_ep0_init(usbdc.ctrl_size);
   112bc:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   112be:	4621      	mov	r1, r4
   112c0:	4620      	mov	r0, r4
   112c2:	4a0a      	ldr	r2, [pc, #40]	; (112ec <usbdc_reset+0x4c>)
   112c4:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
   112c6:	4620      	mov	r0, r4
   112c8:	4631      	mov	r1, r6
   112ca:	4a09      	ldr	r2, [pc, #36]	; (112f0 <usbdc_reset+0x50>)
   112cc:	47a8      	blx	r5
	usb_d_ep_enable(0);
   112ce:	4620      	mov	r0, r4
   112d0:	4b08      	ldr	r3, [pc, #32]	; (112f4 <usbdc_reset+0x54>)
}
   112d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	usb_d_ep_enable(0);
   112d6:	4718      	bx	r3
   112d8:	20001080 	.word	0x20001080
   112dc:	000111a9 	.word	0x000111a9
   112e0:	0000e09d 	.word	0x0000e09d
   112e4:	0000e08d 	.word	0x0000e08d
   112e8:	0000e2b1 	.word	0x0000e2b1
   112ec:	00011331 	.word	0x00011331
   112f0:	00011235 	.word	0x00011235
   112f4:	0000e0c9 	.word	0x0000e0c9

000112f8 <usbd_event_cb>:
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
	(void)param;

	switch (ev) {
   112f8:	b110      	cbz	r0, 11300 <usbd_event_cb+0x8>
   112fa:	2801      	cmp	r0, #1
   112fc:	d002      	beq.n	11304 <usbd_event_cb+0xc>
   112fe:	4770      	bx	lr
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
   11300:	4b01      	ldr	r3, [pc, #4]	; (11308 <usbd_event_cb+0x10>)
   11302:	4718      	bx	r3
		break;

	case USB_EV_RESET:
		usbdc_reset();
   11304:	4b01      	ldr	r3, [pc, #4]	; (1130c <usbd_event_cb+0x14>)
   11306:	4718      	bx	r3
   11308:	000111c5 	.word	0x000111c5
   1130c:	000112a1 	.word	0x000112a1

00011310 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
   11310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   11312:	f88d 000c 	strb.w	r0, [sp, #12]
   11316:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
   1131a:	a801      	add	r0, sp, #4
   1131c:	4b03      	ldr	r3, [pc, #12]	; (1132c <usbdc_xfer+0x1c>)
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   1131e:	e9cd 1201 	strd	r1, r2, [sp, #4]
	return usb_d_ep_transfer(&xfer);
   11322:	4798      	blx	r3
}
   11324:	b005      	add	sp, #20
   11326:	f85d fb04 	ldr.w	pc, [sp], #4
   1132a:	bf00      	nop
   1132c:	0000e109 	.word	0x0000e109

00011330 <usbdc_cb_ctl_req>:
{
   11330:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   11334:	4ba6      	ldr	r3, [pc, #664]	; (115d0 <usbdc_cb_ctl_req+0x2a0>)
   11336:	2200      	movs	r2, #0
{
   11338:	4605      	mov	r5, r0
   1133a:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   1133c:	4798      	blx	r3
   1133e:	1c43      	adds	r3, r0, #1
   11340:	d008      	beq.n	11354 <usbdc_cb_ctl_req+0x24>
   11342:	2801      	cmp	r0, #1
   11344:	d034      	beq.n	113b0 <usbdc_cb_ctl_req+0x80>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
   11346:	7823      	ldrb	r3, [r4, #0]
   11348:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
   1134c:	d004      	beq.n	11358 <usbdc_cb_ctl_req+0x28>
   1134e:	2a80      	cmp	r2, #128	; 0x80
   11350:	f000 80ca 	beq.w	114e8 <usbdc_cb_ctl_req+0x1b8>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11354:	2000      	movs	r0, #0
   11356:	e02b      	b.n	113b0 <usbdc_cb_ctl_req+0x80>
	switch (req->bRequest) {
   11358:	7862      	ldrb	r2, [r4, #1]
   1135a:	3a01      	subs	r2, #1
   1135c:	2a0a      	cmp	r2, #10
   1135e:	d8f9      	bhi.n	11354 <usbdc_cb_ctl_req+0x24>
   11360:	a101      	add	r1, pc, #4	; (adr r1, 11368 <usbdc_cb_ctl_req+0x38>)
   11362:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
   11366:	bf00      	nop
   11368:	0001141b 	.word	0x0001141b
   1136c:	00011355 	.word	0x00011355
   11370:	00011441 	.word	0x00011441
   11374:	00011355 	.word	0x00011355
   11378:	0001139f 	.word	0x0001139f
   1137c:	00011355 	.word	0x00011355
   11380:	00011355 	.word	0x00011355
   11384:	00011355 	.word	0x00011355
   11388:	00011395 	.word	0x00011395
   1138c:	00011355 	.word	0x00011355
   11390:	0001145b 	.word	0x0001145b
		if (!usbdc_set_config(req->wValue)) {
   11394:	8862      	ldrh	r2, [r4, #2]
   11396:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
   11398:	b96a      	cbnz	r2, 113b6 <usbdc_cb_ctl_req+0x86>
		usbdc_unconfig();
   1139a:	4b8e      	ldr	r3, [pc, #568]	; (115d4 <usbdc_cb_ctl_req+0x2a4>)
   1139c:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   1139e:	2200      	movs	r2, #0
   113a0:	2301      	movs	r3, #1
   113a2:	4611      	mov	r1, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   113a4:	4c8c      	ldr	r4, [pc, #560]	; (115d8 <usbdc_cb_ctl_req+0x2a8>)
   113a6:	4628      	mov	r0, r5
   113a8:	47a0      	blx	r4
   113aa:	fab0 f080 	clz	r0, r0
   113ae:	0940      	lsrs	r0, r0, #5
}
   113b0:	b004      	add	sp, #16
   113b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
   113b6:	4c89      	ldr	r4, [pc, #548]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
   113b8:	6823      	ldr	r3, [r4, #0]
   113ba:	e9d3 0100 	ldrd	r0, r1, [r3]
   113be:	4b88      	ldr	r3, [pc, #544]	; (115e0 <usbdc_cb_ctl_req+0x2b0>)
   113c0:	4798      	blx	r3
	if (NULL == cfg_desc) {
   113c2:	2800      	cmp	r0, #0
   113c4:	d0c6      	beq.n	11354 <usbdc_cb_ctl_req+0x24>
   113c6:	78c2      	ldrb	r2, [r0, #3]
   113c8:	7883      	ldrb	r3, [r0, #2]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   113ca:	4f86      	ldr	r7, [pc, #536]	; (115e4 <usbdc_cb_ctl_req+0x2b4>)
   113cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
   113d0:	fa10 f183 	uxtah	r1, r0, r3
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   113d4:	2204      	movs	r2, #4
	desc.eod  = cfg_desc + total_len;
   113d6:	9103      	str	r1, [sp, #12]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   113d8:	47b8      	blx	r7
	uint8_t                 last_iface = 0xFF;
   113da:	23ff      	movs	r3, #255	; 0xff
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   113dc:	9002      	str	r0, [sp, #8]
	while (NULL != desc.sod) {
   113de:	9a02      	ldr	r2, [sp, #8]
   113e0:	2a00      	cmp	r2, #0
   113e2:	d0dc      	beq.n	1139e <usbdc_cb_ctl_req+0x6e>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
   113e4:	f892 8002 	ldrb.w	r8, [r2, #2]
   113e8:	4598      	cmp	r8, r3
   113ea:	d014      	beq.n	11416 <usbdc_cb_ctl_req+0xe6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   113ec:	6926      	ldr	r6, [r4, #16]
			while (NULL != func) {
   113ee:	b94e      	cbnz	r6, 11404 <usbdc_cb_ctl_req+0xd4>
		desc.sod = usb_desc_next(desc.sod);
   113f0:	9802      	ldr	r0, [sp, #8]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   113f2:	9903      	ldr	r1, [sp, #12]
	return (desc + usb_desc_len(desc));
   113f4:	7803      	ldrb	r3, [r0, #0]
   113f6:	2204      	movs	r2, #4
   113f8:	4418      	add	r0, r3
		desc.sod = usb_desc_next(desc.sod);
   113fa:	9002      	str	r0, [sp, #8]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   113fc:	47b8      	blx	r7
   113fe:	4643      	mov	r3, r8
   11400:	9002      	str	r0, [sp, #8]
   11402:	e7ec      	b.n	113de <usbdc_cb_ctl_req+0xae>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
   11404:	6873      	ldr	r3, [r6, #4]
   11406:	aa02      	add	r2, sp, #8
   11408:	2100      	movs	r1, #0
   1140a:	4630      	mov	r0, r6
   1140c:	4798      	blx	r3
   1140e:	2800      	cmp	r0, #0
   11410:	d0ee      	beq.n	113f0 <usbdc_cb_ctl_req+0xc0>
					func = func->next;
   11412:	6836      	ldr	r6, [r6, #0]
   11414:	e7eb      	b.n	113ee <usbdc_cb_ctl_req+0xbe>
   11416:	4698      	mov	r8, r3
   11418:	e7ea      	b.n	113f0 <usbdc_cb_ctl_req+0xc0>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   1141a:	2b02      	cmp	r3, #2
   1141c:	d19a      	bne.n	11354 <usbdc_cb_ctl_req+0x24>
		if (req->wLength != 0) {
   1141e:	88e2      	ldrh	r2, [r4, #6]
   11420:	2a00      	cmp	r2, #0
   11422:	d197      	bne.n	11354 <usbdc_cb_ctl_req+0x24>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
   11424:	88a0      	ldrh	r0, [r4, #4]
   11426:	4b70      	ldr	r3, [pc, #448]	; (115e8 <usbdc_cb_ctl_req+0x2b8>)
   11428:	9201      	str	r2, [sp, #4]
   1142a:	4611      	mov	r1, r2
   1142c:	b2c0      	uxtb	r0, r0
   1142e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   11430:	9a01      	ldr	r2, [sp, #4]
   11432:	2301      	movs	r3, #1
		usbdc_xfer(ep, NULL, 0, true);
   11434:	4611      	mov	r1, r2
   11436:	4628      	mov	r0, r5
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11438:	4c67      	ldr	r4, [pc, #412]	; (115d8 <usbdc_cb_ctl_req+0x2a8>)
   1143a:	47a0      	blx	r4
			return true;
   1143c:	2001      	movs	r0, #1
   1143e:	e7b7      	b.n	113b0 <usbdc_cb_ctl_req+0x80>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11440:	2b02      	cmp	r3, #2
   11442:	d187      	bne.n	11354 <usbdc_cb_ctl_req+0x24>
		if (req->wLength != 0) {
   11444:	88e6      	ldrh	r6, [r4, #6]
   11446:	2e00      	cmp	r6, #0
   11448:	d184      	bne.n	11354 <usbdc_cb_ctl_req+0x24>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
   1144a:	88a0      	ldrh	r0, [r4, #4]
   1144c:	4b66      	ldr	r3, [pc, #408]	; (115e8 <usbdc_cb_ctl_req+0x2b8>)
   1144e:	2101      	movs	r1, #1
   11450:	b2c0      	uxtb	r0, r0
   11452:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   11454:	2301      	movs	r3, #1
   11456:	4632      	mov	r2, r6
   11458:	e7ec      	b.n	11434 <usbdc_cb_ctl_req+0x104>
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   1145a:	4d60      	ldr	r5, [pc, #384]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
		return usbdc_set_interface(req->wValue, req->wIndex);
   1145c:	8866      	ldrh	r6, [r4, #2]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   1145e:	682b      	ldr	r3, [r5, #0]
   11460:	7eea      	ldrb	r2, [r5, #27]
		return usbdc_set_interface(req->wValue, req->wIndex);
   11462:	88a7      	ldrh	r7, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   11464:	e9d3 0100 	ldrd	r0, r1, [r3]
   11468:	4b5d      	ldr	r3, [pc, #372]	; (115e0 <usbdc_cb_ctl_req+0x2b0>)
   1146a:	4798      	blx	r3
	if (NULL == ifc) {
   1146c:	2800      	cmp	r0, #0
   1146e:	f43f af71 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
	desc.sod = ifc;
   11472:	9002      	str	r0, [sp, #8]
	return (ptr[0] + (ptr[1] << 8));
   11474:	78c2      	ldrb	r2, [r0, #3]
   11476:	7883      	ldrb	r3, [r0, #2]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   11478:	4c5a      	ldr	r4, [pc, #360]	; (115e4 <usbdc_cb_ctl_req+0x2b4>)
   1147a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
   1147e:	fa10 f183 	uxtah	r1, r0, r3
   11482:	9103      	str	r1, [sp, #12]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   11484:	2204      	movs	r2, #4
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11486:	47a0      	blx	r4
		if (NULL == ifc) {
   11488:	2800      	cmp	r0, #0
   1148a:	f43f af63 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
   1148e:	7883      	ldrb	r3, [r0, #2]
   11490:	42bb      	cmp	r3, r7
   11492:	d110      	bne.n	114b6 <usbdc_cb_ctl_req+0x186>
   11494:	78c3      	ldrb	r3, [r0, #3]
   11496:	42b3      	cmp	r3, r6
   11498:	d10d      	bne.n	114b6 <usbdc_cb_ctl_req+0x186>
	func     = (struct usbdf_driver *)usbdc.func_list.head;
   1149a:	692c      	ldr	r4, [r5, #16]
	desc.sod = ifc;
   1149c:	9002      	str	r0, [sp, #8]
	while (NULL != func) {
   1149e:	2c00      	cmp	r4, #0
   114a0:	f43f af58 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
   114a4:	2101      	movs	r1, #1
   114a6:	6863      	ldr	r3, [r4, #4]
   114a8:	aa02      	add	r2, sp, #8
   114aa:	4620      	mov	r0, r4
   114ac:	4798      	blx	r3
   114ae:	4601      	mov	r1, r0
   114b0:	b140      	cbz	r0, 114c4 <usbdc_cb_ctl_req+0x194>
			func = func->next;
   114b2:	6824      	ldr	r4, [r4, #0]
   114b4:	e7f3      	b.n	1149e <usbdc_cb_ctl_req+0x16e>
		desc.sod = usb_desc_next(desc.sod);
   114b6:	9802      	ldr	r0, [sp, #8]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   114b8:	9903      	ldr	r1, [sp, #12]
	return (desc + usb_desc_len(desc));
   114ba:	7803      	ldrb	r3, [r0, #0]
   114bc:	4418      	add	r0, r3
		desc.sod = usb_desc_next(desc.sod);
   114be:	9002      	str	r0, [sp, #8]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   114c0:	2204      	movs	r2, #4
   114c2:	e7e0      	b.n	11486 <usbdc_cb_ctl_req+0x156>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
   114c4:	6863      	ldr	r3, [r4, #4]
   114c6:	aa02      	add	r2, sp, #8
   114c8:	4620      	mov	r0, r4
   114ca:	4798      	blx	r3
   114cc:	2800      	cmp	r0, #0
   114ce:	f47f af41 	bne.w	11354 <usbdc_cb_ctl_req+0x24>
			if (alt_set) {
   114d2:	b126      	cbz	r6, 114de <usbdc_cb_ctl_req+0x1ae>
				usbdc.ifc_alt_map |= 1 << ifc_id;
   114d4:	2301      	movs	r3, #1
   114d6:	40bb      	lsls	r3, r7
   114d8:	7f6f      	ldrb	r7, [r5, #29]
   114da:	431f      	orrs	r7, r3
   114dc:	776f      	strb	r7, [r5, #29]
			usbdc_xfer(0, NULL, 0, 0);
   114de:	2300      	movs	r3, #0
   114e0:	461a      	mov	r2, r3
   114e2:	4619      	mov	r1, r3
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   114e4:	4618      	mov	r0, r3
   114e6:	e7a7      	b.n	11438 <usbdc_cb_ctl_req+0x108>
	switch (req->bRequest) {
   114e8:	7862      	ldrb	r2, [r4, #1]
   114ea:	2a0a      	cmp	r2, #10
   114ec:	f63f af32 	bhi.w	11354 <usbdc_cb_ctl_req+0x24>
   114f0:	a101      	add	r1, pc, #4	; (adr r1, 114f8 <usbdc_cb_ctl_req+0x1c8>)
   114f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
   114f6:	bf00      	nop
   114f8:	000115f1 	.word	0x000115f1
   114fc:	00011355 	.word	0x00011355
   11500:	00011355 	.word	0x00011355
   11504:	00011355 	.word	0x00011355
   11508:	00011355 	.word	0x00011355
   1150c:	00011355 	.word	0x00011355
   11510:	00011525 	.word	0x00011525
   11514:	00011355 	.word	0x00011355
   11518:	000115c1 	.word	0x000115c1
   1151c:	00011355 	.word	0x00011355
   11520:	0001161f 	.word	0x0001161f
	uint8_t type = (uint8_t)(req->wValue >> 8);
   11524:	8863      	ldrh	r3, [r4, #2]
   11526:	0a19      	lsrs	r1, r3, #8
	switch (type) {
   11528:	2902      	cmp	r1, #2
	uint8_t type = (uint8_t)(req->wValue >> 8);
   1152a:	460a      	mov	r2, r1
	switch (type) {
   1152c:	d016      	beq.n	1155c <usbdc_cb_ctl_req+0x22c>
   1152e:	2903      	cmp	r1, #3
   11530:	d031      	beq.n	11596 <usbdc_cb_ctl_req+0x266>
   11532:	2901      	cmp	r1, #1
   11534:	f47f af0e 	bne.w	11354 <usbdc_cb_ctl_req+0x24>
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   11538:	4b28      	ldr	r3, [pc, #160]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   1153a:	88e4      	ldrh	r4, [r4, #6]
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   1153c:	681b      	ldr	r3, [r3, #0]
   1153e:	e9d3 0100 	ldrd	r0, r1, [r3]
   11542:	4b28      	ldr	r3, [pc, #160]	; (115e4 <usbdc_cb_ctl_req+0x2b4>)
   11544:	4798      	blx	r3
	if (!dev_desc) {
   11546:	4601      	mov	r1, r0
   11548:	2800      	cmp	r0, #0
   1154a:	f43f af03 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
   1154e:	2c12      	cmp	r4, #18
   11550:	4622      	mov	r2, r4
   11552:	f04f 0300 	mov.w	r3, #0
   11556:	bf28      	it	cs
   11558:	2212      	movcs	r2, #18
   1155a:	e723      	b.n	113a4 <usbdc_cb_ctl_req+0x74>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1155c:	4a1f      	ldr	r2, [pc, #124]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   1155e:	88e4      	ldrh	r4, [r4, #6]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   11560:	6810      	ldr	r0, [r2, #0]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11562:	7f16      	ldrb	r6, [r2, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   11564:	1c5a      	adds	r2, r3, #1
   11566:	e9d0 0100 	ldrd	r0, r1, [r0]
   1156a:	4b1d      	ldr	r3, [pc, #116]	; (115e0 <usbdc_cb_ctl_req+0x2b0>)
   1156c:	b2d2      	uxtb	r2, r2
   1156e:	4798      	blx	r3
	if (NULL == cfg_desc) {
   11570:	4601      	mov	r1, r0
   11572:	2800      	cmp	r0, #0
   11574:	f43f aeee 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
	return (ptr[0] + (ptr[1] << 8));
   11578:	78c3      	ldrb	r3, [r0, #3]
   1157a:	7882      	ldrb	r2, [r0, #2]
   1157c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
   11580:	b292      	uxth	r2, r2
	if (length <= total_len) {
   11582:	4294      	cmp	r4, r2
   11584:	d91a      	bls.n	115bc <usbdc_cb_ctl_req+0x28c>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11586:	3e01      	subs	r6, #1
   11588:	4226      	tst	r6, r4
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1158a:	bf0c      	ite	eq
   1158c:	2301      	moveq	r3, #1
   1158e:	2300      	movne	r3, #0
   11590:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   11592:	4622      	mov	r2, r4
   11594:	e706      	b.n	113a4 <usbdc_cb_ctl_req+0x74>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11596:	4a11      	ldr	r2, [pc, #68]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   11598:	88e4      	ldrh	r4, [r4, #6]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   1159a:	6810      	ldr	r0, [r2, #0]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1159c:	7f16      	ldrb	r6, [r2, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   1159e:	e9d0 0100 	ldrd	r0, r1, [r0]
   115a2:	b2da      	uxtb	r2, r3
   115a4:	4b11      	ldr	r3, [pc, #68]	; (115ec <usbdc_cb_ctl_req+0x2bc>)
   115a6:	4798      	blx	r3
	if (NULL == str_desc) {
   115a8:	4601      	mov	r1, r0
   115aa:	2800      	cmp	r0, #0
   115ac:	f43f aed2 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
	if (length <= str_desc[0]) {
   115b0:	7802      	ldrb	r2, [r0, #0]
   115b2:	4294      	cmp	r4, r2
   115b4:	d902      	bls.n	115bc <usbdc_cb_ctl_req+0x28c>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   115b6:	1e73      	subs	r3, r6, #1
   115b8:	4223      	tst	r3, r4
   115ba:	e7e6      	b.n	1158a <usbdc_cb_ctl_req+0x25a>
		need_zlp = false;
   115bc:	2300      	movs	r3, #0
   115be:	e7e8      	b.n	11592 <usbdc_cb_ctl_req+0x262>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
   115c0:	4906      	ldr	r1, [pc, #24]	; (115dc <usbdc_cb_ctl_req+0x2ac>)
   115c2:	694b      	ldr	r3, [r1, #20]
   115c4:	7eca      	ldrb	r2, [r1, #27]
   115c6:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
   115c8:	2300      	movs	r3, #0
   115ca:	2201      	movs	r2, #1
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   115cc:	6949      	ldr	r1, [r1, #20]
   115ce:	e732      	b.n	11436 <usbdc_cb_ctl_req+0x106>
   115d0:	000111e5 	.word	0x000111e5
   115d4:	000111a9 	.word	0x000111a9
   115d8:	00011311 	.word	0x00011311
   115dc:	20001080 	.word	0x20001080
   115e0:	0000ae0d 	.word	0x0000ae0d
   115e4:	0000add5 	.word	0x0000add5
   115e8:	0000e24d 	.word	0x0000e24d
   115ec:	0000ae49 	.word	0x0000ae49
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   115f0:	f003 011f 	and.w	r1, r3, #31
   115f4:	f013 031e 	ands.w	r3, r3, #30
   115f8:	d00b      	beq.n	11612 <usbdc_cb_ctl_req+0x2e2>
   115fa:	2902      	cmp	r1, #2
   115fc:	f47f aeaa 	bne.w	11354 <usbdc_cb_ctl_req+0x24>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
   11600:	88a0      	ldrh	r0, [r4, #4]
   11602:	4b17      	ldr	r3, [pc, #92]	; (11660 <usbdc_cb_ctl_req+0x330>)
   11604:	b2c0      	uxtb	r0, r0
   11606:	4798      	blx	r3
		if (st < 0) {
   11608:	1e03      	subs	r3, r0, #0
   1160a:	f6ff aea3 	blt.w	11354 <usbdc_cb_ctl_req+0x24>
		st = st & 0x1;
   1160e:	f003 0301 	and.w	r3, r3, #1
	memcpy(usbdc.ctrl_buf, &st, 2);
   11612:	4914      	ldr	r1, [pc, #80]	; (11664 <usbdc_cb_ctl_req+0x334>)
   11614:	694a      	ldr	r2, [r1, #20]
   11616:	8013      	strh	r3, [r2, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   11618:	2300      	movs	r3, #0
   1161a:	2202      	movs	r2, #2
   1161c:	e7d6      	b.n	115cc <usbdc_cb_ctl_req+0x29c>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
   1161e:	4911      	ldr	r1, [pc, #68]	; (11664 <usbdc_cb_ctl_req+0x334>)
   11620:	88a2      	ldrh	r2, [r4, #4]
   11622:	7f4b      	ldrb	r3, [r1, #29]
   11624:	4113      	asrs	r3, r2
   11626:	f013 0301 	ands.w	r3, r3, #1
   1162a:	460e      	mov	r6, r1
   1162c:	d00c      	beq.n	11648 <usbdc_cb_ctl_req+0x318>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   1162e:	690d      	ldr	r5, [r1, #16]
	while (NULL != func) {
   11630:	2d00      	cmp	r5, #0
   11632:	f43f ae8f 	beq.w	11354 <usbdc_cb_ctl_req+0x24>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
   11636:	686b      	ldr	r3, [r5, #4]
   11638:	4622      	mov	r2, r4
   1163a:	2102      	movs	r1, #2
   1163c:	4628      	mov	r0, r5
   1163e:	4798      	blx	r3
   11640:	2800      	cmp	r0, #0
   11642:	da06      	bge.n	11652 <usbdc_cb_ctl_req+0x322>
			func = func->next;
   11644:	682d      	ldr	r5, [r5, #0]
   11646:	e7f3      	b.n	11630 <usbdc_cb_ctl_req+0x300>
		usbdc.ctrl_buf[0] = 0;
   11648:	694a      	ldr	r2, [r1, #20]
   1164a:	7013      	strb	r3, [r2, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   1164c:	6949      	ldr	r1, [r1, #20]
   1164e:	2201      	movs	r2, #1
   11650:	e748      	b.n	114e4 <usbdc_cb_ctl_req+0x1b4>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
   11652:	6973      	ldr	r3, [r6, #20]
   11654:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11656:	6971      	ldr	r1, [r6, #20]
   11658:	2300      	movs	r3, #0
   1165a:	2201      	movs	r2, #1
   1165c:	e742      	b.n	114e4 <usbdc_cb_ctl_req+0x1b4>
   1165e:	bf00      	nop
   11660:	0000e24d 	.word	0x0000e24d
   11664:	20001080 	.word	0x20001080

00011668 <usbdc_register_handler>:
/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
	switch (type) {
   11668:	2801      	cmp	r0, #1
   1166a:	d005      	beq.n	11678 <usbdc_register_handler+0x10>
   1166c:	2802      	cmp	r0, #2
   1166e:	d005      	beq.n	1167c <usbdc_register_handler+0x14>
   11670:	b930      	cbnz	r0, 11680 <usbdc_register_handler+0x18>
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
   11672:	4804      	ldr	r0, [pc, #16]	; (11684 <usbdc_register_handler+0x1c>)
		break;
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
		break;
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   11674:	4b04      	ldr	r3, [pc, #16]	; (11688 <usbdc_register_handler+0x20>)
   11676:	4718      	bx	r3
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
   11678:	4804      	ldr	r0, [pc, #16]	; (1168c <usbdc_register_handler+0x24>)
   1167a:	e7fb      	b.n	11674 <usbdc_register_handler+0xc>
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   1167c:	4804      	ldr	r0, [pc, #16]	; (11690 <usbdc_register_handler+0x28>)
   1167e:	e7f9      	b.n	11674 <usbdc_register_handler+0xc>
		break;
	default:
		break;
	}
}
   11680:	4770      	bx	lr
   11682:	bf00      	nop
   11684:	20001084 	.word	0x20001084
   11688:	0000ea81 	.word	0x0000ea81
   1168c:	20001088 	.word	0x20001088
   11690:	2000108c 	.word	0x2000108c

00011694 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
   11694:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
   11696:	4604      	mov	r4, r0
   11698:	3800      	subs	r0, #0
   1169a:	bf18      	it	ne
   1169c:	2001      	movne	r0, #1
   1169e:	490c      	ldr	r1, [pc, #48]	; (116d0 <usbdc_init+0x3c>)
   116a0:	4b0c      	ldr	r3, [pc, #48]	; (116d4 <usbdc_init+0x40>)
   116a2:	f240 3255 	movw	r2, #853	; 0x355
   116a6:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
   116a8:	4b0b      	ldr	r3, [pc, #44]	; (116d8 <usbdc_init+0x44>)
   116aa:	4798      	blx	r3
	if (rc < 0) {
   116ac:	2800      	cmp	r0, #0
   116ae:	db0e      	blt.n	116ce <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
   116b0:	4b0a      	ldr	r3, [pc, #40]	; (116dc <usbdc_init+0x48>)
   116b2:	4d0b      	ldr	r5, [pc, #44]	; (116e0 <usbdc_init+0x4c>)
   116b4:	2220      	movs	r2, #32
   116b6:	4618      	mov	r0, r3
   116b8:	2100      	movs	r1, #0
   116ba:	47a8      	blx	r5
	usbdc.ctrl_buf = ctrl_buf;
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   116bc:	4909      	ldr	r1, [pc, #36]	; (116e4 <usbdc_init+0x50>)
	usbdc.ctrl_buf = ctrl_buf;
   116be:	6144      	str	r4, [r0, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   116c0:	4c09      	ldr	r4, [pc, #36]	; (116e8 <usbdc_init+0x54>)
   116c2:	2000      	movs	r0, #0
   116c4:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
   116c6:	2001      	movs	r0, #1
   116c8:	4908      	ldr	r1, [pc, #32]	; (116ec <usbdc_init+0x58>)
   116ca:	47a0      	blx	r4

	return 0;
   116cc:	2000      	movs	r0, #0
}
   116ce:	bd38      	pop	{r3, r4, r5, pc}
   116d0:	000152a4 	.word	0x000152a4
   116d4:	0000cb55 	.word	0x0000cb55
   116d8:	0000dfa9 	.word	0x0000dfa9
   116dc:	20001080 	.word	0x20001080
   116e0:	000124ed 	.word	0x000124ed
   116e4:	0001121d 	.word	0x0001121d
   116e8:	0000e011 	.word	0x0000e011
   116ec:	000112f9 	.word	0x000112f9

000116f0 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
   116f0:	4601      	mov	r1, r0
	list_insert_at_end(&usbdc.func_list, func);
   116f2:	4b01      	ldr	r3, [pc, #4]	; (116f8 <usbdc_register_function+0x8>)
   116f4:	4801      	ldr	r0, [pc, #4]	; (116fc <usbdc_register_function+0xc>)
   116f6:	4718      	bx	r3
   116f8:	0000ea81 	.word	0x0000ea81
   116fc:	20001090 	.word	0x20001090

00011700 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
   11700:	b510      	push	{r4, lr}
	if (usbdc.state >= USBD_S_POWER) {
   11702:	4b0a      	ldr	r3, [pc, #40]	; (1172c <usbdc_start+0x2c>)
   11704:	7e9c      	ldrb	r4, [r3, #26]
   11706:	b954      	cbnz	r4, 1171e <usbdc_start+0x1e>
		return ERR_BUSY;
	}

	if (desces) {
   11708:	b160      	cbz	r0, 11724 <usbdc_start+0x24>
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
   1170a:	6802      	ldr	r2, [r0, #0]
		usbdc.desces.ls_fs = desces;
   1170c:	6018      	str	r0, [r3, #0]
	usbdc.ctrl_size = desces->sod[7];
   1170e:	79d2      	ldrb	r2, [r2, #7]
   11710:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
   11712:	2201      	movs	r2, #1
   11714:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
   11716:	4b06      	ldr	r3, [pc, #24]	; (11730 <usbdc_start+0x30>)
   11718:	4798      	blx	r3
	return ERR_NONE;
   1171a:	4620      	mov	r0, r4
}
   1171c:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
   1171e:	f06f 0003 	mvn.w	r0, #3
   11722:	e7fb      	b.n	1171c <usbdc_start+0x1c>
		return ERR_BAD_DATA;
   11724:	f06f 0008 	mvn.w	r0, #8
   11728:	e7f8      	b.n	1171c <usbdc_start+0x1c>
   1172a:	bf00      	nop
   1172c:	20001080 	.word	0x20001080
   11730:	0000e019 	.word	0x0000e019

00011734 <usbdc_attach>:
/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
	usb_d_attach();
   11734:	4b00      	ldr	r3, [pc, #0]	; (11738 <usbdc_attach+0x4>)
   11736:	4718      	bx	r3
   11738:	0000e021 	.word	0x0000e021

0001173c <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
   1173c:	4b01      	ldr	r3, [pc, #4]	; (11744 <usbdc_get_ctrl_buffer+0x8>)
   1173e:	6958      	ldr	r0, [r3, #20]
   11740:	4770      	bx	lr
   11742:	bf00      	nop
   11744:	20001080 	.word	0x20001080

00011748 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
   11748:	4b03      	ldr	r3, [pc, #12]	; (11758 <usbdc_get_state+0x10>)
   1174a:	7e98      	ldrb	r0, [r3, #26]
   1174c:	f010 0f10 	tst.w	r0, #16
		return USBD_S_SUSPEND;
	}
	return usbdc.state;
}
   11750:	bf18      	it	ne
   11752:	2010      	movne	r0, #16
   11754:	4770      	bx	lr
   11756:	bf00      	nop
   11758:	20001080 	.word	0x20001080

0001175c <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
   1175c:	6903      	ldr	r3, [r0, #16]
   1175e:	420b      	tst	r3, r1
   11760:	d1fc      	bne.n	1175c <hri_tc_wait_for_sync>
	};
}
   11762:	4770      	bx	lr

00011764 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
   11764:	68c0      	ldr	r0, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
   11766:	6803      	ldr	r3, [r0, #0]
   11768:	f043 0302 	orr.w	r3, r3, #2
   1176c:	6003      	str	r3, [r0, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   1176e:	2103      	movs	r1, #3
   11770:	4b00      	ldr	r3, [pc, #0]	; (11774 <_tc_timer_start+0x10>)
   11772:	4718      	bx	r3
   11774:	0001175d 	.word	0x0001175d

00011778 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
   11778:	68c0      	ldr	r0, [r0, #12]
{
   1177a:	b508      	push	{r3, lr}
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   1177c:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   1177e:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11782:	2b02      	cmp	r3, #2
   11784:	d104      	bne.n	11790 <_tc_timer_get_period+0x18>
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11786:	4b0e      	ldr	r3, [pc, #56]	; (117c0 <_tc_timer_get_period+0x48>)
   11788:	21c0      	movs	r1, #192	; 0xc0
   1178a:	4798      	blx	r3
	return ((Tc *)hw)->COUNT32.CC[index].reg;
   1178c:	69c0      	ldr	r0, [r0, #28]
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
}
   1178e:	bd08      	pop	{r3, pc}
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11790:	6803      	ldr	r3, [r0, #0]
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11792:	f013 0f0c 	tst.w	r3, #12
   11796:	d105      	bne.n	117a4 <_tc_timer_get_period+0x2c>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11798:	4b09      	ldr	r3, [pc, #36]	; (117c0 <_tc_timer_get_period+0x48>)
   1179a:	21c0      	movs	r1, #192	; 0xc0
   1179c:	4798      	blx	r3
	return ((Tc *)hw)->COUNT16.CC[index].reg;
   1179e:	8b80      	ldrh	r0, [r0, #28]
   117a0:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
   117a2:	e7f4      	b.n	1178e <_tc_timer_get_period+0x16>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   117a4:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   117a6:	f3c3 0381 	ubfx	r3, r3, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   117aa:	2b01      	cmp	r3, #1
   117ac:	d105      	bne.n	117ba <_tc_timer_get_period+0x42>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   117ae:	4b04      	ldr	r3, [pc, #16]	; (117c0 <_tc_timer_get_period+0x48>)
   117b0:	2120      	movs	r1, #32
   117b2:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.PER.reg;
   117b4:	7ec0      	ldrb	r0, [r0, #27]
   117b6:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
   117b8:	e7e9      	b.n	1178e <_tc_timer_get_period+0x16>
	return 0;
   117ba:	2000      	movs	r0, #0
   117bc:	e7e7      	b.n	1178e <_tc_timer_get_period+0x16>
   117be:	bf00      	nop
   117c0:	0001175d 	.word	0x0001175d

000117c4 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
   117c4:	b508      	push	{r3, lr}
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
   117c6:	68c0      	ldr	r0, [r0, #12]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   117c8:	4b03      	ldr	r3, [pc, #12]	; (117d8 <_tc_timer_is_started+0x14>)
   117ca:	2103      	movs	r1, #3
   117cc:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   117ce:	6800      	ldr	r0, [r0, #0]
}
   117d0:	f3c0 0040 	ubfx	r0, r0, #1, #1
   117d4:	bd08      	pop	{r3, pc}
   117d6:	bf00      	nop
   117d8:	0001175d 	.word	0x0001175d

000117dc <tc_interrupt_handler>:
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
	void *const hw = device->hw;
   117dc:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
   117de:	7a91      	ldrb	r1, [r2, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
   117e0:	07c9      	lsls	r1, r1, #31
   117e2:	d503      	bpl.n	117ec <tc_interrupt_handler+0x10>
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
   117e4:	2101      	movs	r1, #1
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
   117e6:	6803      	ldr	r3, [r0, #0]
   117e8:	7291      	strb	r1, [r2, #10]
   117ea:	4718      	bx	r3
	}
}
   117ec:	4770      	bx	lr
	...

000117f0 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
   117f0:	b570      	push	{r4, r5, r6, lr}
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   117f2:	4d15      	ldr	r5, [pc, #84]	; (11848 <get_tc_index+0x58>)
{
   117f4:	4606      	mov	r6, r0
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   117f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
   117f8:	b088      	sub	sp, #32
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   117fa:	466c      	mov	r4, sp
   117fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   117fe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   11802:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
   11806:	466a      	mov	r2, sp
   11808:	2300      	movs	r3, #0
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
   1180a:	f852 1b04 	ldr.w	r1, [r2], #4
   1180e:	42b1      	cmp	r1, r6
   11810:	d104      	bne.n	1181c <get_tc_index+0x2c>
			return i;
   11812:	b2d8      	uxtb	r0, r3
		if (_tcs[i].number == index) {
   11814:	b93b      	cbnz	r3, 11826 <get_tc_index+0x36>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
   11816:	4618      	mov	r0, r3
			return i;
   11818:	b240      	sxtb	r0, r0
   1181a:	e012      	b.n	11842 <get_tc_index+0x52>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
   1181c:	3301      	adds	r3, #1
   1181e:	2b08      	cmp	r3, #8
   11820:	d1f3      	bne.n	1180a <get_tc_index+0x1a>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
   11822:	2000      	movs	r0, #0
   11824:	e7f8      	b.n	11818 <get_tc_index+0x28>
		if (_tcs[i].number == index) {
   11826:	2801      	cmp	r0, #1
   11828:	d0f6      	beq.n	11818 <get_tc_index+0x28>
   1182a:	2802      	cmp	r0, #2
   1182c:	d0f4      	beq.n	11818 <get_tc_index+0x28>
   1182e:	2803      	cmp	r0, #3
   11830:	d0f2      	beq.n	11818 <get_tc_index+0x28>
	ASSERT(false);
   11832:	2000      	movs	r0, #0
   11834:	4905      	ldr	r1, [pc, #20]	; (1184c <get_tc_index+0x5c>)
   11836:	4b06      	ldr	r3, [pc, #24]	; (11850 <get_tc_index+0x60>)
   11838:	f240 1267 	movw	r2, #359	; 0x167
   1183c:	4798      	blx	r3
	return -1;
   1183e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   11842:	b008      	add	sp, #32
   11844:	bd70      	pop	{r4, r5, r6, pc}
   11846:	bf00      	nop
   11848:	000152d0 	.word	0x000152d0
   1184c:	000152ba 	.word	0x000152ba
   11850:	0000cb55 	.word	0x0000cb55

00011854 <_tc_timer_set_irq>:
{
   11854:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
   11856:	4b0a      	ldr	r3, [pc, #40]	; (11880 <_tc_timer_set_irq+0x2c>)
   11858:	68c0      	ldr	r0, [r0, #12]
   1185a:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   1185c:	4b09      	ldr	r3, [pc, #36]	; (11884 <_tc_timer_set_irq+0x30>)
   1185e:	490a      	ldr	r1, [pc, #40]	; (11888 <_tc_timer_set_irq+0x34>)
	int8_t      i  = get_tc_index(hw);
   11860:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
   11862:	f44f 7291 	mov.w	r2, #290	; 0x122
   11866:	2001      	movs	r0, #1
   11868:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
   1186a:	4808      	ldr	r0, [pc, #32]	; (1188c <_tc_timer_set_irq+0x38>)
   1186c:	2314      	movs	r3, #20
   1186e:	fb03 0404 	mla	r4, r3, r4, r0
   11872:	4b07      	ldr	r3, [pc, #28]	; (11890 <_tc_timer_set_irq+0x3c>)
   11874:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
}
   11878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_irq_set(_tcs[i].irq);
   1187c:	4718      	bx	r3
   1187e:	bf00      	nop
   11880:	000117f1 	.word	0x000117f1
   11884:	0000cb55 	.word	0x0000cb55
   11888:	000152ba 	.word	0x000152ba
   1188c:	000152d0 	.word	0x000152d0
   11890:	0000b02d 	.word	0x0000b02d

00011894 <_tc_timer_stop>:
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
   11894:	68c0      	ldr	r0, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11896:	6803      	ldr	r3, [r0, #0]
   11898:	f023 0302 	bic.w	r3, r3, #2
   1189c:	6003      	str	r3, [r0, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   1189e:	2103      	movs	r1, #3
   118a0:	4b00      	ldr	r3, [pc, #0]	; (118a4 <_tc_timer_stop+0x10>)
   118a2:	4718      	bx	r3
   118a4:	0001175d 	.word	0x0001175d

000118a8 <_tc_timer_deinit>:
{
   118a8:	b570      	push	{r4, r5, r6, lr}
	void *const hw = device->hw;
   118aa:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
   118ac:	4b17      	ldr	r3, [pc, #92]	; (1190c <_tc_timer_deinit+0x64>)
   118ae:	4620      	mov	r0, r4
   118b0:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   118b2:	4b17      	ldr	r3, [pc, #92]	; (11910 <_tc_timer_deinit+0x68>)
   118b4:	4917      	ldr	r1, [pc, #92]	; (11914 <_tc_timer_deinit+0x6c>)
	int8_t      i  = get_tc_index(hw);
   118b6:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
   118b8:	22cd      	movs	r2, #205	; 0xcd
   118ba:	2001      	movs	r0, #1
   118bc:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
   118be:	4816      	ldr	r0, [pc, #88]	; (11918 <_tc_timer_deinit+0x70>)
   118c0:	2314      	movs	r3, #20
   118c2:	fb03 0505 	mla	r5, r3, r5, r0
   118c6:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   118ca:	2b00      	cmp	r3, #0
   118cc:	db0d      	blt.n	118ea <_tc_timer_deinit+0x42>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   118ce:	095a      	lsrs	r2, r3, #5
   118d0:	2101      	movs	r1, #1
   118d2:	f003 031f 	and.w	r3, r3, #31
   118d6:	fa01 f303 	lsl.w	r3, r1, r3
   118da:	3220      	adds	r2, #32
   118dc:	490f      	ldr	r1, [pc, #60]	; (1191c <_tc_timer_deinit+0x74>)
   118de:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   118e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   118e6:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   118ea:	6823      	ldr	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   118ec:	4a0c      	ldr	r2, [pc, #48]	; (11920 <_tc_timer_deinit+0x78>)
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   118ee:	f023 0302 	bic.w	r3, r3, #2
   118f2:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   118f4:	2103      	movs	r1, #3
   118f6:	4620      	mov	r0, r4
   118f8:	4790      	blx	r2
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
   118fa:	6823      	ldr	r3, [r4, #0]
   118fc:	f043 0301 	orr.w	r3, r3, #1
   11900:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
   11902:	2101      	movs	r1, #1
}
   11904:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11908:	4710      	bx	r2
   1190a:	bf00      	nop
   1190c:	000117f1 	.word	0x000117f1
   11910:	0000cb55 	.word	0x0000cb55
   11914:	000152ba 	.word	0x000152ba
   11918:	000152d0 	.word	0x000152d0
   1191c:	e000e100 	.word	0xe000e100
   11920:	0001175d 	.word	0x0001175d

00011924 <_tc_timer_init>:
{
   11924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int8_t i = get_tc_index(hw);
   11928:	4b51      	ldr	r3, [pc, #324]	; (11a70 <_tc_timer_init+0x14c>)
{
   1192a:	4607      	mov	r7, r0
	int8_t i = get_tc_index(hw);
   1192c:	4608      	mov	r0, r1
{
   1192e:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
   11930:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   11932:	4b50      	ldr	r3, [pc, #320]	; (11a74 <_tc_timer_init+0x150>)
   11934:	4950      	ldr	r1, [pc, #320]	; (11a78 <_tc_timer_init+0x154>)
	device->hw = hw;
   11936:	60fc      	str	r4, [r7, #12]
	ASSERT(ARRAY_SIZE(_tcs));
   11938:	22a0      	movs	r2, #160	; 0xa0
	int8_t i = get_tc_index(hw);
   1193a:	4606      	mov	r6, r0
	ASSERT(ARRAY_SIZE(_tcs));
   1193c:	2001      	movs	r0, #1
   1193e:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
   11940:	6923      	ldr	r3, [r4, #16]
   11942:	4a4e      	ldr	r2, [pc, #312]	; (11a7c <_tc_timer_init+0x158>)
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
   11944:	f013 0f01 	tst.w	r3, #1
   11948:	d112      	bne.n	11970 <_tc_timer_init+0x4c>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   1194a:	2103      	movs	r1, #3
   1194c:	4620      	mov	r0, r4
   1194e:	4790      	blx	r2
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11950:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
   11952:	079b      	lsls	r3, r3, #30
   11954:	d507      	bpl.n	11966 <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11956:	6823      	ldr	r3, [r4, #0]
   11958:	f023 0302 	bic.w	r3, r3, #2
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   1195c:	2103      	movs	r1, #3
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   1195e:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11960:	4790      	blx	r2
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
   11962:	2102      	movs	r1, #2
   11964:	4790      	blx	r2
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
   11966:	2301      	movs	r3, #1
   11968:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   1196a:	2103      	movs	r1, #3
   1196c:	4620      	mov	r0, r4
   1196e:	4790      	blx	r2
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
   11970:	f8df 9124 	ldr.w	r9, [pc, #292]	; 11a98 <_tc_timer_init+0x174>
   11974:	2514      	movs	r5, #20
   11976:	fb05 9506 	mla	r5, r5, r6, r9
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
   1197a:	2101      	movs	r1, #1
   1197c:	4620      	mov	r0, r4
   1197e:	4790      	blx	r2
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
   11980:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
   11984:	f8c4 8000 	str.w	r8, [r4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11988:	2103      	movs	r1, #3
   1198a:	4790      	blx	r2
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
   1198c:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
   11990:	73e3      	strb	r3, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
   11992:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
   11994:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
   11996:	2301      	movs	r3, #1
   11998:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
   1199a:	f008 030c 	and.w	r3, r8, #12
   1199e:	2b08      	cmp	r3, #8
   119a0:	d13b      	bne.n	11a1a <_tc_timer_init+0xf6>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
   119a2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   119a4:	61e3      	str	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   119a6:	21c0      	movs	r1, #192	; 0xc0
   119a8:	4790      	blx	r2
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
   119aa:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   119ac:	6223      	str	r3, [r4, #32]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   119ae:	21c0      	movs	r1, #192	; 0xc0
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   119b0:	4620      	mov	r0, r4
   119b2:	4790      	blx	r2
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
   119b4:	2301      	movs	r3, #1
   119b6:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
   119b8:	4b31      	ldr	r3, [pc, #196]	; (11a80 <_tc_timer_init+0x15c>)
   119ba:	429c      	cmp	r4, r3
   119bc:	d146      	bne.n	11a4c <_tc_timer_init+0x128>
		_tc0_dev = (struct _timer_device *)dev;
   119be:	4b31      	ldr	r3, [pc, #196]	; (11a84 <_tc_timer_init+0x160>)
   119c0:	601f      	str	r7, [r3, #0]
	NVIC_DisableIRQ(_tcs[i].irq);
   119c2:	2314      	movs	r3, #20
   119c4:	fb03 9306 	mla	r3, r3, r6, r9
   119c8:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   119cc:	2b00      	cmp	r3, #0
   119ce:	db0d      	blt.n	119ec <_tc_timer_init+0xc8>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   119d0:	095a      	lsrs	r2, r3, #5
   119d2:	2101      	movs	r1, #1
   119d4:	f003 031f 	and.w	r3, r3, #31
   119d8:	fa01 f303 	lsl.w	r3, r1, r3
   119dc:	3220      	adds	r2, #32
   119de:	492a      	ldr	r1, [pc, #168]	; (11a88 <_tc_timer_init+0x164>)
   119e0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   119e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   119e8:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
   119ec:	2014      	movs	r0, #20
   119ee:	fb00 9606 	mla	r6, r0, r6, r9
   119f2:	f9b6 3022 	ldrsh.w	r3, [r6, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   119f6:	2b00      	cmp	r3, #0
   119f8:	db0c      	blt.n	11a14 <_tc_timer_init+0xf0>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   119fa:	f003 011f 	and.w	r1, r3, #31
   119fe:	095b      	lsrs	r3, r3, #5
   11a00:	009b      	lsls	r3, r3, #2
   11a02:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   11a06:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   11a0a:	2201      	movs	r2, #1
   11a0c:	408a      	lsls	r2, r1
   11a0e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11a12:	601a      	str	r2, [r3, #0]
}
   11a14:	2000      	movs	r0, #0
   11a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
   11a1a:	b933      	cbnz	r3, 11a2a <_tc_timer_init+0x106>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
   11a1c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   11a1e:	83a3      	strh	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11a20:	21c0      	movs	r1, #192	; 0xc0
   11a22:	4790      	blx	r2
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
   11a24:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   11a26:	83e3      	strh	r3, [r4, #30]
   11a28:	e7c1      	b.n	119ae <_tc_timer_init+0x8a>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
   11a2a:	2b04      	cmp	r3, #4
   11a2c:	d1c2      	bne.n	119b4 <_tc_timer_init+0x90>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
   11a2e:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
   11a32:	7723      	strb	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11a34:	21c0      	movs	r1, #192	; 0xc0
   11a36:	4790      	blx	r2
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
   11a38:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
   11a3c:	7763      	strb	r3, [r4, #29]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11a3e:	21c0      	movs	r1, #192	; 0xc0
   11a40:	4790      	blx	r2
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
   11a42:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
   11a46:	76e3      	strb	r3, [r4, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   11a48:	2120      	movs	r1, #32
   11a4a:	e7b1      	b.n	119b0 <_tc_timer_init+0x8c>
	if (hw == TC1) {
   11a4c:	4b0f      	ldr	r3, [pc, #60]	; (11a8c <_tc_timer_init+0x168>)
   11a4e:	429c      	cmp	r4, r3
   11a50:	d008      	beq.n	11a64 <_tc_timer_init+0x140>
	if (hw == TC2) {
   11a52:	4b0f      	ldr	r3, [pc, #60]	; (11a90 <_tc_timer_init+0x16c>)
   11a54:	429c      	cmp	r4, r3
   11a56:	d008      	beq.n	11a6a <_tc_timer_init+0x146>
	if (hw == TC3) {
   11a58:	4b0e      	ldr	r3, [pc, #56]	; (11a94 <_tc_timer_init+0x170>)
   11a5a:	429c      	cmp	r4, r3
   11a5c:	d1b1      	bne.n	119c2 <_tc_timer_init+0x9e>
		_tc3_dev = (struct _timer_device *)dev;
   11a5e:	4b09      	ldr	r3, [pc, #36]	; (11a84 <_tc_timer_init+0x160>)
   11a60:	60df      	str	r7, [r3, #12]
   11a62:	e7ae      	b.n	119c2 <_tc_timer_init+0x9e>
		_tc1_dev = (struct _timer_device *)dev;
   11a64:	4b07      	ldr	r3, [pc, #28]	; (11a84 <_tc_timer_init+0x160>)
   11a66:	605f      	str	r7, [r3, #4]
	if (hw == TC3) {
   11a68:	e7ab      	b.n	119c2 <_tc_timer_init+0x9e>
		_tc2_dev = (struct _timer_device *)dev;
   11a6a:	4b06      	ldr	r3, [pc, #24]	; (11a84 <_tc_timer_init+0x160>)
   11a6c:	609f      	str	r7, [r3, #8]
	if (hw == TC3) {
   11a6e:	e7a8      	b.n	119c2 <_tc_timer_init+0x9e>
   11a70:	000117f1 	.word	0x000117f1
   11a74:	0000cb55 	.word	0x0000cb55
   11a78:	000152ba 	.word	0x000152ba
   11a7c:	0001175d 	.word	0x0001175d
   11a80:	40003800 	.word	0x40003800
   11a84:	200010a0 	.word	0x200010a0
   11a88:	e000e100 	.word	0xe000e100
   11a8c:	40003c00 	.word	0x40003c00
   11a90:	4101a000 	.word	0x4101a000
   11a94:	4101c000 	.word	0x4101c000
   11a98:	000152d0 	.word	0x000152d0

00011a9c <_tc_timer_set_period>:
	void *const hw = device->hw;
   11a9c:	68c0      	ldr	r0, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11a9e:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   11aa0:	f3c3 0381 	ubfx	r3, r3, #2, #2
	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11aa4:	2b02      	cmp	r3, #2
   11aa6:	d103      	bne.n	11ab0 <_tc_timer_set_period+0x14>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   11aa8:	61c1      	str	r1, [r0, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11aaa:	21c0      	movs	r1, #192	; 0xc0
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   11aac:	4b09      	ldr	r3, [pc, #36]	; (11ad4 <_tc_timer_set_period+0x38>)
   11aae:	4718      	bx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11ab0:	6803      	ldr	r3, [r0, #0]
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11ab2:	f013 0f0c 	tst.w	r3, #12
   11ab6:	d102      	bne.n	11abe <_tc_timer_set_period+0x22>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
   11ab8:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   11aba:	8381      	strh	r1, [r0, #28]
   11abc:	e7f5      	b.n	11aaa <_tc_timer_set_period+0xe>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11abe:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   11ac0:	f3c3 0381 	ubfx	r3, r3, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11ac4:	2b01      	cmp	r3, #1
   11ac6:	d103      	bne.n	11ad0 <_tc_timer_set_period+0x34>
		hri_tccount8_write_PER_reg(hw, clock_cycles);
   11ac8:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
   11aca:	76c1      	strb	r1, [r0, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   11acc:	2120      	movs	r1, #32
   11ace:	e7ed      	b.n	11aac <_tc_timer_set_period+0x10>
}
   11ad0:	4770      	bx	lr
   11ad2:	bf00      	nop
   11ad4:	0001175d 	.word	0x0001175d

00011ad8 <_tc_get_timer>:
}
   11ad8:	4800      	ldr	r0, [pc, #0]	; (11adc <_tc_get_timer+0x4>)
   11ada:	4770      	bx	lr
   11adc:	20000528 	.word	0x20000528

00011ae0 <TC0_Handler>:
	tc_interrupt_handler(_tc0_dev);
   11ae0:	4b01      	ldr	r3, [pc, #4]	; (11ae8 <TC0_Handler+0x8>)
   11ae2:	6818      	ldr	r0, [r3, #0]
   11ae4:	4b01      	ldr	r3, [pc, #4]	; (11aec <TC0_Handler+0xc>)
   11ae6:	4718      	bx	r3
   11ae8:	200010a0 	.word	0x200010a0
   11aec:	000117dd 	.word	0x000117dd

00011af0 <TC1_Handler>:
	tc_interrupt_handler(_tc1_dev);
   11af0:	4b01      	ldr	r3, [pc, #4]	; (11af8 <TC1_Handler+0x8>)
   11af2:	6858      	ldr	r0, [r3, #4]
   11af4:	4b01      	ldr	r3, [pc, #4]	; (11afc <TC1_Handler+0xc>)
   11af6:	4718      	bx	r3
   11af8:	200010a0 	.word	0x200010a0
   11afc:	000117dd 	.word	0x000117dd

00011b00 <TC2_Handler>:
	tc_interrupt_handler(_tc2_dev);
   11b00:	4b01      	ldr	r3, [pc, #4]	; (11b08 <TC2_Handler+0x8>)
   11b02:	6898      	ldr	r0, [r3, #8]
   11b04:	4b01      	ldr	r3, [pc, #4]	; (11b0c <TC2_Handler+0xc>)
   11b06:	4718      	bx	r3
   11b08:	200010a0 	.word	0x200010a0
   11b0c:	000117dd 	.word	0x000117dd

00011b10 <TC3_Handler>:
	tc_interrupt_handler(_tc3_dev);
   11b10:	4b01      	ldr	r3, [pc, #4]	; (11b18 <TC3_Handler+0x8>)
   11b12:	68d8      	ldr	r0, [r3, #12]
   11b14:	4b01      	ldr	r3, [pc, #4]	; (11b1c <TC3_Handler+0xc>)
   11b16:	4718      	bx	r3
   11b18:	200010a0 	.word	0x200010a0
   11b1c:	000117dd 	.word	0x000117dd

00011b20 <_delay_init>:
   11b20:	4b03      	ldr	r3, [pc, #12]	; (11b30 <_delay_init+0x10>)
   11b22:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
   11b26:	605a      	str	r2, [r3, #4]
   11b28:	2205      	movs	r2, #5
   11b2a:	601a      	str	r2, [r3, #0]
   11b2c:	4770      	bx	lr
   11b2e:	bf00      	nop
   11b30:	e000e010 	.word	0xe000e010

00011b34 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
   11b34:	0e0b      	lsrs	r3, r1, #24
   11b36:	4a0c      	ldr	r2, [pc, #48]	; (11b68 <_delay_cycles+0x34>)
{
   11b38:	b530      	push	{r4, r5, lr}
	uint8_t  n   = cycles >> 24;
   11b3a:	4618      	mov	r0, r3
	uint32_t buf = cycles;

	while (n--) {
		SysTick->LOAD = 0xFFFFFF;
   11b3c:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
	while (n--) {
   11b40:	3801      	subs	r0, #1
   11b42:	b2c0      	uxtb	r0, r0
   11b44:	28ff      	cmp	r0, #255	; 0xff
   11b46:	d108      	bne.n	11b5a <_delay_cycles+0x26>
   11b48:	eba3 6303 	sub.w	r3, r3, r3, lsl #24
   11b4c:	4419      	add	r1, r3
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
   11b4e:	6051      	str	r1, [r2, #4]
	SysTick->VAL  = buf;
   11b50:	6091      	str	r1, [r2, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
   11b52:	6813      	ldr	r3, [r2, #0]
   11b54:	03db      	lsls	r3, r3, #15
   11b56:	d5fc      	bpl.n	11b52 <_delay_cycles+0x1e>
		;
}
   11b58:	bd30      	pop	{r4, r5, pc}
		SysTick->LOAD = 0xFFFFFF;
   11b5a:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
   11b5c:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
   11b5e:	6815      	ldr	r5, [r2, #0]
   11b60:	03ed      	lsls	r5, r5, #15
   11b62:	d5fc      	bpl.n	11b5e <_delay_cycles+0x2a>
   11b64:	e7ec      	b.n	11b40 <_delay_cycles+0xc>
   11b66:	bf00      	nop
   11b68:	e000e010 	.word	0xe000e010

00011b6c <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
   11b6c:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
   11b6e:	2000      	movs	r0, #0
   11b70:	4770      	bx	lr
	...

00011b74 <__aeabi_drsub>:
   11b74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   11b78:	e002      	b.n	11b80 <__adddf3>
   11b7a:	bf00      	nop

00011b7c <__aeabi_dsub>:
   11b7c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00011b80 <__adddf3>:
   11b80:	b530      	push	{r4, r5, lr}
   11b82:	ea4f 0441 	mov.w	r4, r1, lsl #1
   11b86:	ea4f 0543 	mov.w	r5, r3, lsl #1
   11b8a:	ea94 0f05 	teq	r4, r5
   11b8e:	bf08      	it	eq
   11b90:	ea90 0f02 	teqeq	r0, r2
   11b94:	bf1f      	itttt	ne
   11b96:	ea54 0c00 	orrsne.w	ip, r4, r0
   11b9a:	ea55 0c02 	orrsne.w	ip, r5, r2
   11b9e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   11ba2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   11ba6:	f000 80e2 	beq.w	11d6e <__adddf3+0x1ee>
   11baa:	ea4f 5454 	mov.w	r4, r4, lsr #21
   11bae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   11bb2:	bfb8      	it	lt
   11bb4:	426d      	neglt	r5, r5
   11bb6:	dd0c      	ble.n	11bd2 <__adddf3+0x52>
   11bb8:	442c      	add	r4, r5
   11bba:	ea80 0202 	eor.w	r2, r0, r2
   11bbe:	ea81 0303 	eor.w	r3, r1, r3
   11bc2:	ea82 0000 	eor.w	r0, r2, r0
   11bc6:	ea83 0101 	eor.w	r1, r3, r1
   11bca:	ea80 0202 	eor.w	r2, r0, r2
   11bce:	ea81 0303 	eor.w	r3, r1, r3
   11bd2:	2d36      	cmp	r5, #54	; 0x36
   11bd4:	bf88      	it	hi
   11bd6:	bd30      	pophi	{r4, r5, pc}
   11bd8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   11bdc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   11be0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   11be4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   11be8:	d002      	beq.n	11bf0 <__adddf3+0x70>
   11bea:	4240      	negs	r0, r0
   11bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   11bf0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   11bf4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   11bf8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   11bfc:	d002      	beq.n	11c04 <__adddf3+0x84>
   11bfe:	4252      	negs	r2, r2
   11c00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   11c04:	ea94 0f05 	teq	r4, r5
   11c08:	f000 80a7 	beq.w	11d5a <__adddf3+0x1da>
   11c0c:	f1a4 0401 	sub.w	r4, r4, #1
   11c10:	f1d5 0e20 	rsbs	lr, r5, #32
   11c14:	db0d      	blt.n	11c32 <__adddf3+0xb2>
   11c16:	fa02 fc0e 	lsl.w	ip, r2, lr
   11c1a:	fa22 f205 	lsr.w	r2, r2, r5
   11c1e:	1880      	adds	r0, r0, r2
   11c20:	f141 0100 	adc.w	r1, r1, #0
   11c24:	fa03 f20e 	lsl.w	r2, r3, lr
   11c28:	1880      	adds	r0, r0, r2
   11c2a:	fa43 f305 	asr.w	r3, r3, r5
   11c2e:	4159      	adcs	r1, r3
   11c30:	e00e      	b.n	11c50 <__adddf3+0xd0>
   11c32:	f1a5 0520 	sub.w	r5, r5, #32
   11c36:	f10e 0e20 	add.w	lr, lr, #32
   11c3a:	2a01      	cmp	r2, #1
   11c3c:	fa03 fc0e 	lsl.w	ip, r3, lr
   11c40:	bf28      	it	cs
   11c42:	f04c 0c02 	orrcs.w	ip, ip, #2
   11c46:	fa43 f305 	asr.w	r3, r3, r5
   11c4a:	18c0      	adds	r0, r0, r3
   11c4c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   11c50:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   11c54:	d507      	bpl.n	11c66 <__adddf3+0xe6>
   11c56:	f04f 0e00 	mov.w	lr, #0
   11c5a:	f1dc 0c00 	rsbs	ip, ip, #0
   11c5e:	eb7e 0000 	sbcs.w	r0, lr, r0
   11c62:	eb6e 0101 	sbc.w	r1, lr, r1
   11c66:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   11c6a:	d31b      	bcc.n	11ca4 <__adddf3+0x124>
   11c6c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   11c70:	d30c      	bcc.n	11c8c <__adddf3+0x10c>
   11c72:	0849      	lsrs	r1, r1, #1
   11c74:	ea5f 0030 	movs.w	r0, r0, rrx
   11c78:	ea4f 0c3c 	mov.w	ip, ip, rrx
   11c7c:	f104 0401 	add.w	r4, r4, #1
   11c80:	ea4f 5244 	mov.w	r2, r4, lsl #21
   11c84:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   11c88:	f080 809a 	bcs.w	11dc0 <__adddf3+0x240>
   11c8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   11c90:	bf08      	it	eq
   11c92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   11c96:	f150 0000 	adcs.w	r0, r0, #0
   11c9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   11c9e:	ea41 0105 	orr.w	r1, r1, r5
   11ca2:	bd30      	pop	{r4, r5, pc}
   11ca4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   11ca8:	4140      	adcs	r0, r0
   11caa:	eb41 0101 	adc.w	r1, r1, r1
   11cae:	3c01      	subs	r4, #1
   11cb0:	bf28      	it	cs
   11cb2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   11cb6:	d2e9      	bcs.n	11c8c <__adddf3+0x10c>
   11cb8:	f091 0f00 	teq	r1, #0
   11cbc:	bf04      	itt	eq
   11cbe:	4601      	moveq	r1, r0
   11cc0:	2000      	moveq	r0, #0
   11cc2:	fab1 f381 	clz	r3, r1
   11cc6:	bf08      	it	eq
   11cc8:	3320      	addeq	r3, #32
   11cca:	f1a3 030b 	sub.w	r3, r3, #11
   11cce:	f1b3 0220 	subs.w	r2, r3, #32
   11cd2:	da0c      	bge.n	11cee <__adddf3+0x16e>
   11cd4:	320c      	adds	r2, #12
   11cd6:	dd08      	ble.n	11cea <__adddf3+0x16a>
   11cd8:	f102 0c14 	add.w	ip, r2, #20
   11cdc:	f1c2 020c 	rsb	r2, r2, #12
   11ce0:	fa01 f00c 	lsl.w	r0, r1, ip
   11ce4:	fa21 f102 	lsr.w	r1, r1, r2
   11ce8:	e00c      	b.n	11d04 <__adddf3+0x184>
   11cea:	f102 0214 	add.w	r2, r2, #20
   11cee:	bfd8      	it	le
   11cf0:	f1c2 0c20 	rsble	ip, r2, #32
   11cf4:	fa01 f102 	lsl.w	r1, r1, r2
   11cf8:	fa20 fc0c 	lsr.w	ip, r0, ip
   11cfc:	bfdc      	itt	le
   11cfe:	ea41 010c 	orrle.w	r1, r1, ip
   11d02:	4090      	lslle	r0, r2
   11d04:	1ae4      	subs	r4, r4, r3
   11d06:	bfa2      	ittt	ge
   11d08:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   11d0c:	4329      	orrge	r1, r5
   11d0e:	bd30      	popge	{r4, r5, pc}
   11d10:	ea6f 0404 	mvn.w	r4, r4
   11d14:	3c1f      	subs	r4, #31
   11d16:	da1c      	bge.n	11d52 <__adddf3+0x1d2>
   11d18:	340c      	adds	r4, #12
   11d1a:	dc0e      	bgt.n	11d3a <__adddf3+0x1ba>
   11d1c:	f104 0414 	add.w	r4, r4, #20
   11d20:	f1c4 0220 	rsb	r2, r4, #32
   11d24:	fa20 f004 	lsr.w	r0, r0, r4
   11d28:	fa01 f302 	lsl.w	r3, r1, r2
   11d2c:	ea40 0003 	orr.w	r0, r0, r3
   11d30:	fa21 f304 	lsr.w	r3, r1, r4
   11d34:	ea45 0103 	orr.w	r1, r5, r3
   11d38:	bd30      	pop	{r4, r5, pc}
   11d3a:	f1c4 040c 	rsb	r4, r4, #12
   11d3e:	f1c4 0220 	rsb	r2, r4, #32
   11d42:	fa20 f002 	lsr.w	r0, r0, r2
   11d46:	fa01 f304 	lsl.w	r3, r1, r4
   11d4a:	ea40 0003 	orr.w	r0, r0, r3
   11d4e:	4629      	mov	r1, r5
   11d50:	bd30      	pop	{r4, r5, pc}
   11d52:	fa21 f004 	lsr.w	r0, r1, r4
   11d56:	4629      	mov	r1, r5
   11d58:	bd30      	pop	{r4, r5, pc}
   11d5a:	f094 0f00 	teq	r4, #0
   11d5e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   11d62:	bf06      	itte	eq
   11d64:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   11d68:	3401      	addeq	r4, #1
   11d6a:	3d01      	subne	r5, #1
   11d6c:	e74e      	b.n	11c0c <__adddf3+0x8c>
   11d6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   11d72:	bf18      	it	ne
   11d74:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   11d78:	d029      	beq.n	11dce <__adddf3+0x24e>
   11d7a:	ea94 0f05 	teq	r4, r5
   11d7e:	bf08      	it	eq
   11d80:	ea90 0f02 	teqeq	r0, r2
   11d84:	d005      	beq.n	11d92 <__adddf3+0x212>
   11d86:	ea54 0c00 	orrs.w	ip, r4, r0
   11d8a:	bf04      	itt	eq
   11d8c:	4619      	moveq	r1, r3
   11d8e:	4610      	moveq	r0, r2
   11d90:	bd30      	pop	{r4, r5, pc}
   11d92:	ea91 0f03 	teq	r1, r3
   11d96:	bf1e      	ittt	ne
   11d98:	2100      	movne	r1, #0
   11d9a:	2000      	movne	r0, #0
   11d9c:	bd30      	popne	{r4, r5, pc}
   11d9e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   11da2:	d105      	bne.n	11db0 <__adddf3+0x230>
   11da4:	0040      	lsls	r0, r0, #1
   11da6:	4149      	adcs	r1, r1
   11da8:	bf28      	it	cs
   11daa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   11dae:	bd30      	pop	{r4, r5, pc}
   11db0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   11db4:	bf3c      	itt	cc
   11db6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   11dba:	bd30      	popcc	{r4, r5, pc}
   11dbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   11dc0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   11dc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   11dc8:	f04f 0000 	mov.w	r0, #0
   11dcc:	bd30      	pop	{r4, r5, pc}
   11dce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   11dd2:	bf1a      	itte	ne
   11dd4:	4619      	movne	r1, r3
   11dd6:	4610      	movne	r0, r2
   11dd8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   11ddc:	bf1c      	itt	ne
   11dde:	460b      	movne	r3, r1
   11de0:	4602      	movne	r2, r0
   11de2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   11de6:	bf06      	itte	eq
   11de8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   11dec:	ea91 0f03 	teqeq	r1, r3
   11df0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   11df4:	bd30      	pop	{r4, r5, pc}
   11df6:	bf00      	nop

00011df8 <__aeabi_ui2d>:
   11df8:	f090 0f00 	teq	r0, #0
   11dfc:	bf04      	itt	eq
   11dfe:	2100      	moveq	r1, #0
   11e00:	4770      	bxeq	lr
   11e02:	b530      	push	{r4, r5, lr}
   11e04:	f44f 6480 	mov.w	r4, #1024	; 0x400
   11e08:	f104 0432 	add.w	r4, r4, #50	; 0x32
   11e0c:	f04f 0500 	mov.w	r5, #0
   11e10:	f04f 0100 	mov.w	r1, #0
   11e14:	e750      	b.n	11cb8 <__adddf3+0x138>
   11e16:	bf00      	nop

00011e18 <__aeabi_i2d>:
   11e18:	f090 0f00 	teq	r0, #0
   11e1c:	bf04      	itt	eq
   11e1e:	2100      	moveq	r1, #0
   11e20:	4770      	bxeq	lr
   11e22:	b530      	push	{r4, r5, lr}
   11e24:	f44f 6480 	mov.w	r4, #1024	; 0x400
   11e28:	f104 0432 	add.w	r4, r4, #50	; 0x32
   11e2c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   11e30:	bf48      	it	mi
   11e32:	4240      	negmi	r0, r0
   11e34:	f04f 0100 	mov.w	r1, #0
   11e38:	e73e      	b.n	11cb8 <__adddf3+0x138>
   11e3a:	bf00      	nop

00011e3c <__aeabi_f2d>:
   11e3c:	0042      	lsls	r2, r0, #1
   11e3e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   11e42:	ea4f 0131 	mov.w	r1, r1, rrx
   11e46:	ea4f 7002 	mov.w	r0, r2, lsl #28
   11e4a:	bf1f      	itttt	ne
   11e4c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   11e50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   11e54:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   11e58:	4770      	bxne	lr
   11e5a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   11e5e:	bf08      	it	eq
   11e60:	4770      	bxeq	lr
   11e62:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   11e66:	bf04      	itt	eq
   11e68:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   11e6c:	4770      	bxeq	lr
   11e6e:	b530      	push	{r4, r5, lr}
   11e70:	f44f 7460 	mov.w	r4, #896	; 0x380
   11e74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   11e78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   11e7c:	e71c      	b.n	11cb8 <__adddf3+0x138>
   11e7e:	bf00      	nop

00011e80 <__aeabi_ul2d>:
   11e80:	ea50 0201 	orrs.w	r2, r0, r1
   11e84:	bf08      	it	eq
   11e86:	4770      	bxeq	lr
   11e88:	b530      	push	{r4, r5, lr}
   11e8a:	f04f 0500 	mov.w	r5, #0
   11e8e:	e00a      	b.n	11ea6 <__aeabi_l2d+0x16>

00011e90 <__aeabi_l2d>:
   11e90:	ea50 0201 	orrs.w	r2, r0, r1
   11e94:	bf08      	it	eq
   11e96:	4770      	bxeq	lr
   11e98:	b530      	push	{r4, r5, lr}
   11e9a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   11e9e:	d502      	bpl.n	11ea6 <__aeabi_l2d+0x16>
   11ea0:	4240      	negs	r0, r0
   11ea2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   11ea6:	f44f 6480 	mov.w	r4, #1024	; 0x400
   11eaa:	f104 0432 	add.w	r4, r4, #50	; 0x32
   11eae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   11eb2:	f43f aed8 	beq.w	11c66 <__adddf3+0xe6>
   11eb6:	f04f 0203 	mov.w	r2, #3
   11eba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   11ebe:	bf18      	it	ne
   11ec0:	3203      	addne	r2, #3
   11ec2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   11ec6:	bf18      	it	ne
   11ec8:	3203      	addne	r2, #3
   11eca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   11ece:	f1c2 0320 	rsb	r3, r2, #32
   11ed2:	fa00 fc03 	lsl.w	ip, r0, r3
   11ed6:	fa20 f002 	lsr.w	r0, r0, r2
   11eda:	fa01 fe03 	lsl.w	lr, r1, r3
   11ede:	ea40 000e 	orr.w	r0, r0, lr
   11ee2:	fa21 f102 	lsr.w	r1, r1, r2
   11ee6:	4414      	add	r4, r2
   11ee8:	e6bd      	b.n	11c66 <__adddf3+0xe6>
   11eea:	bf00      	nop

00011eec <__aeabi_dmul>:
   11eec:	b570      	push	{r4, r5, r6, lr}
   11eee:	f04f 0cff 	mov.w	ip, #255	; 0xff
   11ef2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   11ef6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   11efa:	bf1d      	ittte	ne
   11efc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   11f00:	ea94 0f0c 	teqne	r4, ip
   11f04:	ea95 0f0c 	teqne	r5, ip
   11f08:	f000 f8de 	bleq	120c8 <__aeabi_dmul+0x1dc>
   11f0c:	442c      	add	r4, r5
   11f0e:	ea81 0603 	eor.w	r6, r1, r3
   11f12:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   11f16:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   11f1a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   11f1e:	bf18      	it	ne
   11f20:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   11f24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   11f28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   11f2c:	d038      	beq.n	11fa0 <__aeabi_dmul+0xb4>
   11f2e:	fba0 ce02 	umull	ip, lr, r0, r2
   11f32:	f04f 0500 	mov.w	r5, #0
   11f36:	fbe1 e502 	umlal	lr, r5, r1, r2
   11f3a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   11f3e:	fbe0 e503 	umlal	lr, r5, r0, r3
   11f42:	f04f 0600 	mov.w	r6, #0
   11f46:	fbe1 5603 	umlal	r5, r6, r1, r3
   11f4a:	f09c 0f00 	teq	ip, #0
   11f4e:	bf18      	it	ne
   11f50:	f04e 0e01 	orrne.w	lr, lr, #1
   11f54:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   11f58:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   11f5c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   11f60:	d204      	bcs.n	11f6c <__aeabi_dmul+0x80>
   11f62:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   11f66:	416d      	adcs	r5, r5
   11f68:	eb46 0606 	adc.w	r6, r6, r6
   11f6c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   11f70:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   11f74:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   11f78:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   11f7c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   11f80:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   11f84:	bf88      	it	hi
   11f86:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   11f8a:	d81e      	bhi.n	11fca <__aeabi_dmul+0xde>
   11f8c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   11f90:	bf08      	it	eq
   11f92:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   11f96:	f150 0000 	adcs.w	r0, r0, #0
   11f9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   11f9e:	bd70      	pop	{r4, r5, r6, pc}
   11fa0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   11fa4:	ea46 0101 	orr.w	r1, r6, r1
   11fa8:	ea40 0002 	orr.w	r0, r0, r2
   11fac:	ea81 0103 	eor.w	r1, r1, r3
   11fb0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   11fb4:	bfc2      	ittt	gt
   11fb6:	ebd4 050c 	rsbsgt	r5, r4, ip
   11fba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   11fbe:	bd70      	popgt	{r4, r5, r6, pc}
   11fc0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   11fc4:	f04f 0e00 	mov.w	lr, #0
   11fc8:	3c01      	subs	r4, #1
   11fca:	f300 80ab 	bgt.w	12124 <__aeabi_dmul+0x238>
   11fce:	f114 0f36 	cmn.w	r4, #54	; 0x36
   11fd2:	bfde      	ittt	le
   11fd4:	2000      	movle	r0, #0
   11fd6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   11fda:	bd70      	pople	{r4, r5, r6, pc}
   11fdc:	f1c4 0400 	rsb	r4, r4, #0
   11fe0:	3c20      	subs	r4, #32
   11fe2:	da35      	bge.n	12050 <__aeabi_dmul+0x164>
   11fe4:	340c      	adds	r4, #12
   11fe6:	dc1b      	bgt.n	12020 <__aeabi_dmul+0x134>
   11fe8:	f104 0414 	add.w	r4, r4, #20
   11fec:	f1c4 0520 	rsb	r5, r4, #32
   11ff0:	fa00 f305 	lsl.w	r3, r0, r5
   11ff4:	fa20 f004 	lsr.w	r0, r0, r4
   11ff8:	fa01 f205 	lsl.w	r2, r1, r5
   11ffc:	ea40 0002 	orr.w	r0, r0, r2
   12000:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   12004:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   12008:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   1200c:	fa21 f604 	lsr.w	r6, r1, r4
   12010:	eb42 0106 	adc.w	r1, r2, r6
   12014:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12018:	bf08      	it	eq
   1201a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1201e:	bd70      	pop	{r4, r5, r6, pc}
   12020:	f1c4 040c 	rsb	r4, r4, #12
   12024:	f1c4 0520 	rsb	r5, r4, #32
   12028:	fa00 f304 	lsl.w	r3, r0, r4
   1202c:	fa20 f005 	lsr.w	r0, r0, r5
   12030:	fa01 f204 	lsl.w	r2, r1, r4
   12034:	ea40 0002 	orr.w	r0, r0, r2
   12038:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   1203c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   12040:	f141 0100 	adc.w	r1, r1, #0
   12044:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12048:	bf08      	it	eq
   1204a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1204e:	bd70      	pop	{r4, r5, r6, pc}
   12050:	f1c4 0520 	rsb	r5, r4, #32
   12054:	fa00 f205 	lsl.w	r2, r0, r5
   12058:	ea4e 0e02 	orr.w	lr, lr, r2
   1205c:	fa20 f304 	lsr.w	r3, r0, r4
   12060:	fa01 f205 	lsl.w	r2, r1, r5
   12064:	ea43 0302 	orr.w	r3, r3, r2
   12068:	fa21 f004 	lsr.w	r0, r1, r4
   1206c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12070:	fa21 f204 	lsr.w	r2, r1, r4
   12074:	ea20 0002 	bic.w	r0, r0, r2
   12078:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   1207c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12080:	bf08      	it	eq
   12082:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   12086:	bd70      	pop	{r4, r5, r6, pc}
   12088:	f094 0f00 	teq	r4, #0
   1208c:	d10f      	bne.n	120ae <__aeabi_dmul+0x1c2>
   1208e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   12092:	0040      	lsls	r0, r0, #1
   12094:	eb41 0101 	adc.w	r1, r1, r1
   12098:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1209c:	bf08      	it	eq
   1209e:	3c01      	subeq	r4, #1
   120a0:	d0f7      	beq.n	12092 <__aeabi_dmul+0x1a6>
   120a2:	ea41 0106 	orr.w	r1, r1, r6
   120a6:	f095 0f00 	teq	r5, #0
   120aa:	bf18      	it	ne
   120ac:	4770      	bxne	lr
   120ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   120b2:	0052      	lsls	r2, r2, #1
   120b4:	eb43 0303 	adc.w	r3, r3, r3
   120b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   120bc:	bf08      	it	eq
   120be:	3d01      	subeq	r5, #1
   120c0:	d0f7      	beq.n	120b2 <__aeabi_dmul+0x1c6>
   120c2:	ea43 0306 	orr.w	r3, r3, r6
   120c6:	4770      	bx	lr
   120c8:	ea94 0f0c 	teq	r4, ip
   120cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   120d0:	bf18      	it	ne
   120d2:	ea95 0f0c 	teqne	r5, ip
   120d6:	d00c      	beq.n	120f2 <__aeabi_dmul+0x206>
   120d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   120dc:	bf18      	it	ne
   120de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   120e2:	d1d1      	bne.n	12088 <__aeabi_dmul+0x19c>
   120e4:	ea81 0103 	eor.w	r1, r1, r3
   120e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   120ec:	f04f 0000 	mov.w	r0, #0
   120f0:	bd70      	pop	{r4, r5, r6, pc}
   120f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   120f6:	bf06      	itte	eq
   120f8:	4610      	moveq	r0, r2
   120fa:	4619      	moveq	r1, r3
   120fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12100:	d019      	beq.n	12136 <__aeabi_dmul+0x24a>
   12102:	ea94 0f0c 	teq	r4, ip
   12106:	d102      	bne.n	1210e <__aeabi_dmul+0x222>
   12108:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   1210c:	d113      	bne.n	12136 <__aeabi_dmul+0x24a>
   1210e:	ea95 0f0c 	teq	r5, ip
   12112:	d105      	bne.n	12120 <__aeabi_dmul+0x234>
   12114:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   12118:	bf1c      	itt	ne
   1211a:	4610      	movne	r0, r2
   1211c:	4619      	movne	r1, r3
   1211e:	d10a      	bne.n	12136 <__aeabi_dmul+0x24a>
   12120:	ea81 0103 	eor.w	r1, r1, r3
   12124:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12128:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1212c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   12130:	f04f 0000 	mov.w	r0, #0
   12134:	bd70      	pop	{r4, r5, r6, pc}
   12136:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   1213a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   1213e:	bd70      	pop	{r4, r5, r6, pc}

00012140 <__aeabi_ddiv>:
   12140:	b570      	push	{r4, r5, r6, lr}
   12142:	f04f 0cff 	mov.w	ip, #255	; 0xff
   12146:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1214a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   1214e:	bf1d      	ittte	ne
   12150:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   12154:	ea94 0f0c 	teqne	r4, ip
   12158:	ea95 0f0c 	teqne	r5, ip
   1215c:	f000 f8a7 	bleq	122ae <__aeabi_ddiv+0x16e>
   12160:	eba4 0405 	sub.w	r4, r4, r5
   12164:	ea81 0e03 	eor.w	lr, r1, r3
   12168:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   1216c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   12170:	f000 8088 	beq.w	12284 <__aeabi_ddiv+0x144>
   12174:	ea4f 3303 	mov.w	r3, r3, lsl #12
   12178:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1217c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   12180:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   12184:	ea4f 2202 	mov.w	r2, r2, lsl #8
   12188:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   1218c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   12190:	ea4f 2600 	mov.w	r6, r0, lsl #8
   12194:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   12198:	429d      	cmp	r5, r3
   1219a:	bf08      	it	eq
   1219c:	4296      	cmpeq	r6, r2
   1219e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   121a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
   121a6:	d202      	bcs.n	121ae <__aeabi_ddiv+0x6e>
   121a8:	085b      	lsrs	r3, r3, #1
   121aa:	ea4f 0232 	mov.w	r2, r2, rrx
   121ae:	1ab6      	subs	r6, r6, r2
   121b0:	eb65 0503 	sbc.w	r5, r5, r3
   121b4:	085b      	lsrs	r3, r3, #1
   121b6:	ea4f 0232 	mov.w	r2, r2, rrx
   121ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   121be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   121c2:	ebb6 0e02 	subs.w	lr, r6, r2
   121c6:	eb75 0e03 	sbcs.w	lr, r5, r3
   121ca:	bf22      	ittt	cs
   121cc:	1ab6      	subcs	r6, r6, r2
   121ce:	4675      	movcs	r5, lr
   121d0:	ea40 000c 	orrcs.w	r0, r0, ip
   121d4:	085b      	lsrs	r3, r3, #1
   121d6:	ea4f 0232 	mov.w	r2, r2, rrx
   121da:	ebb6 0e02 	subs.w	lr, r6, r2
   121de:	eb75 0e03 	sbcs.w	lr, r5, r3
   121e2:	bf22      	ittt	cs
   121e4:	1ab6      	subcs	r6, r6, r2
   121e6:	4675      	movcs	r5, lr
   121e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   121ec:	085b      	lsrs	r3, r3, #1
   121ee:	ea4f 0232 	mov.w	r2, r2, rrx
   121f2:	ebb6 0e02 	subs.w	lr, r6, r2
   121f6:	eb75 0e03 	sbcs.w	lr, r5, r3
   121fa:	bf22      	ittt	cs
   121fc:	1ab6      	subcs	r6, r6, r2
   121fe:	4675      	movcs	r5, lr
   12200:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   12204:	085b      	lsrs	r3, r3, #1
   12206:	ea4f 0232 	mov.w	r2, r2, rrx
   1220a:	ebb6 0e02 	subs.w	lr, r6, r2
   1220e:	eb75 0e03 	sbcs.w	lr, r5, r3
   12212:	bf22      	ittt	cs
   12214:	1ab6      	subcs	r6, r6, r2
   12216:	4675      	movcs	r5, lr
   12218:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   1221c:	ea55 0e06 	orrs.w	lr, r5, r6
   12220:	d018      	beq.n	12254 <__aeabi_ddiv+0x114>
   12222:	ea4f 1505 	mov.w	r5, r5, lsl #4
   12226:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   1222a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   1222e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12232:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   12236:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1223a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   1223e:	d1c0      	bne.n	121c2 <__aeabi_ddiv+0x82>
   12240:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12244:	d10b      	bne.n	1225e <__aeabi_ddiv+0x11e>
   12246:	ea41 0100 	orr.w	r1, r1, r0
   1224a:	f04f 0000 	mov.w	r0, #0
   1224e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   12252:	e7b6      	b.n	121c2 <__aeabi_ddiv+0x82>
   12254:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12258:	bf04      	itt	eq
   1225a:	4301      	orreq	r1, r0
   1225c:	2000      	moveq	r0, #0
   1225e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   12262:	bf88      	it	hi
   12264:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   12268:	f63f aeaf 	bhi.w	11fca <__aeabi_dmul+0xde>
   1226c:	ebb5 0c03 	subs.w	ip, r5, r3
   12270:	bf04      	itt	eq
   12272:	ebb6 0c02 	subseq.w	ip, r6, r2
   12276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   1227a:	f150 0000 	adcs.w	r0, r0, #0
   1227e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12282:	bd70      	pop	{r4, r5, r6, pc}
   12284:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   12288:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   1228c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   12290:	bfc2      	ittt	gt
   12292:	ebd4 050c 	rsbsgt	r5, r4, ip
   12296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   1229a:	bd70      	popgt	{r4, r5, r6, pc}
   1229c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   122a0:	f04f 0e00 	mov.w	lr, #0
   122a4:	3c01      	subs	r4, #1
   122a6:	e690      	b.n	11fca <__aeabi_dmul+0xde>
   122a8:	ea45 0e06 	orr.w	lr, r5, r6
   122ac:	e68d      	b.n	11fca <__aeabi_dmul+0xde>
   122ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   122b2:	ea94 0f0c 	teq	r4, ip
   122b6:	bf08      	it	eq
   122b8:	ea95 0f0c 	teqeq	r5, ip
   122bc:	f43f af3b 	beq.w	12136 <__aeabi_dmul+0x24a>
   122c0:	ea94 0f0c 	teq	r4, ip
   122c4:	d10a      	bne.n	122dc <__aeabi_ddiv+0x19c>
   122c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   122ca:	f47f af34 	bne.w	12136 <__aeabi_dmul+0x24a>
   122ce:	ea95 0f0c 	teq	r5, ip
   122d2:	f47f af25 	bne.w	12120 <__aeabi_dmul+0x234>
   122d6:	4610      	mov	r0, r2
   122d8:	4619      	mov	r1, r3
   122da:	e72c      	b.n	12136 <__aeabi_dmul+0x24a>
   122dc:	ea95 0f0c 	teq	r5, ip
   122e0:	d106      	bne.n	122f0 <__aeabi_ddiv+0x1b0>
   122e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   122e6:	f43f aefd 	beq.w	120e4 <__aeabi_dmul+0x1f8>
   122ea:	4610      	mov	r0, r2
   122ec:	4619      	mov	r1, r3
   122ee:	e722      	b.n	12136 <__aeabi_dmul+0x24a>
   122f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   122f4:	bf18      	it	ne
   122f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   122fa:	f47f aec5 	bne.w	12088 <__aeabi_dmul+0x19c>
   122fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   12302:	f47f af0d 	bne.w	12120 <__aeabi_dmul+0x234>
   12306:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   1230a:	f47f aeeb 	bne.w	120e4 <__aeabi_dmul+0x1f8>
   1230e:	e712      	b.n	12136 <__aeabi_dmul+0x24a>

00012310 <__aeabi_d2uiz>:
   12310:	004a      	lsls	r2, r1, #1
   12312:	d211      	bcs.n	12338 <__aeabi_d2uiz+0x28>
   12314:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   12318:	d211      	bcs.n	1233e <__aeabi_d2uiz+0x2e>
   1231a:	d50d      	bpl.n	12338 <__aeabi_d2uiz+0x28>
   1231c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   12320:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   12324:	d40e      	bmi.n	12344 <__aeabi_d2uiz+0x34>
   12326:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1232a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1232e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   12332:	fa23 f002 	lsr.w	r0, r3, r2
   12336:	4770      	bx	lr
   12338:	f04f 0000 	mov.w	r0, #0
   1233c:	4770      	bx	lr
   1233e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   12342:	d102      	bne.n	1234a <__aeabi_d2uiz+0x3a>
   12344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12348:	4770      	bx	lr
   1234a:	f04f 0000 	mov.w	r0, #0
   1234e:	4770      	bx	lr

00012350 <__libc_init_array>:
   12350:	b570      	push	{r4, r5, r6, lr}
   12352:	4e0d      	ldr	r6, [pc, #52]	; (12388 <__libc_init_array+0x38>)
   12354:	4d0d      	ldr	r5, [pc, #52]	; (1238c <__libc_init_array+0x3c>)
   12356:	1b76      	subs	r6, r6, r5
   12358:	10b6      	asrs	r6, r6, #2
   1235a:	d006      	beq.n	1236a <__libc_init_array+0x1a>
   1235c:	2400      	movs	r4, #0
   1235e:	3401      	adds	r4, #1
   12360:	f855 3b04 	ldr.w	r3, [r5], #4
   12364:	4798      	blx	r3
   12366:	42a6      	cmp	r6, r4
   12368:	d1f9      	bne.n	1235e <__libc_init_array+0xe>
   1236a:	4e09      	ldr	r6, [pc, #36]	; (12390 <__libc_init_array+0x40>)
   1236c:	4d09      	ldr	r5, [pc, #36]	; (12394 <__libc_init_array+0x44>)
   1236e:	1b76      	subs	r6, r6, r5
   12370:	f003 f836 	bl	153e0 <_init>
   12374:	10b6      	asrs	r6, r6, #2
   12376:	d006      	beq.n	12386 <__libc_init_array+0x36>
   12378:	2400      	movs	r4, #0
   1237a:	3401      	adds	r4, #1
   1237c:	f855 3b04 	ldr.w	r3, [r5], #4
   12380:	4798      	blx	r3
   12382:	42a6      	cmp	r6, r4
   12384:	d1f9      	bne.n	1237a <__libc_init_array+0x2a>
   12386:	bd70      	pop	{r4, r5, r6, pc}
   12388:	000153ec 	.word	0x000153ec
   1238c:	000153ec 	.word	0x000153ec
   12390:	000153f0 	.word	0x000153f0
   12394:	000153ec 	.word	0x000153ec

00012398 <malloc>:
   12398:	4b02      	ldr	r3, [pc, #8]	; (123a4 <malloc+0xc>)
   1239a:	4601      	mov	r1, r0
   1239c:	6818      	ldr	r0, [r3, #0]
   1239e:	f000 b94b 	b.w	12638 <_malloc_r>
   123a2:	bf00      	nop
   123a4:	20000548 	.word	0x20000548

000123a8 <free>:
   123a8:	4b02      	ldr	r3, [pc, #8]	; (123b4 <free+0xc>)
   123aa:	4601      	mov	r1, r0
   123ac:	6818      	ldr	r0, [r3, #0]
   123ae:	f000 b8ed 	b.w	1258c <_free_r>
   123b2:	bf00      	nop
   123b4:	20000548 	.word	0x20000548

000123b8 <memcpy>:
   123b8:	4684      	mov	ip, r0
   123ba:	ea41 0300 	orr.w	r3, r1, r0
   123be:	f013 0303 	ands.w	r3, r3, #3
   123c2:	d16d      	bne.n	124a0 <memcpy+0xe8>
   123c4:	3a40      	subs	r2, #64	; 0x40
   123c6:	d341      	bcc.n	1244c <memcpy+0x94>
   123c8:	f851 3b04 	ldr.w	r3, [r1], #4
   123cc:	f840 3b04 	str.w	r3, [r0], #4
   123d0:	f851 3b04 	ldr.w	r3, [r1], #4
   123d4:	f840 3b04 	str.w	r3, [r0], #4
   123d8:	f851 3b04 	ldr.w	r3, [r1], #4
   123dc:	f840 3b04 	str.w	r3, [r0], #4
   123e0:	f851 3b04 	ldr.w	r3, [r1], #4
   123e4:	f840 3b04 	str.w	r3, [r0], #4
   123e8:	f851 3b04 	ldr.w	r3, [r1], #4
   123ec:	f840 3b04 	str.w	r3, [r0], #4
   123f0:	f851 3b04 	ldr.w	r3, [r1], #4
   123f4:	f840 3b04 	str.w	r3, [r0], #4
   123f8:	f851 3b04 	ldr.w	r3, [r1], #4
   123fc:	f840 3b04 	str.w	r3, [r0], #4
   12400:	f851 3b04 	ldr.w	r3, [r1], #4
   12404:	f840 3b04 	str.w	r3, [r0], #4
   12408:	f851 3b04 	ldr.w	r3, [r1], #4
   1240c:	f840 3b04 	str.w	r3, [r0], #4
   12410:	f851 3b04 	ldr.w	r3, [r1], #4
   12414:	f840 3b04 	str.w	r3, [r0], #4
   12418:	f851 3b04 	ldr.w	r3, [r1], #4
   1241c:	f840 3b04 	str.w	r3, [r0], #4
   12420:	f851 3b04 	ldr.w	r3, [r1], #4
   12424:	f840 3b04 	str.w	r3, [r0], #4
   12428:	f851 3b04 	ldr.w	r3, [r1], #4
   1242c:	f840 3b04 	str.w	r3, [r0], #4
   12430:	f851 3b04 	ldr.w	r3, [r1], #4
   12434:	f840 3b04 	str.w	r3, [r0], #4
   12438:	f851 3b04 	ldr.w	r3, [r1], #4
   1243c:	f840 3b04 	str.w	r3, [r0], #4
   12440:	f851 3b04 	ldr.w	r3, [r1], #4
   12444:	f840 3b04 	str.w	r3, [r0], #4
   12448:	3a40      	subs	r2, #64	; 0x40
   1244a:	d2bd      	bcs.n	123c8 <memcpy+0x10>
   1244c:	3230      	adds	r2, #48	; 0x30
   1244e:	d311      	bcc.n	12474 <memcpy+0xbc>
   12450:	f851 3b04 	ldr.w	r3, [r1], #4
   12454:	f840 3b04 	str.w	r3, [r0], #4
   12458:	f851 3b04 	ldr.w	r3, [r1], #4
   1245c:	f840 3b04 	str.w	r3, [r0], #4
   12460:	f851 3b04 	ldr.w	r3, [r1], #4
   12464:	f840 3b04 	str.w	r3, [r0], #4
   12468:	f851 3b04 	ldr.w	r3, [r1], #4
   1246c:	f840 3b04 	str.w	r3, [r0], #4
   12470:	3a10      	subs	r2, #16
   12472:	d2ed      	bcs.n	12450 <memcpy+0x98>
   12474:	320c      	adds	r2, #12
   12476:	d305      	bcc.n	12484 <memcpy+0xcc>
   12478:	f851 3b04 	ldr.w	r3, [r1], #4
   1247c:	f840 3b04 	str.w	r3, [r0], #4
   12480:	3a04      	subs	r2, #4
   12482:	d2f9      	bcs.n	12478 <memcpy+0xc0>
   12484:	3204      	adds	r2, #4
   12486:	d008      	beq.n	1249a <memcpy+0xe2>
   12488:	07d2      	lsls	r2, r2, #31
   1248a:	bf1c      	itt	ne
   1248c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   12490:	f800 3b01 	strbne.w	r3, [r0], #1
   12494:	d301      	bcc.n	1249a <memcpy+0xe2>
   12496:	880b      	ldrh	r3, [r1, #0]
   12498:	8003      	strh	r3, [r0, #0]
   1249a:	4660      	mov	r0, ip
   1249c:	4770      	bx	lr
   1249e:	bf00      	nop
   124a0:	2a08      	cmp	r2, #8
   124a2:	d313      	bcc.n	124cc <memcpy+0x114>
   124a4:	078b      	lsls	r3, r1, #30
   124a6:	d08d      	beq.n	123c4 <memcpy+0xc>
   124a8:	f010 0303 	ands.w	r3, r0, #3
   124ac:	d08a      	beq.n	123c4 <memcpy+0xc>
   124ae:	f1c3 0304 	rsb	r3, r3, #4
   124b2:	1ad2      	subs	r2, r2, r3
   124b4:	07db      	lsls	r3, r3, #31
   124b6:	bf1c      	itt	ne
   124b8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   124bc:	f800 3b01 	strbne.w	r3, [r0], #1
   124c0:	d380      	bcc.n	123c4 <memcpy+0xc>
   124c2:	f831 3b02 	ldrh.w	r3, [r1], #2
   124c6:	f820 3b02 	strh.w	r3, [r0], #2
   124ca:	e77b      	b.n	123c4 <memcpy+0xc>
   124cc:	3a04      	subs	r2, #4
   124ce:	d3d9      	bcc.n	12484 <memcpy+0xcc>
   124d0:	3a01      	subs	r2, #1
   124d2:	f811 3b01 	ldrb.w	r3, [r1], #1
   124d6:	f800 3b01 	strb.w	r3, [r0], #1
   124da:	d2f9      	bcs.n	124d0 <memcpy+0x118>
   124dc:	780b      	ldrb	r3, [r1, #0]
   124de:	7003      	strb	r3, [r0, #0]
   124e0:	784b      	ldrb	r3, [r1, #1]
   124e2:	7043      	strb	r3, [r0, #1]
   124e4:	788b      	ldrb	r3, [r1, #2]
   124e6:	7083      	strb	r3, [r0, #2]
   124e8:	4660      	mov	r0, ip
   124ea:	4770      	bx	lr

000124ec <memset>:
   124ec:	b4f0      	push	{r4, r5, r6, r7}
   124ee:	0786      	lsls	r6, r0, #30
   124f0:	d046      	beq.n	12580 <memset+0x94>
   124f2:	1e54      	subs	r4, r2, #1
   124f4:	2a00      	cmp	r2, #0
   124f6:	d03c      	beq.n	12572 <memset+0x86>
   124f8:	b2ca      	uxtb	r2, r1
   124fa:	4603      	mov	r3, r0
   124fc:	e002      	b.n	12504 <memset+0x18>
   124fe:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   12502:	d336      	bcc.n	12572 <memset+0x86>
   12504:	f803 2b01 	strb.w	r2, [r3], #1
   12508:	079d      	lsls	r5, r3, #30
   1250a:	d1f8      	bne.n	124fe <memset+0x12>
   1250c:	2c03      	cmp	r4, #3
   1250e:	d929      	bls.n	12564 <memset+0x78>
   12510:	b2cd      	uxtb	r5, r1
   12512:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   12516:	2c0f      	cmp	r4, #15
   12518:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   1251c:	d933      	bls.n	12586 <memset+0x9a>
   1251e:	f1a4 0610 	sub.w	r6, r4, #16
   12522:	0936      	lsrs	r6, r6, #4
   12524:	f103 0720 	add.w	r7, r3, #32
   12528:	eb07 1706 	add.w	r7, r7, r6, lsl #4
   1252c:	f103 0210 	add.w	r2, r3, #16
   12530:	e942 5504 	strd	r5, r5, [r2, #-16]
   12534:	e942 5502 	strd	r5, r5, [r2, #-8]
   12538:	3210      	adds	r2, #16
   1253a:	42ba      	cmp	r2, r7
   1253c:	d1f8      	bne.n	12530 <memset+0x44>
   1253e:	1c72      	adds	r2, r6, #1
   12540:	f014 0f0c 	tst.w	r4, #12
   12544:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   12548:	f004 060f 	and.w	r6, r4, #15
   1254c:	d013      	beq.n	12576 <memset+0x8a>
   1254e:	1f33      	subs	r3, r6, #4
   12550:	f023 0303 	bic.w	r3, r3, #3
   12554:	3304      	adds	r3, #4
   12556:	4413      	add	r3, r2
   12558:	f842 5b04 	str.w	r5, [r2], #4
   1255c:	4293      	cmp	r3, r2
   1255e:	d1fb      	bne.n	12558 <memset+0x6c>
   12560:	f006 0403 	and.w	r4, r6, #3
   12564:	b12c      	cbz	r4, 12572 <memset+0x86>
   12566:	b2c9      	uxtb	r1, r1
   12568:	441c      	add	r4, r3
   1256a:	f803 1b01 	strb.w	r1, [r3], #1
   1256e:	429c      	cmp	r4, r3
   12570:	d1fb      	bne.n	1256a <memset+0x7e>
   12572:	bcf0      	pop	{r4, r5, r6, r7}
   12574:	4770      	bx	lr
   12576:	4634      	mov	r4, r6
   12578:	4613      	mov	r3, r2
   1257a:	2c00      	cmp	r4, #0
   1257c:	d1f3      	bne.n	12566 <memset+0x7a>
   1257e:	e7f8      	b.n	12572 <memset+0x86>
   12580:	4614      	mov	r4, r2
   12582:	4603      	mov	r3, r0
   12584:	e7c2      	b.n	1250c <memset+0x20>
   12586:	461a      	mov	r2, r3
   12588:	4626      	mov	r6, r4
   1258a:	e7e0      	b.n	1254e <memset+0x62>

0001258c <_free_r>:
   1258c:	2900      	cmp	r1, #0
   1258e:	d03c      	beq.n	1260a <_free_r+0x7e>
   12590:	b538      	push	{r3, r4, r5, lr}
   12592:	f851 3c04 	ldr.w	r3, [r1, #-4]
   12596:	1f0c      	subs	r4, r1, #4
   12598:	2b00      	cmp	r3, #0
   1259a:	bfb8      	it	lt
   1259c:	18e4      	addlt	r4, r4, r3
   1259e:	4605      	mov	r5, r0
   125a0:	f000 ff64 	bl	1346c <__malloc_lock>
   125a4:	4b23      	ldr	r3, [pc, #140]	; (12634 <_free_r+0xa8>)
   125a6:	681a      	ldr	r2, [r3, #0]
   125a8:	b12a      	cbz	r2, 125b6 <_free_r+0x2a>
   125aa:	42a2      	cmp	r2, r4
   125ac:	d90d      	bls.n	125ca <_free_r+0x3e>
   125ae:	6821      	ldr	r1, [r4, #0]
   125b0:	1860      	adds	r0, r4, r1
   125b2:	4282      	cmp	r2, r0
   125b4:	d023      	beq.n	125fe <_free_r+0x72>
   125b6:	6062      	str	r2, [r4, #4]
   125b8:	4628      	mov	r0, r5
   125ba:	601c      	str	r4, [r3, #0]
   125bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   125c0:	f000 bf56 	b.w	13470 <__malloc_unlock>
   125c4:	42a3      	cmp	r3, r4
   125c6:	d803      	bhi.n	125d0 <_free_r+0x44>
   125c8:	461a      	mov	r2, r3
   125ca:	6853      	ldr	r3, [r2, #4]
   125cc:	2b00      	cmp	r3, #0
   125ce:	d1f9      	bne.n	125c4 <_free_r+0x38>
   125d0:	6811      	ldr	r1, [r2, #0]
   125d2:	1850      	adds	r0, r2, r1
   125d4:	42a0      	cmp	r0, r4
   125d6:	d019      	beq.n	1260c <_free_r+0x80>
   125d8:	d824      	bhi.n	12624 <_free_r+0x98>
   125da:	6821      	ldr	r1, [r4, #0]
   125dc:	1860      	adds	r0, r4, r1
   125de:	4283      	cmp	r3, r0
   125e0:	d006      	beq.n	125f0 <_free_r+0x64>
   125e2:	6063      	str	r3, [r4, #4]
   125e4:	6054      	str	r4, [r2, #4]
   125e6:	4628      	mov	r0, r5
   125e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   125ec:	f000 bf40 	b.w	13470 <__malloc_unlock>
   125f0:	e9d3 0300 	ldrd	r0, r3, [r3]
   125f4:	4401      	add	r1, r0
   125f6:	6063      	str	r3, [r4, #4]
   125f8:	6021      	str	r1, [r4, #0]
   125fa:	6054      	str	r4, [r2, #4]
   125fc:	e7f3      	b.n	125e6 <_free_r+0x5a>
   125fe:	e9d2 0200 	ldrd	r0, r2, [r2]
   12602:	4401      	add	r1, r0
   12604:	6062      	str	r2, [r4, #4]
   12606:	6021      	str	r1, [r4, #0]
   12608:	e7d6      	b.n	125b8 <_free_r+0x2c>
   1260a:	4770      	bx	lr
   1260c:	6820      	ldr	r0, [r4, #0]
   1260e:	4401      	add	r1, r0
   12610:	1850      	adds	r0, r2, r1
   12612:	4283      	cmp	r3, r0
   12614:	6011      	str	r1, [r2, #0]
   12616:	d1e6      	bne.n	125e6 <_free_r+0x5a>
   12618:	e9d3 0300 	ldrd	r0, r3, [r3]
   1261c:	4401      	add	r1, r0
   1261e:	6053      	str	r3, [r2, #4]
   12620:	6011      	str	r1, [r2, #0]
   12622:	e7e0      	b.n	125e6 <_free_r+0x5a>
   12624:	230c      	movs	r3, #12
   12626:	602b      	str	r3, [r5, #0]
   12628:	4628      	mov	r0, r5
   1262a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1262e:	f000 bf1f 	b.w	13470 <__malloc_unlock>
   12632:	bf00      	nop
   12634:	200010b0 	.word	0x200010b0

00012638 <_malloc_r>:
   12638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1263a:	1ccd      	adds	r5, r1, #3
   1263c:	f025 0503 	bic.w	r5, r5, #3
   12640:	3508      	adds	r5, #8
   12642:	2d0c      	cmp	r5, #12
   12644:	bf38      	it	cc
   12646:	250c      	movcc	r5, #12
   12648:	2d00      	cmp	r5, #0
   1264a:	4606      	mov	r6, r0
   1264c:	db33      	blt.n	126b6 <_malloc_r+0x7e>
   1264e:	42a9      	cmp	r1, r5
   12650:	d831      	bhi.n	126b6 <_malloc_r+0x7e>
   12652:	4f2a      	ldr	r7, [pc, #168]	; (126fc <_malloc_r+0xc4>)
   12654:	f000 ff0a 	bl	1346c <__malloc_lock>
   12658:	683a      	ldr	r2, [r7, #0]
   1265a:	b152      	cbz	r2, 12672 <_malloc_r+0x3a>
   1265c:	6813      	ldr	r3, [r2, #0]
   1265e:	1b5b      	subs	r3, r3, r5
   12660:	d404      	bmi.n	1266c <_malloc_r+0x34>
   12662:	e03f      	b.n	126e4 <_malloc_r+0xac>
   12664:	6823      	ldr	r3, [r4, #0]
   12666:	1b5b      	subs	r3, r3, r5
   12668:	d529      	bpl.n	126be <_malloc_r+0x86>
   1266a:	4622      	mov	r2, r4
   1266c:	6854      	ldr	r4, [r2, #4]
   1266e:	2c00      	cmp	r4, #0
   12670:	d1f8      	bne.n	12664 <_malloc_r+0x2c>
   12672:	6879      	ldr	r1, [r7, #4]
   12674:	2900      	cmp	r1, #0
   12676:	d03b      	beq.n	126f0 <_malloc_r+0xb8>
   12678:	4629      	mov	r1, r5
   1267a:	4630      	mov	r0, r6
   1267c:	f000 f8e8 	bl	12850 <_sbrk_r>
   12680:	1c43      	adds	r3, r0, #1
   12682:	d028      	beq.n	126d6 <_malloc_r+0x9e>
   12684:	1cc4      	adds	r4, r0, #3
   12686:	f024 0403 	bic.w	r4, r4, #3
   1268a:	42a0      	cmp	r0, r4
   1268c:	d005      	beq.n	1269a <_malloc_r+0x62>
   1268e:	1a21      	subs	r1, r4, r0
   12690:	4630      	mov	r0, r6
   12692:	f000 f8dd 	bl	12850 <_sbrk_r>
   12696:	3001      	adds	r0, #1
   12698:	d01d      	beq.n	126d6 <_malloc_r+0x9e>
   1269a:	6025      	str	r5, [r4, #0]
   1269c:	4630      	mov	r0, r6
   1269e:	f000 fee7 	bl	13470 <__malloc_unlock>
   126a2:	f104 000b 	add.w	r0, r4, #11
   126a6:	f020 0007 	bic.w	r0, r0, #7
   126aa:	1d23      	adds	r3, r4, #4
   126ac:	1ac2      	subs	r2, r0, r3
   126ae:	d001      	beq.n	126b4 <_malloc_r+0x7c>
   126b0:	1a1b      	subs	r3, r3, r0
   126b2:	50a3      	str	r3, [r4, r2]
   126b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   126b6:	220c      	movs	r2, #12
   126b8:	6032      	str	r2, [r6, #0]
   126ba:	2000      	movs	r0, #0
   126bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   126be:	2b0b      	cmp	r3, #11
   126c0:	d805      	bhi.n	126ce <_malloc_r+0x96>
   126c2:	42a2      	cmp	r2, r4
   126c4:	6863      	ldr	r3, [r4, #4]
   126c6:	d011      	beq.n	126ec <_malloc_r+0xb4>
   126c8:	6053      	str	r3, [r2, #4]
   126ca:	e7e7      	b.n	1269c <_malloc_r+0x64>
   126cc:	4614      	mov	r4, r2
   126ce:	6023      	str	r3, [r4, #0]
   126d0:	441c      	add	r4, r3
   126d2:	6025      	str	r5, [r4, #0]
   126d4:	e7e2      	b.n	1269c <_malloc_r+0x64>
   126d6:	230c      	movs	r3, #12
   126d8:	4630      	mov	r0, r6
   126da:	6033      	str	r3, [r6, #0]
   126dc:	f000 fec8 	bl	13470 <__malloc_unlock>
   126e0:	2000      	movs	r0, #0
   126e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   126e4:	2b0b      	cmp	r3, #11
   126e6:	d8f1      	bhi.n	126cc <_malloc_r+0x94>
   126e8:	6853      	ldr	r3, [r2, #4]
   126ea:	4614      	mov	r4, r2
   126ec:	603b      	str	r3, [r7, #0]
   126ee:	e7d5      	b.n	1269c <_malloc_r+0x64>
   126f0:	4630      	mov	r0, r6
   126f2:	f000 f8ad 	bl	12850 <_sbrk_r>
   126f6:	6078      	str	r0, [r7, #4]
   126f8:	e7be      	b.n	12678 <_malloc_r+0x40>
   126fa:	bf00      	nop
   126fc:	200010b0 	.word	0x200010b0

00012700 <_iprintf_r>:
   12700:	b40e      	push	{r1, r2, r3}
   12702:	b510      	push	{r4, lr}
   12704:	4604      	mov	r4, r0
   12706:	b083      	sub	sp, #12
   12708:	b108      	cbz	r0, 1270e <_iprintf_r+0xe>
   1270a:	6983      	ldr	r3, [r0, #24]
   1270c:	b163      	cbz	r3, 12728 <_iprintf_r+0x28>
   1270e:	a806      	add	r0, sp, #24
   12710:	4603      	mov	r3, r0
   12712:	9001      	str	r0, [sp, #4]
   12714:	9a05      	ldr	r2, [sp, #20]
   12716:	68a1      	ldr	r1, [r4, #8]
   12718:	4620      	mov	r0, r4
   1271a:	f001 f903 	bl	13924 <_vfiprintf_r>
   1271e:	b003      	add	sp, #12
   12720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   12724:	b003      	add	sp, #12
   12726:	4770      	bx	lr
   12728:	f000 fdb8 	bl	1329c <__sinit>
   1272c:	e7ef      	b.n	1270e <_iprintf_r+0xe>
   1272e:	bf00      	nop

00012730 <iprintf>:
   12730:	b40f      	push	{r0, r1, r2, r3}
   12732:	b510      	push	{r4, lr}
   12734:	4b0b      	ldr	r3, [pc, #44]	; (12764 <iprintf+0x34>)
   12736:	681c      	ldr	r4, [r3, #0]
   12738:	b082      	sub	sp, #8
   1273a:	b10c      	cbz	r4, 12740 <iprintf+0x10>
   1273c:	69a3      	ldr	r3, [r4, #24]
   1273e:	b163      	cbz	r3, 1275a <iprintf+0x2a>
   12740:	a805      	add	r0, sp, #20
   12742:	4603      	mov	r3, r0
   12744:	9001      	str	r0, [sp, #4]
   12746:	9a04      	ldr	r2, [sp, #16]
   12748:	68a1      	ldr	r1, [r4, #8]
   1274a:	4620      	mov	r0, r4
   1274c:	f001 f8ea 	bl	13924 <_vfiprintf_r>
   12750:	b002      	add	sp, #8
   12752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   12756:	b004      	add	sp, #16
   12758:	4770      	bx	lr
   1275a:	4620      	mov	r0, r4
   1275c:	f000 fd9e 	bl	1329c <__sinit>
   12760:	e7ee      	b.n	12740 <iprintf+0x10>
   12762:	bf00      	nop
   12764:	20000548 	.word	0x20000548

00012768 <_puts_r>:
   12768:	6983      	ldr	r3, [r0, #24]
   1276a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1276e:	4680      	mov	r8, r0
   12770:	460e      	mov	r6, r1
   12772:	b333      	cbz	r3, 127c2 <_puts_r+0x5a>
   12774:	6884      	ldr	r4, [r0, #8]
   12776:	4b2f      	ldr	r3, [pc, #188]	; (12834 <_puts_r+0xcc>)
   12778:	429c      	cmp	r4, r3
   1277a:	d030      	beq.n	127de <_puts_r+0x76>
   1277c:	4b2e      	ldr	r3, [pc, #184]	; (12838 <_puts_r+0xd0>)
   1277e:	429c      	cmp	r4, r3
   12780:	d039      	beq.n	127f6 <_puts_r+0x8e>
   12782:	4b2e      	ldr	r3, [pc, #184]	; (1283c <_puts_r+0xd4>)
   12784:	429c      	cmp	r4, r3
   12786:	bf08      	it	eq
   12788:	f8d8 400c 	ldreq.w	r4, [r8, #12]
   1278c:	89a3      	ldrh	r3, [r4, #12]
   1278e:	071b      	lsls	r3, r3, #28
   12790:	d52a      	bpl.n	127e8 <_puts_r+0x80>
   12792:	6923      	ldr	r3, [r4, #16]
   12794:	b343      	cbz	r3, 127e8 <_puts_r+0x80>
   12796:	3e01      	subs	r6, #1
   12798:	68a3      	ldr	r3, [r4, #8]
   1279a:	f816 5f01 	ldrb.w	r5, [r6, #1]!
   1279e:	3b01      	subs	r3, #1
   127a0:	60a3      	str	r3, [r4, #8]
   127a2:	b39d      	cbz	r5, 1280c <_puts_r+0xa4>
   127a4:	2b00      	cmp	r3, #0
   127a6:	da07      	bge.n	127b8 <_puts_r+0x50>
   127a8:	69a7      	ldr	r7, [r4, #24]
   127aa:	429f      	cmp	r7, r3
   127ac:	4622      	mov	r2, r4
   127ae:	4629      	mov	r1, r5
   127b0:	4640      	mov	r0, r8
   127b2:	dc23      	bgt.n	127fc <_puts_r+0x94>
   127b4:	2d0a      	cmp	r5, #10
   127b6:	d021      	beq.n	127fc <_puts_r+0x94>
   127b8:	6823      	ldr	r3, [r4, #0]
   127ba:	1c5a      	adds	r2, r3, #1
   127bc:	6022      	str	r2, [r4, #0]
   127be:	701d      	strb	r5, [r3, #0]
   127c0:	e7ea      	b.n	12798 <_puts_r+0x30>
   127c2:	f000 fd6b 	bl	1329c <__sinit>
   127c6:	f8d8 3018 	ldr.w	r3, [r8, #24]
   127ca:	f8d8 4008 	ldr.w	r4, [r8, #8]
   127ce:	2b00      	cmp	r3, #0
   127d0:	d1d1      	bne.n	12776 <_puts_r+0xe>
   127d2:	4640      	mov	r0, r8
   127d4:	f000 fd62 	bl	1329c <__sinit>
   127d8:	4b16      	ldr	r3, [pc, #88]	; (12834 <_puts_r+0xcc>)
   127da:	429c      	cmp	r4, r3
   127dc:	d1ce      	bne.n	1277c <_puts_r+0x14>
   127de:	f8d8 4004 	ldr.w	r4, [r8, #4]
   127e2:	89a3      	ldrh	r3, [r4, #12]
   127e4:	071b      	lsls	r3, r3, #28
   127e6:	d4d4      	bmi.n	12792 <_puts_r+0x2a>
   127e8:	4621      	mov	r1, r4
   127ea:	4640      	mov	r0, r8
   127ec:	f000 fb16 	bl	12e1c <__swsetup_r>
   127f0:	2800      	cmp	r0, #0
   127f2:	d0d0      	beq.n	12796 <_puts_r+0x2e>
   127f4:	e006      	b.n	12804 <_puts_r+0x9c>
   127f6:	f8d8 4008 	ldr.w	r4, [r8, #8]
   127fa:	e7c7      	b.n	1278c <_puts_r+0x24>
   127fc:	f000 faae 	bl	12d5c <__swbuf_r>
   12800:	3001      	adds	r0, #1
   12802:	d1c9      	bne.n	12798 <_puts_r+0x30>
   12804:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1280c:	2b00      	cmp	r3, #0
   1280e:	da09      	bge.n	12824 <_puts_r+0xbc>
   12810:	4622      	mov	r2, r4
   12812:	4640      	mov	r0, r8
   12814:	210a      	movs	r1, #10
   12816:	f000 faa1 	bl	12d5c <__swbuf_r>
   1281a:	3001      	adds	r0, #1
   1281c:	d0f2      	beq.n	12804 <_puts_r+0x9c>
   1281e:	200a      	movs	r0, #10
   12820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12824:	6823      	ldr	r3, [r4, #0]
   12826:	220a      	movs	r2, #10
   12828:	1c59      	adds	r1, r3, #1
   1282a:	6021      	str	r1, [r4, #0]
   1282c:	701a      	strb	r2, [r3, #0]
   1282e:	4610      	mov	r0, r2
   12830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12834:	00015384 	.word	0x00015384
   12838:	00015364 	.word	0x00015364
   1283c:	00015344 	.word	0x00015344

00012840 <puts>:
   12840:	4b02      	ldr	r3, [pc, #8]	; (1284c <puts+0xc>)
   12842:	4601      	mov	r1, r0
   12844:	6818      	ldr	r0, [r3, #0]
   12846:	f7ff bf8f 	b.w	12768 <_puts_r>
   1284a:	bf00      	nop
   1284c:	20000548 	.word	0x20000548

00012850 <_sbrk_r>:
   12850:	b538      	push	{r3, r4, r5, lr}
   12852:	4c07      	ldr	r4, [pc, #28]	; (12870 <_sbrk_r+0x20>)
   12854:	2300      	movs	r3, #0
   12856:	4605      	mov	r5, r0
   12858:	4608      	mov	r0, r1
   1285a:	6023      	str	r3, [r4, #0]
   1285c:	f7f8 fd74 	bl	b348 <_sbrk>
   12860:	1c43      	adds	r3, r0, #1
   12862:	d000      	beq.n	12866 <_sbrk_r+0x16>
   12864:	bd38      	pop	{r3, r4, r5, pc}
   12866:	6823      	ldr	r3, [r4, #0]
   12868:	2b00      	cmp	r3, #0
   1286a:	d0fb      	beq.n	12864 <_sbrk_r+0x14>
   1286c:	602b      	str	r3, [r5, #0]
   1286e:	bd38      	pop	{r3, r4, r5, pc}
   12870:	20014d44 	.word	0x20014d44

00012874 <setbuf>:
   12874:	2900      	cmp	r1, #0
   12876:	bf0c      	ite	eq
   12878:	2202      	moveq	r2, #2
   1287a:	2200      	movne	r2, #0
   1287c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   12880:	f000 b800 	b.w	12884 <setvbuf>

00012884 <setvbuf>:
   12884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   12888:	4c58      	ldr	r4, [pc, #352]	; (129ec <setvbuf+0x168>)
   1288a:	6825      	ldr	r5, [r4, #0]
   1288c:	b083      	sub	sp, #12
   1288e:	4604      	mov	r4, r0
   12890:	460f      	mov	r7, r1
   12892:	4690      	mov	r8, r2
   12894:	461e      	mov	r6, r3
   12896:	b115      	cbz	r5, 1289e <setvbuf+0x1a>
   12898:	69ab      	ldr	r3, [r5, #24]
   1289a:	2b00      	cmp	r3, #0
   1289c:	d062      	beq.n	12964 <setvbuf+0xe0>
   1289e:	4b54      	ldr	r3, [pc, #336]	; (129f0 <setvbuf+0x16c>)
   128a0:	429c      	cmp	r4, r3
   128a2:	d065      	beq.n	12970 <setvbuf+0xec>
   128a4:	4b53      	ldr	r3, [pc, #332]	; (129f4 <setvbuf+0x170>)
   128a6:	429c      	cmp	r4, r3
   128a8:	d064      	beq.n	12974 <setvbuf+0xf0>
   128aa:	4b53      	ldr	r3, [pc, #332]	; (129f8 <setvbuf+0x174>)
   128ac:	429c      	cmp	r4, r3
   128ae:	bf08      	it	eq
   128b0:	68ec      	ldreq	r4, [r5, #12]
   128b2:	f1b8 0f02 	cmp.w	r8, #2
   128b6:	d006      	beq.n	128c6 <setvbuf+0x42>
   128b8:	f1b8 0f01 	cmp.w	r8, #1
   128bc:	f200 8093 	bhi.w	129e6 <setvbuf+0x162>
   128c0:	2e00      	cmp	r6, #0
   128c2:	f2c0 8090 	blt.w	129e6 <setvbuf+0x162>
   128c6:	4621      	mov	r1, r4
   128c8:	4628      	mov	r0, r5
   128ca:	f000 fbbd 	bl	13048 <_fflush_r>
   128ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
   128d0:	b141      	cbz	r1, 128e4 <setvbuf+0x60>
   128d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
   128d6:	4299      	cmp	r1, r3
   128d8:	d002      	beq.n	128e0 <setvbuf+0x5c>
   128da:	4628      	mov	r0, r5
   128dc:	f7ff fe56 	bl	1258c <_free_r>
   128e0:	2300      	movs	r3, #0
   128e2:	6363      	str	r3, [r4, #52]	; 0x34
   128e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   128e8:	2200      	movs	r2, #0
   128ea:	61a2      	str	r2, [r4, #24]
   128ec:	6062      	str	r2, [r4, #4]
   128ee:	061a      	lsls	r2, r3, #24
   128f0:	d44f      	bmi.n	12992 <setvbuf+0x10e>
   128f2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   128f6:	f023 0303 	bic.w	r3, r3, #3
   128fa:	f1b8 0f02 	cmp.w	r8, #2
   128fe:	81a3      	strh	r3, [r4, #12]
   12900:	d04e      	beq.n	129a0 <setvbuf+0x11c>
   12902:	ab01      	add	r3, sp, #4
   12904:	466a      	mov	r2, sp
   12906:	4621      	mov	r1, r4
   12908:	4628      	mov	r0, r5
   1290a:	f000 fd37 	bl	1337c <__swhatbuf_r>
   1290e:	89a3      	ldrh	r3, [r4, #12]
   12910:	4318      	orrs	r0, r3
   12912:	81a0      	strh	r0, [r4, #12]
   12914:	2e00      	cmp	r6, #0
   12916:	d12f      	bne.n	12978 <setvbuf+0xf4>
   12918:	9e00      	ldr	r6, [sp, #0]
   1291a:	4630      	mov	r0, r6
   1291c:	f7ff fd3c 	bl	12398 <malloc>
   12920:	4607      	mov	r7, r0
   12922:	2800      	cmp	r0, #0
   12924:	d04f      	beq.n	129c6 <setvbuf+0x142>
   12926:	89a3      	ldrh	r3, [r4, #12]
   12928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1292c:	81a3      	strh	r3, [r4, #12]
   1292e:	69ab      	ldr	r3, [r5, #24]
   12930:	b33b      	cbz	r3, 12982 <setvbuf+0xfe>
   12932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12936:	6027      	str	r7, [r4, #0]
   12938:	f1b8 0f01 	cmp.w	r8, #1
   1293c:	bf04      	itt	eq
   1293e:	f043 0301 	orreq.w	r3, r3, #1
   12942:	81a3      	strheq	r3, [r4, #12]
   12944:	b29b      	uxth	r3, r3
   12946:	f013 0008 	ands.w	r0, r3, #8
   1294a:	e9c4 7604 	strd	r7, r6, [r4, #16]
   1294e:	d01c      	beq.n	1298a <setvbuf+0x106>
   12950:	f013 0001 	ands.w	r0, r3, #1
   12954:	d033      	beq.n	129be <setvbuf+0x13a>
   12956:	2000      	movs	r0, #0
   12958:	4276      	negs	r6, r6
   1295a:	61a6      	str	r6, [r4, #24]
   1295c:	60a0      	str	r0, [r4, #8]
   1295e:	b003      	add	sp, #12
   12960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12964:	4628      	mov	r0, r5
   12966:	f000 fc99 	bl	1329c <__sinit>
   1296a:	4b21      	ldr	r3, [pc, #132]	; (129f0 <setvbuf+0x16c>)
   1296c:	429c      	cmp	r4, r3
   1296e:	d199      	bne.n	128a4 <setvbuf+0x20>
   12970:	686c      	ldr	r4, [r5, #4]
   12972:	e79e      	b.n	128b2 <setvbuf+0x2e>
   12974:	68ac      	ldr	r4, [r5, #8]
   12976:	e79c      	b.n	128b2 <setvbuf+0x2e>
   12978:	2f00      	cmp	r7, #0
   1297a:	d0ce      	beq.n	1291a <setvbuf+0x96>
   1297c:	69ab      	ldr	r3, [r5, #24]
   1297e:	2b00      	cmp	r3, #0
   12980:	d1d7      	bne.n	12932 <setvbuf+0xae>
   12982:	4628      	mov	r0, r5
   12984:	f000 fc8a 	bl	1329c <__sinit>
   12988:	e7d3      	b.n	12932 <setvbuf+0xae>
   1298a:	60a0      	str	r0, [r4, #8]
   1298c:	b003      	add	sp, #12
   1298e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12992:	6921      	ldr	r1, [r4, #16]
   12994:	4628      	mov	r0, r5
   12996:	f7ff fdf9 	bl	1258c <_free_r>
   1299a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1299e:	e7a8      	b.n	128f2 <setvbuf+0x6e>
   129a0:	2000      	movs	r0, #0
   129a2:	f104 0247 	add.w	r2, r4, #71	; 0x47
   129a6:	f043 0302 	orr.w	r3, r3, #2
   129aa:	2500      	movs	r5, #0
   129ac:	2101      	movs	r1, #1
   129ae:	81a3      	strh	r3, [r4, #12]
   129b0:	60a5      	str	r5, [r4, #8]
   129b2:	6022      	str	r2, [r4, #0]
   129b4:	e9c4 2104 	strd	r2, r1, [r4, #16]
   129b8:	b003      	add	sp, #12
   129ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   129be:	60a6      	str	r6, [r4, #8]
   129c0:	b003      	add	sp, #12
   129c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   129c6:	f8dd 9000 	ldr.w	r9, [sp]
   129ca:	45b1      	cmp	r9, r6
   129cc:	d006      	beq.n	129dc <setvbuf+0x158>
   129ce:	4648      	mov	r0, r9
   129d0:	f7ff fce2 	bl	12398 <malloc>
   129d4:	4607      	mov	r7, r0
   129d6:	b108      	cbz	r0, 129dc <setvbuf+0x158>
   129d8:	464e      	mov	r6, r9
   129da:	e7a4      	b.n	12926 <setvbuf+0xa2>
   129dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   129e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   129e4:	e7dd      	b.n	129a2 <setvbuf+0x11e>
   129e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   129ea:	e7cf      	b.n	1298c <setvbuf+0x108>
   129ec:	20000548 	.word	0x20000548
   129f0:	00015384 	.word	0x00015384
   129f4:	00015364 	.word	0x00015364
   129f8:	00015344 	.word	0x00015344

000129fc <_sniprintf_r>:
   129fc:	b408      	push	{r3}
   129fe:	b530      	push	{r4, r5, lr}
   12a00:	2a00      	cmp	r2, #0
   12a02:	b09c      	sub	sp, #112	; 0x70
   12a04:	4604      	mov	r4, r0
   12a06:	db35      	blt.n	12a74 <_sniprintf_r+0x78>
   12a08:	f44f 7302 	mov.w	r3, #520	; 0x208
   12a0c:	9102      	str	r1, [sp, #8]
   12a0e:	9106      	str	r1, [sp, #24]
   12a10:	f8ad 3014 	strh.w	r3, [sp, #20]
   12a14:	a920      	add	r1, sp, #128	; 0x80
   12a16:	d018      	beq.n	12a4a <_sniprintf_r+0x4e>
   12a18:	3a01      	subs	r2, #1
   12a1a:	460b      	mov	r3, r1
   12a1c:	9204      	str	r2, [sp, #16]
   12a1e:	9207      	str	r2, [sp, #28]
   12a20:	9101      	str	r1, [sp, #4]
   12a22:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   12a24:	f64f 75ff 	movw	r5, #65535	; 0xffff
   12a28:	a902      	add	r1, sp, #8
   12a2a:	f8ad 5016 	strh.w	r5, [sp, #22]
   12a2e:	f000 fdfd 	bl	1362c <_svfiprintf_r>
   12a32:	1c42      	adds	r2, r0, #1
   12a34:	da01      	bge.n	12a3a <_sniprintf_r+0x3e>
   12a36:	238b      	movs	r3, #139	; 0x8b
   12a38:	6023      	str	r3, [r4, #0]
   12a3a:	9b02      	ldr	r3, [sp, #8]
   12a3c:	2200      	movs	r2, #0
   12a3e:	701a      	strb	r2, [r3, #0]
   12a40:	b01c      	add	sp, #112	; 0x70
   12a42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12a46:	b001      	add	sp, #4
   12a48:	4770      	bx	lr
   12a4a:	460b      	mov	r3, r1
   12a4c:	9204      	str	r2, [sp, #16]
   12a4e:	9207      	str	r2, [sp, #28]
   12a50:	9101      	str	r1, [sp, #4]
   12a52:	f64f 75ff 	movw	r5, #65535	; 0xffff
   12a56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   12a58:	f8ad 5016 	strh.w	r5, [sp, #22]
   12a5c:	a902      	add	r1, sp, #8
   12a5e:	f000 fde5 	bl	1362c <_svfiprintf_r>
   12a62:	1c43      	adds	r3, r0, #1
   12a64:	da01      	bge.n	12a6a <_sniprintf_r+0x6e>
   12a66:	238b      	movs	r3, #139	; 0x8b
   12a68:	6023      	str	r3, [r4, #0]
   12a6a:	b01c      	add	sp, #112	; 0x70
   12a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12a70:	b001      	add	sp, #4
   12a72:	4770      	bx	lr
   12a74:	228b      	movs	r2, #139	; 0x8b
   12a76:	6002      	str	r2, [r0, #0]
   12a78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12a7c:	e7f5      	b.n	12a6a <_sniprintf_r+0x6e>
   12a7e:	bf00      	nop

00012a80 <sniprintf>:
   12a80:	b40c      	push	{r2, r3}
   12a82:	b530      	push	{r4, r5, lr}
   12a84:	4b20      	ldr	r3, [pc, #128]	; (12b08 <sniprintf+0x88>)
   12a86:	2900      	cmp	r1, #0
   12a88:	b09d      	sub	sp, #116	; 0x74
   12a8a:	681c      	ldr	r4, [r3, #0]
   12a8c:	db37      	blt.n	12afe <sniprintf+0x7e>
   12a8e:	f44f 7302 	mov.w	r3, #520	; 0x208
   12a92:	9002      	str	r0, [sp, #8]
   12a94:	9006      	str	r0, [sp, #24]
   12a96:	f8ad 3014 	strh.w	r3, [sp, #20]
   12a9a:	a821      	add	r0, sp, #132	; 0x84
   12a9c:	d019      	beq.n	12ad2 <sniprintf+0x52>
   12a9e:	3901      	subs	r1, #1
   12aa0:	4603      	mov	r3, r0
   12aa2:	9a20      	ldr	r2, [sp, #128]	; 0x80
   12aa4:	9104      	str	r1, [sp, #16]
   12aa6:	9107      	str	r1, [sp, #28]
   12aa8:	9001      	str	r0, [sp, #4]
   12aaa:	f64f 75ff 	movw	r5, #65535	; 0xffff
   12aae:	a902      	add	r1, sp, #8
   12ab0:	4620      	mov	r0, r4
   12ab2:	f8ad 5016 	strh.w	r5, [sp, #22]
   12ab6:	f000 fdb9 	bl	1362c <_svfiprintf_r>
   12aba:	1c42      	adds	r2, r0, #1
   12abc:	da01      	bge.n	12ac2 <sniprintf+0x42>
   12abe:	238b      	movs	r3, #139	; 0x8b
   12ac0:	6023      	str	r3, [r4, #0]
   12ac2:	9b02      	ldr	r3, [sp, #8]
   12ac4:	2200      	movs	r2, #0
   12ac6:	701a      	strb	r2, [r3, #0]
   12ac8:	b01d      	add	sp, #116	; 0x74
   12aca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12ace:	b002      	add	sp, #8
   12ad0:	4770      	bx	lr
   12ad2:	4603      	mov	r3, r0
   12ad4:	9104      	str	r1, [sp, #16]
   12ad6:	9107      	str	r1, [sp, #28]
   12ad8:	9001      	str	r0, [sp, #4]
   12ada:	f64f 75ff 	movw	r5, #65535	; 0xffff
   12ade:	9a20      	ldr	r2, [sp, #128]	; 0x80
   12ae0:	f8ad 5016 	strh.w	r5, [sp, #22]
   12ae4:	a902      	add	r1, sp, #8
   12ae6:	4620      	mov	r0, r4
   12ae8:	f000 fda0 	bl	1362c <_svfiprintf_r>
   12aec:	1c43      	adds	r3, r0, #1
   12aee:	da01      	bge.n	12af4 <sniprintf+0x74>
   12af0:	238b      	movs	r3, #139	; 0x8b
   12af2:	6023      	str	r3, [r4, #0]
   12af4:	b01d      	add	sp, #116	; 0x74
   12af6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12afa:	b002      	add	sp, #8
   12afc:	4770      	bx	lr
   12afe:	238b      	movs	r3, #139	; 0x8b
   12b00:	6023      	str	r3, [r4, #0]
   12b02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12b06:	e7f5      	b.n	12af4 <sniprintf+0x74>
   12b08:	20000548 	.word	0x20000548

00012b0c <_siprintf_r>:
   12b0c:	b40c      	push	{r2, r3}
   12b0e:	b570      	push	{r4, r5, r6, lr}
   12b10:	b09c      	sub	sp, #112	; 0x70
   12b12:	ac20      	add	r4, sp, #128	; 0x80
   12b14:	4e0b      	ldr	r6, [pc, #44]	; (12b44 <_siprintf_r+0x38>)
   12b16:	f854 2b04 	ldr.w	r2, [r4], #4
   12b1a:	9102      	str	r1, [sp, #8]
   12b1c:	4623      	mov	r3, r4
   12b1e:	9106      	str	r1, [sp, #24]
   12b20:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   12b24:	a902      	add	r1, sp, #8
   12b26:	9401      	str	r4, [sp, #4]
   12b28:	9507      	str	r5, [sp, #28]
   12b2a:	e9cd 5604 	strd	r5, r6, [sp, #16]
   12b2e:	f000 fd7d 	bl	1362c <_svfiprintf_r>
   12b32:	9b02      	ldr	r3, [sp, #8]
   12b34:	2200      	movs	r2, #0
   12b36:	701a      	strb	r2, [r3, #0]
   12b38:	b01c      	add	sp, #112	; 0x70
   12b3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   12b3e:	b002      	add	sp, #8
   12b40:	4770      	bx	lr
   12b42:	bf00      	nop
   12b44:	ffff0208 	.word	0xffff0208

00012b48 <siprintf>:
   12b48:	b40e      	push	{r1, r2, r3}
   12b4a:	b530      	push	{r4, r5, lr}
   12b4c:	b09c      	sub	sp, #112	; 0x70
   12b4e:	ab1f      	add	r3, sp, #124	; 0x7c
   12b50:	4c0c      	ldr	r4, [pc, #48]	; (12b84 <siprintf+0x3c>)
   12b52:	4d0d      	ldr	r5, [pc, #52]	; (12b88 <siprintf+0x40>)
   12b54:	f853 2b04 	ldr.w	r2, [r3], #4
   12b58:	9301      	str	r3, [sp, #4]
   12b5a:	4601      	mov	r1, r0
   12b5c:	9102      	str	r1, [sp, #8]
   12b5e:	9106      	str	r1, [sp, #24]
   12b60:	6820      	ldr	r0, [r4, #0]
   12b62:	a902      	add	r1, sp, #8
   12b64:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   12b68:	9407      	str	r4, [sp, #28]
   12b6a:	e9cd 4504 	strd	r4, r5, [sp, #16]
   12b6e:	f000 fd5d 	bl	1362c <_svfiprintf_r>
   12b72:	9b02      	ldr	r3, [sp, #8]
   12b74:	2200      	movs	r2, #0
   12b76:	701a      	strb	r2, [r3, #0]
   12b78:	b01c      	add	sp, #112	; 0x70
   12b7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   12b7e:	b003      	add	sp, #12
   12b80:	4770      	bx	lr
   12b82:	bf00      	nop
   12b84:	20000548 	.word	0x20000548
   12b88:	ffff0208 	.word	0xffff0208

00012b8c <strcpy>:
   12b8c:	ea80 0201 	eor.w	r2, r0, r1
   12b90:	4684      	mov	ip, r0
   12b92:	f012 0f03 	tst.w	r2, #3
   12b96:	d14f      	bne.n	12c38 <strcpy+0xac>
   12b98:	f011 0f03 	tst.w	r1, #3
   12b9c:	d132      	bne.n	12c04 <strcpy+0x78>
   12b9e:	f84d 4d04 	str.w	r4, [sp, #-4]!
   12ba2:	f011 0f04 	tst.w	r1, #4
   12ba6:	f851 3b04 	ldr.w	r3, [r1], #4
   12baa:	d00b      	beq.n	12bc4 <strcpy+0x38>
   12bac:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   12bb0:	439a      	bics	r2, r3
   12bb2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   12bb6:	bf04      	itt	eq
   12bb8:	f84c 3b04 	streq.w	r3, [ip], #4
   12bbc:	f851 3b04 	ldreq.w	r3, [r1], #4
   12bc0:	d116      	bne.n	12bf0 <strcpy+0x64>
   12bc2:	bf00      	nop
   12bc4:	f851 4b04 	ldr.w	r4, [r1], #4
   12bc8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   12bcc:	439a      	bics	r2, r3
   12bce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   12bd2:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   12bd6:	d10b      	bne.n	12bf0 <strcpy+0x64>
   12bd8:	f84c 3b04 	str.w	r3, [ip], #4
   12bdc:	43a2      	bics	r2, r4
   12bde:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   12be2:	bf04      	itt	eq
   12be4:	f851 3b04 	ldreq.w	r3, [r1], #4
   12be8:	f84c 4b04 	streq.w	r4, [ip], #4
   12bec:	d0ea      	beq.n	12bc4 <strcpy+0x38>
   12bee:	4623      	mov	r3, r4
   12bf0:	f80c 3b01 	strb.w	r3, [ip], #1
   12bf4:	f013 0fff 	tst.w	r3, #255	; 0xff
   12bf8:	ea4f 2333 	mov.w	r3, r3, ror #8
   12bfc:	d1f8      	bne.n	12bf0 <strcpy+0x64>
   12bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
   12c02:	4770      	bx	lr
   12c04:	f011 0f01 	tst.w	r1, #1
   12c08:	d006      	beq.n	12c18 <strcpy+0x8c>
   12c0a:	f811 2b01 	ldrb.w	r2, [r1], #1
   12c0e:	f80c 2b01 	strb.w	r2, [ip], #1
   12c12:	2a00      	cmp	r2, #0
   12c14:	bf08      	it	eq
   12c16:	4770      	bxeq	lr
   12c18:	f011 0f02 	tst.w	r1, #2
   12c1c:	d0bf      	beq.n	12b9e <strcpy+0x12>
   12c1e:	f831 2b02 	ldrh.w	r2, [r1], #2
   12c22:	f012 0fff 	tst.w	r2, #255	; 0xff
   12c26:	bf16      	itet	ne
   12c28:	f82c 2b02 	strhne.w	r2, [ip], #2
   12c2c:	f88c 2000 	strbeq.w	r2, [ip]
   12c30:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   12c34:	d1b3      	bne.n	12b9e <strcpy+0x12>
   12c36:	4770      	bx	lr
   12c38:	f811 2b01 	ldrb.w	r2, [r1], #1
   12c3c:	f80c 2b01 	strb.w	r2, [ip], #1
   12c40:	2a00      	cmp	r2, #0
   12c42:	d1f9      	bne.n	12c38 <strcpy+0xac>
   12c44:	4770      	bx	lr
   12c46:	bf00      	nop
	...

00012c80 <strlen>:
   12c80:	f890 f000 	pld	[r0]
   12c84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
   12c88:	f020 0107 	bic.w	r1, r0, #7
   12c8c:	f06f 0c00 	mvn.w	ip, #0
   12c90:	f010 0407 	ands.w	r4, r0, #7
   12c94:	f891 f020 	pld	[r1, #32]
   12c98:	f040 8049 	bne.w	12d2e <strlen+0xae>
   12c9c:	f04f 0400 	mov.w	r4, #0
   12ca0:	f06f 0007 	mvn.w	r0, #7
   12ca4:	e9d1 2300 	ldrd	r2, r3, [r1]
   12ca8:	f891 f040 	pld	[r1, #64]	; 0x40
   12cac:	f100 0008 	add.w	r0, r0, #8
   12cb0:	fa82 f24c 	uadd8	r2, r2, ip
   12cb4:	faa4 f28c 	sel	r2, r4, ip
   12cb8:	fa83 f34c 	uadd8	r3, r3, ip
   12cbc:	faa2 f38c 	sel	r3, r2, ip
   12cc0:	bb4b      	cbnz	r3, 12d16 <strlen+0x96>
   12cc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   12cc6:	fa82 f24c 	uadd8	r2, r2, ip
   12cca:	f100 0008 	add.w	r0, r0, #8
   12cce:	faa4 f28c 	sel	r2, r4, ip
   12cd2:	fa83 f34c 	uadd8	r3, r3, ip
   12cd6:	faa2 f38c 	sel	r3, r2, ip
   12cda:	b9e3      	cbnz	r3, 12d16 <strlen+0x96>
   12cdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
   12ce0:	fa82 f24c 	uadd8	r2, r2, ip
   12ce4:	f100 0008 	add.w	r0, r0, #8
   12ce8:	faa4 f28c 	sel	r2, r4, ip
   12cec:	fa83 f34c 	uadd8	r3, r3, ip
   12cf0:	faa2 f38c 	sel	r3, r2, ip
   12cf4:	b97b      	cbnz	r3, 12d16 <strlen+0x96>
   12cf6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
   12cfa:	f101 0120 	add.w	r1, r1, #32
   12cfe:	fa82 f24c 	uadd8	r2, r2, ip
   12d02:	f100 0008 	add.w	r0, r0, #8
   12d06:	faa4 f28c 	sel	r2, r4, ip
   12d0a:	fa83 f34c 	uadd8	r3, r3, ip
   12d0e:	faa2 f38c 	sel	r3, r2, ip
   12d12:	2b00      	cmp	r3, #0
   12d14:	d0c6      	beq.n	12ca4 <strlen+0x24>
   12d16:	2a00      	cmp	r2, #0
   12d18:	bf04      	itt	eq
   12d1a:	3004      	addeq	r0, #4
   12d1c:	461a      	moveq	r2, r3
   12d1e:	ba12      	rev	r2, r2
   12d20:	fab2 f282 	clz	r2, r2
   12d24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
   12d28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   12d2c:	4770      	bx	lr
   12d2e:	e9d1 2300 	ldrd	r2, r3, [r1]
   12d32:	f004 0503 	and.w	r5, r4, #3
   12d36:	f1c4 0000 	rsb	r0, r4, #0
   12d3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
   12d3e:	f014 0f04 	tst.w	r4, #4
   12d42:	f891 f040 	pld	[r1, #64]	; 0x40
   12d46:	fa0c f505 	lsl.w	r5, ip, r5
   12d4a:	ea62 0205 	orn	r2, r2, r5
   12d4e:	bf1c      	itt	ne
   12d50:	ea63 0305 	ornne	r3, r3, r5
   12d54:	4662      	movne	r2, ip
   12d56:	f04f 0400 	mov.w	r4, #0
   12d5a:	e7a9      	b.n	12cb0 <strlen+0x30>

00012d5c <__swbuf_r>:
   12d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12d5e:	460d      	mov	r5, r1
   12d60:	4614      	mov	r4, r2
   12d62:	4606      	mov	r6, r0
   12d64:	b108      	cbz	r0, 12d6a <__swbuf_r+0xe>
   12d66:	6983      	ldr	r3, [r0, #24]
   12d68:	b343      	cbz	r3, 12dbc <__swbuf_r+0x60>
   12d6a:	4b25      	ldr	r3, [pc, #148]	; (12e00 <__swbuf_r+0xa4>)
   12d6c:	429c      	cmp	r4, r3
   12d6e:	d02a      	beq.n	12dc6 <__swbuf_r+0x6a>
   12d70:	4b24      	ldr	r3, [pc, #144]	; (12e04 <__swbuf_r+0xa8>)
   12d72:	429c      	cmp	r4, r3
   12d74:	d029      	beq.n	12dca <__swbuf_r+0x6e>
   12d76:	4b24      	ldr	r3, [pc, #144]	; (12e08 <__swbuf_r+0xac>)
   12d78:	429c      	cmp	r4, r3
   12d7a:	bf08      	it	eq
   12d7c:	68f4      	ldreq	r4, [r6, #12]
   12d7e:	89a3      	ldrh	r3, [r4, #12]
   12d80:	69a2      	ldr	r2, [r4, #24]
   12d82:	60a2      	str	r2, [r4, #8]
   12d84:	071a      	lsls	r2, r3, #28
   12d86:	d522      	bpl.n	12dce <__swbuf_r+0x72>
   12d88:	6923      	ldr	r3, [r4, #16]
   12d8a:	b303      	cbz	r3, 12dce <__swbuf_r+0x72>
   12d8c:	6822      	ldr	r2, [r4, #0]
   12d8e:	6961      	ldr	r1, [r4, #20]
   12d90:	1ad3      	subs	r3, r2, r3
   12d92:	b2ed      	uxtb	r5, r5
   12d94:	4299      	cmp	r1, r3
   12d96:	462f      	mov	r7, r5
   12d98:	dd29      	ble.n	12dee <__swbuf_r+0x92>
   12d9a:	3301      	adds	r3, #1
   12d9c:	68a1      	ldr	r1, [r4, #8]
   12d9e:	1c50      	adds	r0, r2, #1
   12da0:	3901      	subs	r1, #1
   12da2:	60a1      	str	r1, [r4, #8]
   12da4:	6020      	str	r0, [r4, #0]
   12da6:	7015      	strb	r5, [r2, #0]
   12da8:	6962      	ldr	r2, [r4, #20]
   12daa:	429a      	cmp	r2, r3
   12dac:	d016      	beq.n	12ddc <__swbuf_r+0x80>
   12dae:	89a3      	ldrh	r3, [r4, #12]
   12db0:	07db      	lsls	r3, r3, #31
   12db2:	d501      	bpl.n	12db8 <__swbuf_r+0x5c>
   12db4:	2d0a      	cmp	r5, #10
   12db6:	d011      	beq.n	12ddc <__swbuf_r+0x80>
   12db8:	4638      	mov	r0, r7
   12dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12dbc:	f000 fa6e 	bl	1329c <__sinit>
   12dc0:	4b0f      	ldr	r3, [pc, #60]	; (12e00 <__swbuf_r+0xa4>)
   12dc2:	429c      	cmp	r4, r3
   12dc4:	d1d4      	bne.n	12d70 <__swbuf_r+0x14>
   12dc6:	6874      	ldr	r4, [r6, #4]
   12dc8:	e7d9      	b.n	12d7e <__swbuf_r+0x22>
   12dca:	68b4      	ldr	r4, [r6, #8]
   12dcc:	e7d7      	b.n	12d7e <__swbuf_r+0x22>
   12dce:	4621      	mov	r1, r4
   12dd0:	4630      	mov	r0, r6
   12dd2:	f000 f823 	bl	12e1c <__swsetup_r>
   12dd6:	b938      	cbnz	r0, 12de8 <__swbuf_r+0x8c>
   12dd8:	6923      	ldr	r3, [r4, #16]
   12dda:	e7d7      	b.n	12d8c <__swbuf_r+0x30>
   12ddc:	4621      	mov	r1, r4
   12dde:	4630      	mov	r0, r6
   12de0:	f000 f932 	bl	13048 <_fflush_r>
   12de4:	2800      	cmp	r0, #0
   12de6:	d0e7      	beq.n	12db8 <__swbuf_r+0x5c>
   12de8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   12dec:	e7e4      	b.n	12db8 <__swbuf_r+0x5c>
   12dee:	4621      	mov	r1, r4
   12df0:	4630      	mov	r0, r6
   12df2:	f000 f929 	bl	13048 <_fflush_r>
   12df6:	2800      	cmp	r0, #0
   12df8:	d1f6      	bne.n	12de8 <__swbuf_r+0x8c>
   12dfa:	6822      	ldr	r2, [r4, #0]
   12dfc:	2301      	movs	r3, #1
   12dfe:	e7cd      	b.n	12d9c <__swbuf_r+0x40>
   12e00:	00015384 	.word	0x00015384
   12e04:	00015364 	.word	0x00015364
   12e08:	00015344 	.word	0x00015344

00012e0c <__swbuf>:
   12e0c:	4b02      	ldr	r3, [pc, #8]	; (12e18 <__swbuf+0xc>)
   12e0e:	460a      	mov	r2, r1
   12e10:	4601      	mov	r1, r0
   12e12:	6818      	ldr	r0, [r3, #0]
   12e14:	f7ff bfa2 	b.w	12d5c <__swbuf_r>
   12e18:	20000548 	.word	0x20000548

00012e1c <__swsetup_r>:
   12e1c:	4b3b      	ldr	r3, [pc, #236]	; (12f0c <__swsetup_r+0xf0>)
   12e1e:	b570      	push	{r4, r5, r6, lr}
   12e20:	681d      	ldr	r5, [r3, #0]
   12e22:	4606      	mov	r6, r0
   12e24:	460c      	mov	r4, r1
   12e26:	b10d      	cbz	r5, 12e2c <__swsetup_r+0x10>
   12e28:	69ab      	ldr	r3, [r5, #24]
   12e2a:	b1db      	cbz	r3, 12e64 <__swsetup_r+0x48>
   12e2c:	4b38      	ldr	r3, [pc, #224]	; (12f10 <__swsetup_r+0xf4>)
   12e2e:	429c      	cmp	r4, r3
   12e30:	d01e      	beq.n	12e70 <__swsetup_r+0x54>
   12e32:	4b38      	ldr	r3, [pc, #224]	; (12f14 <__swsetup_r+0xf8>)
   12e34:	429c      	cmp	r4, r3
   12e36:	d04a      	beq.n	12ece <__swsetup_r+0xb2>
   12e38:	4b37      	ldr	r3, [pc, #220]	; (12f18 <__swsetup_r+0xfc>)
   12e3a:	429c      	cmp	r4, r3
   12e3c:	bf08      	it	eq
   12e3e:	68ec      	ldreq	r4, [r5, #12]
   12e40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   12e44:	b293      	uxth	r3, r2
   12e46:	0719      	lsls	r1, r3, #28
   12e48:	d518      	bpl.n	12e7c <__swsetup_r+0x60>
   12e4a:	6920      	ldr	r0, [r4, #16]
   12e4c:	b308      	cbz	r0, 12e92 <__swsetup_r+0x76>
   12e4e:	f013 0201 	ands.w	r2, r3, #1
   12e52:	d02c      	beq.n	12eae <__swsetup_r+0x92>
   12e54:	6963      	ldr	r3, [r4, #20]
   12e56:	2200      	movs	r2, #0
   12e58:	425b      	negs	r3, r3
   12e5a:	61a3      	str	r3, [r4, #24]
   12e5c:	60a2      	str	r2, [r4, #8]
   12e5e:	b360      	cbz	r0, 12eba <__swsetup_r+0x9e>
   12e60:	2000      	movs	r0, #0
   12e62:	bd70      	pop	{r4, r5, r6, pc}
   12e64:	4628      	mov	r0, r5
   12e66:	f000 fa19 	bl	1329c <__sinit>
   12e6a:	4b29      	ldr	r3, [pc, #164]	; (12f10 <__swsetup_r+0xf4>)
   12e6c:	429c      	cmp	r4, r3
   12e6e:	d1e0      	bne.n	12e32 <__swsetup_r+0x16>
   12e70:	686c      	ldr	r4, [r5, #4]
   12e72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   12e76:	b293      	uxth	r3, r2
   12e78:	0719      	lsls	r1, r3, #28
   12e7a:	d4e6      	bmi.n	12e4a <__swsetup_r+0x2e>
   12e7c:	06dd      	lsls	r5, r3, #27
   12e7e:	d53c      	bpl.n	12efa <__swsetup_r+0xde>
   12e80:	0758      	lsls	r0, r3, #29
   12e82:	d426      	bmi.n	12ed2 <__swsetup_r+0xb6>
   12e84:	6920      	ldr	r0, [r4, #16]
   12e86:	f042 0308 	orr.w	r3, r2, #8
   12e8a:	81a3      	strh	r3, [r4, #12]
   12e8c:	b29b      	uxth	r3, r3
   12e8e:	2800      	cmp	r0, #0
   12e90:	d1dd      	bne.n	12e4e <__swsetup_r+0x32>
   12e92:	f403 7220 	and.w	r2, r3, #640	; 0x280
   12e96:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   12e9a:	d0d8      	beq.n	12e4e <__swsetup_r+0x32>
   12e9c:	4630      	mov	r0, r6
   12e9e:	4621      	mov	r1, r4
   12ea0:	f000 fa9a 	bl	133d8 <__smakebuf_r>
   12ea4:	89a3      	ldrh	r3, [r4, #12]
   12ea6:	6920      	ldr	r0, [r4, #16]
   12ea8:	f013 0201 	ands.w	r2, r3, #1
   12eac:	d1d2      	bne.n	12e54 <__swsetup_r+0x38>
   12eae:	0799      	lsls	r1, r3, #30
   12eb0:	bf58      	it	pl
   12eb2:	6962      	ldrpl	r2, [r4, #20]
   12eb4:	60a2      	str	r2, [r4, #8]
   12eb6:	2800      	cmp	r0, #0
   12eb8:	d1d2      	bne.n	12e60 <__swsetup_r+0x44>
   12eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12ebe:	061a      	lsls	r2, r3, #24
   12ec0:	d5cf      	bpl.n	12e62 <__swsetup_r+0x46>
   12ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   12ec6:	81a3      	strh	r3, [r4, #12]
   12ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12ecc:	bd70      	pop	{r4, r5, r6, pc}
   12ece:	68ac      	ldr	r4, [r5, #8]
   12ed0:	e7b6      	b.n	12e40 <__swsetup_r+0x24>
   12ed2:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12ed4:	b151      	cbz	r1, 12eec <__swsetup_r+0xd0>
   12ed6:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12eda:	4299      	cmp	r1, r3
   12edc:	d004      	beq.n	12ee8 <__swsetup_r+0xcc>
   12ede:	4630      	mov	r0, r6
   12ee0:	f7ff fb54 	bl	1258c <_free_r>
   12ee4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   12ee8:	2300      	movs	r3, #0
   12eea:	6363      	str	r3, [r4, #52]	; 0x34
   12eec:	2300      	movs	r3, #0
   12eee:	6920      	ldr	r0, [r4, #16]
   12ef0:	6063      	str	r3, [r4, #4]
   12ef2:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   12ef6:	6020      	str	r0, [r4, #0]
   12ef8:	e7c5      	b.n	12e86 <__swsetup_r+0x6a>
   12efa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   12efe:	2309      	movs	r3, #9
   12f00:	6033      	str	r3, [r6, #0]
   12f02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12f06:	81a2      	strh	r2, [r4, #12]
   12f08:	bd70      	pop	{r4, r5, r6, pc}
   12f0a:	bf00      	nop
   12f0c:	20000548 	.word	0x20000548
   12f10:	00015384 	.word	0x00015384
   12f14:	00015364 	.word	0x00015364
   12f18:	00015344 	.word	0x00015344

00012f1c <__sflush_r>:
   12f1c:	898b      	ldrh	r3, [r1, #12]
   12f1e:	071a      	lsls	r2, r3, #28
   12f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12f24:	460c      	mov	r4, r1
   12f26:	4680      	mov	r8, r0
   12f28:	d441      	bmi.n	12fae <__sflush_r+0x92>
   12f2a:	684a      	ldr	r2, [r1, #4]
   12f2c:	2a00      	cmp	r2, #0
   12f2e:	dd59      	ble.n	12fe4 <__sflush_r+0xc8>
   12f30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   12f32:	2e00      	cmp	r6, #0
   12f34:	d053      	beq.n	12fde <__sflush_r+0xc2>
   12f36:	2200      	movs	r2, #0
   12f38:	f8d8 5000 	ldr.w	r5, [r8]
   12f3c:	6a21      	ldr	r1, [r4, #32]
   12f3e:	f8c8 2000 	str.w	r2, [r8]
   12f42:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   12f46:	d151      	bne.n	12fec <__sflush_r+0xd0>
   12f48:	2301      	movs	r3, #1
   12f4a:	4640      	mov	r0, r8
   12f4c:	47b0      	blx	r6
   12f4e:	1c43      	adds	r3, r0, #1
   12f50:	d05f      	beq.n	13012 <__sflush_r+0xf6>
   12f52:	89a3      	ldrh	r3, [r4, #12]
   12f54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   12f56:	6a21      	ldr	r1, [r4, #32]
   12f58:	075f      	lsls	r7, r3, #29
   12f5a:	d505      	bpl.n	12f68 <__sflush_r+0x4c>
   12f5c:	6862      	ldr	r2, [r4, #4]
   12f5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   12f60:	1a80      	subs	r0, r0, r2
   12f62:	b10b      	cbz	r3, 12f68 <__sflush_r+0x4c>
   12f64:	6c23      	ldr	r3, [r4, #64]	; 0x40
   12f66:	1ac0      	subs	r0, r0, r3
   12f68:	4602      	mov	r2, r0
   12f6a:	2300      	movs	r3, #0
   12f6c:	4640      	mov	r0, r8
   12f6e:	47b0      	blx	r6
   12f70:	1c46      	adds	r6, r0, #1
   12f72:	d145      	bne.n	13000 <__sflush_r+0xe4>
   12f74:	f8d8 3000 	ldr.w	r3, [r8]
   12f78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   12f7c:	2b00      	cmp	r3, #0
   12f7e:	d055      	beq.n	1302c <__sflush_r+0x110>
   12f80:	2b1d      	cmp	r3, #29
   12f82:	d001      	beq.n	12f88 <__sflush_r+0x6c>
   12f84:	2b16      	cmp	r3, #22
   12f86:	d15a      	bne.n	1303e <__sflush_r+0x122>
   12f88:	6923      	ldr	r3, [r4, #16]
   12f8a:	2200      	movs	r2, #0
   12f8c:	e9c4 3200 	strd	r3, r2, [r4]
   12f90:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12f92:	f8c8 5000 	str.w	r5, [r8]
   12f96:	b311      	cbz	r1, 12fde <__sflush_r+0xc2>
   12f98:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12f9c:	4299      	cmp	r1, r3
   12f9e:	d002      	beq.n	12fa6 <__sflush_r+0x8a>
   12fa0:	4640      	mov	r0, r8
   12fa2:	f7ff faf3 	bl	1258c <_free_r>
   12fa6:	2000      	movs	r0, #0
   12fa8:	6360      	str	r0, [r4, #52]	; 0x34
   12faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12fae:	690e      	ldr	r6, [r1, #16]
   12fb0:	b1ae      	cbz	r6, 12fde <__sflush_r+0xc2>
   12fb2:	680d      	ldr	r5, [r1, #0]
   12fb4:	600e      	str	r6, [r1, #0]
   12fb6:	0799      	lsls	r1, r3, #30
   12fb8:	bf0c      	ite	eq
   12fba:	6963      	ldreq	r3, [r4, #20]
   12fbc:	2300      	movne	r3, #0
   12fbe:	1bad      	subs	r5, r5, r6
   12fc0:	60a3      	str	r3, [r4, #8]
   12fc2:	e00a      	b.n	12fda <__sflush_r+0xbe>
   12fc4:	462b      	mov	r3, r5
   12fc6:	4632      	mov	r2, r6
   12fc8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   12fca:	6a21      	ldr	r1, [r4, #32]
   12fcc:	4640      	mov	r0, r8
   12fce:	47b8      	blx	r7
   12fd0:	2800      	cmp	r0, #0
   12fd2:	eba5 0500 	sub.w	r5, r5, r0
   12fd6:	4406      	add	r6, r0
   12fd8:	dd0a      	ble.n	12ff0 <__sflush_r+0xd4>
   12fda:	2d00      	cmp	r5, #0
   12fdc:	dcf2      	bgt.n	12fc4 <__sflush_r+0xa8>
   12fde:	2000      	movs	r0, #0
   12fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12fe4:	6c0a      	ldr	r2, [r1, #64]	; 0x40
   12fe6:	2a00      	cmp	r2, #0
   12fe8:	dca2      	bgt.n	12f30 <__sflush_r+0x14>
   12fea:	e7f8      	b.n	12fde <__sflush_r+0xc2>
   12fec:	6d60      	ldr	r0, [r4, #84]	; 0x54
   12fee:	e7b3      	b.n	12f58 <__sflush_r+0x3c>
   12ff0:	89a3      	ldrh	r3, [r4, #12]
   12ff2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   12ff6:	81a3      	strh	r3, [r4, #12]
   12ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13000:	6922      	ldr	r2, [r4, #16]
   13002:	89a3      	ldrh	r3, [r4, #12]
   13004:	6022      	str	r2, [r4, #0]
   13006:	2200      	movs	r2, #0
   13008:	6062      	str	r2, [r4, #4]
   1300a:	04da      	lsls	r2, r3, #19
   1300c:	d5c0      	bpl.n	12f90 <__sflush_r+0x74>
   1300e:	6560      	str	r0, [r4, #84]	; 0x54
   13010:	e7be      	b.n	12f90 <__sflush_r+0x74>
   13012:	f8d8 3000 	ldr.w	r3, [r8]
   13016:	2b00      	cmp	r3, #0
   13018:	d09b      	beq.n	12f52 <__sflush_r+0x36>
   1301a:	2b1d      	cmp	r3, #29
   1301c:	d00c      	beq.n	13038 <__sflush_r+0x11c>
   1301e:	2b16      	cmp	r3, #22
   13020:	d00a      	beq.n	13038 <__sflush_r+0x11c>
   13022:	89a3      	ldrh	r3, [r4, #12]
   13024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13028:	81a3      	strh	r3, [r4, #12]
   1302a:	e7d9      	b.n	12fe0 <__sflush_r+0xc4>
   1302c:	6921      	ldr	r1, [r4, #16]
   1302e:	e9c4 1300 	strd	r1, r3, [r4]
   13032:	04d3      	lsls	r3, r2, #19
   13034:	d5ac      	bpl.n	12f90 <__sflush_r+0x74>
   13036:	e7ea      	b.n	1300e <__sflush_r+0xf2>
   13038:	f8c8 5000 	str.w	r5, [r8]
   1303c:	e7cf      	b.n	12fde <__sflush_r+0xc2>
   1303e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   13042:	81a2      	strh	r2, [r4, #12]
   13044:	e7cc      	b.n	12fe0 <__sflush_r+0xc4>
   13046:	bf00      	nop

00013048 <_fflush_r>:
   13048:	690b      	ldr	r3, [r1, #16]
   1304a:	b323      	cbz	r3, 13096 <_fflush_r+0x4e>
   1304c:	b510      	push	{r4, lr}
   1304e:	4604      	mov	r4, r0
   13050:	b082      	sub	sp, #8
   13052:	b108      	cbz	r0, 13058 <_fflush_r+0x10>
   13054:	6983      	ldr	r3, [r0, #24]
   13056:	b1bb      	cbz	r3, 13088 <_fflush_r+0x40>
   13058:	4b10      	ldr	r3, [pc, #64]	; (1309c <_fflush_r+0x54>)
   1305a:	4299      	cmp	r1, r3
   1305c:	d012      	beq.n	13084 <_fflush_r+0x3c>
   1305e:	4b10      	ldr	r3, [pc, #64]	; (130a0 <_fflush_r+0x58>)
   13060:	4299      	cmp	r1, r3
   13062:	d016      	beq.n	13092 <_fflush_r+0x4a>
   13064:	4b0f      	ldr	r3, [pc, #60]	; (130a4 <_fflush_r+0x5c>)
   13066:	4299      	cmp	r1, r3
   13068:	bf08      	it	eq
   1306a:	68e1      	ldreq	r1, [r4, #12]
   1306c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   13070:	b12b      	cbz	r3, 1307e <_fflush_r+0x36>
   13072:	4620      	mov	r0, r4
   13074:	b002      	add	sp, #8
   13076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1307a:	f7ff bf4f 	b.w	12f1c <__sflush_r>
   1307e:	2000      	movs	r0, #0
   13080:	b002      	add	sp, #8
   13082:	bd10      	pop	{r4, pc}
   13084:	6861      	ldr	r1, [r4, #4]
   13086:	e7f1      	b.n	1306c <_fflush_r+0x24>
   13088:	9101      	str	r1, [sp, #4]
   1308a:	f000 f907 	bl	1329c <__sinit>
   1308e:	9901      	ldr	r1, [sp, #4]
   13090:	e7e2      	b.n	13058 <_fflush_r+0x10>
   13092:	68a1      	ldr	r1, [r4, #8]
   13094:	e7ea      	b.n	1306c <_fflush_r+0x24>
   13096:	2000      	movs	r0, #0
   13098:	4770      	bx	lr
   1309a:	bf00      	nop
   1309c:	00015384 	.word	0x00015384
   130a0:	00015364 	.word	0x00015364
   130a4:	00015344 	.word	0x00015344

000130a8 <fflush>:
   130a8:	b120      	cbz	r0, 130b4 <fflush+0xc>
   130aa:	4b05      	ldr	r3, [pc, #20]	; (130c0 <fflush+0x18>)
   130ac:	4601      	mov	r1, r0
   130ae:	6818      	ldr	r0, [r3, #0]
   130b0:	f7ff bfca 	b.w	13048 <_fflush_r>
   130b4:	4b03      	ldr	r3, [pc, #12]	; (130c4 <fflush+0x1c>)
   130b6:	4904      	ldr	r1, [pc, #16]	; (130c8 <fflush+0x20>)
   130b8:	6818      	ldr	r0, [r3, #0]
   130ba:	f000 b935 	b.w	13328 <_fwalk_reent>
   130be:	bf00      	nop
   130c0:	20000548 	.word	0x20000548
   130c4:	00015340 	.word	0x00015340
   130c8:	00013049 	.word	0x00013049

000130cc <__fp_lock>:
   130cc:	2000      	movs	r0, #0
   130ce:	4770      	bx	lr

000130d0 <_cleanup_r>:
   130d0:	4901      	ldr	r1, [pc, #4]	; (130d8 <_cleanup_r+0x8>)
   130d2:	f000 b929 	b.w	13328 <_fwalk_reent>
   130d6:	bf00      	nop
   130d8:	00013049 	.word	0x00013049

000130dc <__fp_unlock>:
   130dc:	2000      	movs	r0, #0
   130de:	4770      	bx	lr

000130e0 <__sfmoreglue>:
   130e0:	b570      	push	{r4, r5, r6, lr}
   130e2:	1e4a      	subs	r2, r1, #1
   130e4:	2568      	movs	r5, #104	; 0x68
   130e6:	fb05 f502 	mul.w	r5, r5, r2
   130ea:	460e      	mov	r6, r1
   130ec:	f105 0174 	add.w	r1, r5, #116	; 0x74
   130f0:	f7ff faa2 	bl	12638 <_malloc_r>
   130f4:	4604      	mov	r4, r0
   130f6:	b140      	cbz	r0, 1310a <__sfmoreglue+0x2a>
   130f8:	2100      	movs	r1, #0
   130fa:	300c      	adds	r0, #12
   130fc:	6066      	str	r6, [r4, #4]
   130fe:	f105 0268 	add.w	r2, r5, #104	; 0x68
   13102:	6021      	str	r1, [r4, #0]
   13104:	60a0      	str	r0, [r4, #8]
   13106:	f7ff f9f1 	bl	124ec <memset>
   1310a:	4620      	mov	r0, r4
   1310c:	bd70      	pop	{r4, r5, r6, pc}
   1310e:	bf00      	nop

00013110 <__sfp>:
   13110:	4b1e      	ldr	r3, [pc, #120]	; (1318c <__sfp+0x7c>)
   13112:	b570      	push	{r4, r5, r6, lr}
   13114:	681d      	ldr	r5, [r3, #0]
   13116:	69ab      	ldr	r3, [r5, #24]
   13118:	4606      	mov	r6, r0
   1311a:	b343      	cbz	r3, 1316e <__sfp+0x5e>
   1311c:	3548      	adds	r5, #72	; 0x48
   1311e:	e9d5 3401 	ldrd	r3, r4, [r5, #4]
   13122:	3b01      	subs	r3, #1
   13124:	d505      	bpl.n	13132 <__sfp+0x22>
   13126:	e01e      	b.n	13166 <__sfp+0x56>
   13128:	3b01      	subs	r3, #1
   1312a:	1c5a      	adds	r2, r3, #1
   1312c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13130:	d019      	beq.n	13166 <__sfp+0x56>
   13132:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   13136:	2a00      	cmp	r2, #0
   13138:	d1f6      	bne.n	13128 <__sfp+0x18>
   1313a:	2500      	movs	r5, #0
   1313c:	4b14      	ldr	r3, [pc, #80]	; (13190 <__sfp+0x80>)
   1313e:	6665      	str	r5, [r4, #100]	; 0x64
   13140:	e9c4 5500 	strd	r5, r5, [r4]
   13144:	60a5      	str	r5, [r4, #8]
   13146:	e9c4 5504 	strd	r5, r5, [r4, #16]
   1314a:	61a5      	str	r5, [r4, #24]
   1314c:	4629      	mov	r1, r5
   1314e:	60e3      	str	r3, [r4, #12]
   13150:	2208      	movs	r2, #8
   13152:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   13156:	f7ff f9c9 	bl	124ec <memset>
   1315a:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   1315e:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   13162:	4620      	mov	r0, r4
   13164:	bd70      	pop	{r4, r5, r6, pc}
   13166:	682c      	ldr	r4, [r5, #0]
   13168:	b12c      	cbz	r4, 13176 <__sfp+0x66>
   1316a:	4625      	mov	r5, r4
   1316c:	e7d7      	b.n	1311e <__sfp+0xe>
   1316e:	4628      	mov	r0, r5
   13170:	f000 f810 	bl	13194 <__sinit.part.0>
   13174:	e7d2      	b.n	1311c <__sfp+0xc>
   13176:	2104      	movs	r1, #4
   13178:	4630      	mov	r0, r6
   1317a:	f7ff ffb1 	bl	130e0 <__sfmoreglue>
   1317e:	4604      	mov	r4, r0
   13180:	6028      	str	r0, [r5, #0]
   13182:	2800      	cmp	r0, #0
   13184:	d1f1      	bne.n	1316a <__sfp+0x5a>
   13186:	230c      	movs	r3, #12
   13188:	6033      	str	r3, [r6, #0]
   1318a:	e7ea      	b.n	13162 <__sfp+0x52>
   1318c:	00015340 	.word	0x00015340
   13190:	ffff0001 	.word	0xffff0001

00013194 <__sinit.part.0>:
   13194:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13198:	4b33      	ldr	r3, [pc, #204]	; (13268 <__sinit.part.0+0xd4>)
   1319a:	4934      	ldr	r1, [pc, #208]	; (1326c <__sinit.part.0+0xd8>)
   1319c:	681a      	ldr	r2, [r3, #0]
   1319e:	6281      	str	r1, [r0, #40]	; 0x28
   131a0:	4290      	cmp	r0, r2
   131a2:	f04f 0300 	mov.w	r3, #0
   131a6:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
   131aa:	6503      	str	r3, [r0, #80]	; 0x50
   131ac:	bf04      	itt	eq
   131ae:	2301      	moveq	r3, #1
   131b0:	6183      	streq	r3, [r0, #24]
   131b2:	4605      	mov	r5, r0
   131b4:	f7ff ffac 	bl	13110 <__sfp>
   131b8:	6068      	str	r0, [r5, #4]
   131ba:	4628      	mov	r0, r5
   131bc:	f7ff ffa8 	bl	13110 <__sfp>
   131c0:	60a8      	str	r0, [r5, #8]
   131c2:	4628      	mov	r0, r5
   131c4:	f7ff ffa4 	bl	13110 <__sfp>
   131c8:	686e      	ldr	r6, [r5, #4]
   131ca:	60e8      	str	r0, [r5, #12]
   131cc:	2400      	movs	r4, #0
   131ce:	2304      	movs	r3, #4
   131d0:	60f3      	str	r3, [r6, #12]
   131d2:	6674      	str	r4, [r6, #100]	; 0x64
   131d4:	e9c6 4400 	strd	r4, r4, [r6]
   131d8:	60b4      	str	r4, [r6, #8]
   131da:	e9c6 4404 	strd	r4, r4, [r6, #16]
   131de:	61b4      	str	r4, [r6, #24]
   131e0:	4621      	mov	r1, r4
   131e2:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   131e6:	2208      	movs	r2, #8
   131e8:	f7ff f980 	bl	124ec <memset>
   131ec:	f8df b088 	ldr.w	fp, [pc, #136]	; 13278 <__sinit.part.0+0xe4>
   131f0:	68af      	ldr	r7, [r5, #8]
   131f2:	f8df a088 	ldr.w	sl, [pc, #136]	; 1327c <__sinit.part.0+0xe8>
   131f6:	f8df 9088 	ldr.w	r9, [pc, #136]	; 13280 <__sinit.part.0+0xec>
   131fa:	f8df 8088 	ldr.w	r8, [pc, #136]	; 13284 <__sinit.part.0+0xf0>
   131fe:	4b1c      	ldr	r3, [pc, #112]	; (13270 <__sinit.part.0+0xdc>)
   13200:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
   13204:	e9c6 6b08 	strd	r6, fp, [r6, #32]
   13208:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
   1320c:	4621      	mov	r1, r4
   1320e:	60fb      	str	r3, [r7, #12]
   13210:	2208      	movs	r2, #8
   13212:	667c      	str	r4, [r7, #100]	; 0x64
   13214:	e9c7 4400 	strd	r4, r4, [r7]
   13218:	60bc      	str	r4, [r7, #8]
   1321a:	e9c7 4404 	strd	r4, r4, [r7, #16]
   1321e:	61bc      	str	r4, [r7, #24]
   13220:	f107 005c 	add.w	r0, r7, #92	; 0x5c
   13224:	f7ff f962 	bl	124ec <memset>
   13228:	68ee      	ldr	r6, [r5, #12]
   1322a:	4b12      	ldr	r3, [pc, #72]	; (13274 <__sinit.part.0+0xe0>)
   1322c:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
   13230:	e9c7 7b08 	strd	r7, fp, [r7, #32]
   13234:	e9c7 a90a 	strd	sl, r9, [r7, #40]	; 0x28
   13238:	4621      	mov	r1, r4
   1323a:	60f3      	str	r3, [r6, #12]
   1323c:	6674      	str	r4, [r6, #100]	; 0x64
   1323e:	e9c6 4400 	strd	r4, r4, [r6]
   13242:	60b4      	str	r4, [r6, #8]
   13244:	e9c6 4404 	strd	r4, r4, [r6, #16]
   13248:	61b4      	str	r4, [r6, #24]
   1324a:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   1324e:	2208      	movs	r2, #8
   13250:	f7ff f94c 	bl	124ec <memset>
   13254:	2301      	movs	r3, #1
   13256:	e9c6 6b08 	strd	r6, fp, [r6, #32]
   1325a:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
   1325e:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
   13262:	61ab      	str	r3, [r5, #24]
   13264:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13268:	00015340 	.word	0x00015340
   1326c:	000130d1 	.word	0x000130d1
   13270:	00010009 	.word	0x00010009
   13274:	00020012 	.word	0x00020012
   13278:	00013fc5 	.word	0x00013fc5
   1327c:	00013fed 	.word	0x00013fed
   13280:	0001402d 	.word	0x0001402d
   13284:	0001404d 	.word	0x0001404d

00013288 <_cleanup>:
   13288:	4b02      	ldr	r3, [pc, #8]	; (13294 <_cleanup+0xc>)
   1328a:	4903      	ldr	r1, [pc, #12]	; (13298 <_cleanup+0x10>)
   1328c:	6818      	ldr	r0, [r3, #0]
   1328e:	f000 b84b 	b.w	13328 <_fwalk_reent>
   13292:	bf00      	nop
   13294:	00015340 	.word	0x00015340
   13298:	00013049 	.word	0x00013049

0001329c <__sinit>:
   1329c:	6983      	ldr	r3, [r0, #24]
   1329e:	b903      	cbnz	r3, 132a2 <__sinit+0x6>
   132a0:	e778      	b.n	13194 <__sinit.part.0>
   132a2:	4770      	bx	lr

000132a4 <__sfp_lock_acquire>:
   132a4:	4770      	bx	lr
   132a6:	bf00      	nop

000132a8 <__sfp_lock_release>:
   132a8:	4770      	bx	lr
   132aa:	bf00      	nop

000132ac <__sinit_lock_acquire>:
   132ac:	4770      	bx	lr
   132ae:	bf00      	nop

000132b0 <__sinit_lock_release>:
   132b0:	4770      	bx	lr
   132b2:	bf00      	nop

000132b4 <__fp_lock_all>:
   132b4:	4b02      	ldr	r3, [pc, #8]	; (132c0 <__fp_lock_all+0xc>)
   132b6:	4903      	ldr	r1, [pc, #12]	; (132c4 <__fp_lock_all+0x10>)
   132b8:	6818      	ldr	r0, [r3, #0]
   132ba:	f000 b80f 	b.w	132dc <_fwalk>
   132be:	bf00      	nop
   132c0:	20000548 	.word	0x20000548
   132c4:	000130cd 	.word	0x000130cd

000132c8 <__fp_unlock_all>:
   132c8:	4b02      	ldr	r3, [pc, #8]	; (132d4 <__fp_unlock_all+0xc>)
   132ca:	4903      	ldr	r1, [pc, #12]	; (132d8 <__fp_unlock_all+0x10>)
   132cc:	6818      	ldr	r0, [r3, #0]
   132ce:	f000 b805 	b.w	132dc <_fwalk>
   132d2:	bf00      	nop
   132d4:	20000548 	.word	0x20000548
   132d8:	000130dd 	.word	0x000130dd

000132dc <_fwalk>:
   132dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   132e0:	f110 0748 	adds.w	r7, r0, #72	; 0x48
   132e4:	d01b      	beq.n	1331e <_fwalk+0x42>
   132e6:	4688      	mov	r8, r1
   132e8:	2600      	movs	r6, #0
   132ea:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
   132ee:	3d01      	subs	r5, #1
   132f0:	d40f      	bmi.n	13312 <_fwalk+0x36>
   132f2:	89a3      	ldrh	r3, [r4, #12]
   132f4:	2b01      	cmp	r3, #1
   132f6:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
   132fa:	d906      	bls.n	1330a <_fwalk+0x2e>
   132fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   13300:	3301      	adds	r3, #1
   13302:	4620      	mov	r0, r4
   13304:	d001      	beq.n	1330a <_fwalk+0x2e>
   13306:	47c0      	blx	r8
   13308:	4306      	orrs	r6, r0
   1330a:	1c6b      	adds	r3, r5, #1
   1330c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13310:	d1ef      	bne.n	132f2 <_fwalk+0x16>
   13312:	683f      	ldr	r7, [r7, #0]
   13314:	2f00      	cmp	r7, #0
   13316:	d1e8      	bne.n	132ea <_fwalk+0xe>
   13318:	4630      	mov	r0, r6
   1331a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1331e:	463e      	mov	r6, r7
   13320:	4630      	mov	r0, r6
   13322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13326:	bf00      	nop

00013328 <_fwalk_reent>:
   13328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1332c:	f110 0748 	adds.w	r7, r0, #72	; 0x48
   13330:	d01f      	beq.n	13372 <_fwalk_reent+0x4a>
   13332:	4688      	mov	r8, r1
   13334:	4606      	mov	r6, r0
   13336:	f04f 0900 	mov.w	r9, #0
   1333a:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
   1333e:	3d01      	subs	r5, #1
   13340:	d411      	bmi.n	13366 <_fwalk_reent+0x3e>
   13342:	89a3      	ldrh	r3, [r4, #12]
   13344:	2b01      	cmp	r3, #1
   13346:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
   1334a:	d908      	bls.n	1335e <_fwalk_reent+0x36>
   1334c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   13350:	3301      	adds	r3, #1
   13352:	4621      	mov	r1, r4
   13354:	4630      	mov	r0, r6
   13356:	d002      	beq.n	1335e <_fwalk_reent+0x36>
   13358:	47c0      	blx	r8
   1335a:	ea49 0900 	orr.w	r9, r9, r0
   1335e:	1c6b      	adds	r3, r5, #1
   13360:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13364:	d1ed      	bne.n	13342 <_fwalk_reent+0x1a>
   13366:	683f      	ldr	r7, [r7, #0]
   13368:	2f00      	cmp	r7, #0
   1336a:	d1e6      	bne.n	1333a <_fwalk_reent+0x12>
   1336c:	4648      	mov	r0, r9
   1336e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13372:	46b9      	mov	r9, r7
   13374:	4648      	mov	r0, r9
   13376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1337a:	bf00      	nop

0001337c <__swhatbuf_r>:
   1337c:	b570      	push	{r4, r5, r6, lr}
   1337e:	460c      	mov	r4, r1
   13380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13384:	2900      	cmp	r1, #0
   13386:	b096      	sub	sp, #88	; 0x58
   13388:	4616      	mov	r6, r2
   1338a:	461d      	mov	r5, r3
   1338c:	db13      	blt.n	133b6 <__swhatbuf_r+0x3a>
   1338e:	466a      	mov	r2, sp
   13390:	f000 fe88 	bl	140a4 <_fstat_r>
   13394:	2800      	cmp	r0, #0
   13396:	db0e      	blt.n	133b6 <__swhatbuf_r+0x3a>
   13398:	9a01      	ldr	r2, [sp, #4]
   1339a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1339e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   133a2:	fab2 f282 	clz	r2, r2
   133a6:	0952      	lsrs	r2, r2, #5
   133a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   133ac:	2000      	movs	r0, #0
   133ae:	602a      	str	r2, [r5, #0]
   133b0:	6033      	str	r3, [r6, #0]
   133b2:	b016      	add	sp, #88	; 0x58
   133b4:	bd70      	pop	{r4, r5, r6, pc}
   133b6:	89a3      	ldrh	r3, [r4, #12]
   133b8:	2200      	movs	r2, #0
   133ba:	061b      	lsls	r3, r3, #24
   133bc:	602a      	str	r2, [r5, #0]
   133be:	d504      	bpl.n	133ca <__swhatbuf_r+0x4e>
   133c0:	2340      	movs	r3, #64	; 0x40
   133c2:	2000      	movs	r0, #0
   133c4:	6033      	str	r3, [r6, #0]
   133c6:	b016      	add	sp, #88	; 0x58
   133c8:	bd70      	pop	{r4, r5, r6, pc}
   133ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
   133ce:	2000      	movs	r0, #0
   133d0:	6033      	str	r3, [r6, #0]
   133d2:	b016      	add	sp, #88	; 0x58
   133d4:	bd70      	pop	{r4, r5, r6, pc}
   133d6:	bf00      	nop

000133d8 <__smakebuf_r>:
   133d8:	898a      	ldrh	r2, [r1, #12]
   133da:	0792      	lsls	r2, r2, #30
   133dc:	460b      	mov	r3, r1
   133de:	d506      	bpl.n	133ee <__smakebuf_r+0x16>
   133e0:	f101 0247 	add.w	r2, r1, #71	; 0x47
   133e4:	2101      	movs	r1, #1
   133e6:	601a      	str	r2, [r3, #0]
   133e8:	e9c3 2104 	strd	r2, r1, [r3, #16]
   133ec:	4770      	bx	lr
   133ee:	b570      	push	{r4, r5, r6, lr}
   133f0:	b082      	sub	sp, #8
   133f2:	ab01      	add	r3, sp, #4
   133f4:	466a      	mov	r2, sp
   133f6:	460c      	mov	r4, r1
   133f8:	4606      	mov	r6, r0
   133fa:	f7ff ffbf 	bl	1337c <__swhatbuf_r>
   133fe:	9900      	ldr	r1, [sp, #0]
   13400:	4605      	mov	r5, r0
   13402:	4630      	mov	r0, r6
   13404:	f7ff f918 	bl	12638 <_malloc_r>
   13408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1340c:	b170      	cbz	r0, 1342c <__smakebuf_r+0x54>
   1340e:	4916      	ldr	r1, [pc, #88]	; (13468 <__smakebuf_r+0x90>)
   13410:	62b1      	str	r1, [r6, #40]	; 0x28
   13412:	9a01      	ldr	r2, [sp, #4]
   13414:	9900      	ldr	r1, [sp, #0]
   13416:	6020      	str	r0, [r4, #0]
   13418:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1341c:	81a3      	strh	r3, [r4, #12]
   1341e:	e9c4 0104 	strd	r0, r1, [r4, #16]
   13422:	b98a      	cbnz	r2, 13448 <__smakebuf_r+0x70>
   13424:	432b      	orrs	r3, r5
   13426:	81a3      	strh	r3, [r4, #12]
   13428:	b002      	add	sp, #8
   1342a:	bd70      	pop	{r4, r5, r6, pc}
   1342c:	059a      	lsls	r2, r3, #22
   1342e:	d4fb      	bmi.n	13428 <__smakebuf_r+0x50>
   13430:	f023 0303 	bic.w	r3, r3, #3
   13434:	f104 0247 	add.w	r2, r4, #71	; 0x47
   13438:	f043 0302 	orr.w	r3, r3, #2
   1343c:	2101      	movs	r1, #1
   1343e:	81a3      	strh	r3, [r4, #12]
   13440:	6022      	str	r2, [r4, #0]
   13442:	e9c4 2104 	strd	r2, r1, [r4, #16]
   13446:	e7ef      	b.n	13428 <__smakebuf_r+0x50>
   13448:	4630      	mov	r0, r6
   1344a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   1344e:	f000 ffc1 	bl	143d4 <_isatty_r>
   13452:	b910      	cbnz	r0, 1345a <__smakebuf_r+0x82>
   13454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   13458:	e7e4      	b.n	13424 <__smakebuf_r+0x4c>
   1345a:	89a3      	ldrh	r3, [r4, #12]
   1345c:	f023 0303 	bic.w	r3, r3, #3
   13460:	f043 0301 	orr.w	r3, r3, #1
   13464:	b21b      	sxth	r3, r3
   13466:	e7dd      	b.n	13424 <__smakebuf_r+0x4c>
   13468:	000130d1 	.word	0x000130d1

0001346c <__malloc_lock>:
   1346c:	4770      	bx	lr
   1346e:	bf00      	nop

00013470 <__malloc_unlock>:
   13470:	4770      	bx	lr
   13472:	bf00      	nop

00013474 <__ssputs_r>:
   13474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13478:	688e      	ldr	r6, [r1, #8]
   1347a:	461d      	mov	r5, r3
   1347c:	42ae      	cmp	r6, r5
   1347e:	460c      	mov	r4, r1
   13480:	680b      	ldr	r3, [r1, #0]
   13482:	4617      	mov	r7, r2
   13484:	d836      	bhi.n	134f4 <__ssputs_r+0x80>
   13486:	4680      	mov	r8, r0
   13488:	8988      	ldrh	r0, [r1, #12]
   1348a:	f410 6f90 	tst.w	r0, #1152	; 0x480
   1348e:	d10e      	bne.n	134ae <__ssputs_r+0x3a>
   13490:	4635      	mov	r5, r6
   13492:	4618      	mov	r0, r3
   13494:	462a      	mov	r2, r5
   13496:	4639      	mov	r1, r7
   13498:	f001 f81a 	bl	144d0 <memmove>
   1349c:	68a2      	ldr	r2, [r4, #8]
   1349e:	6823      	ldr	r3, [r4, #0]
   134a0:	1b96      	subs	r6, r2, r6
   134a2:	442b      	add	r3, r5
   134a4:	60a6      	str	r6, [r4, #8]
   134a6:	6023      	str	r3, [r4, #0]
   134a8:	2000      	movs	r0, #0
   134aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   134ae:	e9d1 1604 	ldrd	r1, r6, [r1, #16]
   134b2:	eb06 0646 	add.w	r6, r6, r6, lsl #1
   134b6:	eba3 0901 	sub.w	r9, r3, r1
   134ba:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
   134be:	1c6b      	adds	r3, r5, #1
   134c0:	1076      	asrs	r6, r6, #1
   134c2:	444b      	add	r3, r9
   134c4:	42b3      	cmp	r3, r6
   134c6:	4632      	mov	r2, r6
   134c8:	bf84      	itt	hi
   134ca:	461e      	movhi	r6, r3
   134cc:	4632      	movhi	r2, r6
   134ce:	0543      	lsls	r3, r0, #21
   134d0:	d512      	bpl.n	134f8 <__ssputs_r+0x84>
   134d2:	4611      	mov	r1, r2
   134d4:	4640      	mov	r0, r8
   134d6:	f7ff f8af 	bl	12638 <_malloc_r>
   134da:	4682      	mov	sl, r0
   134dc:	b300      	cbz	r0, 13520 <__ssputs_r+0xac>
   134de:	464a      	mov	r2, r9
   134e0:	6921      	ldr	r1, [r4, #16]
   134e2:	f7fe ff69 	bl	123b8 <memcpy>
   134e6:	89a3      	ldrh	r3, [r4, #12]
   134e8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   134ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   134f0:	81a3      	strh	r3, [r4, #12]
   134f2:	e006      	b.n	13502 <__ssputs_r+0x8e>
   134f4:	462e      	mov	r6, r5
   134f6:	e7cc      	b.n	13492 <__ssputs_r+0x1e>
   134f8:	4640      	mov	r0, r8
   134fa:	f001 f851 	bl	145a0 <_realloc_r>
   134fe:	4682      	mov	sl, r0
   13500:	b150      	cbz	r0, 13518 <__ssputs_r+0xa4>
   13502:	eba6 0209 	sub.w	r2, r6, r9
   13506:	eb0a 0309 	add.w	r3, sl, r9
   1350a:	6166      	str	r6, [r4, #20]
   1350c:	f8c4 a010 	str.w	sl, [r4, #16]
   13510:	6023      	str	r3, [r4, #0]
   13512:	60a2      	str	r2, [r4, #8]
   13514:	462e      	mov	r6, r5
   13516:	e7bc      	b.n	13492 <__ssputs_r+0x1e>
   13518:	6921      	ldr	r1, [r4, #16]
   1351a:	4640      	mov	r0, r8
   1351c:	f7ff f836 	bl	1258c <_free_r>
   13520:	230c      	movs	r3, #12
   13522:	f8c8 3000 	str.w	r3, [r8]
   13526:	89a3      	ldrh	r3, [r4, #12]
   13528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1352c:	81a3      	strh	r3, [r4, #12]
   1352e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13532:	e7ba      	b.n	134aa <__ssputs_r+0x36>

00013534 <__ssprint_r>:
   13534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13538:	6893      	ldr	r3, [r2, #8]
   1353a:	b083      	sub	sp, #12
   1353c:	4690      	mov	r8, r2
   1353e:	2b00      	cmp	r3, #0
   13540:	d06d      	beq.n	1361e <__ssprint_r+0xea>
   13542:	6817      	ldr	r7, [r2, #0]
   13544:	688d      	ldr	r5, [r1, #8]
   13546:	4682      	mov	sl, r0
   13548:	460c      	mov	r4, r1
   1354a:	6808      	ldr	r0, [r1, #0]
   1354c:	3708      	adds	r7, #8
   1354e:	e043      	b.n	135d8 <__ssprint_r+0xa4>
   13550:	89a3      	ldrh	r3, [r4, #12]
   13552:	f413 6f90 	tst.w	r3, #1152	; 0x480
   13556:	d02e      	beq.n	135b6 <__ssprint_r+0x82>
   13558:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
   1355c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   13560:	eba0 0b01 	sub.w	fp, r0, r1
   13564:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   13568:	eb0b 0006 	add.w	r0, fp, r6
   1356c:	106d      	asrs	r5, r5, #1
   1356e:	3001      	adds	r0, #1
   13570:	42a8      	cmp	r0, r5
   13572:	462a      	mov	r2, r5
   13574:	bf84      	itt	hi
   13576:	4605      	movhi	r5, r0
   13578:	462a      	movhi	r2, r5
   1357a:	055b      	lsls	r3, r3, #21
   1357c:	d536      	bpl.n	135ec <__ssprint_r+0xb8>
   1357e:	4611      	mov	r1, r2
   13580:	4650      	mov	r0, sl
   13582:	f7ff f859 	bl	12638 <_malloc_r>
   13586:	2800      	cmp	r0, #0
   13588:	d03a      	beq.n	13600 <__ssprint_r+0xcc>
   1358a:	465a      	mov	r2, fp
   1358c:	6921      	ldr	r1, [r4, #16]
   1358e:	9001      	str	r0, [sp, #4]
   13590:	f7fe ff12 	bl	123b8 <memcpy>
   13594:	89a2      	ldrh	r2, [r4, #12]
   13596:	9b01      	ldr	r3, [sp, #4]
   13598:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   1359c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   135a0:	81a2      	strh	r2, [r4, #12]
   135a2:	eba5 020b 	sub.w	r2, r5, fp
   135a6:	eb03 000b 	add.w	r0, r3, fp
   135aa:	6165      	str	r5, [r4, #20]
   135ac:	6123      	str	r3, [r4, #16]
   135ae:	6020      	str	r0, [r4, #0]
   135b0:	60a2      	str	r2, [r4, #8]
   135b2:	4635      	mov	r5, r6
   135b4:	46b3      	mov	fp, r6
   135b6:	465a      	mov	r2, fp
   135b8:	4649      	mov	r1, r9
   135ba:	f000 ff89 	bl	144d0 <memmove>
   135be:	f8d8 3008 	ldr.w	r3, [r8, #8]
   135c2:	68a2      	ldr	r2, [r4, #8]
   135c4:	6820      	ldr	r0, [r4, #0]
   135c6:	1b55      	subs	r5, r2, r5
   135c8:	4458      	add	r0, fp
   135ca:	1b9e      	subs	r6, r3, r6
   135cc:	60a5      	str	r5, [r4, #8]
   135ce:	6020      	str	r0, [r4, #0]
   135d0:	f8c8 6008 	str.w	r6, [r8, #8]
   135d4:	b31e      	cbz	r6, 1361e <__ssprint_r+0xea>
   135d6:	3708      	adds	r7, #8
   135d8:	e957 9602 	ldrd	r9, r6, [r7, #-8]
   135dc:	46ab      	mov	fp, r5
   135de:	2e00      	cmp	r6, #0
   135e0:	d0f9      	beq.n	135d6 <__ssprint_r+0xa2>
   135e2:	42ae      	cmp	r6, r5
   135e4:	d2b4      	bcs.n	13550 <__ssprint_r+0x1c>
   135e6:	4635      	mov	r5, r6
   135e8:	46b3      	mov	fp, r6
   135ea:	e7e4      	b.n	135b6 <__ssprint_r+0x82>
   135ec:	4650      	mov	r0, sl
   135ee:	f000 ffd7 	bl	145a0 <_realloc_r>
   135f2:	4603      	mov	r3, r0
   135f4:	2800      	cmp	r0, #0
   135f6:	d1d4      	bne.n	135a2 <__ssprint_r+0x6e>
   135f8:	6921      	ldr	r1, [r4, #16]
   135fa:	4650      	mov	r0, sl
   135fc:	f7fe ffc6 	bl	1258c <_free_r>
   13600:	230c      	movs	r3, #12
   13602:	f8ca 3000 	str.w	r3, [sl]
   13606:	89a3      	ldrh	r3, [r4, #12]
   13608:	2200      	movs	r2, #0
   1360a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1360e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13612:	81a3      	strh	r3, [r4, #12]
   13614:	e9c8 2201 	strd	r2, r2, [r8, #4]
   13618:	b003      	add	sp, #12
   1361a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1361e:	2000      	movs	r0, #0
   13620:	f8c8 0004 	str.w	r0, [r8, #4]
   13624:	b003      	add	sp, #12
   13626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1362a:	bf00      	nop

0001362c <_svfiprintf_r>:
   1362c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13630:	4690      	mov	r8, r2
   13632:	898a      	ldrh	r2, [r1, #12]
   13634:	b09f      	sub	sp, #124	; 0x7c
   13636:	0614      	lsls	r4, r2, #24
   13638:	468b      	mov	fp, r1
   1363a:	9002      	str	r0, [sp, #8]
   1363c:	d503      	bpl.n	13646 <_svfiprintf_r+0x1a>
   1363e:	690a      	ldr	r2, [r1, #16]
   13640:	2a00      	cmp	r2, #0
   13642:	f000 810b 	beq.w	1385c <_svfiprintf_r+0x230>
   13646:	9305      	str	r3, [sp, #20]
   13648:	2330      	movs	r3, #48	; 0x30
   1364a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
   1364e:	f898 3000 	ldrb.w	r3, [r8]
   13652:	4e8e      	ldr	r6, [pc, #568]	; (1388c <_svfiprintf_r+0x260>)
   13654:	2100      	movs	r1, #0
   13656:	2220      	movs	r2, #32
   13658:	910b      	str	r1, [sp, #44]	; 0x2c
   1365a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   1365e:	2701      	movs	r7, #1
   13660:	2b00      	cmp	r3, #0
   13662:	f000 8084 	beq.w	1376e <_svfiprintf_r+0x142>
   13666:	2b25      	cmp	r3, #37	; 0x25
   13668:	f000 80f6 	beq.w	13858 <_svfiprintf_r+0x22c>
   1366c:	4645      	mov	r5, r8
   1366e:	e003      	b.n	13678 <_svfiprintf_r+0x4c>
   13670:	2b25      	cmp	r3, #37	; 0x25
   13672:	f000 8086 	beq.w	13782 <_svfiprintf_r+0x156>
   13676:	4625      	mov	r5, r4
   13678:	786b      	ldrb	r3, [r5, #1]
   1367a:	1c6c      	adds	r4, r5, #1
   1367c:	2b00      	cmp	r3, #0
   1367e:	d1f7      	bne.n	13670 <_svfiprintf_r+0x44>
   13680:	ebb4 0a08 	subs.w	sl, r4, r8
   13684:	d073      	beq.n	1376e <_svfiprintf_r+0x142>
   13686:	4642      	mov	r2, r8
   13688:	4653      	mov	r3, sl
   1368a:	4659      	mov	r1, fp
   1368c:	9802      	ldr	r0, [sp, #8]
   1368e:	f7ff fef1 	bl	13474 <__ssputs_r>
   13692:	3001      	adds	r0, #1
   13694:	d06b      	beq.n	1376e <_svfiprintf_r+0x142>
   13696:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13698:	786a      	ldrb	r2, [r5, #1]
   1369a:	4453      	add	r3, sl
   1369c:	930b      	str	r3, [sp, #44]	; 0x2c
   1369e:	2a00      	cmp	r2, #0
   136a0:	d065      	beq.n	1376e <_svfiprintf_r+0x142>
   136a2:	2300      	movs	r3, #0
   136a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   136a8:	3401      	adds	r4, #1
   136aa:	9306      	str	r3, [sp, #24]
   136ac:	e9cd 3308 	strd	r3, r3, [sp, #32]
   136b0:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
   136b4:	931c      	str	r3, [sp, #112]	; 0x70
   136b6:	9207      	str	r2, [sp, #28]
   136b8:	e005      	b.n	136c6 <_svfiprintf_r+0x9a>
   136ba:	9a06      	ldr	r2, [sp, #24]
   136bc:	fa07 f303 	lsl.w	r3, r7, r3
   136c0:	4313      	orrs	r3, r2
   136c2:	462c      	mov	r4, r5
   136c4:	9306      	str	r3, [sp, #24]
   136c6:	4625      	mov	r5, r4
   136c8:	2205      	movs	r2, #5
   136ca:	f815 1b01 	ldrb.w	r1, [r5], #1
   136ce:	4630      	mov	r0, r6
   136d0:	f000 feae 	bl	14430 <memchr>
   136d4:	46aa      	mov	sl, r5
   136d6:	1b83      	subs	r3, r0, r6
   136d8:	2800      	cmp	r0, #0
   136da:	d1ee      	bne.n	136ba <_svfiprintf_r+0x8e>
   136dc:	9b06      	ldr	r3, [sp, #24]
   136de:	06d9      	lsls	r1, r3, #27
   136e0:	bf44      	itt	mi
   136e2:	2220      	movmi	r2, #32
   136e4:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   136e8:	7821      	ldrb	r1, [r4, #0]
   136ea:	071a      	lsls	r2, r3, #28
   136ec:	bf44      	itt	mi
   136ee:	222b      	movmi	r2, #43	; 0x2b
   136f0:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   136f4:	292a      	cmp	r1, #42	; 0x2a
   136f6:	d148      	bne.n	1378a <_svfiprintf_r+0x15e>
   136f8:	9a05      	ldr	r2, [sp, #20]
   136fa:	6811      	ldr	r1, [r2, #0]
   136fc:	3204      	adds	r2, #4
   136fe:	2900      	cmp	r1, #0
   13700:	9205      	str	r2, [sp, #20]
   13702:	db7e      	blt.n	13802 <_svfiprintf_r+0x1d6>
   13704:	9109      	str	r1, [sp, #36]	; 0x24
   13706:	7861      	ldrb	r1, [r4, #1]
   13708:	1ca5      	adds	r5, r4, #2
   1370a:	292e      	cmp	r1, #46	; 0x2e
   1370c:	d056      	beq.n	137bc <_svfiprintf_r+0x190>
   1370e:	4c60      	ldr	r4, [pc, #384]	; (13890 <_svfiprintf_r+0x264>)
   13710:	2203      	movs	r2, #3
   13712:	4620      	mov	r0, r4
   13714:	f000 fe8c 	bl	14430 <memchr>
   13718:	2800      	cmp	r0, #0
   1371a:	d068      	beq.n	137ee <_svfiprintf_r+0x1c2>
   1371c:	1b00      	subs	r0, r0, r4
   1371e:	9b06      	ldr	r3, [sp, #24]
   13720:	2440      	movs	r4, #64	; 0x40
   13722:	fa04 f000 	lsl.w	r0, r4, r0
   13726:	4303      	orrs	r3, r0
   13728:	9306      	str	r3, [sp, #24]
   1372a:	f105 0801 	add.w	r8, r5, #1
   1372e:	7829      	ldrb	r1, [r5, #0]
   13730:	4858      	ldr	r0, [pc, #352]	; (13894 <_svfiprintf_r+0x268>)
   13732:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   13736:	2206      	movs	r2, #6
   13738:	f000 fe7a 	bl	14430 <memchr>
   1373c:	2800      	cmp	r0, #0
   1373e:	d066      	beq.n	1380e <_svfiprintf_r+0x1e2>
   13740:	4b55      	ldr	r3, [pc, #340]	; (13898 <_svfiprintf_r+0x26c>)
   13742:	2b00      	cmp	r3, #0
   13744:	d056      	beq.n	137f4 <_svfiprintf_r+0x1c8>
   13746:	ab05      	add	r3, sp, #20
   13748:	9300      	str	r3, [sp, #0]
   1374a:	465a      	mov	r2, fp
   1374c:	4b53      	ldr	r3, [pc, #332]	; (1389c <_svfiprintf_r+0x270>)
   1374e:	9802      	ldr	r0, [sp, #8]
   13750:	a906      	add	r1, sp, #24
   13752:	f3af 8000 	nop.w
   13756:	4681      	mov	r9, r0
   13758:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   1375c:	d007      	beq.n	1376e <_svfiprintf_r+0x142>
   1375e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13760:	444b      	add	r3, r9
   13762:	930b      	str	r3, [sp, #44]	; 0x2c
   13764:	f898 3000 	ldrb.w	r3, [r8]
   13768:	2b00      	cmp	r3, #0
   1376a:	f47f af7c 	bne.w	13666 <_svfiprintf_r+0x3a>
   1376e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   13772:	065b      	lsls	r3, r3, #25
   13774:	bf54      	ite	pl
   13776:	980b      	ldrpl	r0, [sp, #44]	; 0x2c
   13778:	f04f 30ff 	movmi.w	r0, #4294967295	; 0xffffffff
   1377c:	b01f      	add	sp, #124	; 0x7c
   1377e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13782:	ebb4 0a08 	subs.w	sl, r4, r8
   13786:	d08c      	beq.n	136a2 <_svfiprintf_r+0x76>
   13788:	e77d      	b.n	13686 <_svfiprintf_r+0x5a>
   1378a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   1378e:	2a09      	cmp	r2, #9
   13790:	bf88      	it	hi
   13792:	46a2      	movhi	sl, r4
   13794:	d8b9      	bhi.n	1370a <_svfiprintf_r+0xde>
   13796:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13798:	e001      	b.n	1379e <_svfiprintf_r+0x172>
   1379a:	462c      	mov	r4, r5
   1379c:	3501      	adds	r5, #1
   1379e:	7829      	ldrb	r1, [r5, #0]
   137a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   137a4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   137a8:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   137ac:	2a09      	cmp	r2, #9
   137ae:	46aa      	mov	sl, r5
   137b0:	d9f3      	bls.n	1379a <_svfiprintf_r+0x16e>
   137b2:	292e      	cmp	r1, #46	; 0x2e
   137b4:	f104 0502 	add.w	r5, r4, #2
   137b8:	9309      	str	r3, [sp, #36]	; 0x24
   137ba:	d1a8      	bne.n	1370e <_svfiprintf_r+0xe2>
   137bc:	f89a 1001 	ldrb.w	r1, [sl, #1]
   137c0:	292a      	cmp	r1, #42	; 0x2a
   137c2:	d12e      	bne.n	13822 <_svfiprintf_r+0x1f6>
   137c4:	9b05      	ldr	r3, [sp, #20]
   137c6:	f89a 1002 	ldrb.w	r1, [sl, #2]
   137ca:	681a      	ldr	r2, [r3, #0]
   137cc:	9207      	str	r2, [sp, #28]
   137ce:	3304      	adds	r3, #4
   137d0:	2a00      	cmp	r2, #0
   137d2:	9305      	str	r3, [sp, #20]
   137d4:	f10a 0503 	add.w	r5, sl, #3
   137d8:	f10a 0302 	add.w	r3, sl, #2
   137dc:	db37      	blt.n	1384e <_svfiprintf_r+0x222>
   137de:	4c2c      	ldr	r4, [pc, #176]	; (13890 <_svfiprintf_r+0x264>)
   137e0:	2203      	movs	r2, #3
   137e2:	4620      	mov	r0, r4
   137e4:	469a      	mov	sl, r3
   137e6:	f000 fe23 	bl	14430 <memchr>
   137ea:	2800      	cmp	r0, #0
   137ec:	d196      	bne.n	1371c <_svfiprintf_r+0xf0>
   137ee:	46a8      	mov	r8, r5
   137f0:	4655      	mov	r5, sl
   137f2:	e79c      	b.n	1372e <_svfiprintf_r+0x102>
   137f4:	9b05      	ldr	r3, [sp, #20]
   137f6:	3307      	adds	r3, #7
   137f8:	f023 0307 	bic.w	r3, r3, #7
   137fc:	3308      	adds	r3, #8
   137fe:	9305      	str	r3, [sp, #20]
   13800:	e7ad      	b.n	1375e <_svfiprintf_r+0x132>
   13802:	4249      	negs	r1, r1
   13804:	f043 0302 	orr.w	r3, r3, #2
   13808:	9109      	str	r1, [sp, #36]	; 0x24
   1380a:	9306      	str	r3, [sp, #24]
   1380c:	e77b      	b.n	13706 <_svfiprintf_r+0xda>
   1380e:	ab05      	add	r3, sp, #20
   13810:	9300      	str	r3, [sp, #0]
   13812:	465a      	mov	r2, fp
   13814:	4b21      	ldr	r3, [pc, #132]	; (1389c <_svfiprintf_r+0x270>)
   13816:	9802      	ldr	r0, [sp, #8]
   13818:	a906      	add	r1, sp, #24
   1381a:	f000 fa87 	bl	13d2c <_printf_i>
   1381e:	4681      	mov	r9, r0
   13820:	e79a      	b.n	13758 <_svfiprintf_r+0x12c>
   13822:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13826:	2300      	movs	r3, #0
   13828:	2a09      	cmp	r2, #9
   1382a:	9307      	str	r3, [sp, #28]
   1382c:	d901      	bls.n	13832 <_svfiprintf_r+0x206>
   1382e:	e023      	b.n	13878 <_svfiprintf_r+0x24c>
   13830:	4655      	mov	r5, sl
   13832:	7869      	ldrb	r1, [r5, #1]
   13834:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   13838:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   1383c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13840:	2a09      	cmp	r2, #9
   13842:	f105 0a01 	add.w	sl, r5, #1
   13846:	d9f3      	bls.n	13830 <_svfiprintf_r+0x204>
   13848:	3502      	adds	r5, #2
   1384a:	9307      	str	r3, [sp, #28]
   1384c:	e75f      	b.n	1370e <_svfiprintf_r+0xe2>
   1384e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13852:	469a      	mov	sl, r3
   13854:	9207      	str	r2, [sp, #28]
   13856:	e75a      	b.n	1370e <_svfiprintf_r+0xe2>
   13858:	4644      	mov	r4, r8
   1385a:	e722      	b.n	136a2 <_svfiprintf_r+0x76>
   1385c:	2140      	movs	r1, #64	; 0x40
   1385e:	9303      	str	r3, [sp, #12]
   13860:	f7fe feea 	bl	12638 <_malloc_r>
   13864:	9b03      	ldr	r3, [sp, #12]
   13866:	f8cb 0000 	str.w	r0, [fp]
   1386a:	f8cb 0010 	str.w	r0, [fp, #16]
   1386e:	b130      	cbz	r0, 1387e <_svfiprintf_r+0x252>
   13870:	2240      	movs	r2, #64	; 0x40
   13872:	f8cb 2014 	str.w	r2, [fp, #20]
   13876:	e6e6      	b.n	13646 <_svfiprintf_r+0x1a>
   13878:	46aa      	mov	sl, r5
   1387a:	3501      	adds	r5, #1
   1387c:	e747      	b.n	1370e <_svfiprintf_r+0xe2>
   1387e:	9a02      	ldr	r2, [sp, #8]
   13880:	230c      	movs	r3, #12
   13882:	6013      	str	r3, [r2, #0]
   13884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13888:	e778      	b.n	1377c <_svfiprintf_r+0x150>
   1388a:	bf00      	nop
   1388c:	000153a4 	.word	0x000153a4
   13890:	000153ac 	.word	0x000153ac
   13894:	000153b0 	.word	0x000153b0
   13898:	00000000 	.word	0x00000000
   1389c:	00013475 	.word	0x00013475

000138a0 <__sfputc_r>:
   138a0:	6893      	ldr	r3, [r2, #8]
   138a2:	3b01      	subs	r3, #1
   138a4:	2b00      	cmp	r3, #0
   138a6:	6093      	str	r3, [r2, #8]
   138a8:	da0f      	bge.n	138ca <__sfputc_r+0x2a>
   138aa:	b410      	push	{r4}
   138ac:	6994      	ldr	r4, [r2, #24]
   138ae:	42a3      	cmp	r3, r4
   138b0:	db08      	blt.n	138c4 <__sfputc_r+0x24>
   138b2:	290a      	cmp	r1, #10
   138b4:	d006      	beq.n	138c4 <__sfputc_r+0x24>
   138b6:	6813      	ldr	r3, [r2, #0]
   138b8:	1c58      	adds	r0, r3, #1
   138ba:	6010      	str	r0, [r2, #0]
   138bc:	7019      	strb	r1, [r3, #0]
   138be:	4608      	mov	r0, r1
   138c0:	bc10      	pop	{r4}
   138c2:	4770      	bx	lr
   138c4:	bc10      	pop	{r4}
   138c6:	f7ff ba49 	b.w	12d5c <__swbuf_r>
   138ca:	6813      	ldr	r3, [r2, #0]
   138cc:	1c58      	adds	r0, r3, #1
   138ce:	6010      	str	r0, [r2, #0]
   138d0:	7019      	strb	r1, [r3, #0]
   138d2:	4608      	mov	r0, r1
   138d4:	4770      	bx	lr
   138d6:	bf00      	nop

000138d8 <__sfputs_r>:
   138d8:	b19b      	cbz	r3, 13902 <__sfputs_r+0x2a>
   138da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   138dc:	4413      	add	r3, r2
   138de:	460f      	mov	r7, r1
   138e0:	4606      	mov	r6, r0
   138e2:	1e5d      	subs	r5, r3, #1
   138e4:	1e54      	subs	r4, r2, #1
   138e6:	e001      	b.n	138ec <__sfputs_r+0x14>
   138e8:	42ac      	cmp	r4, r5
   138ea:	d008      	beq.n	138fe <__sfputs_r+0x26>
   138ec:	463a      	mov	r2, r7
   138ee:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   138f2:	4630      	mov	r0, r6
   138f4:	f7ff ffd4 	bl	138a0 <__sfputc_r>
   138f8:	1c43      	adds	r3, r0, #1
   138fa:	d1f5      	bne.n	138e8 <__sfputs_r+0x10>
   138fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   138fe:	2000      	movs	r0, #0
   13900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13902:	2000      	movs	r0, #0
   13904:	4770      	bx	lr
   13906:	bf00      	nop

00013908 <__sprint_r>:
   13908:	6893      	ldr	r3, [r2, #8]
   1390a:	b510      	push	{r4, lr}
   1390c:	4614      	mov	r4, r2
   1390e:	b913      	cbnz	r3, 13916 <__sprint_r+0xe>
   13910:	6053      	str	r3, [r2, #4]
   13912:	4618      	mov	r0, r3
   13914:	bd10      	pop	{r4, pc}
   13916:	f000 fbd9 	bl	140cc <__sfvwrite_r>
   1391a:	2300      	movs	r3, #0
   1391c:	e9c4 3301 	strd	r3, r3, [r4, #4]
   13920:	bd10      	pop	{r4, pc}
   13922:	bf00      	nop

00013924 <_vfiprintf_r>:
   13924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13928:	b09f      	sub	sp, #124	; 0x7c
   1392a:	468b      	mov	fp, r1
   1392c:	4690      	mov	r8, r2
   1392e:	461c      	mov	r4, r3
   13930:	9003      	str	r0, [sp, #12]
   13932:	b118      	cbz	r0, 1393c <_vfiprintf_r+0x18>
   13934:	6983      	ldr	r3, [r0, #24]
   13936:	2b00      	cmp	r3, #0
   13938:	f000 80b7 	beq.w	13aaa <_vfiprintf_r+0x186>
   1393c:	4ba2      	ldr	r3, [pc, #648]	; (13bc8 <_vfiprintf_r+0x2a4>)
   1393e:	459b      	cmp	fp, r3
   13940:	f000 80b9 	beq.w	13ab6 <_vfiprintf_r+0x192>
   13944:	4ba1      	ldr	r3, [pc, #644]	; (13bcc <_vfiprintf_r+0x2a8>)
   13946:	459b      	cmp	fp, r3
   13948:	f000 80c7 	beq.w	13ada <_vfiprintf_r+0x1b6>
   1394c:	4ba0      	ldr	r3, [pc, #640]	; (13bd0 <_vfiprintf_r+0x2ac>)
   1394e:	459b      	cmp	fp, r3
   13950:	bf04      	itt	eq
   13952:	9b03      	ldreq	r3, [sp, #12]
   13954:	f8d3 b00c 	ldreq.w	fp, [r3, #12]
   13958:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   1395c:	0718      	lsls	r0, r3, #28
   1395e:	f140 80b2 	bpl.w	13ac6 <_vfiprintf_r+0x1a2>
   13962:	f8db 3010 	ldr.w	r3, [fp, #16]
   13966:	2b00      	cmp	r3, #0
   13968:	f000 80ad 	beq.w	13ac6 <_vfiprintf_r+0x1a2>
   1396c:	2330      	movs	r3, #48	; 0x30
   1396e:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
   13972:	f898 3000 	ldrb.w	r3, [r8]
   13976:	9405      	str	r4, [sp, #20]
   13978:	2100      	movs	r1, #0
   1397a:	2220      	movs	r2, #32
   1397c:	910b      	str	r1, [sp, #44]	; 0x2c
   1397e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   13982:	4e94      	ldr	r6, [pc, #592]	; (13bd4 <_vfiprintf_r+0x2b0>)
   13984:	2701      	movs	r7, #1
   13986:	2b00      	cmp	r3, #0
   13988:	f000 8087 	beq.w	13a9a <_vfiprintf_r+0x176>
   1398c:	2b25      	cmp	r3, #37	; 0x25
   1398e:	f000 8115 	beq.w	13bbc <_vfiprintf_r+0x298>
   13992:	4645      	mov	r5, r8
   13994:	e003      	b.n	1399e <_vfiprintf_r+0x7a>
   13996:	2b25      	cmp	r3, #37	; 0x25
   13998:	f000 80a3 	beq.w	13ae2 <_vfiprintf_r+0x1be>
   1399c:	4625      	mov	r5, r4
   1399e:	786b      	ldrb	r3, [r5, #1]
   139a0:	1c6c      	adds	r4, r5, #1
   139a2:	2b00      	cmp	r3, #0
   139a4:	d1f7      	bne.n	13996 <_vfiprintf_r+0x72>
   139a6:	ebb4 0a08 	subs.w	sl, r4, r8
   139aa:	d076      	beq.n	13a9a <_vfiprintf_r+0x176>
   139ac:	4642      	mov	r2, r8
   139ae:	4653      	mov	r3, sl
   139b0:	4659      	mov	r1, fp
   139b2:	9803      	ldr	r0, [sp, #12]
   139b4:	f7ff ff90 	bl	138d8 <__sfputs_r>
   139b8:	3001      	adds	r0, #1
   139ba:	d06e      	beq.n	13a9a <_vfiprintf_r+0x176>
   139bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   139be:	786a      	ldrb	r2, [r5, #1]
   139c0:	4453      	add	r3, sl
   139c2:	930b      	str	r3, [sp, #44]	; 0x2c
   139c4:	2a00      	cmp	r2, #0
   139c6:	d068      	beq.n	13a9a <_vfiprintf_r+0x176>
   139c8:	2300      	movs	r3, #0
   139ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   139ce:	3401      	adds	r4, #1
   139d0:	9306      	str	r3, [sp, #24]
   139d2:	e9cd 3308 	strd	r3, r3, [sp, #32]
   139d6:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
   139da:	931c      	str	r3, [sp, #112]	; 0x70
   139dc:	9207      	str	r2, [sp, #28]
   139de:	e005      	b.n	139ec <_vfiprintf_r+0xc8>
   139e0:	9a06      	ldr	r2, [sp, #24]
   139e2:	fa07 f303 	lsl.w	r3, r7, r3
   139e6:	4313      	orrs	r3, r2
   139e8:	462c      	mov	r4, r5
   139ea:	9306      	str	r3, [sp, #24]
   139ec:	4625      	mov	r5, r4
   139ee:	2205      	movs	r2, #5
   139f0:	f815 1b01 	ldrb.w	r1, [r5], #1
   139f4:	4630      	mov	r0, r6
   139f6:	f000 fd1b 	bl	14430 <memchr>
   139fa:	46aa      	mov	sl, r5
   139fc:	1b83      	subs	r3, r0, r6
   139fe:	2800      	cmp	r0, #0
   13a00:	d1ee      	bne.n	139e0 <_vfiprintf_r+0xbc>
   13a02:	9b06      	ldr	r3, [sp, #24]
   13a04:	06d9      	lsls	r1, r3, #27
   13a06:	bf44      	itt	mi
   13a08:	2220      	movmi	r2, #32
   13a0a:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   13a0e:	7821      	ldrb	r1, [r4, #0]
   13a10:	071a      	lsls	r2, r3, #28
   13a12:	bf44      	itt	mi
   13a14:	222b      	movmi	r2, #43	; 0x2b
   13a16:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   13a1a:	292a      	cmp	r1, #42	; 0x2a
   13a1c:	d166      	bne.n	13aec <_vfiprintf_r+0x1c8>
   13a1e:	9a05      	ldr	r2, [sp, #20]
   13a20:	6811      	ldr	r1, [r2, #0]
   13a22:	3204      	adds	r2, #4
   13a24:	2900      	cmp	r1, #0
   13a26:	9205      	str	r2, [sp, #20]
   13a28:	f2c0 809d 	blt.w	13b66 <_vfiprintf_r+0x242>
   13a2c:	9109      	str	r1, [sp, #36]	; 0x24
   13a2e:	7861      	ldrb	r1, [r4, #1]
   13a30:	1ca5      	adds	r5, r4, #2
   13a32:	292e      	cmp	r1, #46	; 0x2e
   13a34:	d073      	beq.n	13b1e <_vfiprintf_r+0x1fa>
   13a36:	4c68      	ldr	r4, [pc, #416]	; (13bd8 <_vfiprintf_r+0x2b4>)
   13a38:	2203      	movs	r2, #3
   13a3a:	4620      	mov	r0, r4
   13a3c:	f000 fcf8 	bl	14430 <memchr>
   13a40:	2800      	cmp	r0, #0
   13a42:	f000 8086 	beq.w	13b52 <_vfiprintf_r+0x22e>
   13a46:	1b00      	subs	r0, r0, r4
   13a48:	9b06      	ldr	r3, [sp, #24]
   13a4a:	2440      	movs	r4, #64	; 0x40
   13a4c:	fa04 f000 	lsl.w	r0, r4, r0
   13a50:	4303      	orrs	r3, r0
   13a52:	9306      	str	r3, [sp, #24]
   13a54:	f105 0801 	add.w	r8, r5, #1
   13a58:	7829      	ldrb	r1, [r5, #0]
   13a5a:	4860      	ldr	r0, [pc, #384]	; (13bdc <_vfiprintf_r+0x2b8>)
   13a5c:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   13a60:	2206      	movs	r2, #6
   13a62:	f000 fce5 	bl	14430 <memchr>
   13a66:	2800      	cmp	r0, #0
   13a68:	f000 8083 	beq.w	13b72 <_vfiprintf_r+0x24e>
   13a6c:	4b5c      	ldr	r3, [pc, #368]	; (13be0 <_vfiprintf_r+0x2bc>)
   13a6e:	2b00      	cmp	r3, #0
   13a70:	d072      	beq.n	13b58 <_vfiprintf_r+0x234>
   13a72:	ab05      	add	r3, sp, #20
   13a74:	9300      	str	r3, [sp, #0]
   13a76:	465a      	mov	r2, fp
   13a78:	4b5a      	ldr	r3, [pc, #360]	; (13be4 <_vfiprintf_r+0x2c0>)
   13a7a:	9803      	ldr	r0, [sp, #12]
   13a7c:	a906      	add	r1, sp, #24
   13a7e:	f3af 8000 	nop.w
   13a82:	4681      	mov	r9, r0
   13a84:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   13a88:	d007      	beq.n	13a9a <_vfiprintf_r+0x176>
   13a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13a8c:	444b      	add	r3, r9
   13a8e:	930b      	str	r3, [sp, #44]	; 0x2c
   13a90:	f898 3000 	ldrb.w	r3, [r8]
   13a94:	2b00      	cmp	r3, #0
   13a96:	f47f af79 	bne.w	1398c <_vfiprintf_r+0x68>
   13a9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   13a9e:	065b      	lsls	r3, r3, #25
   13aa0:	d418      	bmi.n	13ad4 <_vfiprintf_r+0x1b0>
   13aa2:	980b      	ldr	r0, [sp, #44]	; 0x2c
   13aa4:	b01f      	add	sp, #124	; 0x7c
   13aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13aaa:	f7ff fbf7 	bl	1329c <__sinit>
   13aae:	4b46      	ldr	r3, [pc, #280]	; (13bc8 <_vfiprintf_r+0x2a4>)
   13ab0:	459b      	cmp	fp, r3
   13ab2:	f47f af47 	bne.w	13944 <_vfiprintf_r+0x20>
   13ab6:	9b03      	ldr	r3, [sp, #12]
   13ab8:	f8d3 b004 	ldr.w	fp, [r3, #4]
   13abc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   13ac0:	0718      	lsls	r0, r3, #28
   13ac2:	f53f af4e 	bmi.w	13962 <_vfiprintf_r+0x3e>
   13ac6:	4659      	mov	r1, fp
   13ac8:	9803      	ldr	r0, [sp, #12]
   13aca:	f7ff f9a7 	bl	12e1c <__swsetup_r>
   13ace:	2800      	cmp	r0, #0
   13ad0:	f43f af4c 	beq.w	1396c <_vfiprintf_r+0x48>
   13ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13ad8:	e7e4      	b.n	13aa4 <_vfiprintf_r+0x180>
   13ada:	9b03      	ldr	r3, [sp, #12]
   13adc:	f8d3 b008 	ldr.w	fp, [r3, #8]
   13ae0:	e73a      	b.n	13958 <_vfiprintf_r+0x34>
   13ae2:	ebb4 0a08 	subs.w	sl, r4, r8
   13ae6:	f43f af6f 	beq.w	139c8 <_vfiprintf_r+0xa4>
   13aea:	e75f      	b.n	139ac <_vfiprintf_r+0x88>
   13aec:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13af0:	2a09      	cmp	r2, #9
   13af2:	bf88      	it	hi
   13af4:	46a2      	movhi	sl, r4
   13af6:	d89c      	bhi.n	13a32 <_vfiprintf_r+0x10e>
   13af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13afa:	e001      	b.n	13b00 <_vfiprintf_r+0x1dc>
   13afc:	462c      	mov	r4, r5
   13afe:	3501      	adds	r5, #1
   13b00:	7829      	ldrb	r1, [r5, #0]
   13b02:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   13b06:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   13b0a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13b0e:	2a09      	cmp	r2, #9
   13b10:	46aa      	mov	sl, r5
   13b12:	d9f3      	bls.n	13afc <_vfiprintf_r+0x1d8>
   13b14:	292e      	cmp	r1, #46	; 0x2e
   13b16:	f104 0502 	add.w	r5, r4, #2
   13b1a:	9309      	str	r3, [sp, #36]	; 0x24
   13b1c:	d18b      	bne.n	13a36 <_vfiprintf_r+0x112>
   13b1e:	f89a 1001 	ldrb.w	r1, [sl, #1]
   13b22:	292a      	cmp	r1, #42	; 0x2a
   13b24:	d12f      	bne.n	13b86 <_vfiprintf_r+0x262>
   13b26:	9b05      	ldr	r3, [sp, #20]
   13b28:	f89a 1002 	ldrb.w	r1, [sl, #2]
   13b2c:	681a      	ldr	r2, [r3, #0]
   13b2e:	9207      	str	r2, [sp, #28]
   13b30:	3304      	adds	r3, #4
   13b32:	2a00      	cmp	r2, #0
   13b34:	9305      	str	r3, [sp, #20]
   13b36:	f10a 0503 	add.w	r5, sl, #3
   13b3a:	f10a 0302 	add.w	r3, sl, #2
   13b3e:	db38      	blt.n	13bb2 <_vfiprintf_r+0x28e>
   13b40:	4c25      	ldr	r4, [pc, #148]	; (13bd8 <_vfiprintf_r+0x2b4>)
   13b42:	2203      	movs	r2, #3
   13b44:	4620      	mov	r0, r4
   13b46:	469a      	mov	sl, r3
   13b48:	f000 fc72 	bl	14430 <memchr>
   13b4c:	2800      	cmp	r0, #0
   13b4e:	f47f af7a 	bne.w	13a46 <_vfiprintf_r+0x122>
   13b52:	46a8      	mov	r8, r5
   13b54:	4655      	mov	r5, sl
   13b56:	e77f      	b.n	13a58 <_vfiprintf_r+0x134>
   13b58:	9b05      	ldr	r3, [sp, #20]
   13b5a:	3307      	adds	r3, #7
   13b5c:	f023 0307 	bic.w	r3, r3, #7
   13b60:	3308      	adds	r3, #8
   13b62:	9305      	str	r3, [sp, #20]
   13b64:	e791      	b.n	13a8a <_vfiprintf_r+0x166>
   13b66:	4249      	negs	r1, r1
   13b68:	f043 0302 	orr.w	r3, r3, #2
   13b6c:	9109      	str	r1, [sp, #36]	; 0x24
   13b6e:	9306      	str	r3, [sp, #24]
   13b70:	e75d      	b.n	13a2e <_vfiprintf_r+0x10a>
   13b72:	ab05      	add	r3, sp, #20
   13b74:	9300      	str	r3, [sp, #0]
   13b76:	465a      	mov	r2, fp
   13b78:	4b1a      	ldr	r3, [pc, #104]	; (13be4 <_vfiprintf_r+0x2c0>)
   13b7a:	9803      	ldr	r0, [sp, #12]
   13b7c:	a906      	add	r1, sp, #24
   13b7e:	f000 f8d5 	bl	13d2c <_printf_i>
   13b82:	4681      	mov	r9, r0
   13b84:	e77e      	b.n	13a84 <_vfiprintf_r+0x160>
   13b86:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13b8a:	2300      	movs	r3, #0
   13b8c:	2a09      	cmp	r2, #9
   13b8e:	9307      	str	r3, [sp, #28]
   13b90:	d901      	bls.n	13b96 <_vfiprintf_r+0x272>
   13b92:	e015      	b.n	13bc0 <_vfiprintf_r+0x29c>
   13b94:	4655      	mov	r5, sl
   13b96:	7869      	ldrb	r1, [r5, #1]
   13b98:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   13b9c:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   13ba0:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   13ba4:	2a09      	cmp	r2, #9
   13ba6:	f105 0a01 	add.w	sl, r5, #1
   13baa:	d9f3      	bls.n	13b94 <_vfiprintf_r+0x270>
   13bac:	3502      	adds	r5, #2
   13bae:	9307      	str	r3, [sp, #28]
   13bb0:	e741      	b.n	13a36 <_vfiprintf_r+0x112>
   13bb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13bb6:	469a      	mov	sl, r3
   13bb8:	9207      	str	r2, [sp, #28]
   13bba:	e73c      	b.n	13a36 <_vfiprintf_r+0x112>
   13bbc:	4644      	mov	r4, r8
   13bbe:	e703      	b.n	139c8 <_vfiprintf_r+0xa4>
   13bc0:	46aa      	mov	sl, r5
   13bc2:	3501      	adds	r5, #1
   13bc4:	e737      	b.n	13a36 <_vfiprintf_r+0x112>
   13bc6:	bf00      	nop
   13bc8:	00015384 	.word	0x00015384
   13bcc:	00015364 	.word	0x00015364
   13bd0:	00015344 	.word	0x00015344
   13bd4:	000153a4 	.word	0x000153a4
   13bd8:	000153ac 	.word	0x000153ac
   13bdc:	000153b0 	.word	0x000153b0
   13be0:	00000000 	.word	0x00000000
   13be4:	000138d9 	.word	0x000138d9

00013be8 <vfiprintf>:
   13be8:	b410      	push	{r4}
   13bea:	4c04      	ldr	r4, [pc, #16]	; (13bfc <vfiprintf+0x14>)
   13bec:	4613      	mov	r3, r2
   13bee:	460a      	mov	r2, r1
   13bf0:	4601      	mov	r1, r0
   13bf2:	6820      	ldr	r0, [r4, #0]
   13bf4:	bc10      	pop	{r4}
   13bf6:	f7ff be95 	b.w	13924 <_vfiprintf_r>
   13bfa:	bf00      	nop
   13bfc:	20000548 	.word	0x20000548

00013c00 <_printf_common>:
   13c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13c04:	460c      	mov	r4, r1
   13c06:	4691      	mov	r9, r2
   13c08:	690a      	ldr	r2, [r1, #16]
   13c0a:	6889      	ldr	r1, [r1, #8]
   13c0c:	f8dd 8020 	ldr.w	r8, [sp, #32]
   13c10:	428a      	cmp	r2, r1
   13c12:	bfb8      	it	lt
   13c14:	460a      	movlt	r2, r1
   13c16:	f8c9 2000 	str.w	r2, [r9]
   13c1a:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
   13c1e:	4606      	mov	r6, r0
   13c20:	461f      	mov	r7, r3
   13c22:	b111      	cbz	r1, 13c2a <_printf_common+0x2a>
   13c24:	3201      	adds	r2, #1
   13c26:	f8c9 2000 	str.w	r2, [r9]
   13c2a:	6823      	ldr	r3, [r4, #0]
   13c2c:	0699      	lsls	r1, r3, #26
   13c2e:	d55c      	bpl.n	13cea <_printf_common+0xea>
   13c30:	f8d9 2000 	ldr.w	r2, [r9]
   13c34:	3202      	adds	r2, #2
   13c36:	f8c9 2000 	str.w	r2, [r9]
   13c3a:	6823      	ldr	r3, [r4, #0]
   13c3c:	f013 0f06 	tst.w	r3, #6
   13c40:	4619      	mov	r1, r3
   13c42:	d11d      	bne.n	13c80 <_printf_common+0x80>
   13c44:	68e1      	ldr	r1, [r4, #12]
   13c46:	1a8a      	subs	r2, r1, r2
   13c48:	2a00      	cmp	r2, #0
   13c4a:	bfd8      	it	le
   13c4c:	4619      	movle	r1, r3
   13c4e:	dd17      	ble.n	13c80 <_printf_common+0x80>
   13c50:	f104 0a19 	add.w	sl, r4, #25
   13c54:	2500      	movs	r5, #0
   13c56:	e005      	b.n	13c64 <_printf_common+0x64>
   13c58:	68e3      	ldr	r3, [r4, #12]
   13c5a:	f8d9 2000 	ldr.w	r2, [r9]
   13c5e:	1a9b      	subs	r3, r3, r2
   13c60:	42ab      	cmp	r3, r5
   13c62:	dd0c      	ble.n	13c7e <_printf_common+0x7e>
   13c64:	2301      	movs	r3, #1
   13c66:	4652      	mov	r2, sl
   13c68:	4639      	mov	r1, r7
   13c6a:	4630      	mov	r0, r6
   13c6c:	47c0      	blx	r8
   13c6e:	3001      	adds	r0, #1
   13c70:	f105 0501 	add.w	r5, r5, #1
   13c74:	d1f0      	bne.n	13c58 <_printf_common+0x58>
   13c76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13c7e:	6821      	ldr	r1, [r4, #0]
   13c80:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   13c84:	3300      	adds	r3, #0
   13c86:	bf18      	it	ne
   13c88:	2301      	movne	r3, #1
   13c8a:	068a      	lsls	r2, r1, #26
   13c8c:	d50a      	bpl.n	13ca4 <_printf_common+0xa4>
   13c8e:	18e1      	adds	r1, r4, r3
   13c90:	1c5a      	adds	r2, r3, #1
   13c92:	2030      	movs	r0, #48	; 0x30
   13c94:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   13c98:	4422      	add	r2, r4
   13c9a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   13c9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   13ca2:	3302      	adds	r3, #2
   13ca4:	f104 0243 	add.w	r2, r4, #67	; 0x43
   13ca8:	4639      	mov	r1, r7
   13caa:	4630      	mov	r0, r6
   13cac:	47c0      	blx	r8
   13cae:	3001      	adds	r0, #1
   13cb0:	d0e1      	beq.n	13c76 <_printf_common+0x76>
   13cb2:	6823      	ldr	r3, [r4, #0]
   13cb4:	68a2      	ldr	r2, [r4, #8]
   13cb6:	6921      	ldr	r1, [r4, #16]
   13cb8:	f003 0306 	and.w	r3, r3, #6
   13cbc:	2b04      	cmp	r3, #4
   13cbe:	d01d      	beq.n	13cfc <_printf_common+0xfc>
   13cc0:	428a      	cmp	r2, r1
   13cc2:	dd26      	ble.n	13d12 <_printf_common+0x112>
   13cc4:	f04f 0900 	mov.w	r9, #0
   13cc8:	1a52      	subs	r2, r2, r1
   13cca:	4491      	add	r9, r2
   13ccc:	341a      	adds	r4, #26
   13cce:	2500      	movs	r5, #0
   13cd0:	e001      	b.n	13cd6 <_printf_common+0xd6>
   13cd2:	454d      	cmp	r5, r9
   13cd4:	da1d      	bge.n	13d12 <_printf_common+0x112>
   13cd6:	2301      	movs	r3, #1
   13cd8:	4622      	mov	r2, r4
   13cda:	4639      	mov	r1, r7
   13cdc:	4630      	mov	r0, r6
   13cde:	47c0      	blx	r8
   13ce0:	3001      	adds	r0, #1
   13ce2:	f105 0501 	add.w	r5, r5, #1
   13ce6:	d1f4      	bne.n	13cd2 <_printf_common+0xd2>
   13ce8:	e7c5      	b.n	13c76 <_printf_common+0x76>
   13cea:	f013 0f06 	tst.w	r3, #6
   13cee:	d013      	beq.n	13d18 <_printf_common+0x118>
   13cf0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   13cf4:	3300      	adds	r3, #0
   13cf6:	bf18      	it	ne
   13cf8:	2301      	movne	r3, #1
   13cfa:	e7d3      	b.n	13ca4 <_printf_common+0xa4>
   13cfc:	f8d9 0000 	ldr.w	r0, [r9]
   13d00:	68e3      	ldr	r3, [r4, #12]
   13d02:	428a      	cmp	r2, r1
   13d04:	eba3 0300 	sub.w	r3, r3, r0
   13d08:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
   13d0c:	dcdc      	bgt.n	13cc8 <_printf_common+0xc8>
   13d0e:	2b00      	cmp	r3, #0
   13d10:	dcdc      	bgt.n	13ccc <_printf_common+0xcc>
   13d12:	2000      	movs	r0, #0
   13d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13d18:	68e1      	ldr	r1, [r4, #12]
   13d1a:	f8d9 2000 	ldr.w	r2, [r9]
   13d1e:	1a8a      	subs	r2, r1, r2
   13d20:	2a00      	cmp	r2, #0
   13d22:	bfd8      	it	le
   13d24:	4619      	movle	r1, r3
   13d26:	dc93      	bgt.n	13c50 <_printf_common+0x50>
   13d28:	e7aa      	b.n	13c80 <_printf_common+0x80>
   13d2a:	bf00      	nop

00013d2c <_printf_i>:
   13d2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13d30:	460c      	mov	r4, r1
   13d32:	7e09      	ldrb	r1, [r1, #24]
   13d34:	b085      	sub	sp, #20
   13d36:	296e      	cmp	r1, #110	; 0x6e
   13d38:	4606      	mov	r6, r0
   13d3a:	4617      	mov	r7, r2
   13d3c:	980c      	ldr	r0, [sp, #48]	; 0x30
   13d3e:	4698      	mov	r8, r3
   13d40:	f104 0e43 	add.w	lr, r4, #67	; 0x43
   13d44:	d06d      	beq.n	13e22 <_printf_i+0xf6>
   13d46:	d939      	bls.n	13dbc <_printf_i+0x90>
   13d48:	2973      	cmp	r1, #115	; 0x73
   13d4a:	f000 80f6 	beq.w	13f3a <_printf_i+0x20e>
   13d4e:	d944      	bls.n	13dda <_printf_i+0xae>
   13d50:	2975      	cmp	r1, #117	; 0x75
   13d52:	f000 8104 	beq.w	13f5e <_printf_i+0x232>
   13d56:	2978      	cmp	r1, #120	; 0x78
   13d58:	f040 8111 	bne.w	13f7e <_printf_i+0x252>
   13d5c:	2378      	movs	r3, #120	; 0x78
   13d5e:	6822      	ldr	r2, [r4, #0]
   13d60:	f8df c258 	ldr.w	ip, [pc, #600]	; 13fbc <_printf_i+0x290>
   13d64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   13d68:	6801      	ldr	r1, [r0, #0]
   13d6a:	0615      	lsls	r5, r2, #24
   13d6c:	f851 3b04 	ldr.w	r3, [r1], #4
   13d70:	6001      	str	r1, [r0, #0]
   13d72:	f140 80a1 	bpl.w	13eb8 <_printf_i+0x18c>
   13d76:	07d1      	lsls	r1, r2, #31
   13d78:	bf44      	itt	mi
   13d7a:	f042 0220 	orrmi.w	r2, r2, #32
   13d7e:	6022      	strmi	r2, [r4, #0]
   13d80:	2b00      	cmp	r3, #0
   13d82:	f000 8093 	beq.w	13eac <_printf_i+0x180>
   13d86:	2210      	movs	r2, #16
   13d88:	2100      	movs	r1, #0
   13d8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   13d8e:	6860      	ldr	r0, [r4, #4]
   13d90:	60a0      	str	r0, [r4, #8]
   13d92:	2800      	cmp	r0, #0
   13d94:	f2c0 80c8 	blt.w	13f28 <_printf_i+0x1fc>
   13d98:	6821      	ldr	r1, [r4, #0]
   13d9a:	f021 0104 	bic.w	r1, r1, #4
   13d9e:	6021      	str	r1, [r4, #0]
   13da0:	2b00      	cmp	r3, #0
   13da2:	f040 80a3 	bne.w	13eec <_printf_i+0x1c0>
   13da6:	2800      	cmp	r0, #0
   13da8:	f040 80c0 	bne.w	13f2c <_printf_i+0x200>
   13dac:	4675      	mov	r5, lr
   13dae:	2a08      	cmp	r2, #8
   13db0:	f000 80ac 	beq.w	13f0c <_printf_i+0x1e0>
   13db4:	ebae 0305 	sub.w	r3, lr, r5
   13db8:	6123      	str	r3, [r4, #16]
   13dba:	e041      	b.n	13e40 <_printf_i+0x114>
   13dbc:	2963      	cmp	r1, #99	; 0x63
   13dbe:	f000 80e5 	beq.w	13f8c <_printf_i+0x260>
   13dc2:	d81a      	bhi.n	13dfa <_printf_i+0xce>
   13dc4:	2900      	cmp	r1, #0
   13dc6:	d038      	beq.n	13e3a <_printf_i+0x10e>
   13dc8:	2958      	cmp	r1, #88	; 0x58
   13dca:	f040 80d8 	bne.w	13f7e <_printf_i+0x252>
   13dce:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
   13dd2:	6822      	ldr	r2, [r4, #0]
   13dd4:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 13fc0 <_printf_i+0x294>
   13dd8:	e7c6      	b.n	13d68 <_printf_i+0x3c>
   13dda:	296f      	cmp	r1, #111	; 0x6f
   13ddc:	f000 80bf 	beq.w	13f5e <_printf_i+0x232>
   13de0:	2970      	cmp	r1, #112	; 0x70
   13de2:	f040 80cc 	bne.w	13f7e <_printf_i+0x252>
   13de6:	6822      	ldr	r2, [r4, #0]
   13de8:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 13fbc <_printf_i+0x290>
   13dec:	f042 0220 	orr.w	r2, r2, #32
   13df0:	2378      	movs	r3, #120	; 0x78
   13df2:	6022      	str	r2, [r4, #0]
   13df4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   13df8:	e7b6      	b.n	13d68 <_printf_i+0x3c>
   13dfa:	2964      	cmp	r1, #100	; 0x64
   13dfc:	d002      	beq.n	13e04 <_printf_i+0xd8>
   13dfe:	2969      	cmp	r1, #105	; 0x69
   13e00:	f040 80bd 	bne.w	13f7e <_printf_i+0x252>
   13e04:	6822      	ldr	r2, [r4, #0]
   13e06:	6803      	ldr	r3, [r0, #0]
   13e08:	0611      	lsls	r1, r2, #24
   13e0a:	f103 0504 	add.w	r5, r3, #4
   13e0e:	d557      	bpl.n	13ec0 <_printf_i+0x194>
   13e10:	6819      	ldr	r1, [r3, #0]
   13e12:	6005      	str	r5, [r0, #0]
   13e14:	460b      	mov	r3, r1
   13e16:	2900      	cmp	r1, #0
   13e18:	db59      	blt.n	13ece <_printf_i+0x1a2>
   13e1a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 13fc0 <_printf_i+0x294>
   13e1e:	220a      	movs	r2, #10
   13e20:	e7b5      	b.n	13d8e <_printf_i+0x62>
   13e22:	6803      	ldr	r3, [r0, #0]
   13e24:	6822      	ldr	r2, [r4, #0]
   13e26:	6961      	ldr	r1, [r4, #20]
   13e28:	1d1d      	adds	r5, r3, #4
   13e2a:	6005      	str	r5, [r0, #0]
   13e2c:	0615      	lsls	r5, r2, #24
   13e2e:	681b      	ldr	r3, [r3, #0]
   13e30:	d402      	bmi.n	13e38 <_printf_i+0x10c>
   13e32:	0650      	lsls	r0, r2, #25
   13e34:	f100 80bd 	bmi.w	13fb2 <_printf_i+0x286>
   13e38:	6019      	str	r1, [r3, #0]
   13e3a:	2300      	movs	r3, #0
   13e3c:	4675      	mov	r5, lr
   13e3e:	6123      	str	r3, [r4, #16]
   13e40:	f8cd 8000 	str.w	r8, [sp]
   13e44:	463b      	mov	r3, r7
   13e46:	aa03      	add	r2, sp, #12
   13e48:	4621      	mov	r1, r4
   13e4a:	4630      	mov	r0, r6
   13e4c:	f7ff fed8 	bl	13c00 <_printf_common>
   13e50:	3001      	adds	r0, #1
   13e52:	d020      	beq.n	13e96 <_printf_i+0x16a>
   13e54:	462a      	mov	r2, r5
   13e56:	6923      	ldr	r3, [r4, #16]
   13e58:	4639      	mov	r1, r7
   13e5a:	4630      	mov	r0, r6
   13e5c:	47c0      	blx	r8
   13e5e:	3001      	adds	r0, #1
   13e60:	d019      	beq.n	13e96 <_printf_i+0x16a>
   13e62:	6822      	ldr	r2, [r4, #0]
   13e64:	9803      	ldr	r0, [sp, #12]
   13e66:	68e3      	ldr	r3, [r4, #12]
   13e68:	0792      	lsls	r2, r2, #30
   13e6a:	d519      	bpl.n	13ea0 <_printf_i+0x174>
   13e6c:	1a1a      	subs	r2, r3, r0
   13e6e:	2a00      	cmp	r2, #0
   13e70:	dd16      	ble.n	13ea0 <_printf_i+0x174>
   13e72:	f104 0919 	add.w	r9, r4, #25
   13e76:	2500      	movs	r5, #0
   13e78:	e004      	b.n	13e84 <_printf_i+0x158>
   13e7a:	68e3      	ldr	r3, [r4, #12]
   13e7c:	9803      	ldr	r0, [sp, #12]
   13e7e:	1a1a      	subs	r2, r3, r0
   13e80:	42aa      	cmp	r2, r5
   13e82:	dd0d      	ble.n	13ea0 <_printf_i+0x174>
   13e84:	2301      	movs	r3, #1
   13e86:	464a      	mov	r2, r9
   13e88:	4639      	mov	r1, r7
   13e8a:	4630      	mov	r0, r6
   13e8c:	47c0      	blx	r8
   13e8e:	3001      	adds	r0, #1
   13e90:	f105 0501 	add.w	r5, r5, #1
   13e94:	d1f1      	bne.n	13e7a <_printf_i+0x14e>
   13e96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13e9a:	b005      	add	sp, #20
   13e9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13ea0:	4298      	cmp	r0, r3
   13ea2:	bfb8      	it	lt
   13ea4:	4618      	movlt	r0, r3
   13ea6:	b005      	add	sp, #20
   13ea8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13eac:	6822      	ldr	r2, [r4, #0]
   13eae:	f022 0220 	bic.w	r2, r2, #32
   13eb2:	6022      	str	r2, [r4, #0]
   13eb4:	2210      	movs	r2, #16
   13eb6:	e767      	b.n	13d88 <_printf_i+0x5c>
   13eb8:	0650      	lsls	r0, r2, #25
   13eba:	bf48      	it	mi
   13ebc:	b29b      	uxthmi	r3, r3
   13ebe:	e75a      	b.n	13d76 <_printf_i+0x4a>
   13ec0:	0651      	lsls	r1, r2, #25
   13ec2:	d5a5      	bpl.n	13e10 <_printf_i+0xe4>
   13ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
   13ec8:	6005      	str	r5, [r0, #0]
   13eca:	4619      	mov	r1, r3
   13ecc:	e7a3      	b.n	13e16 <_printf_i+0xea>
   13ece:	6861      	ldr	r1, [r4, #4]
   13ed0:	60a1      	str	r1, [r4, #8]
   13ed2:	202d      	movs	r0, #45	; 0x2d
   13ed4:	2900      	cmp	r1, #0
   13ed6:	f1c3 0300 	rsb	r3, r3, #0
   13eda:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   13ede:	db02      	blt.n	13ee6 <_printf_i+0x1ba>
   13ee0:	f022 0204 	bic.w	r2, r2, #4
   13ee4:	6022      	str	r2, [r4, #0]
   13ee6:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 13fc0 <_printf_i+0x294>
   13eea:	220a      	movs	r2, #10
   13eec:	4675      	mov	r5, lr
   13eee:	e000      	b.n	13ef2 <_printf_i+0x1c6>
   13ef0:	460b      	mov	r3, r1
   13ef2:	fbb3 f1f2 	udiv	r1, r3, r2
   13ef6:	fb02 3011 	mls	r0, r2, r1, r3
   13efa:	4293      	cmp	r3, r2
   13efc:	f81c 0000 	ldrb.w	r0, [ip, r0]
   13f00:	f805 0d01 	strb.w	r0, [r5, #-1]!
   13f04:	d2f4      	bcs.n	13ef0 <_printf_i+0x1c4>
   13f06:	2a08      	cmp	r2, #8
   13f08:	f47f af54 	bne.w	13db4 <_printf_i+0x88>
   13f0c:	6823      	ldr	r3, [r4, #0]
   13f0e:	07db      	lsls	r3, r3, #31
   13f10:	f57f af50 	bpl.w	13db4 <_printf_i+0x88>
   13f14:	6862      	ldr	r2, [r4, #4]
   13f16:	6923      	ldr	r3, [r4, #16]
   13f18:	429a      	cmp	r2, r3
   13f1a:	f73f af4b 	bgt.w	13db4 <_printf_i+0x88>
   13f1e:	2330      	movs	r3, #48	; 0x30
   13f20:	f805 3c01 	strb.w	r3, [r5, #-1]
   13f24:	3d01      	subs	r5, #1
   13f26:	e745      	b.n	13db4 <_printf_i+0x88>
   13f28:	2b00      	cmp	r3, #0
   13f2a:	d1df      	bne.n	13eec <_printf_i+0x1c0>
   13f2c:	f89c 3000 	ldrb.w	r3, [ip]
   13f30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   13f34:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13f38:	e739      	b.n	13dae <_printf_i+0x82>
   13f3a:	6803      	ldr	r3, [r0, #0]
   13f3c:	6862      	ldr	r2, [r4, #4]
   13f3e:	1d19      	adds	r1, r3, #4
   13f40:	6001      	str	r1, [r0, #0]
   13f42:	681d      	ldr	r5, [r3, #0]
   13f44:	2100      	movs	r1, #0
   13f46:	4628      	mov	r0, r5
   13f48:	f000 fa72 	bl	14430 <memchr>
   13f4c:	2800      	cmp	r0, #0
   13f4e:	d032      	beq.n	13fb6 <_printf_i+0x28a>
   13f50:	1b40      	subs	r0, r0, r5
   13f52:	6060      	str	r0, [r4, #4]
   13f54:	6120      	str	r0, [r4, #16]
   13f56:	2300      	movs	r3, #0
   13f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   13f5c:	e770      	b.n	13e40 <_printf_i+0x114>
   13f5e:	6822      	ldr	r2, [r4, #0]
   13f60:	6803      	ldr	r3, [r0, #0]
   13f62:	f012 0f80 	tst.w	r2, #128	; 0x80
   13f66:	f103 0504 	add.w	r5, r3, #4
   13f6a:	d01a      	beq.n	13fa2 <_printf_i+0x276>
   13f6c:	681b      	ldr	r3, [r3, #0]
   13f6e:	6005      	str	r5, [r0, #0]
   13f70:	296f      	cmp	r1, #111	; 0x6f
   13f72:	bf0c      	ite	eq
   13f74:	2208      	moveq	r2, #8
   13f76:	220a      	movne	r2, #10
   13f78:	f8df c044 	ldr.w	ip, [pc, #68]	; 13fc0 <_printf_i+0x294>
   13f7c:	e704      	b.n	13d88 <_printf_i+0x5c>
   13f7e:	2301      	movs	r3, #1
   13f80:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
   13f84:	6123      	str	r3, [r4, #16]
   13f86:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13f8a:	e7e4      	b.n	13f56 <_printf_i+0x22a>
   13f8c:	6803      	ldr	r3, [r0, #0]
   13f8e:	681a      	ldr	r2, [r3, #0]
   13f90:	1d19      	adds	r1, r3, #4
   13f92:	2301      	movs	r3, #1
   13f94:	6001      	str	r1, [r0, #0]
   13f96:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13f9a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
   13f9e:	6123      	str	r3, [r4, #16]
   13fa0:	e7d9      	b.n	13f56 <_printf_i+0x22a>
   13fa2:	f012 0f40 	tst.w	r2, #64	; 0x40
   13fa6:	bf0d      	iteet	eq
   13fa8:	681b      	ldreq	r3, [r3, #0]
   13faa:	6005      	strne	r5, [r0, #0]
   13fac:	881b      	ldrhne	r3, [r3, #0]
   13fae:	6005      	streq	r5, [r0, #0]
   13fb0:	e7de      	b.n	13f70 <_printf_i+0x244>
   13fb2:	8019      	strh	r1, [r3, #0]
   13fb4:	e741      	b.n	13e3a <_printf_i+0x10e>
   13fb6:	6860      	ldr	r0, [r4, #4]
   13fb8:	e7cc      	b.n	13f54 <_printf_i+0x228>
   13fba:	bf00      	nop
   13fbc:	000153cc 	.word	0x000153cc
   13fc0:	000153b8 	.word	0x000153b8

00013fc4 <__sread>:
   13fc4:	b510      	push	{r4, lr}
   13fc6:	460c      	mov	r4, r1
   13fc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13fcc:	f000 fb0e 	bl	145ec <_read_r>
   13fd0:	2800      	cmp	r0, #0
   13fd2:	db03      	blt.n	13fdc <__sread+0x18>
   13fd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
   13fd6:	4403      	add	r3, r0
   13fd8:	6563      	str	r3, [r4, #84]	; 0x54
   13fda:	bd10      	pop	{r4, pc}
   13fdc:	89a3      	ldrh	r3, [r4, #12]
   13fde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   13fe2:	81a3      	strh	r3, [r4, #12]
   13fe4:	bd10      	pop	{r4, pc}
   13fe6:	bf00      	nop

00013fe8 <__seofread>:
   13fe8:	2000      	movs	r0, #0
   13fea:	4770      	bx	lr

00013fec <__swrite>:
   13fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13ff0:	4616      	mov	r6, r2
   13ff2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   13ff6:	461f      	mov	r7, r3
   13ff8:	05d3      	lsls	r3, r2, #23
   13ffa:	460c      	mov	r4, r1
   13ffc:	4605      	mov	r5, r0
   13ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14002:	d409      	bmi.n	14018 <__swrite+0x2c>
   14004:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
   14008:	81a2      	strh	r2, [r4, #12]
   1400a:	463b      	mov	r3, r7
   1400c:	4632      	mov	r2, r6
   1400e:	4628      	mov	r0, r5
   14010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   14014:	f000 b81e 	b.w	14054 <_write_r>
   14018:	2200      	movs	r2, #0
   1401a:	2302      	movs	r3, #2
   1401c:	f000 f9ec 	bl	143f8 <_lseek_r>
   14020:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   14024:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   14028:	e7ec      	b.n	14004 <__swrite+0x18>
   1402a:	bf00      	nop

0001402c <__sseek>:
   1402c:	b510      	push	{r4, lr}
   1402e:	460c      	mov	r4, r1
   14030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14034:	f000 f9e0 	bl	143f8 <_lseek_r>
   14038:	89a3      	ldrh	r3, [r4, #12]
   1403a:	1c42      	adds	r2, r0, #1
   1403c:	bf0e      	itee	eq
   1403e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   14042:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   14046:	6560      	strne	r0, [r4, #84]	; 0x54
   14048:	81a3      	strh	r3, [r4, #12]
   1404a:	bd10      	pop	{r4, pc}

0001404c <__sclose>:
   1404c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14050:	f000 b816 	b.w	14080 <_close_r>

00014054 <_write_r>:
   14054:	b570      	push	{r4, r5, r6, lr}
   14056:	460d      	mov	r5, r1
   14058:	4c08      	ldr	r4, [pc, #32]	; (1407c <_write_r+0x28>)
   1405a:	4611      	mov	r1, r2
   1405c:	4606      	mov	r6, r0
   1405e:	461a      	mov	r2, r3
   14060:	4628      	mov	r0, r5
   14062:	2300      	movs	r3, #0
   14064:	6023      	str	r3, [r4, #0]
   14066:	f7f6 ffa1 	bl	afac <_write>
   1406a:	1c43      	adds	r3, r0, #1
   1406c:	d000      	beq.n	14070 <_write_r+0x1c>
   1406e:	bd70      	pop	{r4, r5, r6, pc}
   14070:	6823      	ldr	r3, [r4, #0]
   14072:	2b00      	cmp	r3, #0
   14074:	d0fb      	beq.n	1406e <_write_r+0x1a>
   14076:	6033      	str	r3, [r6, #0]
   14078:	bd70      	pop	{r4, r5, r6, pc}
   1407a:	bf00      	nop
   1407c:	20014d44 	.word	0x20014d44

00014080 <_close_r>:
   14080:	b538      	push	{r3, r4, r5, lr}
   14082:	4c07      	ldr	r4, [pc, #28]	; (140a0 <_close_r+0x20>)
   14084:	2300      	movs	r3, #0
   14086:	4605      	mov	r5, r0
   14088:	4608      	mov	r0, r1
   1408a:	6023      	str	r3, [r4, #0]
   1408c:	f7f7 f96a 	bl	b364 <_close>
   14090:	1c43      	adds	r3, r0, #1
   14092:	d000      	beq.n	14096 <_close_r+0x16>
   14094:	bd38      	pop	{r3, r4, r5, pc}
   14096:	6823      	ldr	r3, [r4, #0]
   14098:	2b00      	cmp	r3, #0
   1409a:	d0fb      	beq.n	14094 <_close_r+0x14>
   1409c:	602b      	str	r3, [r5, #0]
   1409e:	bd38      	pop	{r3, r4, r5, pc}
   140a0:	20014d44 	.word	0x20014d44

000140a4 <_fstat_r>:
   140a4:	b538      	push	{r3, r4, r5, lr}
   140a6:	460b      	mov	r3, r1
   140a8:	4c07      	ldr	r4, [pc, #28]	; (140c8 <_fstat_r+0x24>)
   140aa:	4605      	mov	r5, r0
   140ac:	4611      	mov	r1, r2
   140ae:	4618      	mov	r0, r3
   140b0:	2300      	movs	r3, #0
   140b2:	6023      	str	r3, [r4, #0]
   140b4:	f7f7 f959 	bl	b36a <_fstat>
   140b8:	1c43      	adds	r3, r0, #1
   140ba:	d000      	beq.n	140be <_fstat_r+0x1a>
   140bc:	bd38      	pop	{r3, r4, r5, pc}
   140be:	6823      	ldr	r3, [r4, #0]
   140c0:	2b00      	cmp	r3, #0
   140c2:	d0fb      	beq.n	140bc <_fstat_r+0x18>
   140c4:	602b      	str	r3, [r5, #0]
   140c6:	bd38      	pop	{r3, r4, r5, pc}
   140c8:	20014d44 	.word	0x20014d44

000140cc <__sfvwrite_r>:
   140cc:	6893      	ldr	r3, [r2, #8]
   140ce:	2b00      	cmp	r3, #0
   140d0:	f000 8102 	beq.w	142d8 <__sfvwrite_r+0x20c>
   140d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   140d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   140dc:	b29b      	uxth	r3, r3
   140de:	460c      	mov	r4, r1
   140e0:	0719      	lsls	r1, r3, #28
   140e2:	b083      	sub	sp, #12
   140e4:	4682      	mov	sl, r0
   140e6:	4690      	mov	r8, r2
   140e8:	d535      	bpl.n	14156 <__sfvwrite_r+0x8a>
   140ea:	6922      	ldr	r2, [r4, #16]
   140ec:	b39a      	cbz	r2, 14156 <__sfvwrite_r+0x8a>
   140ee:	f013 0202 	ands.w	r2, r3, #2
   140f2:	f8d8 6000 	ldr.w	r6, [r8]
   140f6:	d03d      	beq.n	14174 <__sfvwrite_r+0xa8>
   140f8:	2700      	movs	r7, #0
   140fa:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
   140fe:	f8d4 c020 	ldr.w	ip, [r4, #32]
   14102:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 143d0 <__sfvwrite_r+0x304>
   14106:	463d      	mov	r5, r7
   14108:	454d      	cmp	r5, r9
   1410a:	462b      	mov	r3, r5
   1410c:	463a      	mov	r2, r7
   1410e:	bf28      	it	cs
   14110:	464b      	movcs	r3, r9
   14112:	4661      	mov	r1, ip
   14114:	4650      	mov	r0, sl
   14116:	b1d5      	cbz	r5, 1414e <__sfvwrite_r+0x82>
   14118:	47d8      	blx	fp
   1411a:	2800      	cmp	r0, #0
   1411c:	f340 80d2 	ble.w	142c4 <__sfvwrite_r+0x1f8>
   14120:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14124:	1a1b      	subs	r3, r3, r0
   14126:	4407      	add	r7, r0
   14128:	1a2d      	subs	r5, r5, r0
   1412a:	f8c8 3008 	str.w	r3, [r8, #8]
   1412e:	2b00      	cmp	r3, #0
   14130:	f000 80b7 	beq.w	142a2 <__sfvwrite_r+0x1d6>
   14134:	f8d4 c020 	ldr.w	ip, [r4, #32]
   14138:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
   1413c:	454d      	cmp	r5, r9
   1413e:	462b      	mov	r3, r5
   14140:	463a      	mov	r2, r7
   14142:	bf28      	it	cs
   14144:	464b      	movcs	r3, r9
   14146:	4661      	mov	r1, ip
   14148:	4650      	mov	r0, sl
   1414a:	2d00      	cmp	r5, #0
   1414c:	d1e4      	bne.n	14118 <__sfvwrite_r+0x4c>
   1414e:	e9d6 7500 	ldrd	r7, r5, [r6]
   14152:	3608      	adds	r6, #8
   14154:	e7d8      	b.n	14108 <__sfvwrite_r+0x3c>
   14156:	4621      	mov	r1, r4
   14158:	4650      	mov	r0, sl
   1415a:	f7fe fe5f 	bl	12e1c <__swsetup_r>
   1415e:	2800      	cmp	r0, #0
   14160:	f040 8130 	bne.w	143c4 <__sfvwrite_r+0x2f8>
   14164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14168:	f8d8 6000 	ldr.w	r6, [r8]
   1416c:	b29b      	uxth	r3, r3
   1416e:	f013 0202 	ands.w	r2, r3, #2
   14172:	d1c1      	bne.n	140f8 <__sfvwrite_r+0x2c>
   14174:	f013 0901 	ands.w	r9, r3, #1
   14178:	f040 80b0 	bne.w	142dc <__sfvwrite_r+0x210>
   1417c:	68a7      	ldr	r7, [r4, #8]
   1417e:	6820      	ldr	r0, [r4, #0]
   14180:	464d      	mov	r5, r9
   14182:	2d00      	cmp	r5, #0
   14184:	d054      	beq.n	14230 <__sfvwrite_r+0x164>
   14186:	059a      	lsls	r2, r3, #22
   14188:	f140 80bc 	bpl.w	14304 <__sfvwrite_r+0x238>
   1418c:	42af      	cmp	r7, r5
   1418e:	46bb      	mov	fp, r7
   14190:	f200 80e7 	bhi.w	14362 <__sfvwrite_r+0x296>
   14194:	f413 6f90 	tst.w	r3, #1152	; 0x480
   14198:	d02f      	beq.n	141fa <__sfvwrite_r+0x12e>
   1419a:	e9d4 1704 	ldrd	r1, r7, [r4, #16]
   1419e:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   141a2:	eba0 0b01 	sub.w	fp, r0, r1
   141a6:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   141aa:	1c68      	adds	r0, r5, #1
   141ac:	107f      	asrs	r7, r7, #1
   141ae:	4458      	add	r0, fp
   141b0:	42b8      	cmp	r0, r7
   141b2:	463a      	mov	r2, r7
   141b4:	bf84      	itt	hi
   141b6:	4607      	movhi	r7, r0
   141b8:	463a      	movhi	r2, r7
   141ba:	055b      	lsls	r3, r3, #21
   141bc:	f140 80e9 	bpl.w	14392 <__sfvwrite_r+0x2c6>
   141c0:	4611      	mov	r1, r2
   141c2:	4650      	mov	r0, sl
   141c4:	f7fe fa38 	bl	12638 <_malloc_r>
   141c8:	2800      	cmp	r0, #0
   141ca:	f000 80f5 	beq.w	143b8 <__sfvwrite_r+0x2ec>
   141ce:	465a      	mov	r2, fp
   141d0:	6921      	ldr	r1, [r4, #16]
   141d2:	9001      	str	r0, [sp, #4]
   141d4:	f7fe f8f0 	bl	123b8 <memcpy>
   141d8:	89a2      	ldrh	r2, [r4, #12]
   141da:	9b01      	ldr	r3, [sp, #4]
   141dc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   141e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   141e4:	81a2      	strh	r2, [r4, #12]
   141e6:	eba7 020b 	sub.w	r2, r7, fp
   141ea:	eb03 000b 	add.w	r0, r3, fp
   141ee:	6167      	str	r7, [r4, #20]
   141f0:	6123      	str	r3, [r4, #16]
   141f2:	6020      	str	r0, [r4, #0]
   141f4:	60a2      	str	r2, [r4, #8]
   141f6:	462f      	mov	r7, r5
   141f8:	46ab      	mov	fp, r5
   141fa:	465a      	mov	r2, fp
   141fc:	4649      	mov	r1, r9
   141fe:	f000 f967 	bl	144d0 <memmove>
   14202:	68a2      	ldr	r2, [r4, #8]
   14204:	6823      	ldr	r3, [r4, #0]
   14206:	1bd2      	subs	r2, r2, r7
   14208:	445b      	add	r3, fp
   1420a:	462f      	mov	r7, r5
   1420c:	60a2      	str	r2, [r4, #8]
   1420e:	6023      	str	r3, [r4, #0]
   14210:	2500      	movs	r5, #0
   14212:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14216:	1bdb      	subs	r3, r3, r7
   14218:	44b9      	add	r9, r7
   1421a:	f8c8 3008 	str.w	r3, [r8, #8]
   1421e:	2b00      	cmp	r3, #0
   14220:	d03f      	beq.n	142a2 <__sfvwrite_r+0x1d6>
   14222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14226:	68a7      	ldr	r7, [r4, #8]
   14228:	6820      	ldr	r0, [r4, #0]
   1422a:	b29b      	uxth	r3, r3
   1422c:	2d00      	cmp	r5, #0
   1422e:	d1aa      	bne.n	14186 <__sfvwrite_r+0xba>
   14230:	e9d6 9500 	ldrd	r9, r5, [r6]
   14234:	3608      	adds	r6, #8
   14236:	e7a4      	b.n	14182 <__sfvwrite_r+0xb6>
   14238:	f10b 0308 	add.w	r3, fp, #8
   1423c:	e953 6702 	ldrd	r6, r7, [r3, #-8]
   14240:	469b      	mov	fp, r3
   14242:	3308      	adds	r3, #8
   14244:	2f00      	cmp	r7, #0
   14246:	d0f9      	beq.n	1423c <__sfvwrite_r+0x170>
   14248:	463a      	mov	r2, r7
   1424a:	210a      	movs	r1, #10
   1424c:	4630      	mov	r0, r6
   1424e:	f000 f8ef 	bl	14430 <memchr>
   14252:	2800      	cmp	r0, #0
   14254:	d053      	beq.n	142fe <__sfvwrite_r+0x232>
   14256:	3001      	adds	r0, #1
   14258:	eba0 0906 	sub.w	r9, r0, r6
   1425c:	464b      	mov	r3, r9
   1425e:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   14262:	6820      	ldr	r0, [r4, #0]
   14264:	42bb      	cmp	r3, r7
   14266:	bf28      	it	cs
   14268:	463b      	movcs	r3, r7
   1426a:	4288      	cmp	r0, r1
   1426c:	d903      	bls.n	14276 <__sfvwrite_r+0x1aa>
   1426e:	68a5      	ldr	r5, [r4, #8]
   14270:	4415      	add	r5, r2
   14272:	42ab      	cmp	r3, r5
   14274:	dc19      	bgt.n	142aa <__sfvwrite_r+0x1de>
   14276:	429a      	cmp	r2, r3
   14278:	dc7d      	bgt.n	14376 <__sfvwrite_r+0x2aa>
   1427a:	4613      	mov	r3, r2
   1427c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
   1427e:	6a21      	ldr	r1, [r4, #32]
   14280:	4632      	mov	r2, r6
   14282:	4650      	mov	r0, sl
   14284:	47a8      	blx	r5
   14286:	1e05      	subs	r5, r0, #0
   14288:	dd1c      	ble.n	142c4 <__sfvwrite_r+0x1f8>
   1428a:	ebb9 0905 	subs.w	r9, r9, r5
   1428e:	d06b      	beq.n	14368 <__sfvwrite_r+0x29c>
   14290:	2001      	movs	r0, #1
   14292:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14296:	1b5b      	subs	r3, r3, r5
   14298:	442e      	add	r6, r5
   1429a:	1b7f      	subs	r7, r7, r5
   1429c:	f8c8 3008 	str.w	r3, [r8, #8]
   142a0:	bb13      	cbnz	r3, 142e8 <__sfvwrite_r+0x21c>
   142a2:	2000      	movs	r0, #0
   142a4:	b003      	add	sp, #12
   142a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142aa:	4631      	mov	r1, r6
   142ac:	462a      	mov	r2, r5
   142ae:	f000 f90f 	bl	144d0 <memmove>
   142b2:	6823      	ldr	r3, [r4, #0]
   142b4:	442b      	add	r3, r5
   142b6:	6023      	str	r3, [r4, #0]
   142b8:	4621      	mov	r1, r4
   142ba:	4650      	mov	r0, sl
   142bc:	f7fe fec4 	bl	13048 <_fflush_r>
   142c0:	2800      	cmp	r0, #0
   142c2:	d0e2      	beq.n	1428a <__sfvwrite_r+0x1be>
   142c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   142c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   142cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   142d0:	81a3      	strh	r3, [r4, #12]
   142d2:	b003      	add	sp, #12
   142d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142d8:	2000      	movs	r0, #0
   142da:	4770      	bx	lr
   142dc:	4633      	mov	r3, r6
   142de:	4691      	mov	r9, r2
   142e0:	4610      	mov	r0, r2
   142e2:	4617      	mov	r7, r2
   142e4:	464e      	mov	r6, r9
   142e6:	469b      	mov	fp, r3
   142e8:	2f00      	cmp	r7, #0
   142ea:	d0a5      	beq.n	14238 <__sfvwrite_r+0x16c>
   142ec:	2800      	cmp	r0, #0
   142ee:	d1b5      	bne.n	1425c <__sfvwrite_r+0x190>
   142f0:	463a      	mov	r2, r7
   142f2:	210a      	movs	r1, #10
   142f4:	4630      	mov	r0, r6
   142f6:	f000 f89b 	bl	14430 <memchr>
   142fa:	2800      	cmp	r0, #0
   142fc:	d1ab      	bne.n	14256 <__sfvwrite_r+0x18a>
   142fe:	1c7b      	adds	r3, r7, #1
   14300:	4699      	mov	r9, r3
   14302:	e7ac      	b.n	1425e <__sfvwrite_r+0x192>
   14304:	6923      	ldr	r3, [r4, #16]
   14306:	4283      	cmp	r3, r0
   14308:	d315      	bcc.n	14336 <__sfvwrite_r+0x26a>
   1430a:	6961      	ldr	r1, [r4, #20]
   1430c:	42a9      	cmp	r1, r5
   1430e:	d812      	bhi.n	14336 <__sfvwrite_r+0x26a>
   14310:	4b2e      	ldr	r3, [pc, #184]	; (143cc <__sfvwrite_r+0x300>)
   14312:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   14314:	429d      	cmp	r5, r3
   14316:	bf94      	ite	ls
   14318:	462b      	movls	r3, r5
   1431a:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
   1431e:	464a      	mov	r2, r9
   14320:	fb93 f3f1 	sdiv	r3, r3, r1
   14324:	4650      	mov	r0, sl
   14326:	fb01 f303 	mul.w	r3, r1, r3
   1432a:	6a21      	ldr	r1, [r4, #32]
   1432c:	47b8      	blx	r7
   1432e:	1e07      	subs	r7, r0, #0
   14330:	ddc8      	ble.n	142c4 <__sfvwrite_r+0x1f8>
   14332:	1bed      	subs	r5, r5, r7
   14334:	e76d      	b.n	14212 <__sfvwrite_r+0x146>
   14336:	42af      	cmp	r7, r5
   14338:	bf28      	it	cs
   1433a:	462f      	movcs	r7, r5
   1433c:	463a      	mov	r2, r7
   1433e:	4649      	mov	r1, r9
   14340:	f000 f8c6 	bl	144d0 <memmove>
   14344:	68a3      	ldr	r3, [r4, #8]
   14346:	6822      	ldr	r2, [r4, #0]
   14348:	1bdb      	subs	r3, r3, r7
   1434a:	443a      	add	r2, r7
   1434c:	60a3      	str	r3, [r4, #8]
   1434e:	6022      	str	r2, [r4, #0]
   14350:	2b00      	cmp	r3, #0
   14352:	d1ee      	bne.n	14332 <__sfvwrite_r+0x266>
   14354:	4621      	mov	r1, r4
   14356:	4650      	mov	r0, sl
   14358:	f7fe fe76 	bl	13048 <_fflush_r>
   1435c:	2800      	cmp	r0, #0
   1435e:	d0e8      	beq.n	14332 <__sfvwrite_r+0x266>
   14360:	e7b0      	b.n	142c4 <__sfvwrite_r+0x1f8>
   14362:	462f      	mov	r7, r5
   14364:	46ab      	mov	fp, r5
   14366:	e748      	b.n	141fa <__sfvwrite_r+0x12e>
   14368:	4621      	mov	r1, r4
   1436a:	4650      	mov	r0, sl
   1436c:	f7fe fe6c 	bl	13048 <_fflush_r>
   14370:	2800      	cmp	r0, #0
   14372:	d08e      	beq.n	14292 <__sfvwrite_r+0x1c6>
   14374:	e7a6      	b.n	142c4 <__sfvwrite_r+0x1f8>
   14376:	461a      	mov	r2, r3
   14378:	4631      	mov	r1, r6
   1437a:	9301      	str	r3, [sp, #4]
   1437c:	f000 f8a8 	bl	144d0 <memmove>
   14380:	9b01      	ldr	r3, [sp, #4]
   14382:	68a1      	ldr	r1, [r4, #8]
   14384:	6822      	ldr	r2, [r4, #0]
   14386:	1ac9      	subs	r1, r1, r3
   14388:	441a      	add	r2, r3
   1438a:	60a1      	str	r1, [r4, #8]
   1438c:	6022      	str	r2, [r4, #0]
   1438e:	461d      	mov	r5, r3
   14390:	e77b      	b.n	1428a <__sfvwrite_r+0x1be>
   14392:	4650      	mov	r0, sl
   14394:	f000 f904 	bl	145a0 <_realloc_r>
   14398:	4603      	mov	r3, r0
   1439a:	2800      	cmp	r0, #0
   1439c:	f47f af23 	bne.w	141e6 <__sfvwrite_r+0x11a>
   143a0:	6921      	ldr	r1, [r4, #16]
   143a2:	4650      	mov	r0, sl
   143a4:	f7fe f8f2 	bl	1258c <_free_r>
   143a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   143ac:	220c      	movs	r2, #12
   143ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   143b2:	f8ca 2000 	str.w	r2, [sl]
   143b6:	e787      	b.n	142c8 <__sfvwrite_r+0x1fc>
   143b8:	230c      	movs	r3, #12
   143ba:	f8ca 3000 	str.w	r3, [sl]
   143be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   143c2:	e781      	b.n	142c8 <__sfvwrite_r+0x1fc>
   143c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   143c8:	e76c      	b.n	142a4 <__sfvwrite_r+0x1d8>
   143ca:	bf00      	nop
   143cc:	7ffffffe 	.word	0x7ffffffe
   143d0:	7ffffc00 	.word	0x7ffffc00

000143d4 <_isatty_r>:
   143d4:	b538      	push	{r3, r4, r5, lr}
   143d6:	4c07      	ldr	r4, [pc, #28]	; (143f4 <_isatty_r+0x20>)
   143d8:	2300      	movs	r3, #0
   143da:	4605      	mov	r5, r0
   143dc:	4608      	mov	r0, r1
   143de:	6023      	str	r3, [r4, #0]
   143e0:	f7f6 ffc8 	bl	b374 <_isatty>
   143e4:	1c43      	adds	r3, r0, #1
   143e6:	d000      	beq.n	143ea <_isatty_r+0x16>
   143e8:	bd38      	pop	{r3, r4, r5, pc}
   143ea:	6823      	ldr	r3, [r4, #0]
   143ec:	2b00      	cmp	r3, #0
   143ee:	d0fb      	beq.n	143e8 <_isatty_r+0x14>
   143f0:	602b      	str	r3, [r5, #0]
   143f2:	bd38      	pop	{r3, r4, r5, pc}
   143f4:	20014d44 	.word	0x20014d44

000143f8 <_lseek_r>:
   143f8:	b570      	push	{r4, r5, r6, lr}
   143fa:	460d      	mov	r5, r1
   143fc:	4c08      	ldr	r4, [pc, #32]	; (14420 <_lseek_r+0x28>)
   143fe:	4611      	mov	r1, r2
   14400:	4606      	mov	r6, r0
   14402:	461a      	mov	r2, r3
   14404:	4628      	mov	r0, r5
   14406:	2300      	movs	r3, #0
   14408:	6023      	str	r3, [r4, #0]
   1440a:	f7f6 ffb5 	bl	b378 <_lseek>
   1440e:	1c43      	adds	r3, r0, #1
   14410:	d000      	beq.n	14414 <_lseek_r+0x1c>
   14412:	bd70      	pop	{r4, r5, r6, pc}
   14414:	6823      	ldr	r3, [r4, #0]
   14416:	2b00      	cmp	r3, #0
   14418:	d0fb      	beq.n	14412 <_lseek_r+0x1a>
   1441a:	6033      	str	r3, [r6, #0]
   1441c:	bd70      	pop	{r4, r5, r6, pc}
   1441e:	bf00      	nop
   14420:	20014d44 	.word	0x20014d44
	...

00014430 <memchr>:
   14430:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   14434:	2a10      	cmp	r2, #16
   14436:	db2b      	blt.n	14490 <memchr+0x60>
   14438:	f010 0f07 	tst.w	r0, #7
   1443c:	d008      	beq.n	14450 <memchr+0x20>
   1443e:	f810 3b01 	ldrb.w	r3, [r0], #1
   14442:	3a01      	subs	r2, #1
   14444:	428b      	cmp	r3, r1
   14446:	d02d      	beq.n	144a4 <memchr+0x74>
   14448:	f010 0f07 	tst.w	r0, #7
   1444c:	b342      	cbz	r2, 144a0 <memchr+0x70>
   1444e:	d1f6      	bne.n	1443e <memchr+0xe>
   14450:	b4f0      	push	{r4, r5, r6, r7}
   14452:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   14456:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   1445a:	f022 0407 	bic.w	r4, r2, #7
   1445e:	f07f 0700 	mvns.w	r7, #0
   14462:	2300      	movs	r3, #0
   14464:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   14468:	3c08      	subs	r4, #8
   1446a:	ea85 0501 	eor.w	r5, r5, r1
   1446e:	ea86 0601 	eor.w	r6, r6, r1
   14472:	fa85 f547 	uadd8	r5, r5, r7
   14476:	faa3 f587 	sel	r5, r3, r7
   1447a:	fa86 f647 	uadd8	r6, r6, r7
   1447e:	faa5 f687 	sel	r6, r5, r7
   14482:	b98e      	cbnz	r6, 144a8 <memchr+0x78>
   14484:	d1ee      	bne.n	14464 <memchr+0x34>
   14486:	bcf0      	pop	{r4, r5, r6, r7}
   14488:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   1448c:	f002 0207 	and.w	r2, r2, #7
   14490:	b132      	cbz	r2, 144a0 <memchr+0x70>
   14492:	f810 3b01 	ldrb.w	r3, [r0], #1
   14496:	3a01      	subs	r2, #1
   14498:	ea83 0301 	eor.w	r3, r3, r1
   1449c:	b113      	cbz	r3, 144a4 <memchr+0x74>
   1449e:	d1f8      	bne.n	14492 <memchr+0x62>
   144a0:	2000      	movs	r0, #0
   144a2:	4770      	bx	lr
   144a4:	3801      	subs	r0, #1
   144a6:	4770      	bx	lr
   144a8:	2d00      	cmp	r5, #0
   144aa:	bf06      	itte	eq
   144ac:	4635      	moveq	r5, r6
   144ae:	3803      	subeq	r0, #3
   144b0:	3807      	subne	r0, #7
   144b2:	f015 0f01 	tst.w	r5, #1
   144b6:	d107      	bne.n	144c8 <memchr+0x98>
   144b8:	3001      	adds	r0, #1
   144ba:	f415 7f80 	tst.w	r5, #256	; 0x100
   144be:	bf02      	ittt	eq
   144c0:	3001      	addeq	r0, #1
   144c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   144c6:	3001      	addeq	r0, #1
   144c8:	bcf0      	pop	{r4, r5, r6, r7}
   144ca:	3801      	subs	r0, #1
   144cc:	4770      	bx	lr
   144ce:	bf00      	nop

000144d0 <memmove>:
   144d0:	4288      	cmp	r0, r1
   144d2:	b4f0      	push	{r4, r5, r6, r7}
   144d4:	d90d      	bls.n	144f2 <memmove+0x22>
   144d6:	188b      	adds	r3, r1, r2
   144d8:	4283      	cmp	r3, r0
   144da:	d90a      	bls.n	144f2 <memmove+0x22>
   144dc:	1884      	adds	r4, r0, r2
   144de:	b132      	cbz	r2, 144ee <memmove+0x1e>
   144e0:	4622      	mov	r2, r4
   144e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   144e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
   144ea:	4299      	cmp	r1, r3
   144ec:	d1f9      	bne.n	144e2 <memmove+0x12>
   144ee:	bcf0      	pop	{r4, r5, r6, r7}
   144f0:	4770      	bx	lr
   144f2:	2a0f      	cmp	r2, #15
   144f4:	d80e      	bhi.n	14514 <memmove+0x44>
   144f6:	4603      	mov	r3, r0
   144f8:	1e54      	subs	r4, r2, #1
   144fa:	2a00      	cmp	r2, #0
   144fc:	d0f7      	beq.n	144ee <memmove+0x1e>
   144fe:	3401      	adds	r4, #1
   14500:	440c      	add	r4, r1
   14502:	3b01      	subs	r3, #1
   14504:	f811 2b01 	ldrb.w	r2, [r1], #1
   14508:	f803 2f01 	strb.w	r2, [r3, #1]!
   1450c:	42a1      	cmp	r1, r4
   1450e:	d1f9      	bne.n	14504 <memmove+0x34>
   14510:	bcf0      	pop	{r4, r5, r6, r7}
   14512:	4770      	bx	lr
   14514:	ea40 0301 	orr.w	r3, r0, r1
   14518:	079b      	lsls	r3, r3, #30
   1451a:	d13b      	bne.n	14594 <memmove+0xc4>
   1451c:	f1a2 0710 	sub.w	r7, r2, #16
   14520:	093f      	lsrs	r7, r7, #4
   14522:	f101 0620 	add.w	r6, r1, #32
   14526:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   1452a:	f101 0310 	add.w	r3, r1, #16
   1452e:	f100 0410 	add.w	r4, r0, #16
   14532:	f853 5c10 	ldr.w	r5, [r3, #-16]
   14536:	f844 5c10 	str.w	r5, [r4, #-16]
   1453a:	f853 5c0c 	ldr.w	r5, [r3, #-12]
   1453e:	f844 5c0c 	str.w	r5, [r4, #-12]
   14542:	f853 5c08 	ldr.w	r5, [r3, #-8]
   14546:	f844 5c08 	str.w	r5, [r4, #-8]
   1454a:	f853 5c04 	ldr.w	r5, [r3, #-4]
   1454e:	f844 5c04 	str.w	r5, [r4, #-4]
   14552:	3310      	adds	r3, #16
   14554:	42b3      	cmp	r3, r6
   14556:	f104 0410 	add.w	r4, r4, #16
   1455a:	d1ea      	bne.n	14532 <memmove+0x62>
   1455c:	1c7b      	adds	r3, r7, #1
   1455e:	011b      	lsls	r3, r3, #4
   14560:	f012 0f0c 	tst.w	r2, #12
   14564:	4419      	add	r1, r3
   14566:	f002 050f 	and.w	r5, r2, #15
   1456a:	4403      	add	r3, r0
   1456c:	d015      	beq.n	1459a <memmove+0xca>
   1456e:	3d04      	subs	r5, #4
   14570:	08ad      	lsrs	r5, r5, #2
   14572:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
   14576:	1f1c      	subs	r4, r3, #4
   14578:	460e      	mov	r6, r1
   1457a:	f856 7b04 	ldr.w	r7, [r6], #4
   1457e:	f844 7f04 	str.w	r7, [r4, #4]!
   14582:	4564      	cmp	r4, ip
   14584:	d1f9      	bne.n	1457a <memmove+0xaa>
   14586:	3501      	adds	r5, #1
   14588:	00ad      	lsls	r5, r5, #2
   1458a:	442b      	add	r3, r5
   1458c:	4429      	add	r1, r5
   1458e:	f002 0203 	and.w	r2, r2, #3
   14592:	e7b1      	b.n	144f8 <memmove+0x28>
   14594:	1e54      	subs	r4, r2, #1
   14596:	4603      	mov	r3, r0
   14598:	e7b1      	b.n	144fe <memmove+0x2e>
   1459a:	462a      	mov	r2, r5
   1459c:	e7ac      	b.n	144f8 <memmove+0x28>
   1459e:	bf00      	nop

000145a0 <_realloc_r>:
   145a0:	b309      	cbz	r1, 145e6 <_realloc_r+0x46>
   145a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   145a4:	4614      	mov	r4, r2
   145a6:	b1ca      	cbz	r2, 145dc <_realloc_r+0x3c>
   145a8:	4606      	mov	r6, r0
   145aa:	460d      	mov	r5, r1
   145ac:	f000 f834 	bl	14618 <_malloc_usable_size_r>
   145b0:	42a0      	cmp	r0, r4
   145b2:	d302      	bcc.n	145ba <_realloc_r+0x1a>
   145b4:	462f      	mov	r7, r5
   145b6:	4638      	mov	r0, r7
   145b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   145ba:	4621      	mov	r1, r4
   145bc:	4630      	mov	r0, r6
   145be:	f7fe f83b 	bl	12638 <_malloc_r>
   145c2:	4607      	mov	r7, r0
   145c4:	2800      	cmp	r0, #0
   145c6:	d0f6      	beq.n	145b6 <_realloc_r+0x16>
   145c8:	4622      	mov	r2, r4
   145ca:	4629      	mov	r1, r5
   145cc:	f7fd fef4 	bl	123b8 <memcpy>
   145d0:	4630      	mov	r0, r6
   145d2:	4629      	mov	r1, r5
   145d4:	f7fd ffda 	bl	1258c <_free_r>
   145d8:	4638      	mov	r0, r7
   145da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   145dc:	4627      	mov	r7, r4
   145de:	f7fd ffd5 	bl	1258c <_free_r>
   145e2:	4638      	mov	r0, r7
   145e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   145e6:	4611      	mov	r1, r2
   145e8:	f7fe b826 	b.w	12638 <_malloc_r>

000145ec <_read_r>:
   145ec:	b570      	push	{r4, r5, r6, lr}
   145ee:	460d      	mov	r5, r1
   145f0:	4c08      	ldr	r4, [pc, #32]	; (14614 <_read_r+0x28>)
   145f2:	4611      	mov	r1, r2
   145f4:	4606      	mov	r6, r0
   145f6:	461a      	mov	r2, r3
   145f8:	4628      	mov	r0, r5
   145fa:	2300      	movs	r3, #0
   145fc:	6023      	str	r3, [r4, #0]
   145fe:	f7f8 f927 	bl	c850 <_read>
   14602:	1c43      	adds	r3, r0, #1
   14604:	d000      	beq.n	14608 <_read_r+0x1c>
   14606:	bd70      	pop	{r4, r5, r6, pc}
   14608:	6823      	ldr	r3, [r4, #0]
   1460a:	2b00      	cmp	r3, #0
   1460c:	d0fb      	beq.n	14606 <_read_r+0x1a>
   1460e:	6033      	str	r3, [r6, #0]
   14610:	bd70      	pop	{r4, r5, r6, pc}
   14612:	bf00      	nop
   14614:	20014d44 	.word	0x20014d44

00014618 <_malloc_usable_size_r>:
   14618:	f851 3c04 	ldr.w	r3, [r1, #-4]
   1461c:	1f18      	subs	r0, r3, #4
   1461e:	2b00      	cmp	r3, #0
   14620:	bfbc      	itt	lt
   14622:	580b      	ldrlt	r3, [r1, r0]
   14624:	18c0      	addlt	r0, r0, r3
   14626:	4770      	bx	lr
   14628:	6d617246 	.word	0x6d617246
   1462c:	74532065 	.word	0x74532065
   14630:	20747261 	.word	0x20747261
   14634:	7366664f 	.word	0x7366664f
   14638:	7b007465 	.word	0x7b007465
   1463c:	70797422 	.word	0x70797422
   14640:	223a2265 	.word	0x223a2265
   14644:	4e524157 	.word	0x4e524157
   14648:	22474e49 	.word	0x22474e49
   1464c:	6422202c 	.word	0x6422202c
   14650:	22617461 	.word	0x22617461
   14654:	225b203a 	.word	0x225b203a
   14658:	5d227325 	.word	0x5d227325
   1465c:	000a0d7d 	.word	0x000a0d7d
   14660:	6e6e6f43 	.word	0x6e6e6f43
   14664:	00746365 	.word	0x00746365
   14668:	7974227b 	.word	0x7974227b
   1466c:	3a226570 	.word	0x3a226570
   14670:	41572220 	.word	0x41572220
   14674:	4e494e52 	.word	0x4e494e52
   14678:	202c2247 	.word	0x202c2247
   1467c:	74616422 	.word	0x74616422
   14680:	203a2261 	.word	0x203a2261
   14684:	6e55225b 	.word	0x6e55225b
   14688:	776f6e6b 	.word	0x776f6e6b
   1468c:	73654d20 	.word	0x73654d20
   14690:	65676173 	.word	0x65676173
   14694:	70795420 	.word	0x70795420
   14698:	7d5d2265 	.word	0x7d5d2265
   1469c:	227b000d 	.word	0x227b000d
   146a0:	65707974 	.word	0x65707974
   146a4:	22203a22 	.word	0x22203a22
   146a8:	4e524157 	.word	0x4e524157
   146ac:	22474e49 	.word	0x22474e49
   146b0:	6422202c 	.word	0x6422202c
   146b4:	22617461 	.word	0x22617461
   146b8:	225b203a 	.word	0x225b203a
   146bc:	61766e49 	.word	0x61766e49
   146c0:	2064696c 	.word	0x2064696c
   146c4:	63656843 	.word	0x63656843
   146c8:	6d75736b 	.word	0x6d75736b
   146cc:	0d7d5d22 	.word	0x0d7d5d22
   146d0:	6d695400 	.word	0x6d695400
   146d4:	74756f65 	.word	0x74756f65
   146d8:	73694420 	.word	0x73694420
   146dc:	6e6e6f63 	.word	0x6e6e6f63
   146e0:	20746365 	.word	0x20746365
   146e4:	65522026 	.word	0x65522026
   146e8:	20746573 	.word	0x20746573
   146ec:	65636552 	.word	0x65636552
   146f0:	72657669 	.word	0x72657669
   146f4:	6d695400 	.word	0x6d695400
   146f8:	74756f65 	.word	0x74756f65
   146fc:	52202620 	.word	0x52202620
   14700:	74657365 	.word	0x74657365
   14704:	63655220 	.word	0x63655220
   14708:	65766965 	.word	0x65766965
   1470c:	63250072 	.word	0x63250072
   14710:	63256325 	.word	0x63256325
   14714:	30256325 	.word	0x30256325
   14718:	30257832 	.word	0x30257832
   1471c:	30257832 	.word	0x30257832
   14720:	63257832 	.word	0x63257832
   14724:	000a3030 	.word	0x000a3030
   14728:	30256325 	.word	0x30256325
   1472c:	2e5f7833 	.word	0x2e5f7833
   14730:	2e2e2e2e 	.word	0x2e2e2e2e
   14734:	2e2e2e2e 	.word	0x2e2e2e2e
   14738:	2e2e2e2e 	.word	0x2e2e2e2e
   1473c:	2e2e2e2e 	.word	0x2e2e2e2e
   14740:	2e2e2e2e 	.word	0x2e2e2e2e
   14744:	2e2e2e2e 	.word	0x2e2e2e2e
   14748:	2e2e2e2e 	.word	0x2e2e2e2e
   1474c:	252e2e2e 	.word	0x252e2e2e
   14750:	63250063 	.word	0x63250063
   14754:	78333025 	.word	0x78333025
   14758:	2e2e2e5f 	.word	0x2e2e2e5f
   1475c:	2e2e2e2e 	.word	0x2e2e2e2e
   14760:	0063252e 	.word	0x0063252e
   14764:	30256325 	.word	0x30256325
   14768:	2e5f7833 	.word	0x2e5f7833
   1476c:	0063252e 	.word	0x0063252e
   14770:	30256325 	.word	0x30256325
   14774:	2e5f7833 	.word	0x2e5f7833
   14778:	2e2e2e2e 	.word	0x2e2e2e2e
   1477c:	0063252e 	.word	0x0063252e
   14780:	7974227b 	.word	0x7974227b
   14784:	3a226570 	.word	0x3a226570
   14788:	43574822 	.word	0x43574822
   1478c:	2c224746 	.word	0x2c224746
   14790:	61642220 	.word	0x61642220
   14794:	3a226174 	.word	0x3a226174
   14798:	64252220 	.word	0x64252220
   1479c:	0a0d7d22 	.word	0x0a0d7d22
   147a0:	204f4e00 	.word	0x204f4e00
   147a4:	52455355 	.word	0x52455355
   147a8:	574f5220 	.word	0x574f5220
   147ac:	45484320 	.word	0x45484320
   147b0:	00214b43 	.word	0x00214b43
   147b4:	55206f4e 	.word	0x55206f4e
   147b8:	2074696e 	.word	0x2074696e
   147bc:	74736554 	.word	0x74736554
   147c0:	206f4e00 	.word	0x206f4e00
   147c4:	64726148 	.word	0x64726148
   147c8:	65726177 	.word	0x65726177
   147cc:	73655420 	.word	0x73655420
   147d0:	65520074 	.word	0x65520074
   147d4:	6e696461 	.word	0x6e696461
   147d8:	73552067 	.word	0x73552067
   147dc:	52207265 	.word	0x52207265
   147e0:	7b00776f 	.word	0x7b00776f
   147e4:	70797422 	.word	0x70797422
   147e8:	223a2265 	.word	0x223a2265
   147ec:	22474f4c 	.word	0x22474f4c
   147f0:	6422202c 	.word	0x6422202c
   147f4:	22617461 	.word	0x22617461
   147f8:	225b203a 	.word	0x225b203a
   147fc:	5d227325 	.word	0x5d227325
   14800:	000a0d7d 	.word	0x000a0d7d
   14804:	69726556 	.word	0x69726556
   14808:	6e697966 	.word	0x6e697966
   1480c:	73552067 	.word	0x73552067
   14810:	52207265 	.word	0x52207265
   14814:	5500776f 	.word	0x5500776f
   14818:	74616470 	.word	0x74616470
   1481c:	20676e69 	.word	0x20676e69
   14820:	72657355 	.word	0x72657355
   14824:	776f5220 	.word	0x776f5220
   14828:	73795300 	.word	0x73795300
   1482c:	206d6574 	.word	0x206d6574
   14830:	65736552 	.word	0x65736552
   14834:	6e550074 	.word	0x6e550074
   14838:	6e616863 	.word	0x6e616863
   1483c:	20646567 	.word	0x20646567
   14840:	72657355 	.word	0x72657355
   14844:	776f5220 	.word	0x776f5220
   14848:	00          	.byte	0x00
   14849:	02          	.byte	0x02
   1484a:	3530      	.short	0x3530
   1484c:	305a6530 	.word	0x305a6530
   14850:	63303030 	.word	0x63303030
   14854:	00033030 	.word	0x00033030
   14858:	30353002 	.word	0x30353002
   1485c:	30305a65 	.word	0x30305a65
   14860:	5a383030 	.word	0x5a383030
   14864:	30020334 	.word	0x30020334
   14868:	5a653033 	.word	0x5a653033
   1486c:	02000335 	.word	0x02000335
   14870:	65303530 	.word	0x65303530
   14874:	3030305a 	.word	0x3030305a
   14878:	345a3930 	.word	0x345a3930
   1487c:	30020003 	.word	0x30020003
   14880:	5a653035 	.word	0x5a653035
   14884:	30303030 	.word	0x30303030
   14888:	03345a61 	.word	0x03345a61
   1488c:	30333002 	.word	0x30333002
   14890:	03305a65 	.word	0x03305a65
   14894:	35300200 	.word	0x35300200
   14898:	305a6530 	.word	0x305a6530
   1489c:	62303030 	.word	0x62303030
   148a0:	0203345a 	.word	0x0203345a
   148a4:	66303330 	.word	0x66303330
   148a8:	0003305a 	.word	0x0003305a
   148ac:	50204955 	.word	0x50204955
   148b0:	7265776f 	.word	0x7265776f
   148b4:	616e4520 	.word	0x616e4520
   148b8:	00656c62 	.word	0x00656c62
   148bc:	74696e49 	.word	0x74696e49
   148c0:	646f4d20 	.word	0x646f4d20
   148c4:	3a656c75 	.word	0x3a656c75
   148c8:	314f5020 	.word	0x314f5020
   148cc:	6e490036 	.word	0x6e490036
   148d0:	4d207469 	.word	0x4d207469
   148d4:	6c75646f 	.word	0x6c75646f
   148d8:	42203a65 	.word	0x42203a65
   148dc:	00363155 	.word	0x00363155
   148e0:	74696e49 	.word	0x74696e49
   148e4:	646f4d20 	.word	0x646f4d20
   148e8:	3a656c75 	.word	0x3a656c75
   148ec:	46425020 	.word	0x46425020
   148f0:	6e490034 	.word	0x6e490034
   148f4:	4d207469 	.word	0x4d207469
   148f8:	6c75646f 	.word	0x6c75646f
   148fc:	45203a65 	.word	0x45203a65
   14900:	0036314e 	.word	0x0036314e
   14904:	74696e49 	.word	0x74696e49
   14908:	646f4d20 	.word	0x646f4d20
   1490c:	3a656c75 	.word	0x3a656c75
   14910:	6b6e5520 	.word	0x6b6e5520
   14914:	6e776f6e 	.word	0x6e776f6e
   14918:	646f4d20 	.word	0x646f4d20
   1491c:	00656c75 	.word	0x00656c75
   14920:	46435748 	.word	0x46435748
   14924:	694d2047 	.word	0x694d2047
   14928:	74616d73 	.word	0x74616d73
   1492c:	6863      	.short	0x6863
   1492e:	00          	.byte	0x00
   1492f:	0c          	.byte	0x0c
   14930:	080f0e0d 	.word	0x080f0e0d
   14934:	040b0a09 	.word	0x040b0a09
   14938:	00070605 	.word	0x00070605
   1493c:	0201      	.short	0x0201
   1493e:	03          	.byte	0x03
   1493f:	0c          	.byte	0x0c
   14940:	080f0e0d 	.word	0x080f0e0d
   14944:	040b0a09 	.word	0x040b0a09
   14948:	00070605 	.word	0x00070605
   1494c:	0201      	.short	0x0201
   1494e:	03          	.byte	0x03
   1494f:	0c          	.byte	0x0c
   14950:	080f0e0d 	.word	0x080f0e0d
   14954:	040b0a09 	.word	0x040b0a09
   14958:	00070605 	.word	0x00070605
   1495c:	0201      	.short	0x0201
   1495e:	03          	.byte	0x03
   1495f:	0c          	.byte	0x0c
   14960:	080f0e0d 	.word	0x080f0e0d
   14964:	040b0a09 	.word	0x040b0a09
   14968:	00070605 	.word	0x00070605
   1496c:	0201      	.short	0x0201
   1496e:	03          	.byte	0x03
   1496f:	25          	.byte	0x25
   14970:	2e632563 	.word	0x2e632563
   14974:	2e2e2e2e 	.word	0x2e2e2e2e
   14978:	2e2e2e2e 	.word	0x2e2e2e2e
   1497c:	252e2e2e 	.word	0x252e2e2e
   14980:	0063      	.short	0x0063
   14982:	6325      	.short	0x6325
   14984:	78333025 	.word	0x78333025
   14988:	00632565 	.word	0x00632565
   1498c:	30256325 	.word	0x30256325
   14990:	2e5f7833 	.word	0x2e5f7833
   14994:	252e2e2e 	.word	0x252e2e2e
   14998:	63250063 	.word	0x63250063
   1499c:	78333025 	.word	0x78333025
   149a0:	20230065 	.word	0x20230065
   149a4:	00232000 	.word	0x00232000
   149a8:	78383025 	.word	0x78383025
   149ac:	69726700 	.word	0x69726700
   149b0:	79735f64 	.word	0x79735f64
   149b4:	633a3a73 	.word	0x633a3a73
   149b8:	6b636568 	.word	0x6b636568
   149bc:	006d7573 	.word	0x006d7573
   149c0:	63656843 	.word	0x63656843
   149c4:	6d75736b 	.word	0x6d75736b
   149c8:	61655220 	.word	0x61655220
   149cc:	61432f64 	.word	0x61432f64
   149d0:	6c75636c 	.word	0x6c75636c
   149d4:	00657461 	.word	0x00657461
   149d8:	6b636170 	.word	0x6b636170
   149dc:	257b7465 	.word	0x257b7465
   149e0:	25202c64 	.word	0x25202c64
   149e4:	25202c64 	.word	0x25202c64
   149e8:	25202c64 	.word	0x25202c64
   149ec:	25202c64 	.word	0x25202c64
   149f0:	25202c64 	.word	0x25202c64
   149f4:	25202c64 	.word	0x25202c64
   149f8:	25202c64 	.word	0x25202c64
   149fc:	52207d64 	.word	0x52207d64
   14a00:	3a646165 	.word	0x3a646165
   14a04:	2c642520 	.word	0x2c642520
   14a08:	6c614320 	.word	0x6c614320
   14a0c:	616c7563 	.word	0x616c7563
   14a10:	203a6574 	.word	0x203a6574
   14a14:	43006425 	.word	0x43006425
   14a18:	6b636568 	.word	0x6b636568
   14a1c:	206d7573 	.word	0x206d7573
   14a20:	74697257 	.word	0x74697257
   14a24:	61432f65 	.word	0x61432f65
   14a28:	6c75636c 	.word	0x6c75636c
   14a2c:	00657461 	.word	0x00657461
   14a30:	63656843 	.word	0x63656843
   14a34:	6d75736b 	.word	0x6d75736b
   14a38:	65764f20 	.word	0x65764f20
   14a3c:	69727772 	.word	0x69727772
   14a40:	50006574 	.word	0x50006574
   14a44:	70617261 	.word	0x70617261
   14a48:	69727061 	.word	0x69727061
   14a4c:	0073616b 	.word	0x0073616b
   14a50:	30256325 	.word	0x30256325
   14a54:	2e5f7833 	.word	0x2e5f7833
   14a58:	2e2e2e2e 	.word	0x2e2e2e2e
   14a5c:	3002002e 	.word	0x3002002e
   14a60:	42653134 	.word	0x42653134
   14a64:	5a313030 	.word	0x5a313030
   14a68:	5a325a31 	.word	0x5a325a31
   14a6c:	02000333 	.word	0x02000333
   14a70:	65303030 	.word	0x65303030
   14a74:	30393030 	.word	0x30393030
   14a78:	32423042 	.word	0x32423042
   14a7c:	34300203 	.word	0x34300203
   14a80:	30426530 	.word	0x30426530
   14a84:	32423130 	.word	0x32423130
   14a88:	30020003 	.word	0x30020003
   14a8c:	30653030 	.word	0x30653030
   14a90:	42303830 	.word	0x42303830
   14a94:	03324230 	.word	0x03324230
   14a98:	30343002 	.word	0x30343002
   14a9c:	30304265 	.word	0x30304265
   14aa0:	03324231 	.word	0x03324231
   14aa4:	30300200 	.word	0x30300200
   14aa8:	30306530 	.word	0x30306530
   14aac:	30503062 	.word	0x30503062
   14ab0:	02033250 	.word	0x02033250
   14ab4:	65303430 	.word	0x65303430
   14ab8:	31303050 	.word	0x31303050
   14abc:	00033250 	.word	0x00033250
   14ac0:	31343002 	.word	0x31343002
   14ac4:	30304565 	.word	0x30304565
   14ac8:	5a315a31 	.word	0x5a315a31
   14acc:	03335a32 	.word	0x03335a32
   14ad0:	31343002 	.word	0x31343002
   14ad4:	30304265 	.word	0x30304265
   14ad8:	5a315a32 	.word	0x5a315a32
   14adc:	03335a32 	.word	0x03335a32
   14ae0:	30300200 	.word	0x30300200
   14ae4:	30306530 	.word	0x30306530
   14ae8:	30453062 	.word	0x30453062
   14aec:	02033245 	.word	0x02033245
   14af0:	65303430 	.word	0x65303430
   14af4:	31303045 	.word	0x31303045
   14af8:	00033245 	.word	0x00033245
   14afc:	30303002 	.word	0x30303002
   14b00:	62303065 	.word	0x62303065
   14b04:	45304530 	.word	0x45304530
   14b08:	02000335 	.word	0x02000335
   14b0c:	65303030 	.word	0x65303030
   14b10:	30393030 	.word	0x30393030
   14b14:	32423042 	.word	0x32423042
   14b18:	34300203 	.word	0x34300203
   14b1c:	30426530 	.word	0x30426530
   14b20:	32423230 	.word	0x32423230
   14b24:	30020003 	.word	0x30020003
   14b28:	30653030 	.word	0x30653030
   14b2c:	42303830 	.word	0x42303830
   14b30:	03324230 	.word	0x03324230
   14b34:	30343002 	.word	0x30343002
   14b38:	30304265 	.word	0x30304265
   14b3c:	03324232 	.word	0x03324232
   14b40:	67655200 	.word	0x67655200
   14b44:	65747369 	.word	0x65747369
   14b48:	63412072 	.word	0x63412072
   14b4c:	6e6f6974 	.word	0x6e6f6974
   14b50:	65764500 	.word	0x65764500
   14b54:	4e20746e 	.word	0x4e20746e
   14b58:	4620746f 	.word	0x4620746f
   14b5c:	646e756f 	.word	0x646e756f
   14b60:	73452000 	.word	0x73452000
   14b64:	65706163 	.word	0x65706163
   14b68:	68432064 	.word	0x68432064
   14b6c:	46207261 	.word	0x46207261
   14b70:	646e756f 	.word	0x646e756f
   14b74:	30020020 	.word	0x30020020
   14b78:	5a653035 	.word	0x5a653035
   14b7c:	30304230 	.word	0x30304230
   14b80:	03303030 	.word	0x03303030
   14b84:	35300200 	.word	0x35300200
   14b88:	305a6530 	.word	0x305a6530
   14b8c:	34303042 	.word	0x34303042
   14b90:	00033242 	.word	0x00033242
   14b94:	30353002 	.word	0x30353002
   14b98:	42305a65 	.word	0x42305a65
   14b9c:	42353030 	.word	0x42353030
   14ba0:	02000332 	.word	0x02000332
   14ba4:	65303530 	.word	0x65303530
   14ba8:	3050305a 	.word	0x3050305a
   14bac:	30303030 	.word	0x30303030
   14bb0:	30020003 	.word	0x30020003
   14bb4:	5a653035 	.word	0x5a653035
   14bb8:	30305030 	.word	0x30305030
   14bbc:	03325031 	.word	0x03325031
   14bc0:	35300200 	.word	0x35300200
   14bc4:	305a6530 	.word	0x305a6530
   14bc8:	30303045 	.word	0x30303045
   14bcc:	00033030 	.word	0x00033030
   14bd0:	30353002 	.word	0x30353002
   14bd4:	45305a65 	.word	0x45305a65
   14bd8:	45313030 	.word	0x45313030
   14bdc:	02000335 	.word	0x02000335
   14be0:	65303530 	.word	0x65303530
   14be4:	3045305a 	.word	0x3045305a
   14be8:	35456430 	.word	0x35456430
   14bec:	00000003 	.word	0x00000003
   14bf0:	200010c8 	.word	0x200010c8
   14bf4:	200115e8 	.word	0x200115e8
   14bf8:	2000b64c 	.word	0x2000b64c
   14bfc:	2000824c 	.word	0x2000824c
   14c00:	682f2e2e 	.word	0x682f2e2e
   14c04:	732f6c61 	.word	0x732f6c61
   14c08:	682f6372 	.word	0x682f6372
   14c0c:	695f6c61 	.word	0x695f6c61
   14c10:	00632e6f 	.word	0x00632e6f
   14c14:	682f2e2e 	.word	0x682f2e2e
   14c18:	732f6c61 	.word	0x732f6c61
   14c1c:	682f6372 	.word	0x682f6372
   14c20:	695f6c61 	.word	0x695f6c61
   14c24:	6d5f6332 	.word	0x6d5f6332
   14c28:	7973615f 	.word	0x7973615f
   14c2c:	632e636e 	.word	0x632e636e
   14c30:	00          	.byte	0x00
   14c31:	2e          	.byte	0x2e
   14c32:	2f2e      	.short	0x2f2e
   14c34:	2f6c7068 	.word	0x2f6c7068
   14c38:	2f746477 	.word	0x2f746477
   14c3c:	5f6c7068 	.word	0x5f6c7068
   14c40:	2e746477 	.word	0x2e746477
   14c44:	0063      	.short	0x0063
   14c46:	2e2e      	.short	0x2e2e
   14c48:	6c61682f 	.word	0x6c61682f
   14c4c:	6372732f 	.word	0x6372732f
   14c50:	6c61682f 	.word	0x6c61682f
   14c54:	6970735f 	.word	0x6970735f
   14c58:	645f6d5f 	.word	0x645f6d5f
   14c5c:	632e616d 	.word	0x632e616d
   14c60:	00000000 	.word	0x00000000

00014c64 <user_mux_confs>:
	...
   14c90:	04030201 04030201 00000000 00000000     ................
	...

00014ca8 <channel_confs>:
   14ca8:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

00014ce8 <interrupt_cfg>:
   14ce8:	00000002 00000002 00000002 00000002     ................
	...
   14d68:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
   14d78:	69707371 2e00632e 70682f2e 766e2f6c     qspi.c.../hpl/nv
   14d88:	7274636d 70682f6c 766e5f6c 7274636d     mctrl/hpl_nvmctr
   14d98:	00632e6c 682f2e2e 732f6c61 682f6372     l.c.../hal/src/h
   14da8:	745f6c61 72656d69 0000632e              al_timer.c..

00014db4 <_usb_ep_cfgs>:
   14db4:	20000c04 00000000 00000040 00000000     ... ....@.......
	...
   14dcc:	20000bfc 00000000 00000008 20000bbc     ... ........... 
   14ddc:	20000bb4 00080040 00000000 00000000     ... @...........
	...
   14df4:	20000b74 00400000                       t.. ..@.

00014dfc <mouse_report_desc>:
   14dfc:	02090105 010901a1 090500a1 03290119     ..............).
   14e0c:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   14e1c:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   14e2c:	c0c00681                                ....

00014e30 <_cfgs>:
   14e30:	00200600 08068000 00200400 08068000     .. ....... .....
   14e40:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   14e60:	00200b00 14000003 00200a00 08000002     .. ....... .....
   14e70:	00201300 14000003 00000000 00000000     .. .............
	...
   14f20:	00005400 1c000000 00005300 0c000000     .T.......S......
   14f30:	682f2e2e 732f6c61 682f6372 615f6c61     ../hal/src/hal_a
   14f40:	615f6364 636e7973 2e00632e 61682f2e     dc_async.c.../ha
   14f50:	72732f6c 61682f63 61725f6c 735f646e     l/src/hal_rand_s
   14f60:	2e636e79 2e2e0063 6c70682f 6e72742f     ync.c.../hpl/trn
   14f70:	70682f67 72745f6c 632e676e               g/hpl_trng.c.

00014f7d <keyboard_report_desc>:
   14f7d:	06090105 070501a1 e729e019 01250015     ..........)...%.
   14f8d:	08950175 01810281 65290019 65250015     u.........)e..%e
   14f9d:	06950875 08050081 05290119 01250015     u.........)...%.
   14fad:	05950175 03950291 2ec00191 61682f2e     u............/ha
   14fbd:	72732f6c 61682f63 73755f6c 5f747261     l/src/hal_usart_
   14fcd:	636e7973 2e00632e 61682f2e 72732f6c     sync.c.../hal/sr
   14fdd:	61682f63 6c665f6c 2e687361 2e2e0063     c/hal_flash.c...
   14fed:	6c61682f 6372732f 6c61682f 6970735f     /hal/src/hal_spi
   14ffd:	615f6d5f 636e7973 2e00632e 61682f2e     _m_async.c.../ha
   1500d:	72732f6c 61682f63 72635f6c 79735f63     l/src/hal_crc_sy
   1501d:	632e636e                                 nc.c.

00015022 <CSWTCH.37>:
   15022:	010101ed                                 .......

00015029 <CSWTCH.40>:
   15029:	010100ed 53f00201 74726174 696e4920     .......Start Ini
   15039:	6c616974 64657a69 31354400 696e4920     tialized.D51 Ini
   15049:	6f430074 736f706d 20657469 69766544     t.Composite Devi
   15059:	49206563 6974696e 7a696c61 47006465     ce Initialized.G
   15069:	20646972 75646f4d 4920656c 6974696e     rid Module Initi
   15079:	7a696c61 45006465 7265746e 20676e69     alized.Entering 
   15089:	6e69614d 6f6f4c20 6f430070 736f706d     Main Loop.Compos
   15099:	20657469 69766544 43206563 656e6e6f     ite Device Conne
   150a9:	64657463 44494d00 25203a49 20783230     cted.MIDI: %02x 
   150b9:	78323025 32302520 30252078 000a7832     %02x %02x %02x..
   150c9:	682f2e2e 752f6c61 736c6974 6372732f     ../hal/utils/src
   150d9:	6974752f 6c5f736c 2e747369 2e2e0063     /utils_list.c...
   150e9:	6c70682f 6374722f 6c70682f 6374725f     /hpl/rtc/hpl_rtc
   150f9:	2e00632e 61682f2e 6e692f6c 64756c63     .c.../hal/includ
   15109:	61682f65 64775f6c 00682e74 682f2e2e     e/hal_wdt.h.../h
   15119:	732f6c61 682f6372 755f6c61 74726173     al/src/hal_usart
   15129:	7973615f 632e636e 2f2e2e00 2f6c7068     _async.c.../hpl/
   15139:	63726573 682f6d6f 735f6c70 6f637265     sercom/hpl_serco
   15149:	00632e6d 00000000 00400030 00400034     m.c.....0.@.4.@.
   15159:	00410120 00410140 00430000 00430004      .A.@.A...C...C.
   15169:	00430008                                 ..C...C

00015170 <sercomspi_regs>:
   15170:	3020000c 00020000 00000000 01ff0005     .. 0............
   15180:	20000c03 00000000 00000000 ff000600     ... ............
   15190:	00000701                                ....

00015194 <_i2cms>:
   15194:	00000005 00200014 00000100 0000e6e5     ...... .........
   151a4:	00d70000 02dc6c00                       .....l..

000151ac <_usarts>:
   151ac:	00000000 40100004 00030000 00700002     .......@......p.
   151bc:	0000aaaa 00000000 00000001 40100004     ...............@
   151cc:	00030000 00700002 0000aaaa 00000000     ......p.........
   151dc:	00000002 40100004 00030000 00700002     .......@......p.
   151ec:	00005555 00000000 00000004 40100004     UU.............@
   151fc:	00030000 00700002 0000aaaa 00000000     ......p.........
   1520c:	00000006 40100004 00030000 00700002     .......@......p.
   1521c:	0000aaaa 00000000 682f2e2e 752f6c61     ........../hal/u
   1522c:	736c6974 6372732f 6974752f 725f736c     tils/src/utils_r
   1523c:	62676e69 65666675 00632e72 682f2e2e     ingbuffer.c.../h
   1524c:	732f6c61 682f6372 715f6c61 5f697073     al/src/hal_qspi_
   1525c:	2e616d64 2e2e0063 6c70682f 6364612f     dma.c.../hpl/adc
   1526c:	6c70682f 6364615f 0000632e              /hpl_adc.c..

00015278 <_adcs>:
   15278:	01000000 0003000c 00041807 00000000     ................
   15288:	0014080b 00010000 000c0100 18040003     ................
   15298:	00000004 080b0000 00000014 752f2e2e     ............../u
   152a8:	642f6273 63697665 73752f65 2e636462     sb/device/usbdc.
   152b8:	2e2e0063 6c70682f 2f63742f 5f6c7068     c.../hpl/tc/hpl_
   152c8:	632e6374 00000000 40003800 40003c00     tc.c.....8.@.<.@
   152d8:	4101a000 4101c000 42001400 42001800     ...A...A...B...B
   152e8:	43001400 43001800                       ...C...C

000152f0 <_tcs>:
   152f0:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   15300:	00000000 006c0001 00000308 00000021     ......l.....!...
   15310:	00003a98 00000000 006d0002 00000308     .:........m.....
   15320:	00000021 00003a98 00000000 006e0003     !....:........n.
   15330:	00000308 00000021 00003a98 00000000     ....!....:......

00015340 <_global_impure_ptr>:
   15340:	2000054c                                L.. 

00015344 <__sf_fake_stderr>:
	...

00015364 <__sf_fake_stdout>:
	...

00015384 <__sf_fake_stdin>:
	...
   153a4:	2b302d23 00000020 004c6c68 45676665     #-0+ ...hlL.efgE
   153b4:	00004746 33323130 37363534 42413938     FG..0123456789AB
   153c4:	46454443 00000000 33323130 37363534     CDEF....01234567
   153d4:	62613938 66656463 00000000              89abcdef....

000153e0 <_init>:
   153e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   153e2:	bf00      	nop
   153e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   153e6:	bc08      	pop	{r3}
   153e8:	469e      	mov	lr, r3
   153ea:	4770      	bx	lr

000153ec <__frame_dummy_init_array_entry>:
   153ec:	42cd 0000                                   .B..

000153f0 <_fini>:
   153f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   153f2:	bf00      	nop
   153f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   153f6:	bc08      	pop	{r3}
   153f8:	469e      	mov	lr, r3
   153fa:	4770      	bx	lr

000153fc <__do_global_dtors_aux_fini_array_entry>:
   153fc:	42a5 0000                                   .B..
