V 000050 55 5835          1557321324367 SCHEMATIC
(_unit VHDL (schem1 0 8(schematic 0 26))
	(_version vd0)
	(_time 1557321324368 2019.05.08 16:15:24)
	(_source (\./../../impl1/schem1.vhd\))
	(_parameters dbg tan)
	(_code bdb8b7e9eaeae1abbfbef9e2edbabebbbebbb5bbb8)
	(_ent
		(_time 1557321324365)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 49(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 53(_ent (_in))))
				(_port (_int B -1 0 54(_ent (_in))))
				(_port (_int Z -1 0 55(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 59(_ent (_in))))
				(_port (_int D1 -1 0 60(_ent (_in))))
				(_port (_int D2 -1 0 61(_ent (_in))))
				(_port (_int D3 -1 0 62(_ent (_in))))
				(_port (_int SD1 -1 0 63(_ent (_in))))
				(_port (_int SD2 -1 0 64(_ent (_in))))
				(_port (_int Z -1 0 65(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 69(_ent (_in))))
				(_port (_int D -1 0 70(_ent (_in))))
				(_port (_int Q -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst I21 0 82(_comp vlo)
		(_port
			((Z)(N_14))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 84(_comp and2)
		(_port
			((A)(N_5))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 86(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_6))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 88(_comp and2)
		(_port
			((A)(N_11))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 90(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_8))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 92(_comp and2)
		(_port
			((A)(N_13))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 94(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_5))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 97(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 100(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_11))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 103(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 106(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_14))
			((D2)(Q2_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_13))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 109(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 111(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_6))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 113(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 115(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_8))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 117(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int x0 -1 0 13(_ent(_in))))
		(_port (_int Q0 -1 0 14(_ent(_out))))
		(_port (_int Q1 -1 0 15(_ent(_out))))
		(_port (_int Q2 -1 0 16(_ent(_out))))
		(_port (_int Q3 -1 0 17(_ent(_out))))
		(_port (_int Q4 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int x2 -1 0 20(_ent(_in))))
		(_port (_int x3 -1 0 21(_ent(_in))))
		(_port (_int x4 -1 0 22(_ent(_in))))
		(_sig (_int gnd -1 0 28(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 29(_arch(_uni((i 3))))))
		(_sig (_int N_14 -1 0 31(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_4 -1 0 37(_arch(_uni))))
		(_sig (_int N_5 -1 0 38(_arch(_uni))))
		(_sig (_int N_6 -1 0 39(_arch(_uni))))
		(_sig (_int N_7 -1 0 40(_arch(_uni))))
		(_sig (_int N_8 -1 0 41(_arch(_uni))))
		(_sig (_int N_9 -1 0 42(_arch(_uni))))
		(_sig (_int N_10 -1 0 43(_arch(_uni))))
		(_sig (_int N_11 -1 0 44(_arch(_uni))))
		(_sig (_int N_12 -1 0 45(_arch(_uni))))
		(_sig (_int N_13 -1 0 46(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__77(_arch 1 0 77(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(20)))))
			(line__78(_arch 2 0 78(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(19)))))
			(line__79(_arch 3 0 79(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(18)))))
			(line__80(_arch 4 0 80(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
V 000050 55 5693          1557321324661 SCHEMATIC
(_unit VHDL (scehm2 0 8(schematic 0 28))
	(_version vd0)
	(_time 1557321324662 2019.05.08 16:15:24)
	(_source (\./../../impl1/scehm2.vhd\))
	(_parameters dbg tan)
	(_code e6e3b4b5e3b1b7f0e9e0a2b9b5e1e5e0e5e0e3e0ee)
	(_ent
		(_time 1557321324659)
	)
	(_comp
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 50(_ent (_in))))
				(_port (_int D -1 0 51(_ent (_in))))
				(_port (_int Q -1 0 52(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 56(_ent (_in))))
				(_port (_int B -1 0 57(_ent (_in))))
				(_port (_int Z -1 0 58(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 62(_ent (_in))))
				(_port (_int D1 -1 0 63(_ent (_in))))
				(_port (_int D2 -1 0 64(_ent (_in))))
				(_port (_int D3 -1 0 65(_ent (_in))))
				(_port (_int SD1 -1 0 66(_ent (_in))))
				(_port (_int SD2 -1 0 67(_ent (_in))))
				(_port (_int Z -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst I23 0 79(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_5))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I24 0 81(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I25 0 83(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_7))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I26 0 85(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_9))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 87(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_11))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I27 0 89(_comp and2)
		(_port
			((A)(N_3))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I28 0 91(_comp and2)
		(_port
			((A)(N_6))
			((B)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I29 0 93(_comp and2)
		(_port
			((A)(N_8))
			((B)(Reset))
			((Z)(N_7))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I30 0 95(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_9))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 97(_comp and2)
		(_port
			((A)(N_12))
			((B)(Reset))
			((Z)(N_11))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I31 0 99(_comp mux41)
		(_port
			((D0)(Q1_DUMMY))
			((D1)(Q2_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(D1))
			((SD1)(A0))
			((SD2)(A1))
			((Z)(N_3))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I32 0 102(_comp mux41)
		(_port
			((D0)(Q0_DUMMY))
			((D1)(Q1_DUMMY))
			((D2)(DL))
			((D3)(D0))
			((SD1)(A0))
			((SD2)(A1))
			((Z)(N_6))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I33 0 105(_comp mux41)
		(_port
			((D0)(Q2_DUMMY))
			((D1)(Q3_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(D2))
			((SD1)(A0))
			((SD2)(A1))
			((Z)(N_8))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I34 0 108(_comp mux41)
		(_port
			((D0)(Q3_DUMMY))
			((D1)(Q4_DUMMY))
			((D2)(Q2_DUMMY))
			((D3)(D3))
			((SD1)(A0))
			((SD2)(A1))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 111(_comp mux41)
		(_port
			((D0)(Q4_DUMMY))
			((D1)(DR))
			((D2)(Q3_DUMMY))
			((D3)(D4))
			((SD1)(A0))
			((SD2)(A1))
			((Z)(N_12))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int Reset -1 0 11(_ent(_in))))
		(_port (_int C -1 0 12(_ent(_in))))
		(_port (_int Q0 -1 0 13(_ent(_out))))
		(_port (_int Q1 -1 0 14(_ent(_out))))
		(_port (_int Q2 -1 0 15(_ent(_out))))
		(_port (_int Q3 -1 0 16(_ent(_out))))
		(_port (_int Q4 -1 0 17(_ent(_out))))
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 19(_ent(_in))))
		(_port (_int D2 -1 0 20(_ent(_in))))
		(_port (_int D3 -1 0 21(_ent(_in))))
		(_port (_int D4 -1 0 22(_ent(_in))))
		(_port (_int DL -1 0 23(_ent(_in))))
		(_port (_int DR -1 0 24(_ent(_in))))
		(_sig (_int gnd -1 0 30(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 31(_arch(_uni((i 3))))))
		(_sig (_int N_3 -1 0 33(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 37(_arch(_uni))))
		(_sig (_int Q0_DUMMY -1 0 38(_arch(_uni))))
		(_sig (_int N_4 -1 0 39(_arch(_uni))))
		(_sig (_int N_5 -1 0 40(_arch(_uni))))
		(_sig (_int N_6 -1 0 41(_arch(_uni))))
		(_sig (_int N_7 -1 0 42(_arch(_uni))))
		(_sig (_int N_8 -1 0 43(_arch(_uni))))
		(_sig (_int N_9 -1 0 44(_arch(_uni))))
		(_sig (_int N_10 -1 0 45(_arch(_uni))))
		(_sig (_int N_11 -1 0 46(_arch(_uni))))
		(_sig (_int N_12 -1 0 47(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(4))(_sens(23)))))
			(line__74(_arch 1 0 74(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(22)))))
			(line__75(_arch 2 0 75(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(6))(_sens(21)))))
			(line__76(_arch 3 0 76(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(20)))))
			(line__77(_arch 4 0 77(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(8))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
V 000050 55 6635          1557321325000 SCHEMATIC
(_unit VHDL (plis 0 8(schematic 0 21))
	(_version vd0)
	(_time 1557321325001 2019.05.08 16:15:24)
	(_source (\./../../impl1/PLIS.vhd\))
	(_parameters dbg tan)
	(_code 2e2b7d2a28797339242b3e742c2827292d292e287d)
	(_ent
		(_time 1557321324998)
	)
	(_comp
		(inv
			(_object
				(_port (_int A -1 0 51(_ent (_in))))
				(_port (_int Z -1 0 52(_ent (_out))))
			)
		)
		(vlo
			(_object
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(vhi
			(_object
				(_port (_int Z -1 0 60(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 64(_ent (_in))))
				(_port (_int B -1 0 65(_ent (_in))))
				(_port (_int Z -1 0 66(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 70(_ent (_in))))
				(_port (_int D1 -1 0 71(_ent (_in))))
				(_port (_int D2 -1 0 72(_ent (_in))))
				(_port (_int D3 -1 0 73(_ent (_in))))
				(_port (_int SD1 -1 0 74(_ent (_in))))
				(_port (_int SD2 -1 0 75(_ent (_in))))
				(_port (_int Z -1 0 76(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 80(_ent (_in))))
				(_port (_int D -1 0 81(_ent (_in))))
				(_port (_int Q -1 0 82(_ent (_out))))
			)
		)
	)
	(_inst I21 0 87(_comp inv)
		(_port
			((A)(N_1))
			((Z)(Q3))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I22 0 89(_comp inv)
		(_port
			((A)(N_2))
			((Z)(Q0))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I23 0 91(_comp inv)
		(_port
			((A)(N_3))
			((Z)(Q1))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I24 0 93(_comp inv)
		(_port
			((A)(N_4))
			((Z)(Q2))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I25 0 95(_comp inv)
		(_port
			((A)(N_5))
			((Z)(Q4))
		)
		(_use (_ent xp2 inv)
		)
	)
	(_inst I26 0 97(_comp vlo)
		(_port
			((Z)(N_6))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I27 0 99(_comp vlo)
		(_port
			((Z)(N_7))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I28 0 101(_comp vlo)
		(_port
			((Z)(N_10))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I1 0 103(_comp vlo)
		(_port
			((Z)(N_23))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I29 0 105(_comp vhi)
		(_port
			((Z)(N_8))
		)
		(_use (_ent xp2 vhi)
		)
	)
	(_inst I30 0 107(_comp vhi)
		(_port
			((Z)(N_9))
		)
		(_use (_ent xp2 vhi)
		)
	)
	(_inst I3 0 109(_comp vhi)
		(_port
			((Z)(N_12))
		)
		(_use (_ent xp2 vhi)
		)
	)
	(_inst I4 0 111(_comp vhi)
		(_port
			((Z)(N_11))
		)
		(_use (_ent xp2 vhi)
		)
	)
	(_inst I6 0 113(_comp and2)
		(_port
			((A)(N_18))
			((B)(Reset))
			((Z)(N_13))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 115(_comp and2)
		(_port
			((A)(N_19))
			((B)(Reset))
			((Z)(N_14))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 117(_comp and2)
		(_port
			((A)(N_20))
			((B)(Reset))
			((Z)(N_15))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 119(_comp and2)
		(_port
			((A)(N_21))
			((B)(Reset))
			((Z)(N_16))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 121(_comp and2)
		(_port
			((A)(N_22))
			((B)(Reset))
			((Z)(N_17))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 123(_comp mux41)
		(_port
			((D0)(N_6))
			((D1)(N_3))
			((D2)(N_1))
			((D3)(N_4))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_18))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 126(_comp mux41)
		(_port
			((D0)(N_7))
			((D1)(N_4))
			((D2)(N_5))
			((D3)(N_1))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_19))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 129(_comp mux41)
		(_port
			((D0)(N_8))
			((D1)(N_1))
			((D2)(N_2))
			((D3)(N_5))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_20))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 132(_comp mux41)
		(_port
			((D0)(N_9))
			((D1)(N_5))
			((D2)(N_3))
			((D3)(N_11))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_21))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 135(_comp mux41)
		(_port
			((D0)(N_10))
			((D1)(N_23))
			((D2)(N_4))
			((D3)(N_12))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_22))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 138(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_13))
			((Q)(N_2))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 140(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_14))
			((Q)(N_3))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 142(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_15))
			((Q)(N_4))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 144(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_16))
			((Q)(N_1))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 146(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_17))
			((Q)(N_5))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int C -1 0 11(_ent(_in))))
		(_port (_int Reset -1 0 12(_ent(_in))))
		(_port (_int Q4 -1 0 13(_ent(_out))))
		(_port (_int Q3 -1 0 14(_ent(_out))))
		(_port (_int Q2 -1 0 15(_ent(_out))))
		(_port (_int Q1 -1 0 16(_ent(_out))))
		(_port (_int Q0 -1 0 17(_ent(_out))))
		(_sig (_int gnd -1 0 23(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 24(_arch(_uni((i 3))))))
		(_sig (_int N_1 -1 0 26(_arch(_uni))))
		(_sig (_int N_2 -1 0 27(_arch(_uni))))
		(_sig (_int N_3 -1 0 28(_arch(_uni))))
		(_sig (_int N_4 -1 0 29(_arch(_uni))))
		(_sig (_int N_5 -1 0 30(_arch(_uni))))
		(_sig (_int N_6 -1 0 31(_arch(_uni))))
		(_sig (_int N_7 -1 0 32(_arch(_uni))))
		(_sig (_int N_8 -1 0 33(_arch(_uni))))
		(_sig (_int N_9 -1 0 34(_arch(_uni))))
		(_sig (_int N_10 -1 0 35(_arch(_uni))))
		(_sig (_int N_11 -1 0 36(_arch(_uni))))
		(_sig (_int N_12 -1 0 37(_arch(_uni))))
		(_sig (_int N_13 -1 0 38(_arch(_uni))))
		(_sig (_int N_14 -1 0 39(_arch(_uni))))
		(_sig (_int N_15 -1 0 40(_arch(_uni))))
		(_sig (_int N_16 -1 0 41(_arch(_uni))))
		(_sig (_int N_17 -1 0 42(_arch(_uni))))
		(_sig (_int N_18 -1 0 43(_arch(_uni))))
		(_sig (_int N_19 -1 0 44(_arch(_uni))))
		(_sig (_int N_20 -1 0 45(_arch(_uni))))
		(_sig (_int N_21 -1 0 46(_arch(_uni))))
		(_sig (_int N_22 -1 0 47(_arch(_uni))))
		(_sig (_int N_23 -1 0 48(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
)
V 000050 55 5852          1557321325332 SCHEMATIC
(_unit VHDL (shcem3 0 8(schematic 0 27))
	(_version vd0)
	(_time 1557321325333 2019.05.08 16:15:25)
	(_source (\./../../impl1/shcem3.vhd\))
	(_parameters dbg tan)
	(_code 8683d18888d1d1908486c2d9d48185808e80858083)
	(_ent
		(_time 1557321325330)
	)
	(_comp
		(vlo
			(_object
				(_port (_int Z -1 0 50(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int A -1 0 54(_ent (_in))))
				(_port (_int B -1 0 55(_ent (_in))))
				(_port (_int Z -1 0 56(_ent (_out))))
			)
		)
		(mux41
			(_object
				(_port (_int D0 -1 0 60(_ent (_in))))
				(_port (_int D1 -1 0 61(_ent (_in))))
				(_port (_int D2 -1 0 62(_ent (_in))))
				(_port (_int D3 -1 0 63(_ent (_in))))
				(_port (_int SD1 -1 0 64(_ent (_in))))
				(_port (_int SD2 -1 0 65(_ent (_in))))
				(_port (_int Z -1 0 66(_ent (_out))))
			)
		)
		(fd1s3ax
			(_object
				(_port (_int CK -1 0 70(_ent (_in))))
				(_port (_int D -1 0 71(_ent (_in))))
				(_port (_int Q -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst I1 0 83(_comp vlo)
		(_port
			((Z)(N_11))
		)
		(_use (_ent xp2 vlo)
		)
	)
	(_inst I6 0 85(_comp and2)
		(_port
			((A)(N_6))
			((B)(Reset))
			((Z)(N_1))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I7 0 87(_comp and2)
		(_port
			((A)(N_7))
			((B)(Reset))
			((Z)(N_2))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I8 0 89(_comp and2)
		(_port
			((A)(N_8))
			((B)(Reset))
			((Z)(N_3))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I9 0 91(_comp and2)
		(_port
			((A)(N_9))
			((B)(Reset))
			((Z)(N_4))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I10 0 93(_comp and2)
		(_port
			((A)(N_10))
			((B)(Reset))
			((Z)(N_5))
		)
		(_use (_ent xp2 and2)
		)
	)
	(_inst I11 0 95(_comp mux41)
		(_port
			((D0)(x0))
			((D1)(Q1_DUMMY))
			((D2)(Q3_DUMMY))
			((D3)(Q2_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_6))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I12 0 98(_comp mux41)
		(_port
			((D0)(x1))
			((D1)(Q2_DUMMY))
			((D2)(Q4_DUMMY))
			((D3)(Q3_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_7))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I13 0 101(_comp mux41)
		(_port
			((D0)(x2))
			((D1)(Q3_DUMMY))
			((D2)(Q0_DUMMY))
			((D3)(Q4_DUMMY))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_8))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I14 0 104(_comp mux41)
		(_port
			((D0)(x3))
			((D1)(Q4_DUMMY))
			((D2)(Q1_DUMMY))
			((D3)(T))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_9))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I15 0 107(_comp mux41)
		(_port
			((D0)(x4))
			((D1)(N_11))
			((D2)(Q2_DUMMY))
			((D3)(T))
			((SD1)(A1))
			((SD2)(A0))
			((Z)(N_10))
		)
		(_use (_ent xp2 mux41)
		)
	)
	(_inst I16 0 110(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_1))
			((Q)(Q0_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I17 0 112(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_2))
			((Q)(Q1_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I18 0 114(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_3))
			((Q)(Q2_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I19 0 116(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_4))
			((Q)(Q3_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_inst I20 0 118(_comp fd1s3ax)
		(_port
			((CK)(C))
			((D)(N_5))
			((Q)(Q4_DUMMY))
		)
		(_use (_ent xp2 fd1s3ax)
			(_port
				((d)(D))
				((ck)(CK))
				((q)(Q))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 9(_ent(_in))))
		(_port (_int A1 -1 0 10(_ent(_in))))
		(_port (_int C -1 0 11(_ent(_in))))
		(_port (_int Reset -1 0 12(_ent(_in))))
		(_port (_int x4 -1 0 13(_ent(_in))))
		(_port (_int Q4 -1 0 14(_ent(_out))))
		(_port (_int x3 -1 0 15(_ent(_in))))
		(_port (_int Q3 -1 0 16(_ent(_out))))
		(_port (_int x2 -1 0 17(_ent(_in))))
		(_port (_int Q2 -1 0 18(_ent(_out))))
		(_port (_int x1 -1 0 19(_ent(_in))))
		(_port (_int Q1 -1 0 20(_ent(_out))))
		(_port (_int x0 -1 0 21(_ent(_in))))
		(_port (_int Q0 -1 0 22(_ent(_out))))
		(_port (_int T -1 0 23(_ent(_in))))
		(_sig (_int gnd -1 0 29(_arch(_uni((i 2))))))
		(_sig (_int vcc -1 0 30(_arch(_uni((i 3))))))
		(_sig (_int Q0_DUMMY -1 0 32(_arch(_uni))))
		(_sig (_int Q1_DUMMY -1 0 33(_arch(_uni))))
		(_sig (_int Q2_DUMMY -1 0 34(_arch(_uni))))
		(_sig (_int Q3_DUMMY -1 0 35(_arch(_uni))))
		(_sig (_int Q4_DUMMY -1 0 36(_arch(_uni))))
		(_sig (_int N_1 -1 0 37(_arch(_uni))))
		(_sig (_int N_2 -1 0 38(_arch(_uni))))
		(_sig (_int N_3 -1 0 39(_arch(_uni))))
		(_sig (_int N_4 -1 0 40(_arch(_uni))))
		(_sig (_int N_5 -1 0 41(_arch(_uni))))
		(_sig (_int N_6 -1 0 42(_arch(_uni))))
		(_sig (_int N_7 -1 0 43(_arch(_uni))))
		(_sig (_int N_8 -1 0 44(_arch(_uni))))
		(_sig (_int N_9 -1 0 45(_arch(_uni))))
		(_sig (_int N_10 -1 0 46(_arch(_uni))))
		(_sig (_int N_11 -1 0 47(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment (_alias((Q4)(Q4_DUMMY)))(_simpleassign BUF)(_trgt(5))(_sens(21)))))
			(line__78(_arch 1 0 78(_assignment (_alias((Q3)(Q3_DUMMY)))(_simpleassign BUF)(_trgt(7))(_sens(20)))))
			(line__79(_arch 2 0 79(_assignment (_alias((Q2)(Q2_DUMMY)))(_simpleassign BUF)(_trgt(9))(_sens(19)))))
			(line__80(_arch 3 0 80(_assignment (_alias((Q1)(Q1_DUMMY)))(_simpleassign BUF)(_trgt(11))(_sens(18)))))
			(line__81(_arch 4 0 81(_assignment (_alias((Q0)(Q0_DUMMY)))(_simpleassign BUF)(_trgt(13))(_sens(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(xp2(components)))
	(_model . SCHEMATIC 5 -1)
)
