
STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000759c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013558  0800772c  0800772c  0000872c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ac84  0801ac84  0001c074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ac84  0801ac84  0001bc84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ac8c  0801ac8c  0001c074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ac8c  0801ac8c  0001bc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ac90  0801ac90  0001bc90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0801ac94  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001c074  2**0
                  CONTENTS
 10 .bss          00004f80  20000074  20000074  0001c074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004ff4  20004ff4  0001c074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001c074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f687  00000000  00000000  0001c0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002637  00000000  00000000  0002b72b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e10  00000000  00000000  0002dd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a57  00000000  00000000  0002eb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000232f1  00000000  00000000  0002f5cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010a51  00000000  00000000  000528c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9452  00000000  00000000  00063311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b3  00000000  00000000  0013c763  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004388  00000000  00000000  0013c818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  00140ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00002a79  00000000  00000000  00140bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000060  00000000  00000000  0014366b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007714 	.word	0x08007714

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007714 	.word	0x08007714

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b988 	b.w	8000658 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9d08      	ldr	r5, [sp, #32]
 8000366:	468e      	mov	lr, r1
 8000368:	4604      	mov	r4, r0
 800036a:	4688      	mov	r8, r1
 800036c:	2b00      	cmp	r3, #0
 800036e:	d14a      	bne.n	8000406 <__udivmoddi4+0xa6>
 8000370:	428a      	cmp	r2, r1
 8000372:	4617      	mov	r7, r2
 8000374:	d962      	bls.n	800043c <__udivmoddi4+0xdc>
 8000376:	fab2 f682 	clz	r6, r2
 800037a:	b14e      	cbz	r6, 8000390 <__udivmoddi4+0x30>
 800037c:	f1c6 0320 	rsb	r3, r6, #32
 8000380:	fa01 f806 	lsl.w	r8, r1, r6
 8000384:	fa20 f303 	lsr.w	r3, r0, r3
 8000388:	40b7      	lsls	r7, r6
 800038a:	ea43 0808 	orr.w	r8, r3, r8
 800038e:	40b4      	lsls	r4, r6
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fbb8 f1fe 	udiv	r1, r8, lr
 800039c:	0c23      	lsrs	r3, r4, #16
 800039e:	fb0e 8811 	mls	r8, lr, r1, r8
 80003a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003a6:	fb01 f20c 	mul.w	r2, r1, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x62>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003b4:	f080 80ea 	bcs.w	800058c <__udivmoddi4+0x22c>
 80003b8:	429a      	cmp	r2, r3
 80003ba:	f240 80e7 	bls.w	800058c <__udivmoddi4+0x22c>
 80003be:	3902      	subs	r1, #2
 80003c0:	443b      	add	r3, r7
 80003c2:	1a9a      	subs	r2, r3, r2
 80003c4:	b2a3      	uxth	r3, r4
 80003c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003d6:	459c      	cmp	ip, r3
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x8e>
 80003da:	18fb      	adds	r3, r7, r3
 80003dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e0:	f080 80d6 	bcs.w	8000590 <__udivmoddi4+0x230>
 80003e4:	459c      	cmp	ip, r3
 80003e6:	f240 80d3 	bls.w	8000590 <__udivmoddi4+0x230>
 80003ea:	443b      	add	r3, r7
 80003ec:	3802      	subs	r0, #2
 80003ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003f2:	eba3 030c 	sub.w	r3, r3, ip
 80003f6:	2100      	movs	r1, #0
 80003f8:	b11d      	cbz	r5, 8000402 <__udivmoddi4+0xa2>
 80003fa:	40f3      	lsrs	r3, r6
 80003fc:	2200      	movs	r2, #0
 80003fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d905      	bls.n	8000416 <__udivmoddi4+0xb6>
 800040a:	b10d      	cbz	r5, 8000410 <__udivmoddi4+0xb0>
 800040c:	e9c5 0100 	strd	r0, r1, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	4608      	mov	r0, r1
 8000414:	e7f5      	b.n	8000402 <__udivmoddi4+0xa2>
 8000416:	fab3 f183 	clz	r1, r3
 800041a:	2900      	cmp	r1, #0
 800041c:	d146      	bne.n	80004ac <__udivmoddi4+0x14c>
 800041e:	4573      	cmp	r3, lr
 8000420:	d302      	bcc.n	8000428 <__udivmoddi4+0xc8>
 8000422:	4282      	cmp	r2, r0
 8000424:	f200 8105 	bhi.w	8000632 <__udivmoddi4+0x2d2>
 8000428:	1a84      	subs	r4, r0, r2
 800042a:	eb6e 0203 	sbc.w	r2, lr, r3
 800042e:	2001      	movs	r0, #1
 8000430:	4690      	mov	r8, r2
 8000432:	2d00      	cmp	r5, #0
 8000434:	d0e5      	beq.n	8000402 <__udivmoddi4+0xa2>
 8000436:	e9c5 4800 	strd	r4, r8, [r5]
 800043a:	e7e2      	b.n	8000402 <__udivmoddi4+0xa2>
 800043c:	2a00      	cmp	r2, #0
 800043e:	f000 8090 	beq.w	8000562 <__udivmoddi4+0x202>
 8000442:	fab2 f682 	clz	r6, r2
 8000446:	2e00      	cmp	r6, #0
 8000448:	f040 80a4 	bne.w	8000594 <__udivmoddi4+0x234>
 800044c:	1a8a      	subs	r2, r1, r2
 800044e:	0c03      	lsrs	r3, r0, #16
 8000450:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000454:	b280      	uxth	r0, r0
 8000456:	b2bc      	uxth	r4, r7
 8000458:	2101      	movs	r1, #1
 800045a:	fbb2 fcfe 	udiv	ip, r2, lr
 800045e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000462:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000466:	fb04 f20c 	mul.w	r2, r4, ip
 800046a:	429a      	cmp	r2, r3
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x11e>
 800046e:	18fb      	adds	r3, r7, r3
 8000470:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000474:	d202      	bcs.n	800047c <__udivmoddi4+0x11c>
 8000476:	429a      	cmp	r2, r3
 8000478:	f200 80e0 	bhi.w	800063c <__udivmoddi4+0x2dc>
 800047c:	46c4      	mov	ip, r8
 800047e:	1a9b      	subs	r3, r3, r2
 8000480:	fbb3 f2fe 	udiv	r2, r3, lr
 8000484:	fb0e 3312 	mls	r3, lr, r2, r3
 8000488:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800048c:	fb02 f404 	mul.w	r4, r2, r4
 8000490:	429c      	cmp	r4, r3
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x144>
 8000494:	18fb      	adds	r3, r7, r3
 8000496:	f102 30ff 	add.w	r0, r2, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0x142>
 800049c:	429c      	cmp	r4, r3
 800049e:	f200 80ca 	bhi.w	8000636 <__udivmoddi4+0x2d6>
 80004a2:	4602      	mov	r2, r0
 80004a4:	1b1b      	subs	r3, r3, r4
 80004a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004aa:	e7a5      	b.n	80003f8 <__udivmoddi4+0x98>
 80004ac:	f1c1 0620 	rsb	r6, r1, #32
 80004b0:	408b      	lsls	r3, r1
 80004b2:	fa22 f706 	lsr.w	r7, r2, r6
 80004b6:	431f      	orrs	r7, r3
 80004b8:	fa0e f401 	lsl.w	r4, lr, r1
 80004bc:	fa20 f306 	lsr.w	r3, r0, r6
 80004c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004c8:	4323      	orrs	r3, r4
 80004ca:	fa00 f801 	lsl.w	r8, r0, r1
 80004ce:	fa1f fc87 	uxth.w	ip, r7
 80004d2:	fbbe f0f9 	udiv	r0, lr, r9
 80004d6:	0c1c      	lsrs	r4, r3, #16
 80004d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	fa02 f201 	lsl.w	r2, r2, r1
 80004ea:	d909      	bls.n	8000500 <__udivmoddi4+0x1a0>
 80004ec:	193c      	adds	r4, r7, r4
 80004ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80004f2:	f080 809c 	bcs.w	800062e <__udivmoddi4+0x2ce>
 80004f6:	45a6      	cmp	lr, r4
 80004f8:	f240 8099 	bls.w	800062e <__udivmoddi4+0x2ce>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	eba4 040e 	sub.w	r4, r4, lr
 8000504:	fa1f fe83 	uxth.w	lr, r3
 8000508:	fbb4 f3f9 	udiv	r3, r4, r9
 800050c:	fb09 4413 	mls	r4, r9, r3, r4
 8000510:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000514:	fb03 fc0c 	mul.w	ip, r3, ip
 8000518:	45a4      	cmp	ip, r4
 800051a:	d908      	bls.n	800052e <__udivmoddi4+0x1ce>
 800051c:	193c      	adds	r4, r7, r4
 800051e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000522:	f080 8082 	bcs.w	800062a <__udivmoddi4+0x2ca>
 8000526:	45a4      	cmp	ip, r4
 8000528:	d97f      	bls.n	800062a <__udivmoddi4+0x2ca>
 800052a:	3b02      	subs	r3, #2
 800052c:	443c      	add	r4, r7
 800052e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000532:	eba4 040c 	sub.w	r4, r4, ip
 8000536:	fba0 ec02 	umull	lr, ip, r0, r2
 800053a:	4564      	cmp	r4, ip
 800053c:	4673      	mov	r3, lr
 800053e:	46e1      	mov	r9, ip
 8000540:	d362      	bcc.n	8000608 <__udivmoddi4+0x2a8>
 8000542:	d05f      	beq.n	8000604 <__udivmoddi4+0x2a4>
 8000544:	b15d      	cbz	r5, 800055e <__udivmoddi4+0x1fe>
 8000546:	ebb8 0203 	subs.w	r2, r8, r3
 800054a:	eb64 0409 	sbc.w	r4, r4, r9
 800054e:	fa04 f606 	lsl.w	r6, r4, r6
 8000552:	fa22 f301 	lsr.w	r3, r2, r1
 8000556:	431e      	orrs	r6, r3
 8000558:	40cc      	lsrs	r4, r1
 800055a:	e9c5 6400 	strd	r6, r4, [r5]
 800055e:	2100      	movs	r1, #0
 8000560:	e74f      	b.n	8000402 <__udivmoddi4+0xa2>
 8000562:	fbb1 fcf2 	udiv	ip, r1, r2
 8000566:	0c01      	lsrs	r1, r0, #16
 8000568:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800056c:	b280      	uxth	r0, r0
 800056e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000572:	463b      	mov	r3, r7
 8000574:	4638      	mov	r0, r7
 8000576:	463c      	mov	r4, r7
 8000578:	46b8      	mov	r8, r7
 800057a:	46be      	mov	lr, r7
 800057c:	2620      	movs	r6, #32
 800057e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000582:	eba2 0208 	sub.w	r2, r2, r8
 8000586:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800058a:	e766      	b.n	800045a <__udivmoddi4+0xfa>
 800058c:	4601      	mov	r1, r0
 800058e:	e718      	b.n	80003c2 <__udivmoddi4+0x62>
 8000590:	4610      	mov	r0, r2
 8000592:	e72c      	b.n	80003ee <__udivmoddi4+0x8e>
 8000594:	f1c6 0220 	rsb	r2, r6, #32
 8000598:	fa2e f302 	lsr.w	r3, lr, r2
 800059c:	40b7      	lsls	r7, r6
 800059e:	40b1      	lsls	r1, r6
 80005a0:	fa20 f202 	lsr.w	r2, r0, r2
 80005a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a8:	430a      	orrs	r2, r1
 80005aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005ae:	b2bc      	uxth	r4, r7
 80005b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005b4:	0c11      	lsrs	r1, r2, #16
 80005b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005ba:	fb08 f904 	mul.w	r9, r8, r4
 80005be:	40b0      	lsls	r0, r6
 80005c0:	4589      	cmp	r9, r1
 80005c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005c6:	b280      	uxth	r0, r0
 80005c8:	d93e      	bls.n	8000648 <__udivmoddi4+0x2e8>
 80005ca:	1879      	adds	r1, r7, r1
 80005cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005d0:	d201      	bcs.n	80005d6 <__udivmoddi4+0x276>
 80005d2:	4589      	cmp	r9, r1
 80005d4:	d81f      	bhi.n	8000616 <__udivmoddi4+0x2b6>
 80005d6:	eba1 0109 	sub.w	r1, r1, r9
 80005da:	fbb1 f9fe 	udiv	r9, r1, lr
 80005de:	fb09 f804 	mul.w	r8, r9, r4
 80005e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005e6:	b292      	uxth	r2, r2
 80005e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ec:	4542      	cmp	r2, r8
 80005ee:	d229      	bcs.n	8000644 <__udivmoddi4+0x2e4>
 80005f0:	18ba      	adds	r2, r7, r2
 80005f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005f6:	d2c4      	bcs.n	8000582 <__udivmoddi4+0x222>
 80005f8:	4542      	cmp	r2, r8
 80005fa:	d2c2      	bcs.n	8000582 <__udivmoddi4+0x222>
 80005fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000600:	443a      	add	r2, r7
 8000602:	e7be      	b.n	8000582 <__udivmoddi4+0x222>
 8000604:	45f0      	cmp	r8, lr
 8000606:	d29d      	bcs.n	8000544 <__udivmoddi4+0x1e4>
 8000608:	ebbe 0302 	subs.w	r3, lr, r2
 800060c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000610:	3801      	subs	r0, #1
 8000612:	46e1      	mov	r9, ip
 8000614:	e796      	b.n	8000544 <__udivmoddi4+0x1e4>
 8000616:	eba7 0909 	sub.w	r9, r7, r9
 800061a:	4449      	add	r1, r9
 800061c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000620:	fbb1 f9fe 	udiv	r9, r1, lr
 8000624:	fb09 f804 	mul.w	r8, r9, r4
 8000628:	e7db      	b.n	80005e2 <__udivmoddi4+0x282>
 800062a:	4673      	mov	r3, lr
 800062c:	e77f      	b.n	800052e <__udivmoddi4+0x1ce>
 800062e:	4650      	mov	r0, sl
 8000630:	e766      	b.n	8000500 <__udivmoddi4+0x1a0>
 8000632:	4608      	mov	r0, r1
 8000634:	e6fd      	b.n	8000432 <__udivmoddi4+0xd2>
 8000636:	443b      	add	r3, r7
 8000638:	3a02      	subs	r2, #2
 800063a:	e733      	b.n	80004a4 <__udivmoddi4+0x144>
 800063c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000640:	443b      	add	r3, r7
 8000642:	e71c      	b.n	800047e <__udivmoddi4+0x11e>
 8000644:	4649      	mov	r1, r9
 8000646:	e79c      	b.n	8000582 <__udivmoddi4+0x222>
 8000648:	eba1 0109 	sub.w	r1, r1, r9
 800064c:	46c4      	mov	ip, r8
 800064e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000652:	fb09 f804 	mul.w	r8, r9, r4
 8000656:	e7c4      	b.n	80005e2 <__udivmoddi4+0x282>

08000658 <__aeabi_idiv0>:
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop

0800065c <read_button_state>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

///////////////////////////////////
//Button
int read_button_state(void) {
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_PIN);
 8000660:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000664:	4802      	ldr	r0, [pc, #8]	@ (8000670 <read_button_state+0x14>)
 8000666:	f003 f80d 	bl	8003684 <HAL_GPIO_ReadPin>
 800066a:	4603      	mov	r3, r0
}
 800066c:	4618      	mov	r0, r3
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40021000 	.word	0x40021000

08000674 <check_button_and_switch_effect>:

int current_effect = 0;
const int EFFECT_COUNT = 5;
uint32_t last_button_time = 0;

void check_button_and_switch_effect(void) {
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
    static int last_button_state = 1;  // Giả sử nút active LOW, lúc chưa nhấn = HIGH (1)
    int button_state = read_button_state();
 800067a:	f7ff ffef 	bl	800065c <read_button_state>
 800067e:	6078      	str	r0, [r7, #4]

    if (button_state != last_button_state) {
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <check_button_and_switch_effect+0x68>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	429a      	cmp	r2, r3
 8000688:	d004      	beq.n	8000694 <check_button_and_switch_effect+0x20>
        last_button_time = HAL_GetTick();
 800068a:	f001 fd0f 	bl	80020ac <HAL_GetTick>
 800068e:	4603      	mov	r3, r0
 8000690:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <check_button_and_switch_effect+0x6c>)
 8000692:	6013      	str	r3, [r2, #0]
    }

    if ((HAL_GetTick() - last_button_time) > DEBOUNCE_DELAY_MS) {
 8000694:	f001 fd0a 	bl	80020ac <HAL_GetTick>
 8000698:	4602      	mov	r2, r0
 800069a:	4b11      	ldr	r3, [pc, #68]	@ (80006e0 <check_button_and_switch_effect+0x6c>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	1ad3      	subs	r3, r2, r3
 80006a0:	2b32      	cmp	r3, #50	@ 0x32
 80006a2:	d913      	bls.n	80006cc <check_button_and_switch_effect+0x58>
        if (button_state == 0 && last_button_state == 1) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d110      	bne.n	80006cc <check_button_and_switch_effect+0x58>
 80006aa:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <check_button_and_switch_effect+0x68>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d10c      	bne.n	80006cc <check_button_and_switch_effect+0x58>
            // Nút vừa được nhấn
            current_effect++;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <check_button_and_switch_effect+0x70>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	3301      	adds	r3, #1
 80006b8:	4a0a      	ldr	r2, [pc, #40]	@ (80006e4 <check_button_and_switch_effect+0x70>)
 80006ba:	6013      	str	r3, [r2, #0]
            if (current_effect >= EFFECT_COUNT) current_effect = 0;
 80006bc:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <check_button_and_switch_effect+0x70>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2205      	movs	r2, #5
 80006c2:	4293      	cmp	r3, r2
 80006c4:	db02      	blt.n	80006cc <check_button_and_switch_effect+0x58>
 80006c6:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <check_button_and_switch_effect+0x70>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
        }
    }

    last_button_state = button_state;
 80006cc:	4a03      	ldr	r2, [pc, #12]	@ (80006dc <check_button_and_switch_effect+0x68>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6013      	str	r3, [r2, #0]
}
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	20000008 	.word	0x20000008
 80006e0:	20004e2c 	.word	0x20004e2c
 80006e4:	20004e28 	.word	0x20004e28

080006e8 <record_sample_and_maybe_runFFT>:
/////////////////////////////////////

void record_sample_and_maybe_runFFT(void) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
    // Convert raw 12‐bit ADC (0..4095) to float in [-1,+1], after centering around middle_point
	uint16_t raw_adc = HAL_ADC_GetValue(&hadc1);
 80006ee:	481b      	ldr	r0, [pc, #108]	@ (800075c <record_sample_and_maybe_runFFT+0x74>)
 80006f0:	f001 ff3e 	bl	8002570 <HAL_ADC_GetValue>
 80006f4:	4603      	mov	r3, r0
 80006f6:	80fb      	strh	r3, [r7, #6]

    float centered = ((float)(raw_adc - (uint16_t)(middle_point))) * UINT16_TO_FLOAT;
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	4a19      	ldr	r2, [pc, #100]	@ (8000760 <record_sample_and_maybe_runFFT+0x78>)
 80006fc:	6812      	ldr	r2, [r2, #0]
 80006fe:	b292      	uxth	r2, r2
 8000700:	1a9b      	subs	r3, r3, r2
 8000702:	ee07 3a90 	vmov	s15, r3
 8000706:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800070a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8000764 <record_sample_and_maybe_runFFT+0x7c>
 800070e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000712:	edc7 7a00 	vstr	s15, [r7]
    fftBufIn[fftIndex] = centered;
 8000716:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <record_sample_and_maybe_runFFT+0x80>)
 8000718:	881b      	ldrh	r3, [r3, #0]
 800071a:	4a14      	ldr	r2, [pc, #80]	@ (800076c <record_sample_and_maybe_runFFT+0x84>)
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	683a      	ldr	r2, [r7, #0]
 8000722:	601a      	str	r2, [r3, #0]
    fftIndex++;
 8000724:	4b10      	ldr	r3, [pc, #64]	@ (8000768 <record_sample_and_maybe_runFFT+0x80>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	3301      	adds	r3, #1
 800072a:	b29a      	uxth	r2, r3
 800072c:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <record_sample_and_maybe_runFFT+0x80>)
 800072e:	801a      	strh	r2, [r3, #0]

    if (fftIndex >= FFT_BUFFER_SIZE) {
 8000730:	4b0d      	ldr	r3, [pc, #52]	@ (8000768 <record_sample_and_maybe_runFFT+0x80>)
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000738:	d30b      	bcc.n	8000752 <record_sample_and_maybe_runFFT+0x6a>
        // Run the RFFT in place: fftBufIn → fftBufOut
        arm_rfft_fast_f32(&fftHandler, fftBufIn, fftBufOut, 0);
 800073a:	2300      	movs	r3, #0
 800073c:	4a0c      	ldr	r2, [pc, #48]	@ (8000770 <record_sample_and_maybe_runFFT+0x88>)
 800073e:	490b      	ldr	r1, [pc, #44]	@ (800076c <record_sample_and_maybe_runFFT+0x84>)
 8000740:	480c      	ldr	r0, [pc, #48]	@ (8000774 <record_sample_and_maybe_runFFT+0x8c>)
 8000742:	f004 ffc9 	bl	80056d8 <arm_rfft_fast_f32>

        fftReady = 1;
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <record_sample_and_maybe_runFFT+0x90>)
 8000748:	2201      	movs	r2, #1
 800074a:	701a      	strb	r2, [r3, #0]
        fftIndex = 0; // reset buffer index to record next block
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <record_sample_and_maybe_runFFT+0x80>)
 800074e:	2200      	movs	r2, #0
 8000750:	801a      	strh	r2, [r3, #0]
    }
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	20000090 	.word	0x20000090
 8000760:	20000e04 	.word	0x20000e04
 8000764:	37800001 	.word	0x37800001
 8000768:	20004e24 	.word	0x20004e24
 800076c:	20000e24 	.word	0x20000e24
 8000770:	20002e24 	.word	0x20002e24
 8000774:	20000e0c 	.word	0x20000e0c
 8000778:	20004e26 	.word	0x20004e26

0800077c <HAL_TIM_PWM_PulseFinishedCallback>:





void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
    if (htim == &htim1) {
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8000788:	4293      	cmp	r3, r2
 800078a:	d106      	bne.n	800079a <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
        HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 800078c:	2100      	movs	r1, #0
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8000790:	f003 fece 	bl	8004530 <HAL_TIM_PWM_Stop_DMA>
        datasentflag = 1;
 8000794:	4b04      	ldr	r3, [pc, #16]	@ (80007a8 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8000796:	2201      	movs	r2, #1
 8000798:	601a      	str	r2, [r3, #0]
    }
}
 800079a:	bf00      	nop
 800079c:	3708      	adds	r7, #8
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	200000d8 	.word	0x200000d8
 80007a8:	2000037c 	.word	0x2000037c

080007ac <Set_LED>:


void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b085      	sub	sp, #20
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
 80007b8:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	b2d9      	uxtb	r1, r3
 80007be:	4a11      	ldr	r2, [pc, #68]	@ (8000804 <Set_LED+0x58>)
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	b2d9      	uxtb	r1, r3
 80007ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000804 <Set_LED+0x58>)
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	4413      	add	r3, r2
 80007d2:	460a      	mov	r2, r1
 80007d4:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	b2d9      	uxtb	r1, r3
 80007da:	4a0a      	ldr	r2, [pc, #40]	@ (8000804 <Set_LED+0x58>)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4413      	add	r3, r2
 80007e2:	460a      	mov	r2, r1
 80007e4:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	b2d9      	uxtb	r1, r3
 80007ea:	4a06      	ldr	r2, [pc, #24]	@ (8000804 <Set_LED+0x58>)
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	460a      	mov	r2, r1
 80007f4:	70da      	strb	r2, [r3, #3]
}
 80007f6:	bf00      	nop
 80007f8:	3714      	adds	r7, #20
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	200001cc 	.word	0x200001cc

08000808 <Set_Brightness>:

void Set_Brightness (int brightness)  // 0–NORMAL_BRIGHTNESS
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS
    if (brightness > NORMAL_BRIGHTNESS) brightness = NORMAL_BRIGHTNESS;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b14      	cmp	r3, #20
 8000814:	dd01      	ble.n	800081a <Set_Brightness+0x12>
 8000816:	2314      	movs	r3, #20
 8000818:	607b      	str	r3, [r7, #4]
    float scale = brightness / (float)NORMAL_BRIGHTNESS;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	ee07 3a90 	vmov	s15, r3
 8000820:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000824:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000828:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800082c:	edc7 7a02 	vstr	s15, [r7, #8]

    for (int i = 0; i < MAX_LED; i++)
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	e055      	b.n	80008e2 <Set_Brightness+0xda>
    {
        // preserve the “LED number” byte
        LED_Mod[i][0] = LED_Data[i][0];
 8000836:	4a30      	ldr	r2, [pc, #192]	@ (80008f8 <Set_Brightness+0xf0>)
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 800083e:	4a2f      	ldr	r2, [pc, #188]	@ (80008fc <Set_Brightness+0xf4>)
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        // scale each color channel linearly
        LED_Mod[i][1] = (uint8_t)(LED_Data[i][1] * scale);
 8000846:	4a2c      	ldr	r2, [pc, #176]	@ (80008f8 <Set_Brightness+0xf0>)
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	4413      	add	r3, r2
 800084e:	785b      	ldrb	r3, [r3, #1]
 8000850:	ee07 3a90 	vmov	s15, r3
 8000854:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000858:	edd7 7a02 	vldr	s15, [r7, #8]
 800085c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000864:	edc7 7a00 	vstr	s15, [r7]
 8000868:	783b      	ldrb	r3, [r7, #0]
 800086a:	b2d9      	uxtb	r1, r3
 800086c:	4a23      	ldr	r2, [pc, #140]	@ (80008fc <Set_Brightness+0xf4>)
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	460a      	mov	r2, r1
 8000876:	705a      	strb	r2, [r3, #1]
        LED_Mod[i][2] = (uint8_t)(LED_Data[i][2] * scale);
 8000878:	4a1f      	ldr	r2, [pc, #124]	@ (80008f8 <Set_Brightness+0xf0>)
 800087a:	68fb      	ldr	r3, [r7, #12]
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	4413      	add	r3, r2
 8000880:	789b      	ldrb	r3, [r3, #2]
 8000882:	ee07 3a90 	vmov	s15, r3
 8000886:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800088a:	edd7 7a02 	vldr	s15, [r7, #8]
 800088e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000892:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000896:	edc7 7a00 	vstr	s15, [r7]
 800089a:	783b      	ldrb	r3, [r7, #0]
 800089c:	b2d9      	uxtb	r1, r3
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <Set_Brightness+0xf4>)
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	460a      	mov	r2, r1
 80008a8:	709a      	strb	r2, [r3, #2]
        LED_Mod[i][3] = (uint8_t)(LED_Data[i][3] * scale);
 80008aa:	4a13      	ldr	r2, [pc, #76]	@ (80008f8 <Set_Brightness+0xf0>)
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4413      	add	r3, r2
 80008b2:	78db      	ldrb	r3, [r3, #3]
 80008b4:	ee07 3a90 	vmov	s15, r3
 80008b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80008c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008c8:	edc7 7a00 	vstr	s15, [r7]
 80008cc:	783b      	ldrb	r3, [r7, #0]
 80008ce:	b2d9      	uxtb	r1, r3
 80008d0:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <Set_Brightness+0xf4>)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	4413      	add	r3, r2
 80008d8:	460a      	mov	r2, r1
 80008da:	70da      	strb	r2, [r3, #3]
    for (int i = 0; i < MAX_LED; i++)
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	3301      	adds	r3, #1
 80008e0:	60fb      	str	r3, [r7, #12]
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	2b35      	cmp	r3, #53	@ 0x35
 80008e6:	dda6      	ble.n	8000836 <Set_Brightness+0x2e>
    }
#endif
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200001cc 	.word	0x200001cc
 80008fc:	200002a4 	.word	0x200002a4

08000900 <WS2812_Send>:

void WS2812_Send (void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8000906:	2300      	movs	r3, #0
 8000908:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 800090a:	2300      	movs	r3, #0
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	e036      	b.n	800097e <WS2812_Send+0x7e>
	{
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
 8000910:	4a2e      	ldr	r2, [pc, #184]	@ (80009cc <WS2812_Send+0xcc>)
 8000912:	693b      	ldr	r3, [r7, #16]
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	4413      	add	r3, r2
 8000918:	785b      	ldrb	r3, [r3, #1]
 800091a:	041a      	lsls	r2, r3, #16
 800091c:	492b      	ldr	r1, [pc, #172]	@ (80009cc <WS2812_Send+0xcc>)
 800091e:	693b      	ldr	r3, [r7, #16]
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	440b      	add	r3, r1
 8000924:	789b      	ldrb	r3, [r3, #2]
 8000926:	021b      	lsls	r3, r3, #8
 8000928:	431a      	orrs	r2, r3
 800092a:	4928      	ldr	r1, [pc, #160]	@ (80009cc <WS2812_Send+0xcc>)
 800092c:	693b      	ldr	r3, [r7, #16]
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	440b      	add	r3, r1
 8000932:	78db      	ldrb	r3, [r3, #3]
 8000934:	4313      	orrs	r3, r2
 8000936:	607b      	str	r3, [r7, #4]
#else
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
#endif

		for (int i=23; i>=0; i--)
 8000938:	2317      	movs	r3, #23
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	e019      	b.n	8000972 <WS2812_Send+0x72>
		{
			if (color&(1<<i))
 800093e:	2201      	movs	r2, #1
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	461a      	mov	r2, r3
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	4013      	ands	r3, r2
 800094c:	2b00      	cmp	r3, #0
 800094e:	d005      	beq.n	800095c <WS2812_Send+0x5c>
			{
				pwmData[indx] = 60;  // 2/3 of 90
 8000950:	4a1f      	ldr	r2, [pc, #124]	@ (80009d0 <WS2812_Send+0xd0>)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	213c      	movs	r1, #60	@ 0x3c
 8000956:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800095a:	e004      	b.n	8000966 <WS2812_Send+0x66>
			}

			else pwmData[indx] = 30;  // 1/3 of 90
 800095c:	4a1c      	ldr	r2, [pc, #112]	@ (80009d0 <WS2812_Send+0xd0>)
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	211e      	movs	r1, #30
 8000962:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	3301      	adds	r3, #1
 800096a:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	3b01      	subs	r3, #1
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	2b00      	cmp	r3, #0
 8000976:	dae2      	bge.n	800093e <WS2812_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 8000978:	693b      	ldr	r3, [r7, #16]
 800097a:	3301      	adds	r3, #1
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	2b35      	cmp	r3, #53	@ 0x35
 8000982:	ddc5      	ble.n	8000910 <WS2812_Send+0x10>
		}

	}

	for (int i=0; i<50; i++)
 8000984:	2300      	movs	r3, #0
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	e00a      	b.n	80009a0 <WS2812_Send+0xa0>
	{
		pwmData[indx] = 0;
 800098a:	4a11      	ldr	r2, [pc, #68]	@ (80009d0 <WS2812_Send+0xd0>)
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	2100      	movs	r1, #0
 8000990:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	3301      	adds	r3, #1
 8000998:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	3301      	adds	r3, #1
 800099e:	60bb      	str	r3, [r7, #8]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	2b31      	cmp	r3, #49	@ 0x31
 80009a4:	ddf1      	ble.n	800098a <WS2812_Send+0x8a>
	}

	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 80009a6:	697b      	ldr	r3, [r7, #20]
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	4a09      	ldr	r2, [pc, #36]	@ (80009d0 <WS2812_Send+0xd0>)
 80009ac:	2100      	movs	r1, #0
 80009ae:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <WS2812_Send+0xd4>)
 80009b0:	f003 fbf6 	bl	80041a0 <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 80009b4:	bf00      	nop
 80009b6:	4b08      	ldr	r3, [pc, #32]	@ (80009d8 <WS2812_Send+0xd8>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d0fb      	beq.n	80009b6 <WS2812_Send+0xb6>
	datasentflag = 0;
 80009be:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <WS2812_Send+0xd8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	601a      	str	r2, [r3, #0]
}
 80009c4:	bf00      	nop
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200002a4 	.word	0x200002a4
 80009d0:	20000380 	.word	0x20000380
 80009d4:	200000d8 	.word	0x200000d8
 80009d8:	2000037c 	.word	0x2000037c

080009dc <HSV_to_RGB>:

void HSV_to_RGB(float h, float s, float v, uint8_t* r, uint8_t* g, uint8_t* b) {
 80009dc:	b480      	push	{r7}
 80009de:	b091      	sub	sp, #68	@ 0x44
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	ed87 0a07 	vstr	s0, [r7, #28]
 80009e6:	edc7 0a06 	vstr	s1, [r7, #24]
 80009ea:	ed87 1a05 	vstr	s2, [r7, #20]
 80009ee:	6138      	str	r0, [r7, #16]
 80009f0:	60f9      	str	r1, [r7, #12]
 80009f2:	60ba      	str	r2, [r7, #8]
    int i = (int)(h / 60.0f) % 6;
 80009f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80009f8:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8000b70 <HSV_to_RGB+0x194>
 80009fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a04:	ee17 2a90 	vmov	r2, s15
 8000a08:	4b5a      	ldr	r3, [pc, #360]	@ (8000b74 <HSV_to_RGB+0x198>)
 8000a0a:	fb83 3102 	smull	r3, r1, r3, r2
 8000a0e:	17d3      	asrs	r3, r2, #31
 8000a10:	1ac9      	subs	r1, r1, r3
 8000a12:	460b      	mov	r3, r1
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	440b      	add	r3, r1
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	633b      	str	r3, [r7, #48]	@ 0x30
    float f = (h / 60.0f) - i;
 8000a1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000a22:	eddf 6a53 	vldr	s13, [pc, #332]	@ 8000b70 <HSV_to_RGB+0x194>
 8000a26:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a2c:	ee07 3a90 	vmov	s15, r3
 8000a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a38:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float p = v * (1.0f - s);
 8000a3c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a40:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a48:	ed97 7a05 	vldr	s14, [r7, #20]
 8000a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a50:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float q = v * (1.0f - f * s);
 8000a54:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000a58:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a68:	ed97 7a05 	vldr	s14, [r7, #20]
 8000a6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a70:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float t = v * (1.0f - (1.0f - f) * s);
 8000a74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a78:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000a7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a80:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000a8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a90:	ed97 7a05 	vldr	s14, [r7, #20]
 8000a94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a98:	edc7 7a08 	vstr	s15, [r7, #32]

    float r_, g_, b_;

    switch (i) {
 8000a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a9e:	2b04      	cmp	r3, #4
 8000aa0:	d82f      	bhi.n	8000b02 <HSV_to_RGB+0x126>
 8000aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8000aa8 <HSV_to_RGB+0xcc>)
 8000aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa8:	08000abd 	.word	0x08000abd
 8000aac:	08000acb 	.word	0x08000acb
 8000ab0:	08000ad9 	.word	0x08000ad9
 8000ab4:	08000ae7 	.word	0x08000ae7
 8000ab8:	08000af5 	.word	0x08000af5
        case 0: r_ = v; g_ = t; b_ = p; break;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ac0:	6a3b      	ldr	r3, [r7, #32]
 8000ac2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ac8:	e022      	b.n	8000b10 <HSV_to_RGB+0x134>
        case 1: r_ = q; g_ = v; b_ = p; break;
 8000aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ad6:	e01b      	b.n	8000b10 <HSV_to_RGB+0x134>
        case 2: r_ = p; g_ = v; b_ = t; break;
 8000ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000ae0:	6a3b      	ldr	r3, [r7, #32]
 8000ae2:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ae4:	e014      	b.n	8000b10 <HSV_to_RGB+0x134>
        case 3: r_ = p; g_ = q; b_ = v; break;
 8000ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000af2:	e00d      	b.n	8000b10 <HSV_to_RGB+0x134>
        case 4: r_ = t; g_ = p; b_ = v; break;
 8000af4:	6a3b      	ldr	r3, [r7, #32]
 8000af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000afa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b00:	e006      	b.n	8000b10 <HSV_to_RGB+0x134>
        default: r_ = v; g_ = p; b_ = q; break;
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8000b0e:	bf00      	nop
    }

    *r = (uint8_t)(r_ * 255);
 8000b10:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b14:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000b78 <HSV_to_RGB+0x19c>
 8000b18:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b20:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b24:	793b      	ldrb	r3, [r7, #4]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	701a      	strb	r2, [r3, #0]
    *g = (uint8_t)(g_ * 255);
 8000b2c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b30:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000b78 <HSV_to_RGB+0x19c>
 8000b34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b3c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b40:	793b      	ldrb	r3, [r7, #4]
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	701a      	strb	r2, [r3, #0]
    *b = (uint8_t)(b_ * 255);
 8000b48:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b4c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000b78 <HSV_to_RGB+0x19c>
 8000b50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b58:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b5c:	793b      	ldrb	r3, [r7, #4]
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	701a      	strb	r2, [r3, #0]
}
 8000b64:	bf00      	nop
 8000b66:	3744      	adds	r7, #68	@ 0x44
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	42700000 	.word	0x42700000
 8000b74:	2aaaaaab 	.word	0x2aaaaaab
 8000b78:	437f0000 	.word	0x437f0000

08000b7c <Set_LEDs_color_at_once>:

//effect
void Set_LEDs_color_at_once(int start, int end, int step, int r, int g, int b){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
 8000b88:	603b      	str	r3, [r7, #0]
	for (int pos = start; pos < end; pos += step){
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	e009      	b.n	8000ba4 <Set_LEDs_color_at_once+0x28>
		Set_LED(pos, r, g, b);		// purple
 8000b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b92:	6a3a      	ldr	r2, [r7, #32]
 8000b94:	6839      	ldr	r1, [r7, #0]
 8000b96:	6978      	ldr	r0, [r7, #20]
 8000b98:	f7ff fe08 	bl	80007ac <Set_LED>
	for (int pos = start; pos < end; pos += step){
 8000b9c:	697a      	ldr	r2, [r7, #20]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	697a      	ldr	r2, [r7, #20]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	dbf1      	blt.n	8000b90 <Set_LEDs_color_at_once+0x14>
	}
}
 8000bac:	bf00      	nop
 8000bae:	bf00      	nop
 8000bb0:	3718      	adds	r7, #24
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <Turn_off_all_at_once>:
	Set_LEDs_color_at_once(0, to_led, 1, r, g, b);
	Set_Brightness(NORMAL_BRIGHTNESS);
	WS2812_Send();
}

void Turn_off_all_at_once(void){
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af02      	add	r7, sp, #8
	Set_LEDs_color_at_once(0, MAX_LED, 1, 0, 0, 0);
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	9300      	str	r3, [sp, #0]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	2136      	movs	r1, #54	@ 0x36
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f7ff ffd6 	bl	8000b7c <Set_LEDs_color_at_once>
	Set_Brightness(NORMAL_BRIGHTNESS);
 8000bd0:	2014      	movs	r0, #20
 8000bd2:	f7ff fe19 	bl	8000808 <Set_Brightness>
	WS2812_Send();
 8000bd6:	f7ff fe93 	bl	8000900 <WS2812_Send>
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <frequency_to_full_spectrum>:
        }
    }
}

// Helper function to map frequency to full spectrum (Red to Violet)
void frequency_to_full_spectrum(uint16_t freq, uint8_t* r, uint8_t* g, uint8_t* b) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
 8000bea:	603b      	str	r3, [r7, #0]
 8000bec:	4603      	mov	r3, r0
 8000bee:	81fb      	strh	r3, [r7, #14]
    // Map frequency to hue (0-300 degrees)
    float hue = (float)freq / 7000.0f * 300.0f; // 0-7kHz mapped to 0-300°
 8000bf0:	89fb      	ldrh	r3, [r7, #14]
 8000bf2:	ee07 3a90 	vmov	s15, r3
 8000bf6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bfa:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8000c44 <frequency_to_full_spectrum+0x64>
 8000bfe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c02:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8000c48 <frequency_to_full_spectrum+0x68>
 8000c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c0a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (hue > 300.0f) hue = 300.0f;
 8000c0e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c12:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8000c48 <frequency_to_full_spectrum+0x68>
 8000c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c1e:	dd01      	ble.n	8000c24 <frequency_to_full_spectrum+0x44>
 8000c20:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <frequency_to_full_spectrum+0x6c>)
 8000c22:	617b      	str	r3, [r7, #20]

    HSV_to_RGB(hue, 1.0f, 1.0f, r, g, b);
 8000c24:	683a      	ldr	r2, [r7, #0]
 8000c26:	6879      	ldr	r1, [r7, #4]
 8000c28:	68b8      	ldr	r0, [r7, #8]
 8000c2a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8000c2e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8000c32:	ed97 0a05 	vldr	s0, [r7, #20]
 8000c36:	f7ff fed1 	bl	80009dc <HSV_to_RGB>

}
 8000c3a:	bf00      	nop
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	45dac000 	.word	0x45dac000
 8000c48:	43960000 	.word	0x43960000
 8000c4c:	43960000 	.word	0x43960000

08000c50 <effect_flash_fade_random_color>:
    WS2812_Send();
}

#define AMP_THRESHOLD 1000     // Amplitude threshold to detect a beat
#define FADE_DURATION_MS 500   // Fade duration in milliseconds
void effect_flash_fade_random_color(uint16_t amp, uint16_t peakHz) {
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b088      	sub	sp, #32
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	4603      	mov	r3, r0
 8000c58:	460a      	mov	r2, r1
 8000c5a:	80fb      	strh	r3, [r7, #6]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	80bb      	strh	r3, [r7, #4]
    static uint32_t last_flash_time = 0;  // Time of the last flash

    uint32_t current_time = HAL_GetTick();  // Current time in milliseconds
 8000c60:	f001 fa24 	bl	80020ac <HAL_GetTick>
 8000c64:	6178      	str	r0, [r7, #20]

    // Beat detection: Check if amplitude exceeds threshold
    if (amp > AMP_THRESHOLD) {
 8000c66:	88fb      	ldrh	r3, [r7, #6]
 8000c68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000c6c:	d92c      	bls.n	8000cc8 <effect_flash_fade_random_color+0x78>
        // Generate a random RGB color (0-255)
        uint8_t r = rand() % 256;
 8000c6e:	f005 fcb1 	bl	80065d4 <rand>
 8000c72:	4603      	mov	r3, r0
 8000c74:	425a      	negs	r2, r3
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	b2d2      	uxtb	r2, r2
 8000c7a:	bf58      	it	pl
 8000c7c:	4253      	negpl	r3, r2
 8000c7e:	74fb      	strb	r3, [r7, #19]
        uint8_t g = rand() % 256;
 8000c80:	f005 fca8 	bl	80065d4 <rand>
 8000c84:	4603      	mov	r3, r0
 8000c86:	425a      	negs	r2, r3
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	b2d2      	uxtb	r2, r2
 8000c8c:	bf58      	it	pl
 8000c8e:	4253      	negpl	r3, r2
 8000c90:	74bb      	strb	r3, [r7, #18]
        uint8_t b = rand() % 256;
 8000c92:	f005 fc9f 	bl	80065d4 <rand>
 8000c96:	4603      	mov	r3, r0
 8000c98:	425a      	negs	r2, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	b2d2      	uxtb	r2, r2
 8000c9e:	bf58      	it	pl
 8000ca0:	4253      	negpl	r3, r2
 8000ca2:	747b      	strb	r3, [r7, #17]

        // Set all LEDs to the new random color
        for (int i = 0; i < MAX_LED; i++) {
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
 8000ca8:	e008      	b.n	8000cbc <effect_flash_fade_random_color+0x6c>
            Set_LED(i, r, g, b);
 8000caa:	7cf9      	ldrb	r1, [r7, #19]
 8000cac:	7cba      	ldrb	r2, [r7, #18]
 8000cae:	7c7b      	ldrb	r3, [r7, #17]
 8000cb0:	69f8      	ldr	r0, [r7, #28]
 8000cb2:	f7ff fd7b 	bl	80007ac <Set_LED>
        for (int i = 0; i < MAX_LED; i++) {
 8000cb6:	69fb      	ldr	r3, [r7, #28]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	61fb      	str	r3, [r7, #28]
 8000cbc:	69fb      	ldr	r3, [r7, #28]
 8000cbe:	2b35      	cmp	r3, #53	@ 0x35
 8000cc0:	ddf3      	ble.n	8000caa <effect_flash_fade_random_color+0x5a>
        }

        // Update the last flash time to start a new fade cycle
        last_flash_time = current_time;
 8000cc2:	4a12      	ldr	r2, [pc, #72]	@ (8000d0c <effect_flash_fade_random_color+0xbc>)
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	6013      	str	r3, [r2, #0]
    }

    // Calculate elapsed time since the last flash
    uint32_t elapsed_time = current_time - last_flash_time;
 8000cc8:	4b10      	ldr	r3, [pc, #64]	@ (8000d0c <effect_flash_fade_random_color+0xbc>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	697a      	ldr	r2, [r7, #20]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	60fb      	str	r3, [r7, #12]

    // Calculate brightness based on elapsed time
    int brightness;
    if (elapsed_time >= FADE_DURATION_MS) {
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000cd8:	d302      	bcc.n	8000ce0 <effect_flash_fade_random_color+0x90>
        brightness = 0;  // Fully faded out
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61bb      	str	r3, [r7, #24]
 8000cde:	e00c      	b.n	8000cfa <effect_flash_fade_random_color+0xaa>
    } else {
        // Linear fade: brightness decreases from NORMAL_BRIGHTNESS to 0
        brightness = NORMAL_BRIGHTNESS - (NORMAL_BRIGHTNESS * elapsed_time) / FADE_DURATION_MS;
 8000ce0:	68fa      	ldr	r2, [r7, #12]
 8000ce2:	4613      	mov	r3, r2
 8000ce4:	009b      	lsls	r3, r3, #2
 8000ce6:	4413      	add	r3, r2
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	461a      	mov	r2, r3
 8000cec:	4b08      	ldr	r3, [pc, #32]	@ (8000d10 <effect_flash_fade_random_color+0xc0>)
 8000cee:	fba3 2302 	umull	r2, r3, r3, r2
 8000cf2:	095b      	lsrs	r3, r3, #5
 8000cf4:	f1c3 0314 	rsb	r3, r3, #20
 8000cf8:	61bb      	str	r3, [r7, #24]
    }

    // Apply the calculated brightness to the LEDs
    Set_Brightness(brightness);
 8000cfa:	69b8      	ldr	r0, [r7, #24]
 8000cfc:	f7ff fd84 	bl	8000808 <Set_Brightness>

    // Update the LED strip
    WS2812_Send();
 8000d00:	f7ff fdfe 	bl	8000900 <WS2812_Send>
}
 8000d04:	bf00      	nop
 8000d06:	3720      	adds	r7, #32
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20004e98 	.word	0x20004e98
 8000d10:	10624dd3 	.word	0x10624dd3

08000d14 <effect_dynamic_vu_meter>:

void effect_dynamic_vu_meter(uint16_t amplitude, uint16_t peak_freq) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08a      	sub	sp, #40	@ 0x28
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	460a      	mov	r2, r1
 8000d1e:	80fb      	strh	r3, [r7, #6]
 8000d20:	4613      	mov	r3, r2
 8000d22:	80bb      	strh	r3, [r7, #4]
    // Calculate ratio and number of LEDs to light
    float ratio = (float)amplitude / amp_maxn;
 8000d24:	88fb      	ldrh	r3, [r7, #6]
 8000d26:	ee07 3a90 	vmov	s15, r3
 8000d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d2e:	4b48      	ldr	r3, [pc, #288]	@ (8000e50 <effect_dynamic_vu_meter+0x13c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d3e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if (ratio > 1.0f) ratio = 1.0f;
 8000d42:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000d46:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d52:	dd02      	ble.n	8000d5a <effect_dynamic_vu_meter+0x46>
 8000d54:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000d58:	627b      	str	r3, [r7, #36]	@ 0x24

    if (ratio <= 0.05f) {
 8000d5a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000d5e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000e54 <effect_dynamic_vu_meter+0x140>
 8000d62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d6a:	d802      	bhi.n	8000d72 <effect_dynamic_vu_meter+0x5e>
        Turn_off_all_at_once();
 8000d6c:	f7ff ff23 	bl	8000bb6 <Turn_off_all_at_once>
 8000d70:	e06a      	b.n	8000e48 <effect_dynamic_vu_meter+0x134>
        return;
    }

    int total_leds_to_light = (int)(ratio * MAX_LED);
 8000d72:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000d76:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8000e58 <effect_dynamic_vu_meter+0x144>
 8000d7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d82:	ee17 3a90 	vmov	r3, s15
 8000d86:	623b      	str	r3, [r7, #32]
    if (total_leds_to_light < 1) total_leds_to_light = 1;
 8000d88:	6a3b      	ldr	r3, [r7, #32]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	dc01      	bgt.n	8000d92 <effect_dynamic_vu_meter+0x7e>
 8000d8e:	2301      	movs	r3, #1
 8000d90:	623b      	str	r3, [r7, #32]

    // Get color based on frequency
    uint8_t r, g, b;
    frequency_to_full_spectrum(peak_freq, &r, &g, &b);
 8000d92:	f107 030d 	add.w	r3, r7, #13
 8000d96:	f107 020e 	add.w	r2, r7, #14
 8000d9a:	f107 010f 	add.w	r1, r7, #15
 8000d9e:	88b8      	ldrh	r0, [r7, #4]
 8000da0:	f7ff ff1e 	bl	8000be0 <frequency_to_full_spectrum>

    // Clear all LEDs first
    Turn_off_all_at_once();
 8000da4:	f7ff ff07 	bl	8000bb6 <Turn_off_all_at_once>

    // Light LEDs from center outward
    int center = MAX_LED / 2;
 8000da8:	231b      	movs	r3, #27
 8000daa:	61bb      	str	r3, [r7, #24]
    int leds_per_side = total_leds_to_light / 2;
 8000dac:	6a3b      	ldr	r3, [r7, #32]
 8000dae:	0fda      	lsrs	r2, r3, #31
 8000db0:	4413      	add	r3, r2
 8000db2:	105b      	asrs	r3, r3, #1
 8000db4:	617b      	str	r3, [r7, #20]

    // Light center LED if odd number
    if (total_leds_to_light % 2 == 1) {
 8000db6:	6a3b      	ldr	r3, [r7, #32]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	bfb8      	it	lt
 8000dc0:	425b      	neglt	r3, r3
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d107      	bne.n	8000dd6 <effect_dynamic_vu_meter+0xc2>
        Set_LED(center, r, g, b);
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	7bbb      	ldrb	r3, [r7, #14]
 8000dcc:	461a      	mov	r2, r3
 8000dce:	7b7b      	ldrb	r3, [r7, #13]
 8000dd0:	69b8      	ldr	r0, [r7, #24]
 8000dd2:	f7ff fceb 	bl	80007ac <Set_LED>
    }

    // Light LEDs on both sides of center
    for (int i = 1; i <= leds_per_side; i++) {
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	61fb      	str	r3, [r7, #28]
 8000dda:	e020      	b.n	8000e1e <effect_dynamic_vu_meter+0x10a>
        if (center - i >= 0) {
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	db09      	blt.n	8000dfa <effect_dynamic_vu_meter+0xe6>
            Set_LED(center - i, r, g, b);
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	1ad0      	subs	r0, r2, r3
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
 8000dee:	4619      	mov	r1, r3
 8000df0:	7bbb      	ldrb	r3, [r7, #14]
 8000df2:	461a      	mov	r2, r3
 8000df4:	7b7b      	ldrb	r3, [r7, #13]
 8000df6:	f7ff fcd9 	bl	80007ac <Set_LED>
        }
        if (center + i < MAX_LED) {
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	4413      	add	r3, r2
 8000e00:	2b35      	cmp	r3, #53	@ 0x35
 8000e02:	dc09      	bgt.n	8000e18 <effect_dynamic_vu_meter+0x104>
            Set_LED(center + i, r, g, b);
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	18d0      	adds	r0, r2, r3
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	7bbb      	ldrb	r3, [r7, #14]
 8000e10:	461a      	mov	r2, r3
 8000e12:	7b7b      	ldrb	r3, [r7, #13]
 8000e14:	f7ff fcca 	bl	80007ac <Set_LED>
    for (int i = 1; i <= leds_per_side; i++) {
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	61fb      	str	r3, [r7, #28]
 8000e1e:	69fa      	ldr	r2, [r7, #28]
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	ddda      	ble.n	8000ddc <effect_dynamic_vu_meter+0xc8>
        }
    }

    int brightness = 5 + (int)(ratio * (NORMAL_BRIGHTNESS - 5));
 8000e26:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000e2a:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e36:	ee17 3a90 	vmov	r3, s15
 8000e3a:	3305      	adds	r3, #5
 8000e3c:	613b      	str	r3, [r7, #16]
    Set_Brightness(brightness);
 8000e3e:	6938      	ldr	r0, [r7, #16]
 8000e40:	f7ff fce2 	bl	8000808 <Set_Brightness>
    WS2812_Send();
 8000e44:	f7ff fd5c 	bl	8000900 <WS2812_Send>
}
 8000e48:	3728      	adds	r7, #40	@ 0x28
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000004 	.word	0x20000004
 8000e54:	3d4ccccd 	.word	0x3d4ccccd
 8000e58:	42580000 	.word	0x42580000

08000e5c <effect_spectrum_color_bands>:

void effect_spectrum_color_bands(uint16_t amplitude, uint16_t peak_freq) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08e      	sub	sp, #56	@ 0x38
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	460a      	mov	r2, r1
 8000e66:	80fb      	strh	r3, [r7, #6]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	80bb      	strh	r3, [r7, #4]
    float ratio = (float)amplitude / amp_maxn;
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	ee07 3a90 	vmov	s15, r3
 8000e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000e76:	4b48      	ldr	r3, [pc, #288]	@ (8000f98 <effect_spectrum_color_bands+0x13c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	ee07 3a90 	vmov	s15, r3
 8000e7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e86:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    if (ratio > 1.0f) ratio = 1.0f;
 8000e8a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e9a:	dd02      	ble.n	8000ea2 <effect_spectrum_color_bands+0x46>
 8000e9c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ea0:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ratio <= 0.05f) {
 8000ea2:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000ea6:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000f9c <effect_spectrum_color_bands+0x140>
 8000eaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb2:	d802      	bhi.n	8000eba <effect_spectrum_color_bands+0x5e>
        Turn_off_all_at_once();
 8000eb4:	f7ff fe7f 	bl	8000bb6 <Turn_off_all_at_once>
 8000eb8:	e06a      	b.n	8000f90 <effect_spectrum_color_bands+0x134>
        return;
    }

    // Define frequency bands and LED sections
    int low_start = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    int low_end = MAX_LED / 3;
 8000ebe:	2312      	movs	r3, #18
 8000ec0:	623b      	str	r3, [r7, #32]
    int mid_start = low_end;
 8000ec2:	6a3b      	ldr	r3, [r7, #32]
 8000ec4:	61fb      	str	r3, [r7, #28]
    int mid_end = (MAX_LED * 2) / 3;
 8000ec6:	2324      	movs	r3, #36	@ 0x24
 8000ec8:	61bb      	str	r3, [r7, #24]
    int high_start = mid_end;
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	617b      	str	r3, [r7, #20]
    int high_end = MAX_LED;
 8000ece:	2336      	movs	r3, #54	@ 0x36
 8000ed0:	613b      	str	r3, [r7, #16]

    // Clear all LEDs
    Turn_off_all_at_once();
 8000ed2:	f7ff fe70 	bl	8000bb6 <Turn_off_all_at_once>

    // Determine which band the peak frequency falls into
    uint8_t r = 0, g = 0, b = 0;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	72fb      	strb	r3, [r7, #11]
 8000eda:	2300      	movs	r3, #0
 8000edc:	72bb      	strb	r3, [r7, #10]
 8000ede:	2300      	movs	r3, #0
 8000ee0:	727b      	strb	r3, [r7, #9]
    int start_led = 0, end_led = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (peak_freq <= 250) {
 8000eea:	88bb      	ldrh	r3, [r7, #4]
 8000eec:	2bfa      	cmp	r3, #250	@ 0xfa
 8000eee:	d80d      	bhi.n	8000f0c <effect_spectrum_color_bands+0xb0>
        // Low frequency band - Red
        frequency_to_full_spectrum(peak_freq, &r, &g, &b);
 8000ef0:	f107 0309 	add.w	r3, r7, #9
 8000ef4:	f107 020a 	add.w	r2, r7, #10
 8000ef8:	f107 010b 	add.w	r1, r7, #11
 8000efc:	88b8      	ldrh	r0, [r7, #4]
 8000efe:	f7ff fe6f 	bl	8000be0 <frequency_to_full_spectrum>
        start_led = low_start;
 8000f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f04:	633b      	str	r3, [r7, #48]	@ 0x30
        end_led = low_end;
 8000f06:	6a3b      	ldr	r3, [r7, #32]
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f0a:	e01e      	b.n	8000f4a <effect_spectrum_color_bands+0xee>
    } else if (peak_freq <= 2000) {
 8000f0c:	88bb      	ldrh	r3, [r7, #4]
 8000f0e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000f12:	d80d      	bhi.n	8000f30 <effect_spectrum_color_bands+0xd4>
        // Mid frequency band - Green
    	frequency_to_full_spectrum(peak_freq, &r, &g, &b);
 8000f14:	f107 0309 	add.w	r3, r7, #9
 8000f18:	f107 020a 	add.w	r2, r7, #10
 8000f1c:	f107 010b 	add.w	r1, r7, #11
 8000f20:	88b8      	ldrh	r0, [r7, #4]
 8000f22:	f7ff fe5d 	bl	8000be0 <frequency_to_full_spectrum>
        start_led = mid_start;
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
        end_led = mid_end;
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f2e:	e00c      	b.n	8000f4a <effect_spectrum_color_bands+0xee>
    } else {
        // High frequency band - Blue
    	frequency_to_full_spectrum(peak_freq, &r, &g, &b);
 8000f30:	f107 0309 	add.w	r3, r7, #9
 8000f34:	f107 020a 	add.w	r2, r7, #10
 8000f38:	f107 010b 	add.w	r1, r7, #11
 8000f3c:	88b8      	ldrh	r0, [r7, #4]
 8000f3e:	f7ff fe4f 	bl	8000be0 <frequency_to_full_spectrum>
        start_led = high_start;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
        end_led = high_end;
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    // Light up the appropriate section
    for (int i = start_led; i < end_led; i++) {
 8000f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f4e:	e00a      	b.n	8000f66 <effect_spectrum_color_bands+0x10a>
        Set_LED(i, r, g, b);
 8000f50:	7afb      	ldrb	r3, [r7, #11]
 8000f52:	4619      	mov	r1, r3
 8000f54:	7abb      	ldrb	r3, [r7, #10]
 8000f56:	461a      	mov	r2, r3
 8000f58:	7a7b      	ldrb	r3, [r7, #9]
 8000f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f5c:	f7ff fc26 	bl	80007ac <Set_LED>
    for (int i = start_led; i < end_led; i++) {
 8000f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f62:	3301      	adds	r3, #1
 8000f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbf0      	blt.n	8000f50 <effect_spectrum_color_bands+0xf4>
    }

    int brightness = 5 + (int)(ratio * (NORMAL_BRIGHTNESS - 5));
 8000f6e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f72:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f7e:	ee17 3a90 	vmov	r3, s15
 8000f82:	3305      	adds	r3, #5
 8000f84:	60fb      	str	r3, [r7, #12]
    Set_Brightness(brightness);
 8000f86:	68f8      	ldr	r0, [r7, #12]
 8000f88:	f7ff fc3e 	bl	8000808 <Set_Brightness>
    WS2812_Send();
 8000f8c:	f7ff fcb8 	bl	8000900 <WS2812_Send>
}
 8000f90:	3738      	adds	r7, #56	@ 0x38
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000004 	.word	0x20000004
 8000f9c:	3d4ccccd 	.word	0x3d4ccccd

08000fa0 <effect_rainbow_roll>:

void effect_rainbow_roll(uint16_t amplitude, uint16_t peak_freq) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b088      	sub	sp, #32
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	460a      	mov	r2, r1
 8000faa:	80fb      	strh	r3, [r7, #6]
 8000fac:	4613      	mov	r3, r2
 8000fae:	80bb      	strh	r3, [r7, #4]
    static float offset = 0.0f;

    float ratio = (float)amplitude / amp_maxn;
 8000fb0:	88fb      	ldrh	r3, [r7, #6]
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000fba:	4b43      	ldr	r3, [pc, #268]	@ (80010c8 <effect_rainbow_roll+0x128>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	ee07 3a90 	vmov	s15, r3
 8000fc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fca:	edc7 7a07 	vstr	s15, [r7, #28]
    if (ratio > 1.0f) ratio = 1.0f;
 8000fce:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fd2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fde:	dd02      	ble.n	8000fe6 <effect_rainbow_roll+0x46>
 8000fe0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000fe4:	61fb      	str	r3, [r7, #28]

    // Cập nhật offset dựa vào tần số đỉnh
    offset += ((float)peak_freq / 100.0f);  // tốc độ cuộn
 8000fe6:	88bb      	ldrh	r3, [r7, #4]
 8000fe8:	ee07 3a90 	vmov	s15, r3
 8000fec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ff0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80010cc <effect_rainbow_roll+0x12c>
 8000ff4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000ff8:	4b35      	ldr	r3, [pc, #212]	@ (80010d0 <effect_rainbow_roll+0x130>)
 8000ffa:	edd3 7a00 	vldr	s15, [r3]
 8000ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001002:	4b33      	ldr	r3, [pc, #204]	@ (80010d0 <effect_rainbow_roll+0x130>)
 8001004:	edc3 7a00 	vstr	s15, [r3]
    if (offset >= 360.0f) offset -= 360.0f;
 8001008:	4b31      	ldr	r3, [pc, #196]	@ (80010d0 <effect_rainbow_roll+0x130>)
 800100a:	edd3 7a00 	vldr	s15, [r3]
 800100e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80010d4 <effect_rainbow_roll+0x134>
 8001012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101a:	db09      	blt.n	8001030 <effect_rainbow_roll+0x90>
 800101c:	4b2c      	ldr	r3, [pc, #176]	@ (80010d0 <effect_rainbow_roll+0x130>)
 800101e:	edd3 7a00 	vldr	s15, [r3]
 8001022:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80010d4 <effect_rainbow_roll+0x134>
 8001026:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800102a:	4b29      	ldr	r3, [pc, #164]	@ (80010d0 <effect_rainbow_roll+0x130>)
 800102c:	edc3 7a00 	vstr	s15, [r3]

    for (int i = 0; i < MAX_LED; i++) {
 8001030:	2300      	movs	r3, #0
 8001032:	61bb      	str	r3, [r7, #24]
 8001034:	e02f      	b.n	8001096 <effect_rainbow_roll+0xf6>
        float hue = fmodf(offset + (i * (360.0f / MAX_LED)), 360.0f);
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	ee07 3a90 	vmov	s15, r3
 800103c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001040:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80010d8 <effect_rainbow_roll+0x138>
 8001044:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001048:	4b21      	ldr	r3, [pc, #132]	@ (80010d0 <effect_rainbow_roll+0x130>)
 800104a:	edd3 7a00 	vldr	s15, [r3]
 800104e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001052:	eddf 0a20 	vldr	s1, [pc, #128]	@ 80010d4 <effect_rainbow_roll+0x134>
 8001056:	eeb0 0a67 	vmov.f32	s0, s15
 800105a:	f006 fa97 	bl	800758c <fmodf>
 800105e:	ed87 0a04 	vstr	s0, [r7, #16]
        uint8_t r, g, b;
        HSV_to_RGB(hue, 1.0f, ratio, &r, &g, &b);
 8001062:	f107 020d 	add.w	r2, r7, #13
 8001066:	f107 010e 	add.w	r1, r7, #14
 800106a:	f107 030f 	add.w	r3, r7, #15
 800106e:	4618      	mov	r0, r3
 8001070:	ed97 1a07 	vldr	s2, [r7, #28]
 8001074:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8001078:	ed97 0a04 	vldr	s0, [r7, #16]
 800107c:	f7ff fcae 	bl	80009dc <HSV_to_RGB>
        Set_LED(i, r, g, b);
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	4619      	mov	r1, r3
 8001084:	7bbb      	ldrb	r3, [r7, #14]
 8001086:	461a      	mov	r2, r3
 8001088:	7b7b      	ldrb	r3, [r7, #13]
 800108a:	69b8      	ldr	r0, [r7, #24]
 800108c:	f7ff fb8e 	bl	80007ac <Set_LED>
    for (int i = 0; i < MAX_LED; i++) {
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	3301      	adds	r3, #1
 8001094:	61bb      	str	r3, [r7, #24]
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	2b35      	cmp	r3, #53	@ 0x35
 800109a:	ddcc      	ble.n	8001036 <effect_rainbow_roll+0x96>
    }

    int brightness = 5 + (int)(ratio * (NORMAL_BRIGHTNESS - 5));
 800109c:	edd7 7a07 	vldr	s15, [r7, #28]
 80010a0:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80010a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010ac:	ee17 3a90 	vmov	r3, s15
 80010b0:	3305      	adds	r3, #5
 80010b2:	617b      	str	r3, [r7, #20]
    Set_Brightness(brightness);
 80010b4:	6978      	ldr	r0, [r7, #20]
 80010b6:	f7ff fba7 	bl	8000808 <Set_Brightness>
    WS2812_Send();
 80010ba:	f7ff fc21 	bl	8000900 <WS2812_Send>
}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	20000004 	.word	0x20000004
 80010cc:	42c80000 	.word	0x42c80000
 80010d0:	20004e9c 	.word	0x20004e9c
 80010d4:	43b40000 	.word	0x43b40000
 80010d8:	40d55555 	.word	0x40d55555

080010dc <effect_frequency_chase_gradient>:
#define MAX_PULSES 8
static Pulse pulses[MAX_PULSES];
static uint16_t last_amp = 0;
static uint32_t last_pulse_time = 0;

void effect_frequency_chase_gradient(uint16_t amplitude, uint16_t peak_freq) {
 80010dc:	b590      	push	{r4, r7, lr}
 80010de:	b08f      	sub	sp, #60	@ 0x3c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	460a      	mov	r2, r1
 80010e6:	80fb      	strh	r3, [r7, #6]
 80010e8:	4613      	mov	r3, r2
 80010ea:	80bb      	strh	r3, [r7, #4]
    const uint16_t BEAT_THRESHOLD = 800;  // Adjust based on your amp_maxn
 80010ec:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80010f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    const uint32_t MIN_PULSE_INTERVAL = 100; // Minimum time between pulses (ms)
 80010f2:	2364      	movs	r3, #100	@ 0x64
 80010f4:	623b      	str	r3, [r7, #32]

    uint32_t current_time = HAL_GetTick();
 80010f6:	f000 ffd9 	bl	80020ac <HAL_GetTick>
 80010fa:	61f8      	str	r0, [r7, #28]

    // Beat detection: amplitude spike above threshold
    if (amplitude > BEAT_THRESHOLD &&
 80010fc:	88fa      	ldrh	r2, [r7, #6]
 80010fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001100:	429a      	cmp	r2, r3
 8001102:	f240 80a0 	bls.w	8001246 <effect_frequency_chase_gradient+0x16a>
        amplitude > (last_amp + 200) &&
 8001106:	88fa      	ldrh	r2, [r7, #6]
 8001108:	4b59      	ldr	r3, [pc, #356]	@ (8001270 <effect_frequency_chase_gradient+0x194>)
 800110a:	881b      	ldrh	r3, [r3, #0]
 800110c:	33c8      	adds	r3, #200	@ 0xc8
    if (amplitude > BEAT_THRESHOLD &&
 800110e:	429a      	cmp	r2, r3
 8001110:	f340 8099 	ble.w	8001246 <effect_frequency_chase_gradient+0x16a>
        (current_time - last_pulse_time) > MIN_PULSE_INTERVAL) {
 8001114:	4b57      	ldr	r3, [pc, #348]	@ (8001274 <effect_frequency_chase_gradient+0x198>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	69fa      	ldr	r2, [r7, #28]
 800111a:	1ad3      	subs	r3, r2, r3
        amplitude > (last_amp + 200) &&
 800111c:	6a3a      	ldr	r2, [r7, #32]
 800111e:	429a      	cmp	r2, r3
 8001120:	f080 8091 	bcs.w	8001246 <effect_frequency_chase_gradient+0x16a>

        // Find an inactive pulse slot
        for (int i = 0; i < MAX_PULSES; i++) {
 8001124:	2300      	movs	r3, #0
 8001126:	637b      	str	r3, [r7, #52]	@ 0x34
 8001128:	e089      	b.n	800123e <effect_frequency_chase_gradient+0x162>
            if (!pulses[i].active) {
 800112a:	4953      	ldr	r1, [pc, #332]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800112c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800112e:	4613      	mov	r3, r2
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	4413      	add	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	3309      	adds	r3, #9
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d17b      	bne.n	8001238 <effect_frequency_chase_gradient+0x15c>
                // Initialize new pulse
                pulses[i].position = 0;
 8001140:	494d      	ldr	r1, [pc, #308]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 8001142:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001144:	4613      	mov	r3, r2
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	4413      	add	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	440b      	add	r3, r1
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
                frequency_to_full_spectrum(peak_freq, &pulses[i].r, &pulses[i].g, &pulses[i].b);
 8001152:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001154:	4613      	mov	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	4413      	add	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4a46      	ldr	r2, [pc, #280]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800115e:	4413      	add	r3, r2
 8001160:	1d19      	adds	r1, r3, #4
 8001162:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001164:	4613      	mov	r3, r2
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	4413      	add	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4a42      	ldr	r2, [pc, #264]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800116e:	4413      	add	r3, r2
 8001170:	1d5c      	adds	r4, r3, #5
 8001172:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001174:	4613      	mov	r3, r2
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	4413      	add	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4a3e      	ldr	r2, [pc, #248]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800117e:	4413      	add	r3, r2
 8001180:	3306      	adds	r3, #6
 8001182:	88b8      	ldrh	r0, [r7, #4]
 8001184:	4622      	mov	r2, r4
 8001186:	f7ff fd2b 	bl	8000be0 <frequency_to_full_spectrum>

                float ratio = (float)amplitude / amp_maxn;
 800118a:	88fb      	ldrh	r3, [r7, #6]
 800118c:	ee07 3a90 	vmov	s15, r3
 8001190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001194:	4b39      	ldr	r3, [pc, #228]	@ (800127c <effect_frequency_chase_gradient+0x1a0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	ee07 3a90 	vmov	s15, r3
 800119c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011a4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
                if (ratio > 1.0f) ratio = 1.0f;
 80011a8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80011b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b8:	dd02      	ble.n	80011c0 <effect_frequency_chase_gradient+0xe4>
 80011ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011be:	633b      	str	r3, [r7, #48]	@ 0x30

                pulses[i].brightness = (uint8_t)(ratio * 255);
 80011c0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011c4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001280 <effect_frequency_chase_gradient+0x1a4>
 80011c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011d0:	edc7 7a00 	vstr	s15, [r7]
 80011d4:	783b      	ldrb	r3, [r7, #0]
 80011d6:	b2d8      	uxtb	r0, r3
 80011d8:	4927      	ldr	r1, [pc, #156]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 80011da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80011dc:	4613      	mov	r3, r2
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	4413      	add	r3, r2
 80011e2:	009b      	lsls	r3, r3, #2
 80011e4:	440b      	add	r3, r1
 80011e6:	3307      	adds	r3, #7
 80011e8:	4602      	mov	r2, r0
 80011ea:	701a      	strb	r2, [r3, #0]
                pulses[i].length = 3 + (uint8_t)(ratio * 8); // 3-11 LEDs long
 80011ec:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80011f0:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80011f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011fc:	edc7 7a00 	vstr	s15, [r7]
 8001200:	783b      	ldrb	r3, [r7, #0]
 8001202:	b2db      	uxtb	r3, r3
 8001204:	3303      	adds	r3, #3
 8001206:	b2d8      	uxtb	r0, r3
 8001208:	491b      	ldr	r1, [pc, #108]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800120a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800120c:	4613      	mov	r3, r2
 800120e:	005b      	lsls	r3, r3, #1
 8001210:	4413      	add	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	440b      	add	r3, r1
 8001216:	3308      	adds	r3, #8
 8001218:	4602      	mov	r2, r0
 800121a:	701a      	strb	r2, [r3, #0]
                pulses[i].active = 1;
 800121c:	4916      	ldr	r1, [pc, #88]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 800121e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001220:	4613      	mov	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	4413      	add	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	440b      	add	r3, r1
 800122a:	3309      	adds	r3, #9
 800122c:	2201      	movs	r2, #1
 800122e:	701a      	strb	r2, [r3, #0]

                last_pulse_time = current_time;
 8001230:	4a10      	ldr	r2, [pc, #64]	@ (8001274 <effect_frequency_chase_gradient+0x198>)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	6013      	str	r3, [r2, #0]
                break;
 8001236:	e006      	b.n	8001246 <effect_frequency_chase_gradient+0x16a>
        for (int i = 0; i < MAX_PULSES; i++) {
 8001238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800123a:	3301      	adds	r3, #1
 800123c:	637b      	str	r3, [r7, #52]	@ 0x34
 800123e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001240:	2b07      	cmp	r3, #7
 8001242:	f77f af72 	ble.w	800112a <effect_frequency_chase_gradient+0x4e>
            }
        }
    }

    // Clear all LEDs
    Turn_off_all_at_once();
 8001246:	f7ff fcb6 	bl	8000bb6 <Turn_off_all_at_once>

    // Update and draw all active pulses
    for (int i = 0; i < MAX_PULSES; i++) {
 800124a:	2300      	movs	r3, #0
 800124c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800124e:	e0fc      	b.n	800144a <effect_frequency_chase_gradient+0x36e>
        if (pulses[i].active) {
 8001250:	4909      	ldr	r1, [pc, #36]	@ (8001278 <effect_frequency_chase_gradient+0x19c>)
 8001252:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	440b      	add	r3, r1
 800125e:	3309      	adds	r3, #9
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	f000 80ee 	beq.w	8001444 <effect_frequency_chase_gradient+0x368>
            // Draw pulse with fade-out trail
            for (int j = 0; j < pulses[i].length; j++) {
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800126c:	e0ac      	b.n	80013c8 <effect_frequency_chase_gradient+0x2ec>
 800126e:	bf00      	nop
 8001270:	20004e90 	.word	0x20004e90
 8001274:	20004e94 	.word	0x20004e94
 8001278:	20004e30 	.word	0x20004e30
 800127c:	20000004 	.word	0x20000004
 8001280:	437f0000 	.word	0x437f0000
                int led_pos = pulses[i].position - j;
 8001284:	4979      	ldr	r1, [pc, #484]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 8001286:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001288:	4613      	mov	r3, r2
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	4413      	add	r3, r2
 800128e:	009b      	lsls	r3, r3, #2
 8001290:	440b      	add	r3, r1
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	61bb      	str	r3, [r7, #24]
                if (led_pos >= 0 && led_pos < MAX_LED) {
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2b00      	cmp	r3, #0
 800129e:	f2c0 8090 	blt.w	80013c2 <effect_frequency_chase_gradient+0x2e6>
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	2b35      	cmp	r3, #53	@ 0x35
 80012a6:	f300 808c 	bgt.w	80013c2 <effect_frequency_chase_gradient+0x2e6>
                    // Calculate fade factor for trail
                    float fade = 1.0f - ((float)j / pulses[i].length);
 80012aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012b4:	496d      	ldr	r1, [pc, #436]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 80012b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	440b      	add	r3, r1
 80012c2:	3308      	adds	r3, #8
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012da:	edc7 7a05 	vstr	s15, [r7, #20]
                    uint8_t r = (uint8_t)(pulses[i].r * fade);
 80012de:	4963      	ldr	r1, [pc, #396]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 80012e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012e2:	4613      	mov	r3, r2
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4413      	add	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	440b      	add	r3, r1
 80012ec:	3304      	adds	r3, #4
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001304:	edc7 7a00 	vstr	s15, [r7]
 8001308:	783b      	ldrb	r3, [r7, #0]
 800130a:	74fb      	strb	r3, [r7, #19]
                    uint8_t g = (uint8_t)(pulses[i].g * fade);
 800130c:	4957      	ldr	r1, [pc, #348]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 800130e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001310:	4613      	mov	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	440b      	add	r3, r1
 800131a:	3305      	adds	r3, #5
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001326:	edd7 7a05 	vldr	s15, [r7, #20]
 800132a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800132e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001332:	edc7 7a00 	vstr	s15, [r7]
 8001336:	783b      	ldrb	r3, [r7, #0]
 8001338:	74bb      	strb	r3, [r7, #18]
                    uint8_t b = (uint8_t)(pulses[i].b * fade);
 800133a:	494c      	ldr	r1, [pc, #304]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 800133c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800133e:	4613      	mov	r3, r2
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	3306      	adds	r3, #6
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	ee07 3a90 	vmov	s15, r3
 8001350:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001354:	edd7 7a05 	vldr	s15, [r7, #20]
 8001358:	ee67 7a27 	vmul.f32	s15, s14, s15
 800135c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001360:	edc7 7a00 	vstr	s15, [r7]
 8001364:	783b      	ldrb	r3, [r7, #0]
 8001366:	747b      	strb	r3, [r7, #17]

                    // Blend with existing LED color (simple additive)
                    uint8_t existing_r = LED_Data[led_pos][2];
 8001368:	4a41      	ldr	r2, [pc, #260]	@ (8001470 <effect_frequency_chase_gradient+0x394>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	4413      	add	r3, r2
 8001370:	789b      	ldrb	r3, [r3, #2]
 8001372:	743b      	strb	r3, [r7, #16]
                    uint8_t existing_g = LED_Data[led_pos][1];
 8001374:	4a3e      	ldr	r2, [pc, #248]	@ (8001470 <effect_frequency_chase_gradient+0x394>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	4413      	add	r3, r2
 800137c:	785b      	ldrb	r3, [r3, #1]
 800137e:	73fb      	strb	r3, [r7, #15]
                    uint8_t existing_b = LED_Data[led_pos][3];
 8001380:	4a3b      	ldr	r2, [pc, #236]	@ (8001470 <effect_frequency_chase_gradient+0x394>)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	78db      	ldrb	r3, [r3, #3]
 800138a:	73bb      	strb	r3, [r7, #14]

                    r = (r + existing_r > 255) ? 255 : r + existing_r;
 800138c:	7cfa      	ldrb	r2, [r7, #19]
 800138e:	7c3b      	ldrb	r3, [r7, #16]
 8001390:	4413      	add	r3, r2
 8001392:	2bff      	cmp	r3, #255	@ 0xff
 8001394:	bfa8      	it	ge
 8001396:	23ff      	movge	r3, #255	@ 0xff
 8001398:	74fb      	strb	r3, [r7, #19]
                    g = (g + existing_g > 255) ? 255 : g + existing_g;
 800139a:	7cba      	ldrb	r2, [r7, #18]
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	4413      	add	r3, r2
 80013a0:	2bff      	cmp	r3, #255	@ 0xff
 80013a2:	bfa8      	it	ge
 80013a4:	23ff      	movge	r3, #255	@ 0xff
 80013a6:	74bb      	strb	r3, [r7, #18]
                    b = (b + existing_b > 255) ? 255 : b + existing_b;
 80013a8:	7c7a      	ldrb	r2, [r7, #17]
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	4413      	add	r3, r2
 80013ae:	2bff      	cmp	r3, #255	@ 0xff
 80013b0:	bfa8      	it	ge
 80013b2:	23ff      	movge	r3, #255	@ 0xff
 80013b4:	747b      	strb	r3, [r7, #17]

                    Set_LED(led_pos, r, g, b);
 80013b6:	7cf9      	ldrb	r1, [r7, #19]
 80013b8:	7cba      	ldrb	r2, [r7, #18]
 80013ba:	7c7b      	ldrb	r3, [r7, #17]
 80013bc:	69b8      	ldr	r0, [r7, #24]
 80013be:	f7ff f9f5 	bl	80007ac <Set_LED>
            for (int j = 0; j < pulses[i].length; j++) {
 80013c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013c4:	3301      	adds	r3, #1
 80013c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013c8:	4928      	ldr	r1, [pc, #160]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 80013ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013cc:	4613      	mov	r3, r2
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	4413      	add	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	440b      	add	r3, r1
 80013d6:	3308      	adds	r3, #8
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013de:	4293      	cmp	r3, r2
 80013e0:	f6ff af50 	blt.w	8001284 <effect_frequency_chase_gradient+0x1a8>
                }
            }

            // Move pulse forward
            pulses[i].position++;
 80013e4:	4921      	ldr	r1, [pc, #132]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 80013e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	440b      	add	r3, r1
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	1c59      	adds	r1, r3, #1
 80013f6:	481d      	ldr	r0, [pc, #116]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 80013f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4403      	add	r3, r0
 8001404:	6019      	str	r1, [r3, #0]

            // Deactivate pulse if it's moved off the strip
            if (pulses[i].position >= MAX_LED + pulses[i].length) {
 8001406:	4919      	ldr	r1, [pc, #100]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 8001408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	440b      	add	r3, r1
 8001414:	3308      	adds	r3, #8
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	f103 0135 	add.w	r1, r3, #53	@ 0x35
 800141c:	4813      	ldr	r0, [pc, #76]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 800141e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001420:	4613      	mov	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4413      	add	r3, r2
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	4403      	add	r3, r0
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4299      	cmp	r1, r3
 800142e:	da09      	bge.n	8001444 <effect_frequency_chase_gradient+0x368>
                pulses[i].active = 0;
 8001430:	490e      	ldr	r1, [pc, #56]	@ (800146c <effect_frequency_chase_gradient+0x390>)
 8001432:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001434:	4613      	mov	r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4413      	add	r3, r2
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	440b      	add	r3, r1
 800143e:	3309      	adds	r3, #9
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < MAX_PULSES; i++) {
 8001444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001446:	3301      	adds	r3, #1
 8001448:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800144a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800144c:	2b07      	cmp	r3, #7
 800144e:	f77f aeff 	ble.w	8001250 <effect_frequency_chase_gradient+0x174>
            }
        }
    }

    Set_Brightness(NORMAL_BRIGHTNESS);
 8001452:	2014      	movs	r0, #20
 8001454:	f7ff f9d8 	bl	8000808 <Set_Brightness>
    WS2812_Send();
 8001458:	f7ff fa52 	bl	8000900 <WS2812_Send>

    last_amp = amplitude;
 800145c:	4a05      	ldr	r2, [pc, #20]	@ (8001474 <effect_frequency_chase_gradient+0x398>)
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	8013      	strh	r3, [r2, #0]
}
 8001462:	bf00      	nop
 8001464:	373c      	adds	r7, #60	@ 0x3c
 8001466:	46bd      	mov	sp, r7
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	bf00      	nop
 800146c:	20004e30 	.word	0x20004e30
 8001470:	200001cc 	.word	0x200001cc
 8001474:	20004e90 	.word	0x20004e90

08001478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  srand(HAL_GetTick());
 800147e:	f000 fe15 	bl	80020ac <HAL_GetTick>
 8001482:	4603      	mov	r3, r0
 8001484:	4618      	mov	r0, r3
 8001486:	f005 f877 	bl	8006578 <srand>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148a:	f000 fda9 	bl	8001fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148e:	f000 f8cd 	bl	800162c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001492:	f000 fa93 	bl	80019bc <MX_GPIO_Init>
  MX_DMA_Init();
 8001496:	f000 fa71 	bl	800197c <MX_DMA_Init>
  MX_TIM1_Init();
 800149a:	f000 f983 	bl	80017a4 <MX_TIM1_Init>
  MX_ADC1_Init();
 800149e:	f000 f92f 	bl	8001700 <MX_ADC1_Init>
  MX_TIM2_Init();
 80014a2:	f000 fa1f 	bl	80018e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */



  HAL_TIM_Base_Start(&htim2);
 80014a6:	4857      	ldr	r0, [pc, #348]	@ (8001604 <main+0x18c>)
 80014a8:	f002 fdb8 	bl	800401c <HAL_TIM_Base_Start>
  HAL_ADC_Start_IT(&hadc1);
 80014ac:	4856      	ldr	r0, [pc, #344]	@ (8001608 <main+0x190>)
 80014ae:	f000 fe71 	bl	8002194 <HAL_ADC_Start_IT>
  arm_rfft_fast_init_f32(&fftHandler, FFT_BUFFER_SIZE);
 80014b2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014b6:	4855      	ldr	r0, [pc, #340]	@ (800160c <main+0x194>)
 80014b8:	f004 f88a 	bl	80055d0 <arm_rfft_fast_init_f32>

  float	peakVal	= 0.0f;
 80014bc:	f04f 0300 	mov.w	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
  HAL_Delay(50);
 80014c2:	2032      	movs	r0, #50	@ 0x32
 80014c4:	f000 fdfe 	bl	80020c4 <HAL_Delay>
	  while (1)
	  {

	/////////////////////////////////////////////////////////////////////////////////////////
	// DEO DUOC DONG VAO
			  if (fftReady){
 80014c8:	4b51      	ldr	r3, [pc, #324]	@ (8001610 <main+0x198>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d053      	beq.n	8001578 <main+0x100>
				  peakVal = 0.0f;
 80014d0:	f04f 0300 	mov.w	r3, #0
 80014d4:	617b      	str	r3, [r7, #20]
				  peakHz = 0.0f;
 80014d6:	4b4f      	ldr	r3, [pc, #316]	@ (8001614 <main+0x19c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	801a      	strh	r2, [r3, #0]

				  uint16_t halfBins = FFT_BUFFER_SIZE / 2;
 80014dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014e0:	823b      	strh	r3, [r7, #16]
					  for (uint16_t k = 1; k < halfBins; k++) {
 80014e2:	2301      	movs	r3, #1
 80014e4:	827b      	strh	r3, [r7, #18]
 80014e6:	e040      	b.n	800156a <main+0xf2>
						  float re = fftBufOut[2 * k];
 80014e8:	8a7b      	ldrh	r3, [r7, #18]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	4a4a      	ldr	r2, [pc, #296]	@ (8001618 <main+0x1a0>)
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	60fb      	str	r3, [r7, #12]
						  float im = fftBufOut[2 * k + 1];
 80014f6:	8a7b      	ldrh	r3, [r7, #18]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	3301      	adds	r3, #1
 80014fc:	4a46      	ldr	r2, [pc, #280]	@ (8001618 <main+0x1a0>)
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	60bb      	str	r3, [r7, #8]
						  float mag = sqrtf(re * re + im * im);
 8001506:	edd7 7a03 	vldr	s15, [r7, #12]
 800150a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800150e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001512:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001516:	ee77 7a27 	vadd.f32	s15, s14, s15
 800151a:	eeb0 0a67 	vmov.f32	s0, s15
 800151e:	f006 f855 	bl	80075cc <sqrtf>
 8001522:	ed87 0a01 	vstr	s0, [r7, #4]
						  if (mag > peakVal) {
 8001526:	ed97 7a01 	vldr	s14, [r7, #4]
 800152a:	edd7 7a05 	vldr	s15, [r7, #20]
 800152e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001536:	dd15      	ble.n	8001564 <main+0xec>
							  peakVal = mag;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	617b      	str	r3, [r7, #20]
							  peakHz  = (uint16_t)(k  * SAMPLE_RATE_HZ / (float)(FFT_BUFFER_SIZE));
 800153c:	8a7b      	ldrh	r3, [r7, #18]
 800153e:	ee07 3a90 	vmov	s15, r3
 8001542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001546:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800161c <main+0x1a4>
 800154a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800154e:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001620 <main+0x1a8>
 8001552:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800155a:	ee17 3a90 	vmov	r3, s15
 800155e:	b29a      	uxth	r2, r3
 8001560:	4b2c      	ldr	r3, [pc, #176]	@ (8001614 <main+0x19c>)
 8001562:	801a      	strh	r2, [r3, #0]
					  for (uint16_t k = 1; k < halfBins; k++) {
 8001564:	8a7b      	ldrh	r3, [r7, #18]
 8001566:	3301      	adds	r3, #1
 8001568:	827b      	strh	r3, [r7, #18]
 800156a:	8a7a      	ldrh	r2, [r7, #18]
 800156c:	8a3b      	ldrh	r3, [r7, #16]
 800156e:	429a      	cmp	r2, r3
 8001570:	d3ba      	bcc.n	80014e8 <main+0x70>
						  }
					  }

					  fftReady = 0;
 8001572:	4b27      	ldr	r3, [pc, #156]	@ (8001610 <main+0x198>)
 8001574:	2200      	movs	r2, #0
 8001576:	701a      	strb	r2, [r3, #0]
			  //effect_flash_fade_random_color(amp, peakHz);
			  //effect_dynamic_vu_meter(amp, peakHz);
			  //effect_spectrum_color_bands(amp, peakHz);
//			  effect_frequency_chase_gradient(amp, peakHz);

			  check_button_and_switch_effect();
 8001578:	f7ff f87c 	bl	8000674 <check_button_and_switch_effect>

			      switch (current_effect) {
 800157c:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <main+0x1ac>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2b04      	cmp	r3, #4
 8001582:	d83a      	bhi.n	80015fa <main+0x182>
 8001584:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <main+0x114>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	080015a1 	.word	0x080015a1
 8001590:	080015b3 	.word	0x080015b3
 8001594:	080015c5 	.word	0x080015c5
 8001598:	080015d7 	.word	0x080015d7
 800159c:	080015e9 	.word	0x080015e9
			          case 0: effect_flash_fade_random_color(amp, peakHz); break;
 80015a0:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <main+0x1b0>)
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001614 <main+0x19c>)
 80015a6:	8812      	ldrh	r2, [r2, #0]
 80015a8:	4611      	mov	r1, r2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fb50 	bl	8000c50 <effect_flash_fade_random_color>
 80015b0:	e023      	b.n	80015fa <main+0x182>
			          case 1: effect_dynamic_vu_meter(amp, peakHz); break;
 80015b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <main+0x1b0>)
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <main+0x19c>)
 80015b8:	8812      	ldrh	r2, [r2, #0]
 80015ba:	4611      	mov	r1, r2
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff fba9 	bl	8000d14 <effect_dynamic_vu_meter>
 80015c2:	e01a      	b.n	80015fa <main+0x182>
			          case 2: effect_spectrum_color_bands(amp, peakHz); break;
 80015c4:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <main+0x1b0>)
 80015c6:	881b      	ldrh	r3, [r3, #0]
 80015c8:	4a12      	ldr	r2, [pc, #72]	@ (8001614 <main+0x19c>)
 80015ca:	8812      	ldrh	r2, [r2, #0]
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fc44 	bl	8000e5c <effect_spectrum_color_bands>
 80015d4:	e011      	b.n	80015fa <main+0x182>
			          case 3: effect_frequency_chase_gradient(amp, peakHz); break;
 80015d6:	4b14      	ldr	r3, [pc, #80]	@ (8001628 <main+0x1b0>)
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	4a0e      	ldr	r2, [pc, #56]	@ (8001614 <main+0x19c>)
 80015dc:	8812      	ldrh	r2, [r2, #0]
 80015de:	4611      	mov	r1, r2
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fd7b 	bl	80010dc <effect_frequency_chase_gradient>
 80015e6:	e008      	b.n	80015fa <main+0x182>
			          case 4: effect_rainbow_roll(amp, peakHz); break;
 80015e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001628 <main+0x1b0>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	4a09      	ldr	r2, [pc, #36]	@ (8001614 <main+0x19c>)
 80015ee:	8812      	ldrh	r2, [r2, #0]
 80015f0:	4611      	mov	r1, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fcd4 	bl	8000fa0 <effect_rainbow_roll>
 80015f8:	bf00      	nop
			      }
		  HAL_Delay(2);
 80015fa:	2002      	movs	r0, #2
 80015fc:	f000 fd62 	bl	80020c4 <HAL_Delay>
			  if (fftReady){
 8001600:	e762      	b.n	80014c8 <main+0x50>
 8001602:	bf00      	nop
 8001604:	20000120 	.word	0x20000120
 8001608:	20000090 	.word	0x20000090
 800160c:	20000e0c 	.word	0x20000e0c
 8001610:	20004e26 	.word	0x20004e26
 8001614:	20000e08 	.word	0x20000e08
 8001618:	20002e24 	.word	0x20002e24
 800161c:	46610000 	.word	0x46610000
 8001620:	45000000 	.word	0x45000000
 8001624:	20004e28 	.word	0x20004e28
 8001628:	200001c8 	.word	0x200001c8

0800162c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b094      	sub	sp, #80	@ 0x50
 8001630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001632:	f107 0320 	add.w	r3, r7, #32
 8001636:	2230      	movs	r2, #48	@ 0x30
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f005 f90d 	bl	800685a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001650:	2300      	movs	r3, #0
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	4b28      	ldr	r3, [pc, #160]	@ (80016f8 <SystemClock_Config+0xcc>)
 8001656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001658:	4a27      	ldr	r2, [pc, #156]	@ (80016f8 <SystemClock_Config+0xcc>)
 800165a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800165e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001660:	4b25      	ldr	r3, [pc, #148]	@ (80016f8 <SystemClock_Config+0xcc>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800166c:	2300      	movs	r3, #0
 800166e:	607b      	str	r3, [r7, #4]
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <SystemClock_Config+0xd0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a21      	ldr	r2, [pc, #132]	@ (80016fc <SystemClock_Config+0xd0>)
 8001676:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800167a:	6013      	str	r3, [r2, #0]
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <SystemClock_Config+0xd0>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001688:	2302      	movs	r3, #2
 800168a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800168c:	2301      	movs	r3, #1
 800168e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001690:	2310      	movs	r3, #16
 8001692:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001694:	2302      	movs	r3, #2
 8001696:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001698:	2300      	movs	r3, #0
 800169a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800169c:	2308      	movs	r3, #8
 800169e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80016a0:	2348      	movs	r3, #72	@ 0x48
 80016a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016a4:	2302      	movs	r3, #2
 80016a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016a8:	2304      	movs	r3, #4
 80016aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ac:	f107 0320 	add.w	r3, r7, #32
 80016b0:	4618      	mov	r0, r3
 80016b2:	f001 ffff 	bl	80036b4 <HAL_RCC_OscConfig>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016bc:	f000 fa1c 	bl	8001af8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c0:	230f      	movs	r3, #15
 80016c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c4:	2302      	movs	r3, #2
 80016c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80016d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2102      	movs	r1, #2
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 fa60 	bl	8003ba4 <HAL_RCC_ClockConfig>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80016ea:	f000 fa05 	bl	8001af8 <Error_Handler>
  }
}
 80016ee:	bf00      	nop
 80016f0:	3750      	adds	r7, #80	@ 0x50
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40007000 	.word	0x40007000

08001700 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001706:	463b      	mov	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001712:	4b22      	ldr	r3, [pc, #136]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001714:	4a22      	ldr	r2, [pc, #136]	@ (80017a0 <MX_ADC1_Init+0xa0>)
 8001716:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001718:	4b20      	ldr	r3, [pc, #128]	@ (800179c <MX_ADC1_Init+0x9c>)
 800171a:	2200      	movs	r2, #0
 800171c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800171e:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001724:	4b1d      	ldr	r3, [pc, #116]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800172a:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <MX_ADC1_Init+0x9c>)
 800172c:	2200      	movs	r2, #0
 800172e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001730:	4b1a      	ldr	r3, [pc, #104]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001738:	4b18      	ldr	r3, [pc, #96]	@ (800179c <MX_ADC1_Init+0x9c>)
 800173a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800173e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001740:	4b16      	ldr	r3, [pc, #88]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001742:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <MX_ADC1_Init+0x9c>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001750:	2201      	movs	r2, #1
 8001752:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001754:	4b11      	ldr	r3, [pc, #68]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001756:	2200      	movs	r2, #0
 8001758:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800175c:	4b0f      	ldr	r3, [pc, #60]	@ (800179c <MX_ADC1_Init+0x9c>)
 800175e:	2201      	movs	r2, #1
 8001760:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001762:	480e      	ldr	r0, [pc, #56]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001764:	f000 fcd2 	bl	800210c <HAL_ADC_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800176e:	f000 f9c3 	bl	8001af8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001776:	2301      	movs	r3, #1
 8001778:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800177a:	2301      	movs	r3, #1
 800177c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177e:	463b      	mov	r3, r7
 8001780:	4619      	mov	r1, r3
 8001782:	4806      	ldr	r0, [pc, #24]	@ (800179c <MX_ADC1_Init+0x9c>)
 8001784:	f000 ff16 	bl	80025b4 <HAL_ADC_ConfigChannel>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800178e:	f000 f9b3 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000090 	.word	0x20000090
 80017a0:	40012000 	.word	0x40012000

080017a4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b096      	sub	sp, #88	@ 0x58
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017aa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
 80017b4:	609a      	str	r2, [r3, #8]
 80017b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]
 80017ce:	60da      	str	r2, [r3, #12]
 80017d0:	611a      	str	r2, [r3, #16]
 80017d2:	615a      	str	r2, [r3, #20]
 80017d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d6:	1d3b      	adds	r3, r7, #4
 80017d8:	2220      	movs	r2, #32
 80017da:	2100      	movs	r1, #0
 80017dc:	4618      	mov	r0, r3
 80017de:	f005 f83c 	bl	800685a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017e2:	4b3e      	ldr	r3, [pc, #248]	@ (80018dc <MX_TIM1_Init+0x138>)
 80017e4:	4a3e      	ldr	r2, [pc, #248]	@ (80018e0 <MX_TIM1_Init+0x13c>)
 80017e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80017e8:	4b3c      	ldr	r3, [pc, #240]	@ (80018dc <MX_TIM1_Init+0x138>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ee:	4b3b      	ldr	r3, [pc, #236]	@ (80018dc <MX_TIM1_Init+0x138>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90 - 1;
 80017f4:	4b39      	ldr	r3, [pc, #228]	@ (80018dc <MX_TIM1_Init+0x138>)
 80017f6:	2259      	movs	r2, #89	@ 0x59
 80017f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017fa:	4b38      	ldr	r3, [pc, #224]	@ (80018dc <MX_TIM1_Init+0x138>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001800:	4b36      	ldr	r3, [pc, #216]	@ (80018dc <MX_TIM1_Init+0x138>)
 8001802:	2200      	movs	r2, #0
 8001804:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001806:	4b35      	ldr	r3, [pc, #212]	@ (80018dc <MX_TIM1_Init+0x138>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800180c:	4833      	ldr	r0, [pc, #204]	@ (80018dc <MX_TIM1_Init+0x138>)
 800180e:	f002 fbb5 	bl	8003f7c <HAL_TIM_Base_Init>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001818:	f000 f96e 	bl	8001af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001820:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001822:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001826:	4619      	mov	r1, r3
 8001828:	482c      	ldr	r0, [pc, #176]	@ (80018dc <MX_TIM1_Init+0x138>)
 800182a:	f003 f905 	bl	8004a38 <HAL_TIM_ConfigClockSource>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001834:	f000 f960 	bl	8001af8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001838:	4828      	ldr	r0, [pc, #160]	@ (80018dc <MX_TIM1_Init+0x138>)
 800183a:	f002 fc57 	bl	80040ec <HAL_TIM_PWM_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001844:	f000 f958 	bl	8001af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001848:	2300      	movs	r3, #0
 800184a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001850:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001854:	4619      	mov	r1, r3
 8001856:	4821      	ldr	r0, [pc, #132]	@ (80018dc <MX_TIM1_Init+0x138>)
 8001858:	f003 fdd8 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001862:	f000 f949 	bl	8001af8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001866:	2360      	movs	r3, #96	@ 0x60
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186e:	2300      	movs	r3, #0
 8001870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001872:	2300      	movs	r3, #0
 8001874:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001876:	2300      	movs	r3, #0
 8001878:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800187a:	2300      	movs	r3, #0
 800187c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001886:	2200      	movs	r2, #0
 8001888:	4619      	mov	r1, r3
 800188a:	4814      	ldr	r0, [pc, #80]	@ (80018dc <MX_TIM1_Init+0x138>)
 800188c:	f003 f812 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001896:	f000 f92f 	bl	8001af8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800189a:	2300      	movs	r3, #0
 800189c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	4619      	mov	r1, r3
 80018bc:	4807      	ldr	r0, [pc, #28]	@ (80018dc <MX_TIM1_Init+0x138>)
 80018be:	f003 fe21 	bl	8005504 <HAL_TIMEx_ConfigBreakDeadTime>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80018c8:	f000 f916 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018cc:	4803      	ldr	r0, [pc, #12]	@ (80018dc <MX_TIM1_Init+0x138>)
 80018ce:	f000 f9fd 	bl	8001ccc <HAL_TIM_MspPostInit>

}
 80018d2:	bf00      	nop
 80018d4:	3758      	adds	r7, #88	@ 0x58
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200000d8 	.word	0x200000d8
 80018e0:	40010000 	.word	0x40010000

080018e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ea:	f107 0308 	add.w	r3, r7, #8
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f8:	463b      	mov	r3, r7
 80018fa:	2200      	movs	r2, #0
 80018fc:	601a      	str	r2, [r3, #0]
 80018fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001900:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001902:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001906:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8001908:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <MX_TIM2_Init+0x94>)
 800190a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800190e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4;
 8001916:	4b18      	ldr	r3, [pc, #96]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001918:	2204      	movs	r2, #4
 800191a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191c:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <MX_TIM2_Init+0x94>)
 800191e:	2200      	movs	r2, #0
 8001920:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001928:	4813      	ldr	r0, [pc, #76]	@ (8001978 <MX_TIM2_Init+0x94>)
 800192a:	f002 fb27 	bl	8003f7c <HAL_TIM_Base_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001934:	f000 f8e0 	bl	8001af8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001938:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800193c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800193e:	f107 0308 	add.w	r3, r7, #8
 8001942:	4619      	mov	r1, r3
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001946:	f003 f877 	bl	8004a38 <HAL_TIM_ConfigClockSource>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001950:	f000 f8d2 	bl	8001af8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001954:	2320      	movs	r3, #32
 8001956:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800195c:	463b      	mov	r3, r7
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <MX_TIM2_Init+0x94>)
 8001962:	f003 fd53 	bl	800540c <HAL_TIMEx_MasterConfigSynchronization>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800196c:	f000 f8c4 	bl	8001af8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000120 	.word	0x20000120

0800197c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_DMA_Init+0x3c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198a:	4a0b      	ldr	r2, [pc, #44]	@ (80019b8 <MX_DMA_Init+0x3c>)
 800198c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001990:	6313      	str	r3, [r2, #48]	@ 0x30
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_DMA_Init+0x3c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2105      	movs	r1, #5
 80019a2:	2039      	movs	r0, #57	@ 0x39
 80019a4:	f001 f909 	bl	8002bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80019a8:	2039      	movs	r0, #57	@ 0x39
 80019aa:	f001 f922 	bl	8002bf2 <HAL_NVIC_EnableIRQ>

}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c2:	f107 030c 	add.w	r3, r7, #12
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
 80019d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a44 <MX_GPIO_Init+0x88>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a1a      	ldr	r2, [pc, #104]	@ (8001a44 <MX_GPIO_Init+0x88>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <MX_GPIO_Init+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0301 	and.w	r3, r3, #1
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <MX_GPIO_Init+0x88>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	4a13      	ldr	r2, [pc, #76]	@ (8001a44 <MX_GPIO_Init+0x88>)
 80019f8:	f043 0310 	orr.w	r3, r3, #16
 80019fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fe:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_GPIO_Init+0x88>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	f003 0310 	and.w	r3, r3, #16
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a14:	2301      	movs	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a18:	f107 030c 	add.w	r3, r7, #12
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480a      	ldr	r0, [pc, #40]	@ (8001a48 <MX_GPIO_Init+0x8c>)
 8001a20:	f001 fc94 	bl	800334c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
     GPIO_InitStruct.Pin  = GPIO_PIN_0;
 8001a24:	2301      	movs	r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	613b      	str	r3, [r7, #16]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a30:	f107 030c 	add.w	r3, r7, #12
 8001a34:	4619      	mov	r1, r3
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <MX_GPIO_Init+0x90>)
 8001a38:	f001 fc88 	bl	800334c <HAL_GPIO_Init>
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a3c:	bf00      	nop
 8001a3e:	3720      	adds	r7, #32
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40020000 	.word	0x40020000

08001a50 <HAL_ADC_ConvCpltCallback>:
//        WS2812_Send();
//    }
//}
//
//// Called when second half of adc_buf is filled by DMA (another 32 samples)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]

	if (hadc->Instance == ADC1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a21      	ldr	r2, [pc, #132]	@ (8001ae4 <HAL_ADC_ConvCpltCallback+0x94>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d13b      	bne.n	8001ada <HAL_ADC_ConvCpltCallback+0x8a>
	    {
			if ( middle_point_index > 0){
 8001a62:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	dd12      	ble.n	8001a92 <HAL_ADC_ConvCpltCallback+0x42>
				middle_point += HAL_ADC_GetValue(&hadc1);
 8001a6c:	481f      	ldr	r0, [pc, #124]	@ (8001aec <HAL_ADC_ConvCpltCallback+0x9c>)
 8001a6e:	f000 fd7f 	bl	8002570 <HAL_ADC_GetValue>
 8001a72:	4602      	mov	r2, r0
 8001a74:	4b1e      	ldr	r3, [pc, #120]	@ (8001af0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4413      	add	r3, r2
 8001a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8001af0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a7c:	6013      	str	r3, [r2, #0]
				middle_point_index = middle_point_index - 1;
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	3b01      	subs	r3, #1
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	b21a      	sxth	r2, r3
 8001a8c:	4b16      	ldr	r3, [pc, #88]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a8e:	801a      	strh	r2, [r3, #0]
 8001a90:	e015      	b.n	8001abe <HAL_ADC_ConvCpltCallback+0x6e>
			}

			else if (middle_point_index == 0){
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d10e      	bne.n	8001aba <HAL_ADC_ConvCpltCallback+0x6a>
				middle_point/= 32;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	095b      	lsrs	r3, r3, #5
 8001aa2:	4a13      	ldr	r2, [pc, #76]	@ (8001af0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001aa4:	6013      	str	r3, [r2, #0]
				middle_point_index = middle_point_index - 1;
 8001aa6:	4b10      	ldr	r3, [pc, #64]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001aa8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b21a      	sxth	r2, r3
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001ab6:	801a      	strh	r2, [r3, #0]
 8001ab8:	e001      	b.n	8001abe <HAL_ADC_ConvCpltCallback+0x6e>
			}
			else{
				record_sample_and_maybe_runFFT();
 8001aba:	f7fe fe15 	bl	80006e8 <record_sample_and_maybe_runFFT>
			}

	        amp = abs(HAL_ADC_GetValue(&hadc1) - (uint16_t)middle_point);
 8001abe:	480b      	ldr	r0, [pc, #44]	@ (8001aec <HAL_ADC_ConvCpltCallback+0x9c>)
 8001ac0:	f000 fd56 	bl	8002570 <HAL_ADC_GetValue>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <HAL_ADC_ConvCpltCallback+0xa0>)
 8001ac8:	6812      	ldr	r2, [r2, #0]
 8001aca:	b292      	uxth	r2, r2
 8001acc:	1a9b      	subs	r3, r3, r2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	bfb8      	it	lt
 8001ad2:	425b      	neglt	r3, r3
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <HAL_ADC_ConvCpltCallback+0xa4>)
 8001ad8:	801a      	strh	r2, [r3, #0]

	        // process “raw” or store into buffer or set a flag, etc.
	    }

}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40012000 	.word	0x40012000
 8001ae8:	20000000 	.word	0x20000000
 8001aec:	20000090 	.word	0x20000090
 8001af0:	20000e04 	.word	0x20000e04
 8001af4:	200001c8 	.word	0x200001c8

08001af8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001afc:	b672      	cpsid	i
}
 8001afe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <Error_Handler+0x8>

08001b04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b12:	4a0f      	ldr	r2, [pc, #60]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2e:	4a08      	ldr	r2, [pc, #32]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <HAL_MspInit+0x4c>)
 8001b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b3e:	603b      	str	r3, [r7, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	40023800 	.word	0x40023800

08001b54 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	@ 0x28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0314 	add.w	r3, r7, #20
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a1b      	ldr	r2, [pc, #108]	@ (8001be0 <HAL_ADC_MspInit+0x8c>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d12f      	bne.n	8001bd6 <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7e:	4a19      	ldr	r2, [pc, #100]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b86:	4b17      	ldr	r3, [pc, #92]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
 8001b96:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b10      	ldr	r3, [pc, #64]	@ (8001be4 <HAL_ADC_MspInit+0x90>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	4809      	ldr	r0, [pc, #36]	@ (8001be8 <HAL_ADC_MspInit+0x94>)
 8001bc2:	f001 fbc3 	bl	800334c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2100      	movs	r1, #0
 8001bca:	2012      	movs	r0, #18
 8001bcc:	f000 fff5 	bl	8002bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bd0:	2012      	movs	r0, #18
 8001bd2:	f001 f80e 	bl	8002bf2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3728      	adds	r7, #40	@ 0x28
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40012000 	.word	0x40012000
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020000 	.word	0x40020000

08001bec <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a30      	ldr	r2, [pc, #192]	@ (8001cbc <HAL_TIM_Base_MspInit+0xd0>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d13f      	bne.n	8001c7e <HAL_TIM_Base_MspInit+0x92>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b2f      	ldr	r3, [pc, #188]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	4a2e      	ldr	r2, [pc, #184]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8001c1a:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8001cc8 <HAL_TIM_Base_MspInit+0xdc>)
 8001c1e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8001c20:	4b28      	ldr	r3, [pc, #160]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c22:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8001c26:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c28:	4b26      	ldr	r3, [pc, #152]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c2a:	2240      	movs	r2, #64	@ 0x40
 8001c2c:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c2e:	4b25      	ldr	r3, [pc, #148]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001c34:	4b23      	ldr	r3, [pc, #140]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c3a:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c3c:	4b21      	ldr	r3, [pc, #132]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c3e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001c42:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c46:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c4a:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001c52:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c58:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001c60:	4818      	ldr	r0, [pc, #96]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c62:	f000 ffe1 	bl	8002c28 <HAL_DMA_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001c6c:	f7ff ff44 	bl	8001af8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a14      	ldr	r2, [pc, #80]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c74:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c76:	4a13      	ldr	r2, [pc, #76]	@ (8001cc4 <HAL_TIM_Base_MspInit+0xd8>)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c7c:	e01a      	b.n	8001cb4 <HAL_TIM_Base_MspInit+0xc8>
  else if(htim_base->Instance==TIM2)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c86:	d115      	bne.n	8001cb4 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c98:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <HAL_TIM_Base_MspInit+0xd4>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	201c      	movs	r0, #28
 8001caa:	f000 ff86 	bl	8002bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cae:	201c      	movs	r0, #28
 8001cb0:	f000 ff9f 	bl	8002bf2 <HAL_NVIC_EnableIRQ>
}
 8001cb4:	bf00      	nop
 8001cb6:	3710      	adds	r7, #16
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40010000 	.word	0x40010000
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	20000168 	.word	0x20000168
 8001cc8:	40026428 	.word	0x40026428

08001ccc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b088      	sub	sp, #32
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 030c 	add.w	r3, r7, #12
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <HAL_TIM_MspPostInit+0x68>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d11e      	bne.n	8001d2c <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_TIM_MspPostInit+0x6c>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	4a10      	ldr	r2, [pc, #64]	@ (8001d38 <HAL_TIM_MspPostInit+0x6c>)
 8001cf8:	f043 0310 	orr.w	r3, r3, #16
 8001cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001d38 <HAL_TIM_MspPostInit+0x6c>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	f003 0310 	and.w	r3, r3, #16
 8001d06:	60bb      	str	r3, [r7, #8]
 8001d08:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = RGB_LED_Pin;
 8001d0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d10:	2302      	movs	r3, #2
 8001d12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(RGB_LED_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	4619      	mov	r1, r3
 8001d26:	4805      	ldr	r0, [pc, #20]	@ (8001d3c <HAL_TIM_MspPostInit+0x70>)
 8001d28:	f001 fb10 	bl	800334c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d2c:	bf00      	nop
 8001d2e:	3720      	adds	r7, #32
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40010000 	.word	0x40010000
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40021000 	.word	0x40021000

08001d40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <NMI_Handler+0x4>

08001d48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <MemManage_Handler+0x4>

08001d58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <BusFault_Handler+0x4>

08001d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <UsageFault_Handler+0x4>

08001d68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr

08001d76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d76:	b480      	push	{r7}
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d96:	f000 f975 	bl	8002084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001da4:	4802      	ldr	r0, [pc, #8]	@ (8001db0 <ADC_IRQHandler+0x10>)
 8001da6:	f000 fad3 	bl	8002350 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000090 	.word	0x20000090

08001db4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001db8:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <TIM2_IRQHandler+0x10>)
 8001dba:	f002 fc8b 	bl	80046d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000120 	.word	0x20000120

08001dc8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001dcc:	4802      	ldr	r0, [pc, #8]	@ (8001dd8 <DMA2_Stream1_IRQHandler+0x10>)
 8001dce:	f001 f853 	bl	8002e78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000168 	.word	0x20000168

08001ddc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return 1;
 8001de0:	2301      	movs	r3, #1
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <_kill>:

int _kill(int pid, int sig)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001df6:	f004 fd7f 	bl	80068f8 <__errno>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2216      	movs	r2, #22
 8001dfe:	601a      	str	r2, [r3, #0]
  return -1;
 8001e00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_exit>:

void _exit (int status)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f7ff ffe7 	bl	8001dec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e1e:	bf00      	nop
 8001e20:	e7fd      	b.n	8001e1e <_exit+0x12>

08001e22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	60f8      	str	r0, [r7, #12]
 8001e2a:	60b9      	str	r1, [r7, #8]
 8001e2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	e00a      	b.n	8001e4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e34:	f3af 8000 	nop.w
 8001e38:	4601      	mov	r1, r0
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	1c5a      	adds	r2, r3, #1
 8001e3e:	60ba      	str	r2, [r7, #8]
 8001e40:	b2ca      	uxtb	r2, r1
 8001e42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3301      	adds	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	dbf0      	blt.n	8001e34 <_read+0x12>
  }

  return len;
 8001e52:	687b      	ldr	r3, [r7, #4]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	e009      	b.n	8001e82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	60ba      	str	r2, [r7, #8]
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dbf1      	blt.n	8001e6e <_write+0x12>
  }
  return len;
 8001e8a:	687b      	ldr	r3, [r7, #4]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <_close>:

int _close(int file)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ebc:	605a      	str	r2, [r3, #4]
  return 0;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <_isatty>:

int _isatty(int file)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ed4:	2301      	movs	r3, #1
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b085      	sub	sp, #20
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	60f8      	str	r0, [r7, #12]
 8001eea:	60b9      	str	r1, [r7, #8]
 8001eec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3714      	adds	r7, #20
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f04:	4a14      	ldr	r2, [pc, #80]	@ (8001f58 <_sbrk+0x5c>)
 8001f06:	4b15      	ldr	r3, [pc, #84]	@ (8001f5c <_sbrk+0x60>)
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f10:	4b13      	ldr	r3, [pc, #76]	@ (8001f60 <_sbrk+0x64>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d102      	bne.n	8001f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <_sbrk+0x64>)
 8001f1a:	4a12      	ldr	r2, [pc, #72]	@ (8001f64 <_sbrk+0x68>)
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f1e:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d207      	bcs.n	8001f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f2c:	f004 fce4 	bl	80068f8 <__errno>
 8001f30:	4603      	mov	r3, r0
 8001f32:	220c      	movs	r2, #12
 8001f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f36:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3a:	e009      	b.n	8001f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f3c:	4b08      	ldr	r3, [pc, #32]	@ (8001f60 <_sbrk+0x64>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f42:	4b07      	ldr	r3, [pc, #28]	@ (8001f60 <_sbrk+0x64>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4413      	add	r3, r2
 8001f4a:	4a05      	ldr	r2, [pc, #20]	@ (8001f60 <_sbrk+0x64>)
 8001f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3718      	adds	r7, #24
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20020000 	.word	0x20020000
 8001f5c:	00000400 	.word	0x00000400
 8001f60:	20004ea0 	.word	0x20004ea0
 8001f64:	20004ff8 	.word	0x20004ff8

08001f68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <SystemInit+0x20>)
 8001f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f72:	4a05      	ldr	r2, [pc, #20]	@ (8001f88 <SystemInit+0x20>)
 8001f74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f8c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001fc4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f90:	f7ff ffea 	bl	8001f68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f94:	480c      	ldr	r0, [pc, #48]	@ (8001fc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f96:	490d      	ldr	r1, [pc, #52]	@ (8001fcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f98:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f9c:	e002      	b.n	8001fa4 <LoopCopyDataInit>

08001f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa2:	3304      	adds	r3, #4

08001fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fa8:	d3f9      	bcc.n	8001f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001faa:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001fac:	4c0a      	ldr	r4, [pc, #40]	@ (8001fd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb0:	e001      	b.n	8001fb6 <LoopFillZerobss>

08001fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb4:	3204      	adds	r2, #4

08001fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fb8:	d3fb      	bcc.n	8001fb2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fba:	f004 fca3 	bl	8006904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fbe:	f7ff fa5b 	bl	8001478 <main>
  bx  lr    
 8001fc2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001fc4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fcc:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001fd0:	0801ac94 	.word	0x0801ac94
  ldr r2, =_sbss
 8001fd4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001fd8:	20004ff4 	.word	0x20004ff4

08001fdc <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fdc:	e7fe      	b.n	8001fdc <CAN1_RX0_IRQHandler>
	...

08001fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <HAL_Init+0x40>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a0d      	ldr	r2, [pc, #52]	@ (8002020 <HAL_Init+0x40>)
 8001fea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <HAL_Init+0x40>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8002020 <HAL_Init+0x40>)
 8001ff6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ffa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ffc:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <HAL_Init+0x40>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a07      	ldr	r2, [pc, #28]	@ (8002020 <HAL_Init+0x40>)
 8002002:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002006:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002008:	2003      	movs	r0, #3
 800200a:	f000 fdcb 	bl	8002ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800200e:	200f      	movs	r0, #15
 8002010:	f000 f808 	bl	8002024 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002014:	f7ff fd76 	bl	8001b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40023c00 	.word	0x40023c00

08002024 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800202c:	4b12      	ldr	r3, [pc, #72]	@ (8002078 <HAL_InitTick+0x54>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <HAL_InitTick+0x58>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800203a:	fbb3 f3f1 	udiv	r3, r3, r1
 800203e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002042:	4618      	mov	r0, r3
 8002044:	f000 fde3 	bl	8002c0e <HAL_SYSTICK_Config>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e00e      	b.n	8002070 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b0f      	cmp	r3, #15
 8002056:	d80a      	bhi.n	800206e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002058:	2200      	movs	r2, #0
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	f04f 30ff 	mov.w	r0, #4294967295
 8002060:	f000 fdab 	bl	8002bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002064:	4a06      	ldr	r2, [pc, #24]	@ (8002080 <HAL_InitTick+0x5c>)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	e000      	b.n	8002070 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
}
 8002070:	4618      	mov	r0, r3
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	2000000c 	.word	0x2000000c
 800207c:	20000014 	.word	0x20000014
 8002080:	20000010 	.word	0x20000010

08002084 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002088:	4b06      	ldr	r3, [pc, #24]	@ (80020a4 <HAL_IncTick+0x20>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <HAL_IncTick+0x24>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4413      	add	r3, r2
 8002094:	4a04      	ldr	r2, [pc, #16]	@ (80020a8 <HAL_IncTick+0x24>)
 8002096:	6013      	str	r3, [r2, #0]
}
 8002098:	bf00      	nop
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	20000014 	.word	0x20000014
 80020a8:	20004ea4 	.word	0x20004ea4

080020ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return uwTick;
 80020b0:	4b03      	ldr	r3, [pc, #12]	@ (80020c0 <HAL_GetTick+0x14>)
 80020b2:	681b      	ldr	r3, [r3, #0]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	20004ea4 	.word	0x20004ea4

080020c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020cc:	f7ff ffee 	bl	80020ac <HAL_GetTick>
 80020d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020dc:	d005      	beq.n	80020ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020de:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <HAL_Delay+0x44>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	4413      	add	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020ea:	bf00      	nop
 80020ec:	f7ff ffde 	bl	80020ac <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d8f7      	bhi.n	80020ec <HAL_Delay+0x28>
  {
  }
}
 80020fc:	bf00      	nop
 80020fe:	bf00      	nop
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	20000014 	.word	0x20000014

0800210c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002114:	2300      	movs	r3, #0
 8002116:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e033      	b.n	800218a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d109      	bne.n	800213e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff fd12 	bl	8001b54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b00      	cmp	r3, #0
 8002148:	d118      	bne.n	800217c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002152:	f023 0302 	bic.w	r3, r3, #2
 8002156:	f043 0202 	orr.w	r2, r3, #2
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 fb4a 	bl	80027f8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f023 0303 	bic.w	r3, r3, #3
 8002172:	f043 0201 	orr.w	r2, r3, #1
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	641a      	str	r2, [r3, #64]	@ 0x40
 800217a:	e001      	b.n	8002180 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
}
 800218a:	4618      	mov	r0, r3
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
	...

08002194 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800219c:	2300      	movs	r3, #0
 800219e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_ADC_Start_IT+0x1a>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e0bd      	b.n	800232a <HAL_ADC_Start_IT+0x196>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d018      	beq.n	80021f6 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689a      	ldr	r2, [r3, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f042 0201 	orr.w	r2, r2, #1
 80021d2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021d4:	4b58      	ldr	r3, [pc, #352]	@ (8002338 <HAL_ADC_Start_IT+0x1a4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a58      	ldr	r2, [pc, #352]	@ (800233c <HAL_ADC_Start_IT+0x1a8>)
 80021da:	fba2 2303 	umull	r2, r3, r2, r3
 80021de:	0c9a      	lsrs	r2, r3, #18
 80021e0:	4613      	mov	r3, r2
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	4413      	add	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021e8:	e002      	b.n	80021f0 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1f9      	bne.n	80021ea <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b01      	cmp	r3, #1
 8002202:	f040 8085 	bne.w	8002310 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800220e:	f023 0301 	bic.w	r3, r3, #1
 8002212:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d007      	beq.n	8002238 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002230:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002240:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002244:	d106      	bne.n	8002254 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224a:	f023 0206 	bic.w	r2, r3, #6
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	645a      	str	r2, [r3, #68]	@ 0x44
 8002252:	e002      	b.n	800225a <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002262:	4b37      	ldr	r3, [pc, #220]	@ (8002340 <HAL_ADC_Start_IT+0x1ac>)
 8002264:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800226e:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800227e:	f043 0320 	orr.w	r3, r3, #32
 8002282:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	2b00      	cmp	r3, #0
 800228e:	d12a      	bne.n	80022e6 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a2b      	ldr	r2, [pc, #172]	@ (8002344 <HAL_ADC_Start_IT+0x1b0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d015      	beq.n	80022c6 <HAL_ADC_Start_IT+0x132>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a2a      	ldr	r2, [pc, #168]	@ (8002348 <HAL_ADC_Start_IT+0x1b4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d105      	bne.n	80022b0 <HAL_ADC_Start_IT+0x11c>
 80022a4:	4b26      	ldr	r3, [pc, #152]	@ (8002340 <HAL_ADC_Start_IT+0x1ac>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f003 031f 	and.w	r3, r3, #31
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d00a      	beq.n	80022c6 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a25      	ldr	r2, [pc, #148]	@ (800234c <HAL_ADC_Start_IT+0x1b8>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d136      	bne.n	8002328 <HAL_ADC_Start_IT+0x194>
 80022ba:	4b21      	ldr	r3, [pc, #132]	@ (8002340 <HAL_ADC_Start_IT+0x1ac>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d130      	bne.n	8002328 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d129      	bne.n	8002328 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	e020      	b.n	8002328 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a16      	ldr	r2, [pc, #88]	@ (8002344 <HAL_ADC_Start_IT+0x1b0>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d11b      	bne.n	8002328 <HAL_ADC_Start_IT+0x194>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d114      	bne.n	8002328 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	e00b      	b.n	8002328 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	f043 0210 	orr.w	r2, r3, #16
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002320:	f043 0201 	orr.w	r2, r3, #1
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	2000000c 	.word	0x2000000c
 800233c:	431bde83 	.word	0x431bde83
 8002340:	40012300 	.word	0x40012300
 8002344:	40012000 	.word	0x40012000
 8002348:	40012100 	.word	0x40012100
 800234c:	40012200 	.word	0x40012200

08002350 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	2300      	movs	r3, #0
 800235e:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d049      	beq.n	800241a <HAL_ADC_IRQHandler+0xca>
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d046      	beq.n	800241a <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002390:	f003 0310 	and.w	r3, r3, #16
 8002394:	2b00      	cmp	r3, #0
 8002396:	d105      	bne.n	80023a4 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d12b      	bne.n	800240a <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d127      	bne.n	800240a <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d006      	beq.n	80023d6 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d119      	bne.n	800240a <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f022 0220 	bic.w	r2, r2, #32
 80023e4:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002402:	f043 0201 	orr.w	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f7ff fb20 	bl	8001a50 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f06f 0212 	mvn.w	r2, #18
 8002418:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002428:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d057      	beq.n	80024e0 <HAL_ADC_IRQHandler+0x190>
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d054      	beq.n	80024e0 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	2b00      	cmp	r3, #0
 8002440:	d105      	bne.n	800244e <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002446:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002458:	2b00      	cmp	r3, #0
 800245a:	d139      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002462:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002466:	2b00      	cmp	r3, #0
 8002468:	d006      	beq.n	8002478 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002474:	2b00      	cmp	r3, #0
 8002476:	d12b      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002482:	2b00      	cmp	r3, #0
 8002484:	d124      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002490:	2b00      	cmp	r3, #0
 8002492:	d11d      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002498:	2b00      	cmp	r3, #0
 800249a:	d119      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	685a      	ldr	r2, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024aa:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d105      	bne.n	80024d0 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	f043 0201 	orr.w	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fa8d 	bl	80029f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f06f 020c 	mvn.w	r2, #12
 80024de:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ee:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d017      	beq.n	8002526 <HAL_ADC_IRQHandler+0x1d6>
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d014      	beq.n	8002526 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	2b01      	cmp	r3, #1
 8002508:	d10d      	bne.n	8002526 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f837 	bl	800258a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f06f 0201 	mvn.w	r2, #1
 8002524:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f003 0320 	and.w	r3, r3, #32
 800252c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002534:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d015      	beq.n	8002568 <HAL_ADC_IRQHandler+0x218>
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d012      	beq.n	8002568 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f043 0202 	orr.w	r2, r3, #2
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f06f 0220 	mvn.w	r2, #32
 8002556:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 f820 	bl	800259e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f06f 0220 	mvn.w	r2, #32
 8002566:	601a      	str	r2, [r3, #0]
  }
}
 8002568:	bf00      	nop
 800256a:	3718      	adds	r7, #24
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80025a6:	bf00      	nop
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d101      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x1c>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e105      	b.n	80027dc <HAL_ADC_ConfigChannel+0x228>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2b09      	cmp	r3, #9
 80025de:	d925      	bls.n	800262c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68d9      	ldr	r1, [r3, #12]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	461a      	mov	r2, r3
 80025ee:	4613      	mov	r3, r2
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	4413      	add	r3, r2
 80025f4:	3b1e      	subs	r3, #30
 80025f6:	2207      	movs	r2, #7
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43da      	mvns	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	400a      	ands	r2, r1
 8002604:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68d9      	ldr	r1, [r3, #12]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	b29b      	uxth	r3, r3
 8002616:	4618      	mov	r0, r3
 8002618:	4603      	mov	r3, r0
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4403      	add	r3, r0
 800261e:	3b1e      	subs	r3, #30
 8002620:	409a      	lsls	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	e022      	b.n	8002672 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6919      	ldr	r1, [r3, #16]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	461a      	mov	r2, r3
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	2207      	movs	r2, #7
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43da      	mvns	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	400a      	ands	r2, r1
 800264e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6919      	ldr	r1, [r3, #16]
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	b29b      	uxth	r3, r3
 8002660:	4618      	mov	r0, r3
 8002662:	4603      	mov	r3, r0
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	4403      	add	r3, r0
 8002668:	409a      	lsls	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	2b06      	cmp	r3, #6
 8002678:	d824      	bhi.n	80026c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685a      	ldr	r2, [r3, #4]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	3b05      	subs	r3, #5
 800268c:	221f      	movs	r2, #31
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43da      	mvns	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	400a      	ands	r2, r1
 800269a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	4618      	mov	r0, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	3b05      	subs	r3, #5
 80026b6:	fa00 f203 	lsl.w	r2, r0, r3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	430a      	orrs	r2, r1
 80026c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80026c2:	e04c      	b.n	800275e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b0c      	cmp	r3, #12
 80026ca:	d824      	bhi.n	8002716 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	685a      	ldr	r2, [r3, #4]
 80026d6:	4613      	mov	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	4413      	add	r3, r2
 80026dc:	3b23      	subs	r3, #35	@ 0x23
 80026de:	221f      	movs	r2, #31
 80026e0:	fa02 f303 	lsl.w	r3, r2, r3
 80026e4:	43da      	mvns	r2, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	400a      	ands	r2, r1
 80026ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	4618      	mov	r0, r3
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	3b23      	subs	r3, #35	@ 0x23
 8002708:	fa00 f203 	lsl.w	r2, r0, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
 8002714:	e023      	b.n	800275e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685a      	ldr	r2, [r3, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	3b41      	subs	r3, #65	@ 0x41
 8002728:	221f      	movs	r2, #31
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43da      	mvns	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	400a      	ands	r2, r1
 8002736:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	4618      	mov	r0, r3
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	3b41      	subs	r3, #65	@ 0x41
 8002752:	fa00 f203 	lsl.w	r2, r0, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800275e:	4b22      	ldr	r3, [pc, #136]	@ (80027e8 <HAL_ADC_ConfigChannel+0x234>)
 8002760:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a21      	ldr	r2, [pc, #132]	@ (80027ec <HAL_ADC_ConfigChannel+0x238>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d109      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x1cc>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b12      	cmp	r3, #18
 8002772:	d105      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a19      	ldr	r2, [pc, #100]	@ (80027ec <HAL_ADC_ConfigChannel+0x238>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d123      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x21e>
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b10      	cmp	r3, #16
 8002790:	d003      	beq.n	800279a <HAL_ADC_ConfigChannel+0x1e6>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2b11      	cmp	r3, #17
 8002798:	d11b      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b10      	cmp	r3, #16
 80027ac:	d111      	bne.n	80027d2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027ae:	4b10      	ldr	r3, [pc, #64]	@ (80027f0 <HAL_ADC_ConfigChannel+0x23c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a10      	ldr	r2, [pc, #64]	@ (80027f4 <HAL_ADC_ConfigChannel+0x240>)
 80027b4:	fba2 2303 	umull	r2, r3, r2, r3
 80027b8:	0c9a      	lsrs	r2, r3, #18
 80027ba:	4613      	mov	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	4413      	add	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027c4:	e002      	b.n	80027cc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	3b01      	subs	r3, #1
 80027ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d1f9      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3714      	adds	r7, #20
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr
 80027e8:	40012300 	.word	0x40012300
 80027ec:	40012000 	.word	0x40012000
 80027f0:	2000000c 	.word	0x2000000c
 80027f4:	431bde83 	.word	0x431bde83

080027f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002800:	4b79      	ldr	r3, [pc, #484]	@ (80029e8 <ADC_Init+0x1f0>)
 8002802:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	685a      	ldr	r2, [r3, #4]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	431a      	orrs	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800282c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6859      	ldr	r1, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	021a      	lsls	r2, r3, #8
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	689a      	ldr	r2, [r3, #8]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002872:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6899      	ldr	r1, [r3, #8]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	68da      	ldr	r2, [r3, #12]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	430a      	orrs	r2, r1
 8002884:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800288a:	4a58      	ldr	r2, [pc, #352]	@ (80029ec <ADC_Init+0x1f4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d022      	beq.n	80028d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800289e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6899      	ldr	r1, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6899      	ldr	r1, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	430a      	orrs	r2, r1
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	e00f      	b.n	80028f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689a      	ldr	r2, [r3, #8]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028f4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689a      	ldr	r2, [r3, #8]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0202 	bic.w	r2, r2, #2
 8002904:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6899      	ldr	r1, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7e1b      	ldrb	r3, [r3, #24]
 8002910:	005a      	lsls	r2, r3, #1
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d01b      	beq.n	800295c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002932:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002942:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6859      	ldr	r1, [r3, #4]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294e:	3b01      	subs	r3, #1
 8002950:	035a      	lsls	r2, r3, #13
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	e007      	b.n	800296c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800296a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800297a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	3b01      	subs	r3, #1
 8002988:	051a      	lsls	r2, r3, #20
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	430a      	orrs	r2, r1
 8002990:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689a      	ldr	r2, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6899      	ldr	r1, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029ae:	025a      	lsls	r2, r3, #9
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6899      	ldr	r1, [r3, #8]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	029a      	lsls	r2, r3, #10
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	609a      	str	r2, [r3, #8]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr
 80029e8:	40012300 	.word	0x40012300
 80029ec:	0f000001 	.word	0x0f000001

080029f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a14:	4b0c      	ldr	r3, [pc, #48]	@ (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a20:	4013      	ands	r3, r2
 8002a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a36:	4a04      	ldr	r2, [pc, #16]	@ (8002a48 <__NVIC_SetPriorityGrouping+0x44>)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	60d3      	str	r3, [r2, #12]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000ed00 	.word	0xe000ed00

08002a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a50:	4b04      	ldr	r3, [pc, #16]	@ (8002a64 <__NVIC_GetPriorityGrouping+0x18>)
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	0a1b      	lsrs	r3, r3, #8
 8002a56:	f003 0307 	and.w	r3, r3, #7
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000ed00 	.word	0xe000ed00

08002a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	db0b      	blt.n	8002a92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	f003 021f 	and.w	r2, r3, #31
 8002a80:	4907      	ldr	r1, [pc, #28]	@ (8002aa0 <__NVIC_EnableIRQ+0x38>)
 8002a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a86:	095b      	lsrs	r3, r3, #5
 8002a88:	2001      	movs	r0, #1
 8002a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100

08002aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6039      	str	r1, [r7, #0]
 8002aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	db0a      	blt.n	8002ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	b2da      	uxtb	r2, r3
 8002abc:	490c      	ldr	r1, [pc, #48]	@ (8002af0 <__NVIC_SetPriority+0x4c>)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	0112      	lsls	r2, r2, #4
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002acc:	e00a      	b.n	8002ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4908      	ldr	r1, [pc, #32]	@ (8002af4 <__NVIC_SetPriority+0x50>)
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f003 030f 	and.w	r3, r3, #15
 8002ada:	3b04      	subs	r3, #4
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	761a      	strb	r2, [r3, #24]
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr
 8002af0:	e000e100 	.word	0xe000e100
 8002af4:	e000ed00 	.word	0xe000ed00

08002af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	@ 0x24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f1c3 0307 	rsb	r3, r3, #7
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	bf28      	it	cs
 8002b16:	2304      	movcs	r3, #4
 8002b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	3304      	adds	r3, #4
 8002b1e:	2b06      	cmp	r3, #6
 8002b20:	d902      	bls.n	8002b28 <NVIC_EncodePriority+0x30>
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3b03      	subs	r3, #3
 8002b26:	e000      	b.n	8002b2a <NVIC_EncodePriority+0x32>
 8002b28:	2300      	movs	r3, #0
 8002b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43da      	mvns	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	43d9      	mvns	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b50:	4313      	orrs	r3, r2
         );
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3724      	adds	r7, #36	@ 0x24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
	...

08002b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b082      	sub	sp, #8
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b70:	d301      	bcc.n	8002b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b72:	2301      	movs	r3, #1
 8002b74:	e00f      	b.n	8002b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b76:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba0 <SysTick_Config+0x40>)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b7e:	210f      	movs	r1, #15
 8002b80:	f04f 30ff 	mov.w	r0, #4294967295
 8002b84:	f7ff ff8e 	bl	8002aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b88:	4b05      	ldr	r3, [pc, #20]	@ (8002ba0 <SysTick_Config+0x40>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b8e:	4b04      	ldr	r3, [pc, #16]	@ (8002ba0 <SysTick_Config+0x40>)
 8002b90:	2207      	movs	r2, #7
 8002b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	e000e010 	.word	0xe000e010

08002ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff ff29 	bl	8002a04 <__NVIC_SetPriorityGrouping>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b086      	sub	sp, #24
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	60b9      	str	r1, [r7, #8]
 8002bc4:	607a      	str	r2, [r7, #4]
 8002bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bcc:	f7ff ff3e 	bl	8002a4c <__NVIC_GetPriorityGrouping>
 8002bd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	68b9      	ldr	r1, [r7, #8]
 8002bd6:	6978      	ldr	r0, [r7, #20]
 8002bd8:	f7ff ff8e 	bl	8002af8 <NVIC_EncodePriority>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be2:	4611      	mov	r1, r2
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ff5d 	bl	8002aa4 <__NVIC_SetPriority>
}
 8002bea:	bf00      	nop
 8002bec:	3718      	adds	r7, #24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ff31 	bl	8002a68 <__NVIC_EnableIRQ>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f7ff ffa2 	bl	8002b60 <SysTick_Config>
 8002c1c:	4603      	mov	r3, r0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c34:	f7ff fa3a 	bl	80020ac <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e099      	b.n	8002d78 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0201 	bic.w	r2, r2, #1
 8002c62:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c64:	e00f      	b.n	8002c86 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c66:	f7ff fa21 	bl	80020ac <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b05      	cmp	r3, #5
 8002c72:	d908      	bls.n	8002c86 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2220      	movs	r2, #32
 8002c78:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2203      	movs	r2, #3
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e078      	b.n	8002d78 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 0301 	and.w	r3, r3, #1
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1e8      	bne.n	8002c66 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	4b38      	ldr	r3, [pc, #224]	@ (8002d80 <HAL_DMA_Init+0x158>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cd2:	697a      	ldr	r2, [r7, #20]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d107      	bne.n	8002cf0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f023 0307 	bic.w	r3, r3, #7
 8002d06:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	2b04      	cmp	r3, #4
 8002d18:	d117      	bne.n	8002d4a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00e      	beq.n	8002d4a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 fa91 	bl	8003254 <DMA_CheckFifoParam>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d008      	beq.n	8002d4a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2240      	movs	r2, #64	@ 0x40
 8002d3c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d46:	2301      	movs	r3, #1
 8002d48:	e016      	b.n	8002d78 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 fa48 	bl	80031e8 <DMA_CalcBaseAndBitshift>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d60:	223f      	movs	r2, #63	@ 0x3f
 8002d62:	409a      	lsls	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	f010803f 	.word	0xf010803f

08002d84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b086      	sub	sp, #24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	60f8      	str	r0, [r7, #12]
 8002d8c:	60b9      	str	r1, [r7, #8]
 8002d8e:	607a      	str	r2, [r7, #4]
 8002d90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d92:	2300      	movs	r3, #0
 8002d94:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_DMA_Start_IT+0x26>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e040      	b.n	8002e2c <HAL_DMA_Start_IT+0xa8>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d12f      	bne.n	8002e1e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	68b9      	ldr	r1, [r7, #8]
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 f9da 	bl	800318c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ddc:	223f      	movs	r2, #63	@ 0x3f
 8002dde:	409a      	lsls	r2, r3
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f042 0216 	orr.w	r2, r2, #22
 8002df2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d007      	beq.n	8002e0c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0208 	orr.w	r2, r2, #8
 8002e0a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f042 0201 	orr.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]
 8002e1c:	e005      	b.n	8002e2a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e26:	2302      	movs	r3, #2
 8002e28:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3718      	adds	r7, #24
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d004      	beq.n	8002e52 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2280      	movs	r2, #128	@ 0x80
 8002e4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e00c      	b.n	8002e6c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2205      	movs	r2, #5
 8002e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f022 0201 	bic.w	r2, r2, #1
 8002e68:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e84:	4b8e      	ldr	r3, [pc, #568]	@ (80030c0 <HAL_DMA_IRQHandler+0x248>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a8e      	ldr	r2, [pc, #568]	@ (80030c4 <HAL_DMA_IRQHandler+0x24c>)
 8002e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e8e:	0a9b      	lsrs	r3, r3, #10
 8002e90:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea2:	2208      	movs	r2, #8
 8002ea4:	409a      	lsls	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d01a      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d013      	beq.n	8002ee4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0204 	bic.w	r2, r2, #4
 8002eca:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	409a      	lsls	r2, r3
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002edc:	f043 0201 	orr.w	r2, r3, #1
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee8:	2201      	movs	r2, #1
 8002eea:	409a      	lsls	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d012      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00b      	beq.n	8002f1a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f06:	2201      	movs	r2, #1
 8002f08:	409a      	lsls	r2, r3
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f12:	f043 0202 	orr.w	r2, r3, #2
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1e:	2204      	movs	r2, #4
 8002f20:	409a      	lsls	r2, r3
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	4013      	ands	r3, r2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d012      	beq.n	8002f50 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0302 	and.w	r3, r3, #2
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00b      	beq.n	8002f50 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f48:	f043 0204 	orr.w	r2, r3, #4
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f54:	2210      	movs	r2, #16
 8002f56:	409a      	lsls	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4013      	ands	r3, r2
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d043      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d03c      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f72:	2210      	movs	r2, #16
 8002f74:	409a      	lsls	r2, r3
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d018      	beq.n	8002fba <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d108      	bne.n	8002fa8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d024      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	4798      	blx	r3
 8002fa6:	e01f      	b.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d01b      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	4798      	blx	r3
 8002fb8:	e016      	b.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d107      	bne.n	8002fd8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0208 	bic.w	r2, r2, #8
 8002fd6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d003      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	2220      	movs	r2, #32
 8002fee:	409a      	lsls	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 808f 	beq.w	8003118 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0310 	and.w	r3, r3, #16
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 8087 	beq.w	8003118 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300e:	2220      	movs	r2, #32
 8003010:	409a      	lsls	r2, r3
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b05      	cmp	r3, #5
 8003020:	d136      	bne.n	8003090 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0216 	bic.w	r2, r2, #22
 8003030:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695a      	ldr	r2, [r3, #20]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003040:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003046:	2b00      	cmp	r3, #0
 8003048:	d103      	bne.n	8003052 <HAL_DMA_IRQHandler+0x1da>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800304e:	2b00      	cmp	r3, #0
 8003050:	d007      	beq.n	8003062 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 0208 	bic.w	r2, r2, #8
 8003060:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003066:	223f      	movs	r2, #63	@ 0x3f
 8003068:	409a      	lsls	r2, r3
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003082:	2b00      	cmp	r3, #0
 8003084:	d07e      	beq.n	8003184 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	4798      	blx	r3
        }
        return;
 800308e:	e079      	b.n	8003184 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d01d      	beq.n	80030da <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10d      	bne.n	80030c8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d031      	beq.n	8003118 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
 80030bc:	e02c      	b.n	8003118 <HAL_DMA_IRQHandler+0x2a0>
 80030be:	bf00      	nop
 80030c0:	2000000c 	.word	0x2000000c
 80030c4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d023      	beq.n	8003118 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	4798      	blx	r3
 80030d8:	e01e      	b.n	8003118 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10f      	bne.n	8003108 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0210 	bic.w	r2, r2, #16
 80030f6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800311c:	2b00      	cmp	r3, #0
 800311e:	d032      	beq.n	8003186 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003124:	f003 0301 	and.w	r3, r3, #1
 8003128:	2b00      	cmp	r3, #0
 800312a:	d022      	beq.n	8003172 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2205      	movs	r2, #5
 8003130:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0201 	bic.w	r2, r2, #1
 8003142:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	3301      	adds	r3, #1
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	429a      	cmp	r2, r3
 800314e:	d307      	bcc.n	8003160 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f2      	bne.n	8003144 <HAL_DMA_IRQHandler+0x2cc>
 800315e:	e000      	b.n	8003162 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003160:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003176:	2b00      	cmp	r3, #0
 8003178:	d005      	beq.n	8003186 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	4798      	blx	r3
 8003182:	e000      	b.n	8003186 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003184:	bf00      	nop
    }
  }
}
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
 8003198:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031a8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	2b40      	cmp	r3, #64	@ 0x40
 80031b8:	d108      	bne.n	80031cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68ba      	ldr	r2, [r7, #8]
 80031c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031ca:	e007      	b.n	80031dc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	68ba      	ldr	r2, [r7, #8]
 80031d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	60da      	str	r2, [r3, #12]
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e6:	4770      	bx	lr

080031e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	3b10      	subs	r3, #16
 80031f8:	4a14      	ldr	r2, [pc, #80]	@ (800324c <DMA_CalcBaseAndBitshift+0x64>)
 80031fa:	fba2 2303 	umull	r2, r3, r2, r3
 80031fe:	091b      	lsrs	r3, r3, #4
 8003200:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003202:	4a13      	ldr	r2, [pc, #76]	@ (8003250 <DMA_CalcBaseAndBitshift+0x68>)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4413      	add	r3, r2
 8003208:	781b      	ldrb	r3, [r3, #0]
 800320a:	461a      	mov	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2b03      	cmp	r3, #3
 8003214:	d909      	bls.n	800322a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800321e:	f023 0303 	bic.w	r3, r3, #3
 8003222:	1d1a      	adds	r2, r3, #4
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	659a      	str	r2, [r3, #88]	@ 0x58
 8003228:	e007      	b.n	800323a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003232:	f023 0303 	bic.w	r3, r3, #3
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800323e:	4618      	mov	r0, r3
 8003240:	3714      	adds	r7, #20
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	aaaaaaab 	.word	0xaaaaaaab
 8003250:	0800773c 	.word	0x0800773c

08003254 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003264:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d11f      	bne.n	80032ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b03      	cmp	r3, #3
 8003272:	d856      	bhi.n	8003322 <DMA_CheckFifoParam+0xce>
 8003274:	a201      	add	r2, pc, #4	@ (adr r2, 800327c <DMA_CheckFifoParam+0x28>)
 8003276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327a:	bf00      	nop
 800327c:	0800328d 	.word	0x0800328d
 8003280:	0800329f 	.word	0x0800329f
 8003284:	0800328d 	.word	0x0800328d
 8003288:	08003323 	.word	0x08003323
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003290:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d046      	beq.n	8003326 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800329c:	e043      	b.n	8003326 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032a6:	d140      	bne.n	800332a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ac:	e03d      	b.n	800332a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032b6:	d121      	bne.n	80032fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b03      	cmp	r3, #3
 80032bc:	d837      	bhi.n	800332e <DMA_CheckFifoParam+0xda>
 80032be:	a201      	add	r2, pc, #4	@ (adr r2, 80032c4 <DMA_CheckFifoParam+0x70>)
 80032c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c4:	080032d5 	.word	0x080032d5
 80032c8:	080032db 	.word	0x080032db
 80032cc:	080032d5 	.word	0x080032d5
 80032d0:	080032ed 	.word	0x080032ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	73fb      	strb	r3, [r7, #15]
      break;
 80032d8:	e030      	b.n	800333c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d025      	beq.n	8003332 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ea:	e022      	b.n	8003332 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032f4:	d11f      	bne.n	8003336 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032fa:	e01c      	b.n	8003336 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d903      	bls.n	800330a <DMA_CheckFifoParam+0xb6>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b03      	cmp	r3, #3
 8003306:	d003      	beq.n	8003310 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003308:	e018      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	73fb      	strb	r3, [r7, #15]
      break;
 800330e:	e015      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003314:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00e      	beq.n	800333a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	73fb      	strb	r3, [r7, #15]
      break;
 8003320:	e00b      	b.n	800333a <DMA_CheckFifoParam+0xe6>
      break;
 8003322:	bf00      	nop
 8003324:	e00a      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;
 8003326:	bf00      	nop
 8003328:	e008      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;
 800332a:	bf00      	nop
 800332c:	e006      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;
 800332e:	bf00      	nop
 8003330:	e004      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;
 8003332:	bf00      	nop
 8003334:	e002      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;   
 8003336:	bf00      	nop
 8003338:	e000      	b.n	800333c <DMA_CheckFifoParam+0xe8>
      break;
 800333a:	bf00      	nop
    }
  } 
  
  return status; 
 800333c:	7bfb      	ldrb	r3, [r7, #15]
}
 800333e:	4618      	mov	r0, r3
 8003340:	3714      	adds	r7, #20
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop

0800334c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800334c:	b480      	push	{r7}
 800334e:	b089      	sub	sp, #36	@ 0x24
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003356:	2300      	movs	r3, #0
 8003358:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003362:	2300      	movs	r3, #0
 8003364:	61fb      	str	r3, [r7, #28]
 8003366:	e16b      	b.n	8003640 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003368:	2201      	movs	r2, #1
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	697a      	ldr	r2, [r7, #20]
 8003378:	4013      	ands	r3, r2
 800337a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	429a      	cmp	r2, r3
 8003382:	f040 815a 	bne.w	800363a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f003 0303 	and.w	r3, r3, #3
 800338e:	2b01      	cmp	r3, #1
 8003390:	d005      	beq.n	800339e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800339a:	2b02      	cmp	r3, #2
 800339c:	d130      	bne.n	8003400 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	2203      	movs	r2, #3
 80033aa:	fa02 f303 	lsl.w	r3, r2, r3
 80033ae:	43db      	mvns	r3, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4013      	ands	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	68da      	ldr	r2, [r3, #12]
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d4:	2201      	movs	r2, #1
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	f003 0201 	and.w	r2, r3, #1
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 0303 	and.w	r3, r3, #3
 8003408:	2b03      	cmp	r3, #3
 800340a:	d017      	beq.n	800343c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	2203      	movs	r2, #3
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	43db      	mvns	r3, r3
 800341e:	69ba      	ldr	r2, [r7, #24]
 8003420:	4013      	ands	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4313      	orrs	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f003 0303 	and.w	r3, r3, #3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d123      	bne.n	8003490 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	08da      	lsrs	r2, r3, #3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	3208      	adds	r2, #8
 8003450:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003454:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	220f      	movs	r2, #15
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	4013      	ands	r3, r2
 800346a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	691a      	ldr	r2, [r3, #16]
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0307 	and.w	r3, r3, #7
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	69ba      	ldr	r2, [r7, #24]
 800347e:	4313      	orrs	r3, r2
 8003480:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	08da      	lsrs	r2, r3, #3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	3208      	adds	r2, #8
 800348a:	69b9      	ldr	r1, [r7, #24]
 800348c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	005b      	lsls	r3, r3, #1
 800349a:	2203      	movs	r2, #3
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	43db      	mvns	r3, r3
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	4013      	ands	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0203 	and.w	r2, r3, #3
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	fa02 f303 	lsl.w	r3, r2, r3
 80034b8:	69ba      	ldr	r2, [r7, #24]
 80034ba:	4313      	orrs	r3, r2
 80034bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80b4 	beq.w	800363a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	4b60      	ldr	r3, [pc, #384]	@ (8003658 <HAL_GPIO_Init+0x30c>)
 80034d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034da:	4a5f      	ldr	r2, [pc, #380]	@ (8003658 <HAL_GPIO_Init+0x30c>)
 80034dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003658 <HAL_GPIO_Init+0x30c>)
 80034e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ea:	60fb      	str	r3, [r7, #12]
 80034ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034ee:	4a5b      	ldr	r2, [pc, #364]	@ (800365c <HAL_GPIO_Init+0x310>)
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	089b      	lsrs	r3, r3, #2
 80034f4:	3302      	adds	r3, #2
 80034f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	220f      	movs	r2, #15
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	69ba      	ldr	r2, [r7, #24]
 800350e:	4013      	ands	r3, r2
 8003510:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a52      	ldr	r2, [pc, #328]	@ (8003660 <HAL_GPIO_Init+0x314>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d02b      	beq.n	8003572 <HAL_GPIO_Init+0x226>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a51      	ldr	r2, [pc, #324]	@ (8003664 <HAL_GPIO_Init+0x318>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d025      	beq.n	800356e <HAL_GPIO_Init+0x222>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a50      	ldr	r2, [pc, #320]	@ (8003668 <HAL_GPIO_Init+0x31c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d01f      	beq.n	800356a <HAL_GPIO_Init+0x21e>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a4f      	ldr	r2, [pc, #316]	@ (800366c <HAL_GPIO_Init+0x320>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d019      	beq.n	8003566 <HAL_GPIO_Init+0x21a>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a4e      	ldr	r2, [pc, #312]	@ (8003670 <HAL_GPIO_Init+0x324>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_GPIO_Init+0x216>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a4d      	ldr	r2, [pc, #308]	@ (8003674 <HAL_GPIO_Init+0x328>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d00d      	beq.n	800355e <HAL_GPIO_Init+0x212>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a4c      	ldr	r2, [pc, #304]	@ (8003678 <HAL_GPIO_Init+0x32c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d007      	beq.n	800355a <HAL_GPIO_Init+0x20e>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a4b      	ldr	r2, [pc, #300]	@ (800367c <HAL_GPIO_Init+0x330>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d101      	bne.n	8003556 <HAL_GPIO_Init+0x20a>
 8003552:	2307      	movs	r3, #7
 8003554:	e00e      	b.n	8003574 <HAL_GPIO_Init+0x228>
 8003556:	2308      	movs	r3, #8
 8003558:	e00c      	b.n	8003574 <HAL_GPIO_Init+0x228>
 800355a:	2306      	movs	r3, #6
 800355c:	e00a      	b.n	8003574 <HAL_GPIO_Init+0x228>
 800355e:	2305      	movs	r3, #5
 8003560:	e008      	b.n	8003574 <HAL_GPIO_Init+0x228>
 8003562:	2304      	movs	r3, #4
 8003564:	e006      	b.n	8003574 <HAL_GPIO_Init+0x228>
 8003566:	2303      	movs	r3, #3
 8003568:	e004      	b.n	8003574 <HAL_GPIO_Init+0x228>
 800356a:	2302      	movs	r3, #2
 800356c:	e002      	b.n	8003574 <HAL_GPIO_Init+0x228>
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <HAL_GPIO_Init+0x228>
 8003572:	2300      	movs	r3, #0
 8003574:	69fa      	ldr	r2, [r7, #28]
 8003576:	f002 0203 	and.w	r2, r2, #3
 800357a:	0092      	lsls	r2, r2, #2
 800357c:	4093      	lsls	r3, r2
 800357e:	69ba      	ldr	r2, [r7, #24]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003584:	4935      	ldr	r1, [pc, #212]	@ (800365c <HAL_GPIO_Init+0x310>)
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	089b      	lsrs	r3, r3, #2
 800358a:	3302      	adds	r3, #2
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003592:	4b3b      	ldr	r3, [pc, #236]	@ (8003680 <HAL_GPIO_Init+0x334>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	43db      	mvns	r3, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4013      	ands	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d003      	beq.n	80035b6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035b6:	4a32      	ldr	r2, [pc, #200]	@ (8003680 <HAL_GPIO_Init+0x334>)
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035bc:	4b30      	ldr	r3, [pc, #192]	@ (8003680 <HAL_GPIO_Init+0x334>)
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035e0:	4a27      	ldr	r2, [pc, #156]	@ (8003680 <HAL_GPIO_Init+0x334>)
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035e6:	4b26      	ldr	r3, [pc, #152]	@ (8003680 <HAL_GPIO_Init+0x334>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	43db      	mvns	r3, r3
 80035f0:	69ba      	ldr	r2, [r7, #24]
 80035f2:	4013      	ands	r3, r2
 80035f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d003      	beq.n	800360a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4313      	orrs	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800360a:	4a1d      	ldr	r2, [pc, #116]	@ (8003680 <HAL_GPIO_Init+0x334>)
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003610:	4b1b      	ldr	r3, [pc, #108]	@ (8003680 <HAL_GPIO_Init+0x334>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	43db      	mvns	r3, r3
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4013      	ands	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d003      	beq.n	8003634 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800362c:	69ba      	ldr	r2, [r7, #24]
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	4313      	orrs	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003634:	4a12      	ldr	r2, [pc, #72]	@ (8003680 <HAL_GPIO_Init+0x334>)
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	3301      	adds	r3, #1
 800363e:	61fb      	str	r3, [r7, #28]
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	2b0f      	cmp	r3, #15
 8003644:	f67f ae90 	bls.w	8003368 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003648:	bf00      	nop
 800364a:	bf00      	nop
 800364c:	3724      	adds	r7, #36	@ 0x24
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800
 800365c:	40013800 	.word	0x40013800
 8003660:	40020000 	.word	0x40020000
 8003664:	40020400 	.word	0x40020400
 8003668:	40020800 	.word	0x40020800
 800366c:	40020c00 	.word	0x40020c00
 8003670:	40021000 	.word	0x40021000
 8003674:	40021400 	.word	0x40021400
 8003678:	40021800 	.word	0x40021800
 800367c:	40021c00 	.word	0x40021c00
 8003680:	40013c00 	.word	0x40013c00

08003684 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	460b      	mov	r3, r1
 800368e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	887b      	ldrh	r3, [r7, #2]
 8003696:	4013      	ands	r3, r2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
 80036a0:	e001      	b.n	80036a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036a2:	2300      	movs	r3, #0
 80036a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e267      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d075      	beq.n	80037be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036d2:	4b88      	ldr	r3, [pc, #544]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b04      	cmp	r3, #4
 80036dc:	d00c      	beq.n	80036f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036de:	4b85      	ldr	r3, [pc, #532]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d112      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ea:	4b82      	ldr	r3, [pc, #520]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f6:	d10b      	bne.n	8003710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f8:	4b7e      	ldr	r3, [pc, #504]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d05b      	beq.n	80037bc <HAL_RCC_OscConfig+0x108>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d157      	bne.n	80037bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e242      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003718:	d106      	bne.n	8003728 <HAL_RCC_OscConfig+0x74>
 800371a:	4b76      	ldr	r3, [pc, #472]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a75      	ldr	r2, [pc, #468]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	e01d      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x98>
 8003732:	4b70      	ldr	r3, [pc, #448]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a6f      	ldr	r2, [pc, #444]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b6d      	ldr	r3, [pc, #436]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a6c      	ldr	r2, [pc, #432]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e00b      	b.n	8003764 <HAL_RCC_OscConfig+0xb0>
 800374c:	4b69      	ldr	r3, [pc, #420]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a68      	ldr	r2, [pc, #416]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003756:	6013      	str	r3, [r2, #0]
 8003758:	4b66      	ldr	r3, [pc, #408]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a65      	ldr	r2, [pc, #404]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 800375e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d013      	beq.n	8003794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800376c:	f7fe fc9e 	bl	80020ac <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003774:	f7fe fc9a 	bl	80020ac <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b64      	cmp	r3, #100	@ 0x64
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e207      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	4b5b      	ldr	r3, [pc, #364]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0xc0>
 8003792:	e014      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7fe fc8a 	bl	80020ac <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fe fc86 	bl	80020ac <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e1f3      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	4b51      	ldr	r3, [pc, #324]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0xe8>
 80037ba:	e000      	b.n	80037be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d063      	beq.n	8003892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037ca:	4b4a      	ldr	r3, [pc, #296]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f003 030c 	and.w	r3, r3, #12
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00b      	beq.n	80037ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037de:	2b08      	cmp	r3, #8
 80037e0:	d11c      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037e2:	4b44      	ldr	r3, [pc, #272]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d116      	bne.n	800381c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037ee:	4b41      	ldr	r3, [pc, #260]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d005      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d001      	beq.n	8003806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e1c7      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003806:	4b3b      	ldr	r3, [pc, #236]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691b      	ldr	r3, [r3, #16]
 8003812:	00db      	lsls	r3, r3, #3
 8003814:	4937      	ldr	r1, [pc, #220]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800381a:	e03a      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d020      	beq.n	8003866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003824:	4b34      	ldr	r3, [pc, #208]	@ (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003826:	2201      	movs	r2, #1
 8003828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800382a:	f7fe fc3f 	bl	80020ac <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003832:	f7fe fc3b 	bl	80020ac <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b02      	cmp	r3, #2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e1a8      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	4b2b      	ldr	r3, [pc, #172]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003850:	4b28      	ldr	r3, [pc, #160]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	4925      	ldr	r1, [pc, #148]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003860:	4313      	orrs	r3, r2
 8003862:	600b      	str	r3, [r1, #0]
 8003864:	e015      	b.n	8003892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003866:	4b24      	ldr	r3, [pc, #144]	@ (80038f8 <HAL_RCC_OscConfig+0x244>)
 8003868:	2200      	movs	r2, #0
 800386a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386c:	f7fe fc1e 	bl	80020ac <HAL_GetTick>
 8003870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003872:	e008      	b.n	8003886 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003874:	f7fe fc1a 	bl	80020ac <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b02      	cmp	r3, #2
 8003880:	d901      	bls.n	8003886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e187      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1f0      	bne.n	8003874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0308 	and.w	r3, r3, #8
 800389a:	2b00      	cmp	r3, #0
 800389c:	d036      	beq.n	800390c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d016      	beq.n	80038d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038a6:	4b15      	ldr	r3, [pc, #84]	@ (80038fc <HAL_RCC_OscConfig+0x248>)
 80038a8:	2201      	movs	r2, #1
 80038aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ac:	f7fe fbfe 	bl	80020ac <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038b4:	f7fe fbfa 	bl	80020ac <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e167      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <HAL_RCC_OscConfig+0x240>)
 80038c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0f0      	beq.n	80038b4 <HAL_RCC_OscConfig+0x200>
 80038d2:	e01b      	b.n	800390c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038d4:	4b09      	ldr	r3, [pc, #36]	@ (80038fc <HAL_RCC_OscConfig+0x248>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038da:	f7fe fbe7 	bl	80020ac <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e0:	e00e      	b.n	8003900 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038e2:	f7fe fbe3 	bl	80020ac <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d907      	bls.n	8003900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e150      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 80038f4:	40023800 	.word	0x40023800
 80038f8:	42470000 	.word	0x42470000
 80038fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003900:	4b88      	ldr	r3, [pc, #544]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d1ea      	bne.n	80038e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	f000 8097 	beq.w	8003a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800391a:	2300      	movs	r3, #0
 800391c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391e:	4b81      	ldr	r3, [pc, #516]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10f      	bne.n	800394a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	2300      	movs	r3, #0
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	4b7d      	ldr	r3, [pc, #500]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003932:	4a7c      	ldr	r2, [pc, #496]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003938:	6413      	str	r3, [r2, #64]	@ 0x40
 800393a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 800393c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003946:	2301      	movs	r3, #1
 8003948:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394a:	4b77      	ldr	r3, [pc, #476]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003952:	2b00      	cmp	r3, #0
 8003954:	d118      	bne.n	8003988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003956:	4b74      	ldr	r3, [pc, #464]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a73      	ldr	r2, [pc, #460]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800395c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003962:	f7fe fba3 	bl	80020ac <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800396a:	f7fe fb9f 	bl	80020ac <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e10c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	4b6a      	ldr	r3, [pc, #424]	@ (8003b28 <HAL_RCC_OscConfig+0x474>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d106      	bne.n	800399e <HAL_RCC_OscConfig+0x2ea>
 8003990:	4b64      	ldr	r3, [pc, #400]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003994:	4a63      	ldr	r2, [pc, #396]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003996:	f043 0301 	orr.w	r3, r3, #1
 800399a:	6713      	str	r3, [r2, #112]	@ 0x70
 800399c:	e01c      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b05      	cmp	r3, #5
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0x30c>
 80039a6:	4b5f      	ldr	r3, [pc, #380]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ac:	f043 0304 	orr.w	r3, r3, #4
 80039b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b2:	4b5c      	ldr	r3, [pc, #368]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b6:	4a5b      	ldr	r2, [pc, #364]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0x324>
 80039c0:	4b58      	ldr	r3, [pc, #352]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c4:	4a57      	ldr	r2, [pc, #348]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80039cc:	4b55      	ldr	r3, [pc, #340]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	4a54      	ldr	r2, [pc, #336]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 80039d2:	f023 0304 	bic.w	r3, r3, #4
 80039d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d015      	beq.n	8003a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e0:	f7fe fb64 	bl	80020ac <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e6:	e00a      	b.n	80039fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e8:	f7fe fb60 	bl	80020ac <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e0cb      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fe:	4b49      	ldr	r3, [pc, #292]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0ee      	beq.n	80039e8 <HAL_RCC_OscConfig+0x334>
 8003a0a:	e014      	b.n	8003a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a0c:	f7fe fb4e 	bl	80020ac <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a12:	e00a      	b.n	8003a2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a14:	f7fe fb4a 	bl	80020ac <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e0b5      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2e:	f003 0302 	and.w	r3, r3, #2
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1ee      	bne.n	8003a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d105      	bne.n	8003a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a3c:	4b39      	ldr	r3, [pc, #228]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	4a38      	ldr	r2, [pc, #224]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 80a1 	beq.w	8003b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a52:	4b34      	ldr	r3, [pc, #208]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d05c      	beq.n	8003b18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d141      	bne.n	8003aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a66:	4b31      	ldr	r3, [pc, #196]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe fb1e 	bl	80020ac <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a74:	f7fe fb1a 	bl	80020ac <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e087      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	4b27      	ldr	r3, [pc, #156]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69da      	ldr	r2, [r3, #28]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa0:	019b      	lsls	r3, r3, #6
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	085b      	lsrs	r3, r3, #1
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	041b      	lsls	r3, r3, #16
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab4:	061b      	lsls	r3, r3, #24
 8003ab6:	491b      	ldr	r1, [pc, #108]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003abc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac2:	f7fe faf3 	bl	80020ac <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aca:	f7fe faef 	bl	80020ac <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e05c      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x416>
 8003ae8:	e054      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aea:	4b10      	ldr	r3, [pc, #64]	@ (8003b2c <HAL_RCC_OscConfig+0x478>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af0:	f7fe fadc 	bl	80020ac <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af8:	f7fe fad8 	bl	80020ac <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e045      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	4b06      	ldr	r3, [pc, #24]	@ (8003b24 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x444>
 8003b16:	e03d      	b.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2b01      	cmp	r3, #1
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e038      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
 8003b24:	40023800 	.word	0x40023800
 8003b28:	40007000 	.word	0x40007000
 8003b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <HAL_RCC_OscConfig+0x4ec>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d028      	beq.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d121      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d11a      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b5a:	68fa      	ldr	r2, [r7, #12]
 8003b5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d111      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b76:	085b      	lsrs	r3, r3, #1
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d107      	bne.n	8003b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d001      	beq.n	8003b94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e000      	b.n	8003b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800

08003ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0cc      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b68      	ldr	r3, [pc, #416]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d90c      	bls.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b65      	ldr	r3, [pc, #404]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	b2d2      	uxtb	r2, r2
 8003bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bce:	4b63      	ldr	r3, [pc, #396]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e0b8      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d020      	beq.n	8003c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d005      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bf8:	4b59      	ldr	r3, [pc, #356]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	4a58      	ldr	r2, [pc, #352]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d005      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c10:	4b53      	ldr	r3, [pc, #332]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	4a52      	ldr	r2, [pc, #328]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c1c:	4b50      	ldr	r3, [pc, #320]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	494d      	ldr	r1, [pc, #308]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d044      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c42:	4b47      	ldr	r3, [pc, #284]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d119      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e07f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d003      	beq.n	8003c62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d107      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c62:	4b3f      	ldr	r3, [pc, #252]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e06f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c72:	4b3b      	ldr	r3, [pc, #236]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e067      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c82:	4b37      	ldr	r3, [pc, #220]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f023 0203 	bic.w	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	4934      	ldr	r1, [pc, #208]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c94:	f7fe fa0a 	bl	80020ac <HAL_GetTick>
 8003c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c9c:	f7fe fa06 	bl	80020ac <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e04f      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	f003 020c 	and.w	r2, r3, #12
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d1eb      	bne.n	8003c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b25      	ldr	r3, [pc, #148]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d20c      	bcs.n	8003cec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b22      	ldr	r3, [pc, #136]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b20      	ldr	r3, [pc, #128]	@ (8003d5c <HAL_RCC_ClockConfig+0x1b8>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0307 	and.w	r3, r3, #7
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d001      	beq.n	8003cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e032      	b.n	8003d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d008      	beq.n	8003d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cf8:	4b19      	ldr	r3, [pc, #100]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	4916      	ldr	r1, [pc, #88]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d16:	4b12      	ldr	r3, [pc, #72]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	490e      	ldr	r1, [pc, #56]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d26:	4313      	orrs	r3, r2
 8003d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d2a:	f000 f821 	bl	8003d70 <HAL_RCC_GetSysClockFreq>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	4b0b      	ldr	r3, [pc, #44]	@ (8003d60 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	091b      	lsrs	r3, r3, #4
 8003d36:	f003 030f 	and.w	r3, r3, #15
 8003d3a:	490a      	ldr	r1, [pc, #40]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003d3c:	5ccb      	ldrb	r3, [r1, r3]
 8003d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d42:	4a09      	ldr	r2, [pc, #36]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d46:	4b09      	ldr	r3, [pc, #36]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7fe f96a 	bl	8002024 <HAL_InitTick>

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40023c00 	.word	0x40023c00
 8003d60:	40023800 	.word	0x40023800
 8003d64:	0800772c 	.word	0x0800772c
 8003d68:	2000000c 	.word	0x2000000c
 8003d6c:	20000010 	.word	0x20000010

08003d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d74:	b094      	sub	sp, #80	@ 0x50
 8003d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003d84:	2300      	movs	r3, #0
 8003d86:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d88:	4b79      	ldr	r3, [pc, #484]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d00d      	beq.n	8003db0 <HAL_RCC_GetSysClockFreq+0x40>
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	f200 80e1 	bhi.w	8003f5c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_RCC_GetSysClockFreq+0x34>
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x3a>
 8003da2:	e0db      	b.n	8003f5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003da4:	4b73      	ldr	r3, [pc, #460]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x204>)
 8003da6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003da8:	e0db      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003daa:	4b73      	ldr	r3, [pc, #460]	@ (8003f78 <HAL_RCC_GetSysClockFreq+0x208>)
 8003dac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dae:	e0d8      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003db0:	4b6f      	ldr	r3, [pc, #444]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003db8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dba:	4b6d      	ldr	r3, [pc, #436]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d063      	beq.n	8003e8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	099b      	lsrs	r3, r3, #6
 8003dcc:	2200      	movs	r2, #0
 8003dce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003dd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dda:	2300      	movs	r3, #0
 8003ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003de2:	4622      	mov	r2, r4
 8003de4:	462b      	mov	r3, r5
 8003de6:	f04f 0000 	mov.w	r0, #0
 8003dea:	f04f 0100 	mov.w	r1, #0
 8003dee:	0159      	lsls	r1, r3, #5
 8003df0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003df4:	0150      	lsls	r0, r2, #5
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	4621      	mov	r1, r4
 8003dfc:	1a51      	subs	r1, r2, r1
 8003dfe:	6139      	str	r1, [r7, #16]
 8003e00:	4629      	mov	r1, r5
 8003e02:	eb63 0301 	sbc.w	r3, r3, r1
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	f04f 0200 	mov.w	r2, #0
 8003e0c:	f04f 0300 	mov.w	r3, #0
 8003e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e14:	4659      	mov	r1, fp
 8003e16:	018b      	lsls	r3, r1, #6
 8003e18:	4651      	mov	r1, sl
 8003e1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e1e:	4651      	mov	r1, sl
 8003e20:	018a      	lsls	r2, r1, #6
 8003e22:	4651      	mov	r1, sl
 8003e24:	ebb2 0801 	subs.w	r8, r2, r1
 8003e28:	4659      	mov	r1, fp
 8003e2a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	f04f 0300 	mov.w	r3, #0
 8003e36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e42:	4690      	mov	r8, r2
 8003e44:	4699      	mov	r9, r3
 8003e46:	4623      	mov	r3, r4
 8003e48:	eb18 0303 	adds.w	r3, r8, r3
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	462b      	mov	r3, r5
 8003e50:	eb49 0303 	adc.w	r3, r9, r3
 8003e54:	60fb      	str	r3, [r7, #12]
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	f04f 0300 	mov.w	r3, #0
 8003e5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e62:	4629      	mov	r1, r5
 8003e64:	024b      	lsls	r3, r1, #9
 8003e66:	4621      	mov	r1, r4
 8003e68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e6c:	4621      	mov	r1, r4
 8003e6e:	024a      	lsls	r2, r1, #9
 8003e70:	4610      	mov	r0, r2
 8003e72:	4619      	mov	r1, r3
 8003e74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e76:	2200      	movs	r2, #0
 8003e78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e80:	f7fc fa56 	bl	8000330 <__aeabi_uldivmod>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	4613      	mov	r3, r2
 8003e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e8c:	e058      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e8e:	4b38      	ldr	r3, [pc, #224]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	099b      	lsrs	r3, r3, #6
 8003e94:	2200      	movs	r2, #0
 8003e96:	4618      	mov	r0, r3
 8003e98:	4611      	mov	r1, r2
 8003e9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e9e:	623b      	str	r3, [r7, #32]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ea4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ea8:	4642      	mov	r2, r8
 8003eaa:	464b      	mov	r3, r9
 8003eac:	f04f 0000 	mov.w	r0, #0
 8003eb0:	f04f 0100 	mov.w	r1, #0
 8003eb4:	0159      	lsls	r1, r3, #5
 8003eb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003eba:	0150      	lsls	r0, r2, #5
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4641      	mov	r1, r8
 8003ec2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ec6:	4649      	mov	r1, r9
 8003ec8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ecc:	f04f 0200 	mov.w	r2, #0
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ed8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003edc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ee0:	ebb2 040a 	subs.w	r4, r2, sl
 8003ee4:	eb63 050b 	sbc.w	r5, r3, fp
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	00eb      	lsls	r3, r5, #3
 8003ef2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ef6:	00e2      	lsls	r2, r4, #3
 8003ef8:	4614      	mov	r4, r2
 8003efa:	461d      	mov	r5, r3
 8003efc:	4643      	mov	r3, r8
 8003efe:	18e3      	adds	r3, r4, r3
 8003f00:	603b      	str	r3, [r7, #0]
 8003f02:	464b      	mov	r3, r9
 8003f04:	eb45 0303 	adc.w	r3, r5, r3
 8003f08:	607b      	str	r3, [r7, #4]
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f04f 0300 	mov.w	r3, #0
 8003f12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f16:	4629      	mov	r1, r5
 8003f18:	028b      	lsls	r3, r1, #10
 8003f1a:	4621      	mov	r1, r4
 8003f1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f20:	4621      	mov	r1, r4
 8003f22:	028a      	lsls	r2, r1, #10
 8003f24:	4610      	mov	r0, r2
 8003f26:	4619      	mov	r1, r3
 8003f28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	61bb      	str	r3, [r7, #24]
 8003f2e:	61fa      	str	r2, [r7, #28]
 8003f30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f34:	f7fc f9fc 	bl	8000330 <__aeabi_uldivmod>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f40:	4b0b      	ldr	r3, [pc, #44]	@ (8003f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	0c1b      	lsrs	r3, r3, #16
 8003f46:	f003 0303 	and.w	r3, r3, #3
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003f50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f5a:	e002      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f5c:	4b05      	ldr	r3, [pc, #20]	@ (8003f74 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3750      	adds	r7, #80	@ 0x50
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f6e:	bf00      	nop
 8003f70:	40023800 	.word	0x40023800
 8003f74:	00f42400 	.word	0x00f42400
 8003f78:	007a1200 	.word	0x007a1200

08003f7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e041      	b.n	8004012 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd fe22 	bl	8001bec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3304      	adds	r3, #4
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4610      	mov	r0, r2
 8003fbc:	f000 ff10 	bl	8004de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004010:	2300      	movs	r3, #0
}
 8004012:	4618      	mov	r0, r3
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b01      	cmp	r3, #1
 800402e:	d001      	beq.n	8004034 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004030:	2301      	movs	r3, #1
 8004032:	e046      	b.n	80040c2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2202      	movs	r2, #2
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a23      	ldr	r2, [pc, #140]	@ (80040d0 <HAL_TIM_Base_Start+0xb4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d022      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800404e:	d01d      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a1f      	ldr	r2, [pc, #124]	@ (80040d4 <HAL_TIM_Base_Start+0xb8>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d018      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a1e      	ldr	r2, [pc, #120]	@ (80040d8 <HAL_TIM_Base_Start+0xbc>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d013      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a1c      	ldr	r2, [pc, #112]	@ (80040dc <HAL_TIM_Base_Start+0xc0>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00e      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1b      	ldr	r2, [pc, #108]	@ (80040e0 <HAL_TIM_Base_Start+0xc4>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d009      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a19      	ldr	r2, [pc, #100]	@ (80040e4 <HAL_TIM_Base_Start+0xc8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d004      	beq.n	800408c <HAL_TIM_Base_Start+0x70>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a18      	ldr	r2, [pc, #96]	@ (80040e8 <HAL_TIM_Base_Start+0xcc>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d111      	bne.n	80040b0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2b06      	cmp	r3, #6
 800409c:	d010      	beq.n	80040c0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f042 0201 	orr.w	r2, r2, #1
 80040ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ae:	e007      	b.n	80040c0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0201 	orr.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	40010000 	.word	0x40010000
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40000800 	.word	0x40000800
 80040dc:	40000c00 	.word	0x40000c00
 80040e0:	40010400 	.word	0x40010400
 80040e4:	40014000 	.word	0x40014000
 80040e8:	40001800 	.word	0x40001800

080040ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e041      	b.n	8004182 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f839 	bl	800418a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2202      	movs	r2, #2
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	3304      	adds	r3, #4
 8004128:	4619      	mov	r1, r3
 800412a:	4610      	mov	r0, r2
 800412c:	f000 fe58 	bl	8004de0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800418a:	b480      	push	{r7}
 800418c:	b083      	sub	sp, #12
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004192:	bf00      	nop
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
	...

080041a0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b086      	sub	sp, #24
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	60f8      	str	r0, [r7, #12]
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	607a      	str	r2, [r7, #4]
 80041ac:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80041ae:	2300      	movs	r3, #0
 80041b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_TIM_PWM_Start_DMA+0x2c>
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e022      	b.n	8004212 <HAL_TIM_PWM_Start_DMA+0x72>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d109      	bne.n	80041e6 <HAL_TIM_PWM_Start_DMA+0x46>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	bf0c      	ite	eq
 80041de:	2301      	moveq	r3, #1
 80041e0:	2300      	movne	r3, #0
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	e015      	b.n	8004212 <HAL_TIM_PWM_Start_DMA+0x72>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d109      	bne.n	8004200 <HAL_TIM_PWM_Start_DMA+0x60>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	bf0c      	ite	eq
 80041f8:	2301      	moveq	r3, #1
 80041fa:	2300      	movne	r3, #0
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	e008      	b.n	8004212 <HAL_TIM_PWM_Start_DMA+0x72>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	bf0c      	ite	eq
 800420c:	2301      	moveq	r3, #1
 800420e:	2300      	movne	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d001      	beq.n	800421a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004216:	2302      	movs	r3, #2
 8004218:	e171      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d109      	bne.n	8004234 <HAL_TIM_PWM_Start_DMA+0x94>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b01      	cmp	r3, #1
 800422a:	bf0c      	ite	eq
 800422c:	2301      	moveq	r3, #1
 800422e:	2300      	movne	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	e022      	b.n	800427a <HAL_TIM_PWM_Start_DMA+0xda>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	2b04      	cmp	r3, #4
 8004238:	d109      	bne.n	800424e <HAL_TIM_PWM_Start_DMA+0xae>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b01      	cmp	r3, #1
 8004244:	bf0c      	ite	eq
 8004246:	2301      	moveq	r3, #1
 8004248:	2300      	movne	r3, #0
 800424a:	b2db      	uxtb	r3, r3
 800424c:	e015      	b.n	800427a <HAL_TIM_PWM_Start_DMA+0xda>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b08      	cmp	r3, #8
 8004252:	d109      	bne.n	8004268 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	e008      	b.n	800427a <HAL_TIM_PWM_Start_DMA+0xda>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b01      	cmp	r3, #1
 8004272:	bf0c      	ite	eq
 8004274:	2301      	moveq	r3, #1
 8004276:	2300      	movne	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d024      	beq.n	80042c8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <HAL_TIM_PWM_Start_DMA+0xea>
 8004284:	887b      	ldrh	r3, [r7, #2]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e137      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d104      	bne.n	800429e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800429c:	e016      	b.n	80042cc <HAL_TIM_PWM_Start_DMA+0x12c>
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_PWM_Start_DMA+0x10e>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042ac:	e00e      	b.n	80042cc <HAL_TIM_PWM_Start_DMA+0x12c>
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d104      	bne.n	80042be <HAL_TIM_PWM_Start_DMA+0x11e>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042bc:	e006      	b.n	80042cc <HAL_TIM_PWM_Start_DMA+0x12c>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2202      	movs	r2, #2
 80042c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042c6:	e001      	b.n	80042cc <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e118      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	2b0c      	cmp	r3, #12
 80042d0:	f200 80ae 	bhi.w	8004430 <HAL_TIM_PWM_Start_DMA+0x290>
 80042d4:	a201      	add	r2, pc, #4	@ (adr r2, 80042dc <HAL_TIM_PWM_Start_DMA+0x13c>)
 80042d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042da:	bf00      	nop
 80042dc:	08004311 	.word	0x08004311
 80042e0:	08004431 	.word	0x08004431
 80042e4:	08004431 	.word	0x08004431
 80042e8:	08004431 	.word	0x08004431
 80042ec:	08004359 	.word	0x08004359
 80042f0:	08004431 	.word	0x08004431
 80042f4:	08004431 	.word	0x08004431
 80042f8:	08004431 	.word	0x08004431
 80042fc:	080043a1 	.word	0x080043a1
 8004300:	08004431 	.word	0x08004431
 8004304:	08004431 	.word	0x08004431
 8004308:	08004431 	.word	0x08004431
 800430c:	080043e9 	.word	0x080043e9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004314:	4a7c      	ldr	r2, [pc, #496]	@ (8004508 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004316:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	4a7b      	ldr	r2, [pc, #492]	@ (800450c <HAL_TIM_PWM_Start_DMA+0x36c>)
 800431e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	4a7a      	ldr	r2, [pc, #488]	@ (8004510 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004326:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800432c:	6879      	ldr	r1, [r7, #4]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3334      	adds	r3, #52	@ 0x34
 8004334:	461a      	mov	r2, r3
 8004336:	887b      	ldrh	r3, [r7, #2]
 8004338:	f7fe fd24 	bl	8002d84 <HAL_DMA_Start_IT>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e0db      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004354:	60da      	str	r2, [r3, #12]
      break;
 8004356:	e06e      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435c:	4a6a      	ldr	r2, [pc, #424]	@ (8004508 <HAL_TIM_PWM_Start_DMA+0x368>)
 800435e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004364:	4a69      	ldr	r2, [pc, #420]	@ (800450c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	4a68      	ldr	r2, [pc, #416]	@ (8004510 <HAL_TIM_PWM_Start_DMA+0x370>)
 800436e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3338      	adds	r3, #56	@ 0x38
 800437c:	461a      	mov	r2, r3
 800437e:	887b      	ldrh	r3, [r7, #2]
 8004380:	f7fe fd00 	bl	8002d84 <HAL_DMA_Start_IT>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e0b7      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800439c:	60da      	str	r2, [r3, #12]
      break;
 800439e:	e04a      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a4:	4a58      	ldr	r2, [pc, #352]	@ (8004508 <HAL_TIM_PWM_Start_DMA+0x368>)
 80043a6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ac:	4a57      	ldr	r2, [pc, #348]	@ (800450c <HAL_TIM_PWM_Start_DMA+0x36c>)
 80043ae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043b4:	4a56      	ldr	r2, [pc, #344]	@ (8004510 <HAL_TIM_PWM_Start_DMA+0x370>)
 80043b6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80043bc:	6879      	ldr	r1, [r7, #4]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	333c      	adds	r3, #60	@ 0x3c
 80043c4:	461a      	mov	r2, r3
 80043c6:	887b      	ldrh	r3, [r7, #2]
 80043c8:	f7fe fcdc 	bl	8002d84 <HAL_DMA_Start_IT>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e093      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68da      	ldr	r2, [r3, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043e4:	60da      	str	r2, [r3, #12]
      break;
 80043e6:	e026      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ec:	4a46      	ldr	r2, [pc, #280]	@ (8004508 <HAL_TIM_PWM_Start_DMA+0x368>)
 80043ee:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f4:	4a45      	ldr	r2, [pc, #276]	@ (800450c <HAL_TIM_PWM_Start_DMA+0x36c>)
 80043f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fc:	4a44      	ldr	r2, [pc, #272]	@ (8004510 <HAL_TIM_PWM_Start_DMA+0x370>)
 80043fe:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3340      	adds	r3, #64	@ 0x40
 800440c:	461a      	mov	r2, r3
 800440e:	887b      	ldrh	r3, [r7, #2]
 8004410:	f7fe fcb8 	bl	8002d84 <HAL_DMA_Start_IT>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e06f      	b.n	80044fe <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68da      	ldr	r2, [r3, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800442c:	60da      	str	r2, [r3, #12]
      break;
 800442e:	e002      	b.n	8004436 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	75fb      	strb	r3, [r7, #23]
      break;
 8004434:	bf00      	nop
  }

  if (status == HAL_OK)
 8004436:	7dfb      	ldrb	r3, [r7, #23]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d15f      	bne.n	80044fc <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2201      	movs	r2, #1
 8004442:	68b9      	ldr	r1, [r7, #8]
 8004444:	4618      	mov	r0, r3
 8004446:	f000 ffbb 	bl	80053c0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a31      	ldr	r2, [pc, #196]	@ (8004514 <HAL_TIM_PWM_Start_DMA+0x374>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d004      	beq.n	800445e <HAL_TIM_PWM_Start_DMA+0x2be>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a2f      	ldr	r2, [pc, #188]	@ (8004518 <HAL_TIM_PWM_Start_DMA+0x378>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d101      	bne.n	8004462 <HAL_TIM_PWM_Start_DMA+0x2c2>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004462:	2300      	movs	r3, #0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d007      	beq.n	8004478 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004476:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a25      	ldr	r2, [pc, #148]	@ (8004514 <HAL_TIM_PWM_Start_DMA+0x374>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d022      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800448a:	d01d      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a22      	ldr	r2, [pc, #136]	@ (800451c <HAL_TIM_PWM_Start_DMA+0x37c>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d018      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a21      	ldr	r2, [pc, #132]	@ (8004520 <HAL_TIM_PWM_Start_DMA+0x380>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d013      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004524 <HAL_TIM_PWM_Start_DMA+0x384>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d00e      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004518 <HAL_TIM_PWM_Start_DMA+0x378>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d009      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a1b      	ldr	r2, [pc, #108]	@ (8004528 <HAL_TIM_PWM_Start_DMA+0x388>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d004      	beq.n	80044c8 <HAL_TIM_PWM_Start_DMA+0x328>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a1a      	ldr	r2, [pc, #104]	@ (800452c <HAL_TIM_PWM_Start_DMA+0x38c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d111      	bne.n	80044ec <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2b06      	cmp	r3, #6
 80044d8:	d010      	beq.n	80044fc <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0201 	orr.w	r2, r2, #1
 80044e8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ea:	e007      	b.n	80044fc <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f042 0201 	orr.w	r2, r2, #1
 80044fa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80044fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	08004cd1 	.word	0x08004cd1
 800450c:	08004d79 	.word	0x08004d79
 8004510:	08004c3f 	.word	0x08004c3f
 8004514:	40010000 	.word	0x40010000
 8004518:	40010400 	.word	0x40010400
 800451c:	40000400 	.word	0x40000400
 8004520:	40000800 	.word	0x40000800
 8004524:	40000c00 	.word	0x40000c00
 8004528:	40014000 	.word	0x40014000
 800452c:	40001800 	.word	0x40001800

08004530 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	2b0c      	cmp	r3, #12
 8004542:	d855      	bhi.n	80045f0 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004544:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454a:	bf00      	nop
 800454c:	08004581 	.word	0x08004581
 8004550:	080045f1 	.word	0x080045f1
 8004554:	080045f1 	.word	0x080045f1
 8004558:	080045f1 	.word	0x080045f1
 800455c:	0800459d 	.word	0x0800459d
 8004560:	080045f1 	.word	0x080045f1
 8004564:	080045f1 	.word	0x080045f1
 8004568:	080045f1 	.word	0x080045f1
 800456c:	080045b9 	.word	0x080045b9
 8004570:	080045f1 	.word	0x080045f1
 8004574:	080045f1 	.word	0x080045f1
 8004578:	080045f1 	.word	0x080045f1
 800457c:	080045d5 	.word	0x080045d5
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	68da      	ldr	r2, [r3, #12]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800458e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	4618      	mov	r0, r3
 8004596:	f7fe fc4d 	bl	8002e34 <HAL_DMA_Abort_IT>
      break;
 800459a:	e02c      	b.n	80045f6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7fe fc3f 	bl	8002e34 <HAL_DMA_Abort_IT>
      break;
 80045b6:	e01e      	b.n	80045f6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045c6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7fe fc31 	bl	8002e34 <HAL_DMA_Abort_IT>
      break;
 80045d2:	e010      	b.n	80045f6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80045e2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e8:	4618      	mov	r0, r3
 80045ea:	f7fe fc23 	bl	8002e34 <HAL_DMA_Abort_IT>
      break;
 80045ee:	e002      	b.n	80045f6 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	73fb      	strb	r3, [r7, #15]
      break;
 80045f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d161      	bne.n	80046c0 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2200      	movs	r2, #0
 8004602:	6839      	ldr	r1, [r7, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f000 fedb 	bl	80053c0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a2f      	ldr	r2, [pc, #188]	@ (80046cc <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d004      	beq.n	800461e <HAL_TIM_PWM_Stop_DMA+0xee>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a2d      	ldr	r2, [pc, #180]	@ (80046d0 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d101      	bne.n	8004622 <HAL_TIM_PWM_Stop_DMA+0xf2>
 800461e:	2301      	movs	r3, #1
 8004620:	e000      	b.n	8004624 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8004622:	2300      	movs	r3, #0
 8004624:	2b00      	cmp	r3, #0
 8004626:	d017      	beq.n	8004658 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6a1a      	ldr	r2, [r3, #32]
 800462e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004632:	4013      	ands	r3, r2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d10f      	bne.n	8004658 <HAL_TIM_PWM_Stop_DMA+0x128>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	6a1a      	ldr	r2, [r3, #32]
 800463e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004642:	4013      	ands	r3, r2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d107      	bne.n	8004658 <HAL_TIM_PWM_Stop_DMA+0x128>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004656:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6a1a      	ldr	r2, [r3, #32]
 800465e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004662:	4013      	ands	r3, r2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10f      	bne.n	8004688 <HAL_TIM_PWM_Stop_DMA+0x158>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6a1a      	ldr	r2, [r3, #32]
 800466e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004672:	4013      	ands	r3, r2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d107      	bne.n	8004688 <HAL_TIM_PWM_Stop_DMA+0x158>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f022 0201 	bic.w	r2, r2, #1
 8004686:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d104      	bne.n	8004698 <HAL_TIM_PWM_Stop_DMA+0x168>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004696:	e013      	b.n	80046c0 <HAL_TIM_PWM_Stop_DMA+0x190>
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b04      	cmp	r3, #4
 800469c:	d104      	bne.n	80046a8 <HAL_TIM_PWM_Stop_DMA+0x178>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046a6:	e00b      	b.n	80046c0 <HAL_TIM_PWM_Stop_DMA+0x190>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2b08      	cmp	r3, #8
 80046ac:	d104      	bne.n	80046b8 <HAL_TIM_PWM_Stop_DMA+0x188>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b6:	e003      	b.n	80046c0 <HAL_TIM_PWM_Stop_DMA+0x190>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80046c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	40010000 	.word	0x40010000
 80046d0:	40010400 	.word	0x40010400

080046d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68db      	ldr	r3, [r3, #12]
 80046e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f003 0302 	and.w	r3, r3, #2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01b      	beq.n	8004738 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0202 	mvn.w	r2, #2
 8004708:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2201      	movs	r2, #1
 800470e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fa65 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fa57 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f7fc f825 	bl	800077c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0304 	and.w	r3, r3, #4
 800473e:	2b00      	cmp	r3, #0
 8004740:	d020      	beq.n	8004784 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0304 	and.w	r3, r3, #4
 8004748:	2b00      	cmp	r3, #0
 800474a:	d01b      	beq.n	8004784 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0204 	mvn.w	r2, #4
 8004754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2202      	movs	r2, #2
 800475a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 fa3f 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 8004770:	e005      	b.n	800477e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fa31 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f7fb ffff 	bl	800077c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	2b00      	cmp	r3, #0
 800478c:	d020      	beq.n	80047d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f003 0308 	and.w	r3, r3, #8
 8004794:	2b00      	cmp	r3, #0
 8004796:	d01b      	beq.n	80047d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f06f 0208 	mvn.w	r2, #8
 80047a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2204      	movs	r2, #4
 80047a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	69db      	ldr	r3, [r3, #28]
 80047ae:	f003 0303 	and.w	r3, r3, #3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 fa19 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 80047bc:	e005      	b.n	80047ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 fa0b 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f7fb ffd9 	bl	800077c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	f003 0310 	and.w	r3, r3, #16
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d020      	beq.n	800481c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f003 0310 	and.w	r3, r3, #16
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d01b      	beq.n	800481c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f06f 0210 	mvn.w	r2, #16
 80047ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2208      	movs	r2, #8
 80047f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f000 f9f3 	bl	8004bee <HAL_TIM_IC_CaptureCallback>
 8004808:	e005      	b.n	8004816 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f9e5 	bl	8004bda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f7fb ffb3 	bl	800077c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f003 0301 	and.w	r3, r3, #1
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00c      	beq.n	8004840 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	2b00      	cmp	r3, #0
 800482e:	d007      	beq.n	8004840 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f06f 0201 	mvn.w	r2, #1
 8004838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 f9c3 	bl	8004bc6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00c      	beq.n	8004864 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004850:	2b00      	cmp	r3, #0
 8004852:	d007      	beq.n	8004864 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800485c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 feac 	bl	80055bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00c      	beq.n	8004888 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f9c7 	bl	8004c16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00c      	beq.n	80048ac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f003 0320 	and.w	r3, r3, #32
 8004898:	2b00      	cmp	r3, #0
 800489a:	d007      	beq.n	80048ac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f06f 0220 	mvn.w	r2, #32
 80048a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fe7e 	bl	80055a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048ac:	bf00      	nop
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}

080048b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048c0:	2300      	movs	r3, #0
 80048c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d101      	bne.n	80048d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048ce:	2302      	movs	r3, #2
 80048d0:	e0ae      	b.n	8004a30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b0c      	cmp	r3, #12
 80048de:	f200 809f 	bhi.w	8004a20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048e2:	a201      	add	r2, pc, #4	@ (adr r2, 80048e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e8:	0800491d 	.word	0x0800491d
 80048ec:	08004a21 	.word	0x08004a21
 80048f0:	08004a21 	.word	0x08004a21
 80048f4:	08004a21 	.word	0x08004a21
 80048f8:	0800495d 	.word	0x0800495d
 80048fc:	08004a21 	.word	0x08004a21
 8004900:	08004a21 	.word	0x08004a21
 8004904:	08004a21 	.word	0x08004a21
 8004908:	0800499f 	.word	0x0800499f
 800490c:	08004a21 	.word	0x08004a21
 8004910:	08004a21 	.word	0x08004a21
 8004914:	08004a21 	.word	0x08004a21
 8004918:	080049df 	.word	0x080049df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68b9      	ldr	r1, [r7, #8]
 8004922:	4618      	mov	r0, r3
 8004924:	f000 fb02 	bl	8004f2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699a      	ldr	r2, [r3, #24]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0208 	orr.w	r2, r2, #8
 8004936:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699a      	ldr	r2, [r3, #24]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 0204 	bic.w	r2, r2, #4
 8004946:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	6999      	ldr	r1, [r3, #24]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	691a      	ldr	r2, [r3, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	619a      	str	r2, [r3, #24]
      break;
 800495a:	e064      	b.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68b9      	ldr	r1, [r7, #8]
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fb52 	bl	800500c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	699a      	ldr	r2, [r3, #24]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004976:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699a      	ldr	r2, [r3, #24]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004986:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6999      	ldr	r1, [r3, #24]
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	021a      	lsls	r2, r3, #8
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	619a      	str	r2, [r3, #24]
      break;
 800499c:	e043      	b.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	68b9      	ldr	r1, [r7, #8]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 fba7 	bl	80050f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	69da      	ldr	r2, [r3, #28]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f042 0208 	orr.w	r2, r2, #8
 80049b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	69da      	ldr	r2, [r3, #28]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 0204 	bic.w	r2, r2, #4
 80049c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	69d9      	ldr	r1, [r3, #28]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	691a      	ldr	r2, [r3, #16]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	430a      	orrs	r2, r1
 80049da:	61da      	str	r2, [r3, #28]
      break;
 80049dc:	e023      	b.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68b9      	ldr	r1, [r7, #8]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 fbfb 	bl	80051e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	69da      	ldr	r2, [r3, #28]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	69da      	ldr	r2, [r3, #28]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	69d9      	ldr	r1, [r3, #28]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	021a      	lsls	r2, r3, #8
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	61da      	str	r2, [r3, #28]
      break;
 8004a1e:	e002      	b.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	75fb      	strb	r3, [r7, #23]
      break;
 8004a24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a42:	2300      	movs	r3, #0
 8004a44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d101      	bne.n	8004a54 <HAL_TIM_ConfigClockSource+0x1c>
 8004a50:	2302      	movs	r3, #2
 8004a52:	e0b4      	b.n	8004bbe <HAL_TIM_ConfigClockSource+0x186>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2201      	movs	r2, #1
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2202      	movs	r2, #2
 8004a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68ba      	ldr	r2, [r7, #8]
 8004a82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a8c:	d03e      	beq.n	8004b0c <HAL_TIM_ConfigClockSource+0xd4>
 8004a8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a92:	f200 8087 	bhi.w	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004a96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a9a:	f000 8086 	beq.w	8004baa <HAL_TIM_ConfigClockSource+0x172>
 8004a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aa2:	d87f      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b70      	cmp	r3, #112	@ 0x70
 8004aa6:	d01a      	beq.n	8004ade <HAL_TIM_ConfigClockSource+0xa6>
 8004aa8:	2b70      	cmp	r3, #112	@ 0x70
 8004aaa:	d87b      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004aac:	2b60      	cmp	r3, #96	@ 0x60
 8004aae:	d050      	beq.n	8004b52 <HAL_TIM_ConfigClockSource+0x11a>
 8004ab0:	2b60      	cmp	r3, #96	@ 0x60
 8004ab2:	d877      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab4:	2b50      	cmp	r3, #80	@ 0x50
 8004ab6:	d03c      	beq.n	8004b32 <HAL_TIM_ConfigClockSource+0xfa>
 8004ab8:	2b50      	cmp	r3, #80	@ 0x50
 8004aba:	d873      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004abc:	2b40      	cmp	r3, #64	@ 0x40
 8004abe:	d058      	beq.n	8004b72 <HAL_TIM_ConfigClockSource+0x13a>
 8004ac0:	2b40      	cmp	r3, #64	@ 0x40
 8004ac2:	d86f      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac4:	2b30      	cmp	r3, #48	@ 0x30
 8004ac6:	d064      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x15a>
 8004ac8:	2b30      	cmp	r3, #48	@ 0x30
 8004aca:	d86b      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d060      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x15a>
 8004ad0:	2b20      	cmp	r3, #32
 8004ad2:	d867      	bhi.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d05c      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x15a>
 8004ad8:	2b10      	cmp	r3, #16
 8004ada:	d05a      	beq.n	8004b92 <HAL_TIM_ConfigClockSource+0x15a>
 8004adc:	e062      	b.n	8004ba4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aee:	f000 fc47 	bl	8005380 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004b00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68ba      	ldr	r2, [r7, #8]
 8004b08:	609a      	str	r2, [r3, #8]
      break;
 8004b0a:	e04f      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b1c:	f000 fc30 	bl	8005380 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b2e:	609a      	str	r2, [r3, #8]
      break;
 8004b30:	e03c      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b3e:	461a      	mov	r2, r3
 8004b40:	f000 fba4 	bl	800528c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2150      	movs	r1, #80	@ 0x50
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fbfd 	bl	800534a <TIM_ITRx_SetConfig>
      break;
 8004b50:	e02c      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f000 fbc3 	bl	80052ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2160      	movs	r1, #96	@ 0x60
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fbed 	bl	800534a <TIM_ITRx_SetConfig>
      break;
 8004b70:	e01c      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f000 fb84 	bl	800528c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2140      	movs	r1, #64	@ 0x40
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 fbdd 	bl	800534a <TIM_ITRx_SetConfig>
      break;
 8004b90:	e00c      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	f000 fbd4 	bl	800534a <TIM_ITRx_SetConfig>
      break;
 8004ba2:	e003      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ba8:	e000      	b.n	8004bac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004baa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b083      	sub	sp, #12
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004c2a:	b480      	push	{r7}
 8004c2c:	b083      	sub	sp, #12
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004c32:	bf00      	nop
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b084      	sub	sp, #16
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d107      	bne.n	8004c66 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c64:	e02a      	b.n	8004cbc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d107      	bne.n	8004c80 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2202      	movs	r2, #2
 8004c74:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c7e:	e01d      	b.n	8004cbc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d107      	bne.n	8004c9a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2204      	movs	r2, #4
 8004c8e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c98:	e010      	b.n	8004cbc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d107      	bne.n	8004cb4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2208      	movs	r2, #8
 8004ca8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2201      	movs	r2, #1
 8004cae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cb2:	e003      	b.n	8004cbc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004cbc:	68f8      	ldr	r0, [r7, #12]
 8004cbe:	f7ff ffb4 	bl	8004c2a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	771a      	strb	r2, [r3, #28]
}
 8004cc8:	bf00      	nop
 8004cca:	3710      	adds	r7, #16
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cdc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d10b      	bne.n	8004d00 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d136      	bne.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cfe:	e031      	b.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d10b      	bne.n	8004d22 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d125      	bne.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d20:	e020      	b.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d10b      	bne.n	8004d44 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2204      	movs	r2, #4
 8004d30:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d114      	bne.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d42:	e00f      	b.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d10a      	bne.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2208      	movs	r2, #8
 8004d52:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	69db      	ldr	r3, [r3, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d103      	bne.n	8004d64 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f7fb fd09 	bl	800077c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	771a      	strb	r2, [r3, #28]
}
 8004d70:	bf00      	nop
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d84:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d103      	bne.n	8004d98 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2201      	movs	r2, #1
 8004d94:	771a      	strb	r2, [r3, #28]
 8004d96:	e019      	b.n	8004dcc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d103      	bne.n	8004daa <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2202      	movs	r2, #2
 8004da6:	771a      	strb	r2, [r3, #28]
 8004da8:	e010      	b.n	8004dcc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d103      	bne.n	8004dbc <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2204      	movs	r2, #4
 8004db8:	771a      	strb	r2, [r3, #28]
 8004dba:	e007      	b.n	8004dcc <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d102      	bne.n	8004dcc <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2208      	movs	r2, #8
 8004dca:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f7ff ff18 	bl	8004c02 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	771a      	strb	r2, [r3, #28]
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a43      	ldr	r2, [pc, #268]	@ (8004f00 <TIM_Base_SetConfig+0x120>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d013      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfe:	d00f      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a40      	ldr	r2, [pc, #256]	@ (8004f04 <TIM_Base_SetConfig+0x124>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d00b      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a3f      	ldr	r2, [pc, #252]	@ (8004f08 <TIM_Base_SetConfig+0x128>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d007      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a3e      	ldr	r2, [pc, #248]	@ (8004f0c <TIM_Base_SetConfig+0x12c>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d003      	beq.n	8004e20 <TIM_Base_SetConfig+0x40>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a3d      	ldr	r2, [pc, #244]	@ (8004f10 <TIM_Base_SetConfig+0x130>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d108      	bne.n	8004e32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a32      	ldr	r2, [pc, #200]	@ (8004f00 <TIM_Base_SetConfig+0x120>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d02b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e40:	d027      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a2f      	ldr	r2, [pc, #188]	@ (8004f04 <TIM_Base_SetConfig+0x124>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d023      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a2e      	ldr	r2, [pc, #184]	@ (8004f08 <TIM_Base_SetConfig+0x128>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d01f      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a2d      	ldr	r2, [pc, #180]	@ (8004f0c <TIM_Base_SetConfig+0x12c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d01b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a2c      	ldr	r2, [pc, #176]	@ (8004f10 <TIM_Base_SetConfig+0x130>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d017      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a2b      	ldr	r2, [pc, #172]	@ (8004f14 <TIM_Base_SetConfig+0x134>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d013      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a2a      	ldr	r2, [pc, #168]	@ (8004f18 <TIM_Base_SetConfig+0x138>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d00f      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a29      	ldr	r2, [pc, #164]	@ (8004f1c <TIM_Base_SetConfig+0x13c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d00b      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a28      	ldr	r2, [pc, #160]	@ (8004f20 <TIM_Base_SetConfig+0x140>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d007      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a27      	ldr	r2, [pc, #156]	@ (8004f24 <TIM_Base_SetConfig+0x144>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d003      	beq.n	8004e92 <TIM_Base_SetConfig+0xb2>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a26      	ldr	r2, [pc, #152]	@ (8004f28 <TIM_Base_SetConfig+0x148>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d108      	bne.n	8004ea4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8004f00 <TIM_Base_SetConfig+0x120>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d003      	beq.n	8004ed2 <TIM_Base_SetConfig+0xf2>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a10      	ldr	r2, [pc, #64]	@ (8004f10 <TIM_Base_SetConfig+0x130>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d103      	bne.n	8004eda <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	691a      	ldr	r2, [r3, #16]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f043 0204 	orr.w	r2, r3, #4
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	601a      	str	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40010000 	.word	0x40010000
 8004f04:	40000400 	.word	0x40000400
 8004f08:	40000800 	.word	0x40000800
 8004f0c:	40000c00 	.word	0x40000c00
 8004f10:	40010400 	.word	0x40010400
 8004f14:	40014000 	.word	0x40014000
 8004f18:	40014400 	.word	0x40014400
 8004f1c:	40014800 	.word	0x40014800
 8004f20:	40001800 	.word	0x40001800
 8004f24:	40001c00 	.word	0x40001c00
 8004f28:	40002000 	.word	0x40002000

08004f2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f023 0201 	bic.w	r2, r3, #1
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f023 0303 	bic.w	r3, r3, #3
 8004f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f023 0302 	bic.w	r3, r3, #2
 8004f74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a20      	ldr	r2, [pc, #128]	@ (8005004 <TIM_OC1_SetConfig+0xd8>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d003      	beq.n	8004f90 <TIM_OC1_SetConfig+0x64>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8005008 <TIM_OC1_SetConfig+0xdc>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d10c      	bne.n	8004faa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f023 0308 	bic.w	r3, r3, #8
 8004f96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	697a      	ldr	r2, [r7, #20]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	f023 0304 	bic.w	r3, r3, #4
 8004fa8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a15      	ldr	r2, [pc, #84]	@ (8005004 <TIM_OC1_SetConfig+0xd8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d003      	beq.n	8004fba <TIM_OC1_SetConfig+0x8e>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	4a14      	ldr	r2, [pc, #80]	@ (8005008 <TIM_OC1_SetConfig+0xdc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d111      	bne.n	8004fde <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004fc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	693a      	ldr	r2, [r7, #16]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	693a      	ldr	r2, [r7, #16]
 8004fe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	685a      	ldr	r2, [r3, #4]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	697a      	ldr	r2, [r7, #20]
 8004ff6:	621a      	str	r2, [r3, #32]
}
 8004ff8:	bf00      	nop
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	40010000 	.word	0x40010000
 8005008:	40010400 	.word	0x40010400

0800500c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	f023 0210 	bic.w	r2, r3, #16
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800503a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	021b      	lsls	r3, r3, #8
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	4313      	orrs	r3, r2
 800504e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	f023 0320 	bic.w	r3, r3, #32
 8005056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	4313      	orrs	r3, r2
 8005062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a22      	ldr	r2, [pc, #136]	@ (80050f0 <TIM_OC2_SetConfig+0xe4>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_OC2_SetConfig+0x68>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a21      	ldr	r2, [pc, #132]	@ (80050f4 <TIM_OC2_SetConfig+0xe8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d10d      	bne.n	8005090 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800507a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800508e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a17      	ldr	r2, [pc, #92]	@ (80050f0 <TIM_OC2_SetConfig+0xe4>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_OC2_SetConfig+0x94>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a16      	ldr	r2, [pc, #88]	@ (80050f4 <TIM_OC2_SetConfig+0xe8>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d113      	bne.n	80050c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	693a      	ldr	r2, [r7, #16]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	621a      	str	r2, [r3, #32]
}
 80050e2:	bf00      	nop
 80050e4:	371c      	adds	r7, #28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40010000 	.word	0x40010000
 80050f4:	40010400 	.word	0x40010400

080050f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b087      	sub	sp, #28
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a1b      	ldr	r3, [r3, #32]
 8005106:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	69db      	ldr	r3, [r3, #28]
 800511e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005126:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f023 0303 	bic.w	r3, r3, #3
 800512e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	4313      	orrs	r3, r2
 8005138:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005140:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	021b      	lsls	r3, r3, #8
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	4313      	orrs	r3, r2
 800514c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a21      	ldr	r2, [pc, #132]	@ (80051d8 <TIM_OC3_SetConfig+0xe0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d003      	beq.n	800515e <TIM_OC3_SetConfig+0x66>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a20      	ldr	r2, [pc, #128]	@ (80051dc <TIM_OC3_SetConfig+0xe4>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d10d      	bne.n	800517a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005164:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	021b      	lsls	r3, r3, #8
 800516c:	697a      	ldr	r2, [r7, #20]
 800516e:	4313      	orrs	r3, r2
 8005170:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005178:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a16      	ldr	r2, [pc, #88]	@ (80051d8 <TIM_OC3_SetConfig+0xe0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d003      	beq.n	800518a <TIM_OC3_SetConfig+0x92>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a15      	ldr	r2, [pc, #84]	@ (80051dc <TIM_OC3_SetConfig+0xe4>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d113      	bne.n	80051b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005190:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005198:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	695b      	ldr	r3, [r3, #20]
 800519e:	011b      	lsls	r3, r3, #4
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	011b      	lsls	r3, r3, #4
 80051ac:	693a      	ldr	r2, [r7, #16]
 80051ae:	4313      	orrs	r3, r2
 80051b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	621a      	str	r2, [r3, #32]
}
 80051cc:	bf00      	nop
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	40010000 	.word	0x40010000
 80051dc:	40010400 	.word	0x40010400

080051e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b087      	sub	sp, #28
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a1b      	ldr	r3, [r3, #32]
 80051f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69db      	ldr	r3, [r3, #28]
 8005206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800520e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005216:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	021b      	lsls	r3, r3, #8
 800521e:	68fa      	ldr	r2, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800522a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	031b      	lsls	r3, r3, #12
 8005232:	693a      	ldr	r2, [r7, #16]
 8005234:	4313      	orrs	r3, r2
 8005236:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	4a12      	ldr	r2, [pc, #72]	@ (8005284 <TIM_OC4_SetConfig+0xa4>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d003      	beq.n	8005248 <TIM_OC4_SetConfig+0x68>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a11      	ldr	r2, [pc, #68]	@ (8005288 <TIM_OC4_SetConfig+0xa8>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d109      	bne.n	800525c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800524e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	019b      	lsls	r3, r3, #6
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	68fa      	ldr	r2, [r7, #12]
 8005266:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	621a      	str	r2, [r3, #32]
}
 8005276:	bf00      	nop
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	40010000 	.word	0x40010000
 8005288:	40010400 	.word	0x40010400

0800528c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6a1b      	ldr	r3, [r3, #32]
 80052a2:	f023 0201 	bic.w	r2, r3, #1
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80052b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f023 030a 	bic.w	r3, r3, #10
 80052c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	621a      	str	r2, [r3, #32]
}
 80052de:	bf00      	nop
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b087      	sub	sp, #28
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	60f8      	str	r0, [r7, #12]
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a1b      	ldr	r3, [r3, #32]
 80052fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6a1b      	ldr	r3, [r3, #32]
 8005300:	f023 0210 	bic.w	r2, r3, #16
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005314:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	031b      	lsls	r3, r3, #12
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005326:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	011b      	lsls	r3, r3, #4
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	621a      	str	r2, [r3, #32]
}
 800533e:	bf00      	nop
 8005340:	371c      	adds	r7, #28
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr

0800534a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800534a:	b480      	push	{r7}
 800534c:	b085      	sub	sp, #20
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
 8005352:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005360:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	4313      	orrs	r3, r2
 8005368:	f043 0307 	orr.w	r3, r3, #7
 800536c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	609a      	str	r2, [r3, #8]
}
 8005374:	bf00      	nop
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	607a      	str	r2, [r7, #4]
 800538c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800539a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	021a      	lsls	r2, r3, #8
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	431a      	orrs	r2, r3
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	609a      	str	r2, [r3, #8]
}
 80053b4:	bf00      	nop
 80053b6:	371c      	adds	r7, #28
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b087      	sub	sp, #28
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	f003 031f 	and.w	r3, r3, #31
 80053d2:	2201      	movs	r2, #1
 80053d4:	fa02 f303 	lsl.w	r3, r2, r3
 80053d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	6a1a      	ldr	r2, [r3, #32]
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	43db      	mvns	r3, r3
 80053e2:	401a      	ands	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a1a      	ldr	r2, [r3, #32]
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	f003 031f 	and.w	r3, r3, #31
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	431a      	orrs	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
	...

0800540c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800540c:	b480      	push	{r7}
 800540e:	b085      	sub	sp, #20
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005420:	2302      	movs	r3, #2
 8005422:	e05a      	b.n	80054da <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2202      	movs	r2, #2
 8005430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800544a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a21      	ldr	r2, [pc, #132]	@ (80054e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d022      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005470:	d01d      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1d      	ldr	r2, [pc, #116]	@ (80054ec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d018      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1b      	ldr	r2, [pc, #108]	@ (80054f0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1a      	ldr	r2, [pc, #104]	@ (80054f4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d00e      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a18      	ldr	r2, [pc, #96]	@ (80054f8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a17      	ldr	r2, [pc, #92]	@ (80054fc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a15      	ldr	r2, [pc, #84]	@ (8005500 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d10c      	bne.n	80054c8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	68ba      	ldr	r2, [r7, #8]
 80054bc:	4313      	orrs	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40010400 	.word	0x40010400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40001800 	.word	0x40001800

08005504 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800550e:	2300      	movs	r3, #0
 8005510:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800551c:	2302      	movs	r3, #2
 800551e:	e03d      	b.n	800559c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	4313      	orrs	r3, r2
 8005542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	4313      	orrs	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4313      	orrs	r3, r2
 800555e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691b      	ldr	r3, [r3, #16]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	695b      	ldr	r3, [r3, #20]
 8005578:	4313      	orrs	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2200      	movs	r2, #0
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <arm_rfft_fast_init_f32>:
 80055d0:	084b      	lsrs	r3, r1, #1
 80055d2:	2b80      	cmp	r3, #128	@ 0x80
 80055d4:	b410      	push	{r4}
 80055d6:	8201      	strh	r1, [r0, #16]
 80055d8:	8003      	strh	r3, [r0, #0]
 80055da:	d047      	beq.n	800566c <arm_rfft_fast_init_f32+0x9c>
 80055dc:	d917      	bls.n	800560e <arm_rfft_fast_init_f32+0x3e>
 80055de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055e2:	d03d      	beq.n	8005660 <arm_rfft_fast_init_f32+0x90>
 80055e4:	d929      	bls.n	800563a <arm_rfft_fast_init_f32+0x6a>
 80055e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ea:	d020      	beq.n	800562e <arm_rfft_fast_init_f32+0x5e>
 80055ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055f0:	d113      	bne.n	800561a <arm_rfft_fast_init_f32+0x4a>
 80055f2:	4921      	ldr	r1, [pc, #132]	@ (8005678 <arm_rfft_fast_init_f32+0xa8>)
 80055f4:	4a21      	ldr	r2, [pc, #132]	@ (800567c <arm_rfft_fast_init_f32+0xac>)
 80055f6:	4b22      	ldr	r3, [pc, #136]	@ (8005680 <arm_rfft_fast_init_f32+0xb0>)
 80055f8:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80055fc:	8184      	strh	r4, [r0, #12]
 80055fe:	6081      	str	r1, [r0, #8]
 8005600:	6042      	str	r2, [r0, #4]
 8005602:	6143      	str	r3, [r0, #20]
 8005604:	2000      	movs	r0, #0
 8005606:	b240      	sxtb	r0, r0
 8005608:	f85d 4b04 	ldr.w	r4, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	2b20      	cmp	r3, #32
 8005610:	d01c      	beq.n	800564c <arm_rfft_fast_init_f32+0x7c>
 8005612:	2b40      	cmp	r3, #64	@ 0x40
 8005614:	d006      	beq.n	8005624 <arm_rfft_fast_init_f32+0x54>
 8005616:	2b10      	cmp	r3, #16
 8005618:	d01d      	beq.n	8005656 <arm_rfft_fast_init_f32+0x86>
 800561a:	20ff      	movs	r0, #255	@ 0xff
 800561c:	b240      	sxtb	r0, r0
 800561e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	2438      	movs	r4, #56	@ 0x38
 8005626:	4917      	ldr	r1, [pc, #92]	@ (8005684 <arm_rfft_fast_init_f32+0xb4>)
 8005628:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <arm_rfft_fast_init_f32+0xb8>)
 800562a:	4b18      	ldr	r3, [pc, #96]	@ (800568c <arm_rfft_fast_init_f32+0xbc>)
 800562c:	e7e6      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 800562e:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 8005632:	4917      	ldr	r1, [pc, #92]	@ (8005690 <arm_rfft_fast_init_f32+0xc0>)
 8005634:	4a17      	ldr	r2, [pc, #92]	@ (8005694 <arm_rfft_fast_init_f32+0xc4>)
 8005636:	4b18      	ldr	r3, [pc, #96]	@ (8005698 <arm_rfft_fast_init_f32+0xc8>)
 8005638:	e7e0      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 800563a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800563e:	d1ec      	bne.n	800561a <arm_rfft_fast_init_f32+0x4a>
 8005640:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8005644:	4915      	ldr	r1, [pc, #84]	@ (800569c <arm_rfft_fast_init_f32+0xcc>)
 8005646:	4a16      	ldr	r2, [pc, #88]	@ (80056a0 <arm_rfft_fast_init_f32+0xd0>)
 8005648:	4b16      	ldr	r3, [pc, #88]	@ (80056a4 <arm_rfft_fast_init_f32+0xd4>)
 800564a:	e7d7      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 800564c:	2430      	movs	r4, #48	@ 0x30
 800564e:	4916      	ldr	r1, [pc, #88]	@ (80056a8 <arm_rfft_fast_init_f32+0xd8>)
 8005650:	4a16      	ldr	r2, [pc, #88]	@ (80056ac <arm_rfft_fast_init_f32+0xdc>)
 8005652:	4b17      	ldr	r3, [pc, #92]	@ (80056b0 <arm_rfft_fast_init_f32+0xe0>)
 8005654:	e7d2      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 8005656:	2414      	movs	r4, #20
 8005658:	4916      	ldr	r1, [pc, #88]	@ (80056b4 <arm_rfft_fast_init_f32+0xe4>)
 800565a:	4a17      	ldr	r2, [pc, #92]	@ (80056b8 <arm_rfft_fast_init_f32+0xe8>)
 800565c:	4b17      	ldr	r3, [pc, #92]	@ (80056bc <arm_rfft_fast_init_f32+0xec>)
 800565e:	e7cd      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 8005660:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 8005664:	4916      	ldr	r1, [pc, #88]	@ (80056c0 <arm_rfft_fast_init_f32+0xf0>)
 8005666:	4a17      	ldr	r2, [pc, #92]	@ (80056c4 <arm_rfft_fast_init_f32+0xf4>)
 8005668:	4b17      	ldr	r3, [pc, #92]	@ (80056c8 <arm_rfft_fast_init_f32+0xf8>)
 800566a:	e7c7      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 800566c:	24d0      	movs	r4, #208	@ 0xd0
 800566e:	4917      	ldr	r1, [pc, #92]	@ (80056cc <arm_rfft_fast_init_f32+0xfc>)
 8005670:	4a17      	ldr	r2, [pc, #92]	@ (80056d0 <arm_rfft_fast_init_f32+0x100>)
 8005672:	4b18      	ldr	r3, [pc, #96]	@ (80056d4 <arm_rfft_fast_init_f32+0x104>)
 8005674:	e7c2      	b.n	80055fc <arm_rfft_fast_init_f32+0x2c>
 8005676:	bf00      	nop
 8005678:	0801654c 	.word	0x0801654c
 800567c:	08007744 	.word	0x08007744
 8005680:	0800d8b4 	.word	0x0800d8b4
 8005684:	0800b844 	.word	0x0800b844
 8005688:	0801830c 	.word	0x0801830c
 800568c:	0801a7fc 	.word	0x0801a7fc
 8005690:	08014234 	.word	0x08014234
 8005694:	08012134 	.word	0x08012134
 8005698:	0800b8b4 	.word	0x0800b8b4
 800569c:	0801a48c 	.word	0x0801a48c
 80056a0:	080118b4 	.word	0x080118b4
 80056a4:	0801850c 	.word	0x0801850c
 80056a8:	080150ec 	.word	0x080150ec
 80056ac:	08014134 	.word	0x08014134
 80056b0:	0800b744 	.word	0x0800b744
 80056b4:	08015044 	.word	0x08015044
 80056b8:	080120b4 	.word	0x080120b4
 80056bc:	0801506c 	.word	0x0801506c
 80056c0:	08018d0c 	.word	0x08018d0c
 80056c4:	0801554c 	.word	0x0801554c
 80056c8:	0801908c 	.word	0x0801908c
 80056cc:	0801a9fc 	.word	0x0801a9fc
 80056d0:	0801514c 	.word	0x0801514c
 80056d4:	0801a08c 	.word	0x0801a08c

080056d8 <arm_rfft_fast_f32>:
 80056d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056dc:	8a06      	ldrh	r6, [r0, #16]
 80056de:	0876      	lsrs	r6, r6, #1
 80056e0:	4607      	mov	r7, r0
 80056e2:	4615      	mov	r5, r2
 80056e4:	8006      	strh	r6, [r0, #0]
 80056e6:	460c      	mov	r4, r1
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d15c      	bne.n	80057a6 <arm_rfft_fast_f32+0xce>
 80056ec:	461a      	mov	r2, r3
 80056ee:	2301      	movs	r3, #1
 80056f0:	f000 fbe6 	bl	8005ec0 <arm_cfft_f32>
 80056f4:	edd4 7a00 	vldr	s15, [r4]
 80056f8:	ed94 7a01 	vldr	s14, [r4, #4]
 80056fc:	883e      	ldrh	r6, [r7, #0]
 80056fe:	6978      	ldr	r0, [r7, #20]
 8005700:	ee37 7a07 	vadd.f32	s14, s14, s14
 8005704:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005708:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 800570c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005710:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005714:	3e01      	subs	r6, #1
 8005716:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800571a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800571e:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8005722:	ed85 7a00 	vstr	s14, [r5]
 8005726:	edc5 7a01 	vstr	s15, [r5, #4]
 800572a:	3010      	adds	r0, #16
 800572c:	f105 0210 	add.w	r2, r5, #16
 8005730:	3b08      	subs	r3, #8
 8005732:	f104 0110 	add.w	r1, r4, #16
 8005736:	ed51 4a02 	vldr	s9, [r1, #-8]
 800573a:	ed93 5a02 	vldr	s10, [r3, #8]
 800573e:	ed11 7a01 	vldr	s14, [r1, #-4]
 8005742:	ed10 6a02 	vldr	s12, [r0, #-8]
 8005746:	edd3 5a03 	vldr	s11, [r3, #12]
 800574a:	ed50 6a01 	vldr	s13, [r0, #-4]
 800574e:	ee75 7a64 	vsub.f32	s15, s10, s9
 8005752:	ee35 4a87 	vadd.f32	s8, s11, s14
 8005756:	ee35 5a24 	vadd.f32	s10, s10, s9
 800575a:	ee77 5a65 	vsub.f32	s11, s14, s11
 800575e:	ee66 4a27 	vmul.f32	s9, s12, s15
 8005762:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8005766:	ee34 5a85 	vadd.f32	s10, s9, s10
 800576a:	ee26 6a04 	vmul.f32	s12, s12, s8
 800576e:	ee66 6a84 	vmul.f32	s13, s13, s8
 8005772:	ee77 7a25 	vadd.f32	s15, s14, s11
 8005776:	ee76 6a85 	vadd.f32	s13, s13, s10
 800577a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800577e:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005782:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8005786:	3e01      	subs	r6, #1
 8005788:	ed42 6a02 	vstr	s13, [r2, #-8]
 800578c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005790:	f1a3 0308 	sub.w	r3, r3, #8
 8005794:	f101 0108 	add.w	r1, r1, #8
 8005798:	f100 0008 	add.w	r0, r0, #8
 800579c:	f102 0208 	add.w	r2, r2, #8
 80057a0:	d1c9      	bne.n	8005736 <arm_rfft_fast_f32+0x5e>
 80057a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a6:	edd1 7a00 	vldr	s15, [r1]
 80057aa:	edd1 6a01 	vldr	s13, [r1, #4]
 80057ae:	6941      	ldr	r1, [r0, #20]
 80057b0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80057b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80057b8:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80057bc:	ee27 7a23 	vmul.f32	s14, s14, s7
 80057c0:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80057c4:	3e01      	subs	r6, #1
 80057c6:	ed82 7a00 	vstr	s14, [r2]
 80057ca:	edc2 7a01 	vstr	s15, [r2, #4]
 80057ce:	00f0      	lsls	r0, r6, #3
 80057d0:	b3ee      	cbz	r6, 800584e <arm_rfft_fast_f32+0x176>
 80057d2:	3808      	subs	r0, #8
 80057d4:	f101 0e10 	add.w	lr, r1, #16
 80057d8:	4420      	add	r0, r4
 80057da:	f104 0110 	add.w	r1, r4, #16
 80057de:	f102 0c10 	add.w	ip, r2, #16
 80057e2:	ed90 7a02 	vldr	s14, [r0, #8]
 80057e6:	ed51 6a02 	vldr	s13, [r1, #-8]
 80057ea:	ed1e 6a02 	vldr	s12, [lr, #-8]
 80057ee:	ed90 4a03 	vldr	s8, [r0, #12]
 80057f2:	ed11 5a01 	vldr	s10, [r1, #-4]
 80057f6:	ed5e 5a01 	vldr	s11, [lr, #-4]
 80057fa:	ee76 7ac7 	vsub.f32	s15, s13, s14
 80057fe:	ee74 4a05 	vadd.f32	s9, s8, s10
 8005802:	ee26 3a27 	vmul.f32	s6, s12, s15
 8005806:	ee77 6a26 	vadd.f32	s13, s14, s13
 800580a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800580e:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8005812:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005816:	ee77 7a05 	vadd.f32	s15, s14, s10
 800581a:	ee26 6a24 	vmul.f32	s12, s12, s9
 800581e:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8005822:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005826:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800582a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800582e:	ee27 7a23 	vmul.f32	s14, s14, s7
 8005832:	3e01      	subs	r6, #1
 8005834:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8005838:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800583c:	f1a0 0008 	sub.w	r0, r0, #8
 8005840:	f101 0108 	add.w	r1, r1, #8
 8005844:	f10e 0e08 	add.w	lr, lr, #8
 8005848:	f10c 0c08 	add.w	ip, ip, #8
 800584c:	d1c9      	bne.n	80057e2 <arm_rfft_fast_f32+0x10a>
 800584e:	4638      	mov	r0, r7
 8005850:	4629      	mov	r1, r5
 8005852:	461a      	mov	r2, r3
 8005854:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005858:	2301      	movs	r3, #1
 800585a:	f000 bb31 	b.w	8005ec0 <arm_cfft_f32>
 800585e:	bf00      	nop

08005860 <arm_cfft_radix8by2_f32>:
 8005860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005864:	ed2d 8b08 	vpush	{d8-d11}
 8005868:	f8b0 e000 	ldrh.w	lr, [r0]
 800586c:	6842      	ldr	r2, [r0, #4]
 800586e:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8005872:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8005876:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800587a:	4607      	mov	r7, r0
 800587c:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8005880:	f000 80af 	beq.w	80059e2 <arm_cfft_radix8by2_f32+0x182>
 8005884:	3310      	adds	r3, #16
 8005886:	18ce      	adds	r6, r1, r3
 8005888:	3210      	adds	r2, #16
 800588a:	4443      	add	r3, r8
 800588c:	f101 0510 	add.w	r5, r1, #16
 8005890:	f108 0410 	add.w	r4, r8, #16
 8005894:	ed54 1a04 	vldr	s3, [r4, #-16]
 8005898:	ed13 4a04 	vldr	s8, [r3, #-16]
 800589c:	ed53 3a03 	vldr	s7, [r3, #-12]
 80058a0:	ed53 5a02 	vldr	s11, [r3, #-8]
 80058a4:	ed13 5a01 	vldr	s10, [r3, #-4]
 80058a8:	ed54 6a03 	vldr	s13, [r4, #-12]
 80058ac:	ed14 0a02 	vldr	s0, [r4, #-8]
 80058b0:	ed16 2a04 	vldr	s4, [r6, #-16]
 80058b4:	ed56 2a03 	vldr	s5, [r6, #-12]
 80058b8:	ed15 6a03 	vldr	s12, [r5, #-12]
 80058bc:	ed15 7a01 	vldr	s14, [r5, #-4]
 80058c0:	ed15 3a04 	vldr	s6, [r5, #-16]
 80058c4:	ed54 7a01 	vldr	s15, [r4, #-4]
 80058c8:	ed56 0a02 	vldr	s1, [r6, #-8]
 80058cc:	ed16 1a01 	vldr	s2, [r6, #-4]
 80058d0:	ed55 4a02 	vldr	s9, [r5, #-8]
 80058d4:	ee73 ba21 	vadd.f32	s23, s6, s3
 80058d8:	ee36 ba26 	vadd.f32	s22, s12, s13
 80058dc:	ee37 aa27 	vadd.f32	s20, s14, s15
 80058e0:	ee72 9a04 	vadd.f32	s19, s4, s8
 80058e4:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80058e8:	ee31 8a05 	vadd.f32	s16, s2, s10
 80058ec:	ee74 aa80 	vadd.f32	s21, s9, s0
 80058f0:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80058f4:	ed45 ba04 	vstr	s23, [r5, #-16]
 80058f8:	ed05 ba03 	vstr	s22, [r5, #-12]
 80058fc:	ed45 aa02 	vstr	s21, [r5, #-8]
 8005900:	ed05 aa01 	vstr	s20, [r5, #-4]
 8005904:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005908:	ed46 9a04 	vstr	s19, [r6, #-16]
 800590c:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005910:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005914:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005918:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800591c:	ed12 6a03 	vldr	s12, [r2, #-12]
 8005920:	ed52 2a04 	vldr	s5, [r2, #-16]
 8005924:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005928:	ee34 4a42 	vsub.f32	s8, s8, s4
 800592c:	ee26 8a86 	vmul.f32	s16, s13, s12
 8005930:	ee24 2a06 	vmul.f32	s4, s8, s12
 8005934:	ee63 1a22 	vmul.f32	s3, s6, s5
 8005938:	ee24 4a22 	vmul.f32	s8, s8, s5
 800593c:	ee23 3a06 	vmul.f32	s6, s6, s12
 8005940:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8005944:	ee23 6a86 	vmul.f32	s12, s7, s12
 8005948:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800594c:	ee36 6a04 	vadd.f32	s12, s12, s8
 8005950:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005954:	ee72 3a63 	vsub.f32	s7, s4, s7
 8005958:	ee71 2a88 	vadd.f32	s5, s3, s16
 800595c:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005960:	ed44 2a04 	vstr	s5, [r4, #-16]
 8005964:	ed43 3a04 	vstr	s7, [r3, #-16]
 8005968:	ed03 6a03 	vstr	s12, [r3, #-12]
 800596c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005970:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8005974:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005978:	ed52 5a02 	vldr	s11, [r2, #-8]
 800597c:	ee35 6a41 	vsub.f32	s12, s10, s2
 8005980:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8005984:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005988:	ee26 5a87 	vmul.f32	s10, s13, s14
 800598c:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8005990:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005994:	ee64 4a87 	vmul.f32	s9, s9, s14
 8005998:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800599c:	ee26 7a07 	vmul.f32	s14, s12, s14
 80059a0:	ee26 6a25 	vmul.f32	s12, s12, s11
 80059a4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80059a8:	ee74 5a23 	vadd.f32	s11, s8, s7
 80059ac:	ee35 6a46 	vsub.f32	s12, s10, s12
 80059b0:	ee37 7a26 	vadd.f32	s14, s14, s13
 80059b4:	f1be 0e01 	subs.w	lr, lr, #1
 80059b8:	ed44 5a02 	vstr	s11, [r4, #-8]
 80059bc:	f105 0510 	add.w	r5, r5, #16
 80059c0:	ed44 7a01 	vstr	s15, [r4, #-4]
 80059c4:	f106 0610 	add.w	r6, r6, #16
 80059c8:	ed03 6a02 	vstr	s12, [r3, #-8]
 80059cc:	ed03 7a01 	vstr	s14, [r3, #-4]
 80059d0:	f102 0210 	add.w	r2, r2, #16
 80059d4:	f104 0410 	add.w	r4, r4, #16
 80059d8:	f103 0310 	add.w	r3, r3, #16
 80059dc:	f47f af5a 	bne.w	8005894 <arm_cfft_radix8by2_f32+0x34>
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	fa1f f48c 	uxth.w	r4, ip
 80059e6:	4608      	mov	r0, r1
 80059e8:	2302      	movs	r3, #2
 80059ea:	4621      	mov	r1, r4
 80059ec:	f000 fae2 	bl	8005fb4 <arm_radix8_butterfly_f32>
 80059f0:	ecbd 8b08 	vpop	{d8-d11}
 80059f4:	4640      	mov	r0, r8
 80059f6:	4621      	mov	r1, r4
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	2302      	movs	r3, #2
 80059fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a00:	f000 bad8 	b.w	8005fb4 <arm_radix8_butterfly_f32>

08005a04 <arm_cfft_radix8by4_f32>:
 8005a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a08:	ed2d 8b0a 	vpush	{d8-d12}
 8005a0c:	8802      	ldrh	r2, [r0, #0]
 8005a0e:	ed91 6a00 	vldr	s12, [r1]
 8005a12:	b08f      	sub	sp, #60	@ 0x3c
 8005a14:	460f      	mov	r7, r1
 8005a16:	0852      	lsrs	r2, r2, #1
 8005a18:	0093      	lsls	r3, r2, #2
 8005a1a:	900c      	str	r0, [sp, #48]	@ 0x30
 8005a1c:	9103      	str	r1, [sp, #12]
 8005a1e:	6841      	ldr	r1, [r0, #4]
 8005a20:	ed97 7a01 	vldr	s14, [r7, #4]
 8005a24:	4638      	mov	r0, r7
 8005a26:	4418      	add	r0, r3
 8005a28:	4606      	mov	r6, r0
 8005a2a:	9009      	str	r0, [sp, #36]	@ 0x24
 8005a2c:	4418      	add	r0, r3
 8005a2e:	edd0 6a00 	vldr	s13, [r0]
 8005a32:	edd6 3a00 	vldr	s7, [r6]
 8005a36:	edd6 2a01 	vldr	s5, [r6, #4]
 8005a3a:	edd0 7a01 	vldr	s15, [r0, #4]
 8005a3e:	900a      	str	r0, [sp, #40]	@ 0x28
 8005a40:	ee76 5a26 	vadd.f32	s11, s12, s13
 8005a44:	4604      	mov	r4, r0
 8005a46:	4625      	mov	r5, r4
 8005a48:	441c      	add	r4, r3
 8005a4a:	ed94 4a00 	vldr	s8, [r4]
 8005a4e:	ed94 5a01 	vldr	s10, [r4, #4]
 8005a52:	9401      	str	r4, [sp, #4]
 8005a54:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8005a58:	4630      	mov	r0, r6
 8005a5a:	ee74 4a24 	vadd.f32	s9, s8, s9
 8005a5e:	463e      	mov	r6, r7
 8005a60:	ee14 ea90 	vmov	lr, s9
 8005a64:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005a68:	f846 eb08 	str.w	lr, [r6], #8
 8005a6c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8005a70:	edd0 4a01 	vldr	s9, [r0, #4]
 8005a74:	9604      	str	r6, [sp, #16]
 8005a76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a7a:	9e01      	ldr	r6, [sp, #4]
 8005a7c:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8005a80:	ed96 2a01 	vldr	s4, [r6, #4]
 8005a84:	ee36 7a24 	vadd.f32	s14, s12, s9
 8005a88:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8005a8c:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8005a90:	ee36 6a62 	vsub.f32	s12, s12, s5
 8005a94:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8005a98:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005a9c:	ee73 3a45 	vsub.f32	s7, s6, s10
 8005aa0:	4604      	mov	r4, r0
 8005aa2:	ee36 6a45 	vsub.f32	s12, s12, s10
 8005aa6:	ee75 6a26 	vadd.f32	s13, s10, s13
 8005aaa:	46a3      	mov	fp, r4
 8005aac:	ee37 7a02 	vadd.f32	s14, s14, s4
 8005ab0:	ee34 5a84 	vadd.f32	s10, s9, s8
 8005ab4:	ee13 8a90 	vmov	r8, s7
 8005ab8:	46a4      	mov	ip, r4
 8005aba:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8005abe:	ed87 7a01 	vstr	s14, [r7, #4]
 8005ac2:	f84b 8b08 	str.w	r8, [fp], #8
 8005ac6:	f1ac 0704 	sub.w	r7, ip, #4
 8005aca:	ed8c 5a01 	vstr	s10, [ip, #4]
 8005ace:	f101 0c08 	add.w	ip, r1, #8
 8005ad2:	462c      	mov	r4, r5
 8005ad4:	f8cd c014 	str.w	ip, [sp, #20]
 8005ad8:	ee15 ca90 	vmov	ip, s11
 8005adc:	f844 cb08 	str.w	ip, [r4], #8
 8005ae0:	9407      	str	r4, [sp, #28]
 8005ae2:	f101 0410 	add.w	r4, r1, #16
 8005ae6:	ed85 6a01 	vstr	s12, [r5, #4]
 8005aea:	0852      	lsrs	r2, r2, #1
 8005aec:	9402      	str	r4, [sp, #8]
 8005aee:	462c      	mov	r4, r5
 8005af0:	f101 0518 	add.w	r5, r1, #24
 8005af4:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005af6:	46b2      	mov	sl, r6
 8005af8:	9506      	str	r5, [sp, #24]
 8005afa:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005afe:	3a02      	subs	r2, #2
 8005b00:	ee16 5a90 	vmov	r5, s13
 8005b04:	46b6      	mov	lr, r6
 8005b06:	4630      	mov	r0, r6
 8005b08:	0852      	lsrs	r2, r2, #1
 8005b0a:	f84a 5b08 	str.w	r5, [sl], #8
 8005b0e:	f1a0 0604 	sub.w	r6, r0, #4
 8005b12:	edce 7a01 	vstr	s15, [lr, #4]
 8005b16:	9208      	str	r2, [sp, #32]
 8005b18:	f000 8130 	beq.w	8005d7c <arm_cfft_radix8by4_f32+0x378>
 8005b1c:	4691      	mov	r9, r2
 8005b1e:	9a03      	ldr	r2, [sp, #12]
 8005b20:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005b24:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8005b28:	3b08      	subs	r3, #8
 8005b2a:	f102 0510 	add.w	r5, r2, #16
 8005b2e:	f101 0c20 	add.w	ip, r1, #32
 8005b32:	f1a4 020c 	sub.w	r2, r4, #12
 8005b36:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8005b3a:	4433      	add	r3, r6
 8005b3c:	3410      	adds	r4, #16
 8005b3e:	4650      	mov	r0, sl
 8005b40:	4659      	mov	r1, fp
 8005b42:	ed55 3a02 	vldr	s7, [r5, #-8]
 8005b46:	ed14 5a02 	vldr	s10, [r4, #-8]
 8005b4a:	ed91 7a00 	vldr	s14, [r1]
 8005b4e:	edd0 7a00 	vldr	s15, [r0]
 8005b52:	ed15 4a01 	vldr	s8, [r5, #-4]
 8005b56:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005b5a:	edd0 6a01 	vldr	s13, [r0, #4]
 8005b5e:	ed91 6a01 	vldr	s12, [r1, #4]
 8005b62:	ee33 8a85 	vadd.f32	s16, s7, s10
 8005b66:	ee34 0a25 	vadd.f32	s0, s8, s11
 8005b6a:	ee78 4a07 	vadd.f32	s9, s16, s14
 8005b6e:	ee74 5a65 	vsub.f32	s11, s8, s11
 8005b72:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8005b76:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8005b7a:	ed45 4a02 	vstr	s9, [r5, #-8]
 8005b7e:	edd1 4a01 	vldr	s9, [r1, #4]
 8005b82:	ed90 4a01 	vldr	s8, [r0, #4]
 8005b86:	ee70 4a24 	vadd.f32	s9, s0, s9
 8005b8a:	ee76 aa05 	vadd.f32	s21, s12, s10
 8005b8e:	ee74 4a84 	vadd.f32	s9, s9, s8
 8005b92:	ee35 aac7 	vsub.f32	s20, s11, s14
 8005b96:	ed45 4a01 	vstr	s9, [r5, #-4]
 8005b9a:	edd6 1a00 	vldr	s3, [r6]
 8005b9e:	edd7 0a00 	vldr	s1, [r7]
 8005ba2:	ed92 4a02 	vldr	s8, [r2, #8]
 8005ba6:	edd3 3a02 	vldr	s7, [r3, #8]
 8005baa:	ed93 2a01 	vldr	s4, [r3, #4]
 8005bae:	ed16 1a01 	vldr	s2, [r6, #-4]
 8005bb2:	edd2 2a01 	vldr	s5, [r2, #4]
 8005bb6:	ed57 9a01 	vldr	s19, [r7, #-4]
 8005bba:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8005bbe:	ee39 3a81 	vadd.f32	s6, s19, s2
 8005bc2:	ee74 8a84 	vadd.f32	s17, s9, s8
 8005bc6:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8005bca:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8005bce:	ee7a aae6 	vsub.f32	s21, s21, s13
 8005bd2:	ee18 aa90 	vmov	sl, s17
 8005bd6:	f847 a908 	str.w	sl, [r7], #-8
 8005bda:	edd2 8a01 	vldr	s17, [r2, #4]
 8005bde:	ed93 9a01 	vldr	s18, [r3, #4]
 8005be2:	ee73 8a28 	vadd.f32	s17, s6, s17
 8005be6:	ee3a aa27 	vadd.f32	s20, s20, s15
 8005bea:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005bee:	ee74 0a63 	vsub.f32	s1, s8, s7
 8005bf2:	edc7 8a01 	vstr	s17, [r7, #4]
 8005bf6:	ed18 ba02 	vldr	s22, [r8, #-8]
 8005bfa:	ed58 8a01 	vldr	s17, [r8, #-4]
 8005bfe:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8005c02:	ee6a ba28 	vmul.f32	s23, s20, s17
 8005c06:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8005c0a:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8005c0e:	ee30 9a81 	vadd.f32	s18, s1, s2
 8005c12:	ee79 9a82 	vadd.f32	s19, s19, s4
 8005c16:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8005c1a:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8005c1e:	ee69 baa8 	vmul.f32	s23, s19, s17
 8005c22:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8005c26:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8005c2a:	ee69 8a28 	vmul.f32	s17, s18, s17
 8005c2e:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8005c32:	ee1c aa10 	vmov	sl, s24
 8005c36:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8005c3a:	f841 ab08 	str.w	sl, [r1], #8
 8005c3e:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8005c42:	ee3b bacb 	vsub.f32	s22, s23, s22
 8005c46:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8005c4a:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005c4e:	ed01 aa01 	vstr	s20, [r1, #-4]
 8005c52:	edc2 8a01 	vstr	s17, [r2, #4]
 8005c56:	ed82 ba02 	vstr	s22, [r2, #8]
 8005c5a:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8005c5e:	ee74 3a63 	vsub.f32	s7, s8, s7
 8005c62:	ee38 8a47 	vsub.f32	s16, s16, s14
 8005c66:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8005c6a:	ee30 0a46 	vsub.f32	s0, s0, s12
 8005c6e:	ee33 3a42 	vsub.f32	s6, s6, s4
 8005c72:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005c76:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005c7a:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8005c7e:	ee63 8a04 	vmul.f32	s17, s6, s8
 8005c82:	ee28 aa24 	vmul.f32	s20, s16, s9
 8005c86:	ee60 9a04 	vmul.f32	s19, s0, s8
 8005c8a:	ee28 8a04 	vmul.f32	s16, s16, s8
 8005c8e:	ee20 0a24 	vmul.f32	s0, s0, s9
 8005c92:	ee63 3a84 	vmul.f32	s7, s7, s8
 8005c96:	ee39 4a68 	vsub.f32	s8, s18, s17
 8005c9a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005c9e:	ee14 aa10 	vmov	sl, s8
 8005ca2:	ee30 0a48 	vsub.f32	s0, s0, s16
 8005ca6:	ee63 4a24 	vmul.f32	s9, s6, s9
 8005caa:	ed44 9a02 	vstr	s19, [r4, #-8]
 8005cae:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005cb2:	ed04 0a01 	vstr	s0, [r4, #-4]
 8005cb6:	f846 a908 	str.w	sl, [r6], #-8
 8005cba:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005cbe:	ee35 7a87 	vadd.f32	s14, s11, s14
 8005cc2:	edc6 3a01 	vstr	s7, [r6, #4]
 8005cc6:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005cca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cce:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8005cd2:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8005cd6:	ee67 5a86 	vmul.f32	s11, s15, s12
 8005cda:	ee26 5a87 	vmul.f32	s10, s13, s14
 8005cde:	ee72 2a62 	vsub.f32	s5, s4, s5
 8005ce2:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005ce6:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8005cea:	ee75 5a25 	vadd.f32	s11, s10, s11
 8005cee:	ee62 0a86 	vmul.f32	s1, s5, s12
 8005cf2:	ee66 6a86 	vmul.f32	s13, s13, s12
 8005cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005cfa:	ee21 6a06 	vmul.f32	s12, s2, s12
 8005cfe:	ee62 2a87 	vmul.f32	s5, s5, s14
 8005d02:	ee21 1a07 	vmul.f32	s2, s2, s14
 8005d06:	ee15 aa90 	vmov	sl, s11
 8005d0a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005d0e:	f840 ab08 	str.w	sl, [r0], #8
 8005d12:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8005d16:	ee76 2a22 	vadd.f32	s5, s12, s5
 8005d1a:	f1b9 0901 	subs.w	r9, r9, #1
 8005d1e:	ed40 7a01 	vstr	s15, [r0, #-4]
 8005d22:	f105 0508 	add.w	r5, r5, #8
 8005d26:	ed83 1a02 	vstr	s2, [r3, #8]
 8005d2a:	edc3 2a01 	vstr	s5, [r3, #4]
 8005d2e:	f108 0808 	add.w	r8, r8, #8
 8005d32:	f1a2 0208 	sub.w	r2, r2, #8
 8005d36:	f10c 0c10 	add.w	ip, ip, #16
 8005d3a:	f104 0408 	add.w	r4, r4, #8
 8005d3e:	f10e 0e18 	add.w	lr, lr, #24
 8005d42:	f1a3 0308 	sub.w	r3, r3, #8
 8005d46:	f47f aefc 	bne.w	8005b42 <arm_cfft_radix8by4_f32+0x13e>
 8005d4a:	9908      	ldr	r1, [sp, #32]
 8005d4c:	9802      	ldr	r0, [sp, #8]
 8005d4e:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8005d52:	00cb      	lsls	r3, r1, #3
 8005d54:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005d58:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005d5c:	9102      	str	r1, [sp, #8]
 8005d5e:	9904      	ldr	r1, [sp, #16]
 8005d60:	4419      	add	r1, r3
 8005d62:	9104      	str	r1, [sp, #16]
 8005d64:	9905      	ldr	r1, [sp, #20]
 8005d66:	4419      	add	r1, r3
 8005d68:	9105      	str	r1, [sp, #20]
 8005d6a:	9907      	ldr	r1, [sp, #28]
 8005d6c:	449b      	add	fp, r3
 8005d6e:	4419      	add	r1, r3
 8005d70:	449a      	add	sl, r3
 8005d72:	9b06      	ldr	r3, [sp, #24]
 8005d74:	9107      	str	r1, [sp, #28]
 8005d76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d7a:	9306      	str	r3, [sp, #24]
 8005d7c:	9a04      	ldr	r2, [sp, #16]
 8005d7e:	9807      	ldr	r0, [sp, #28]
 8005d80:	edd2 3a00 	vldr	s7, [r2]
 8005d84:	ed90 4a00 	vldr	s8, [r0]
 8005d88:	eddb 7a00 	vldr	s15, [fp]
 8005d8c:	ed9a 3a00 	vldr	s6, [sl]
 8005d90:	edd2 4a01 	vldr	s9, [r2, #4]
 8005d94:	ed90 7a01 	vldr	s14, [r0, #4]
 8005d98:	ed9b 2a01 	vldr	s4, [fp, #4]
 8005d9c:	edda 5a01 	vldr	s11, [sl, #4]
 8005da0:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8005da4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005da6:	ee73 6a84 	vadd.f32	s13, s7, s8
 8005daa:	ee34 6a87 	vadd.f32	s12, s9, s14
 8005dae:	ee36 5aa7 	vadd.f32	s10, s13, s15
 8005db2:	ee34 7ac7 	vsub.f32	s14, s9, s14
 8005db6:	ee33 5a05 	vadd.f32	s10, s6, s10
 8005dba:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8005dbe:	ed82 5a00 	vstr	s10, [r2]
 8005dc2:	ed9b 5a01 	vldr	s10, [fp, #4]
 8005dc6:	edda 4a01 	vldr	s9, [sl, #4]
 8005dca:	ee36 5a05 	vadd.f32	s10, s12, s10
 8005dce:	ee72 3a04 	vadd.f32	s7, s4, s8
 8005dd2:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005dd6:	ee77 4a67 	vsub.f32	s9, s14, s15
 8005dda:	ed82 5a01 	vstr	s10, [r2, #4]
 8005dde:	9a05      	ldr	r2, [sp, #20]
 8005de0:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005de4:	edd2 1a00 	vldr	s3, [r2]
 8005de8:	edd2 2a01 	vldr	s5, [r2, #4]
 8005dec:	9a02      	ldr	r2, [sp, #8]
 8005dee:	ee73 3ae5 	vsub.f32	s7, s7, s11
 8005df2:	ee36 6a42 	vsub.f32	s12, s12, s4
 8005df6:	ee63 4aa1 	vmul.f32	s9, s7, s3
 8005dfa:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8005dfe:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005e02:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005e06:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005e0a:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005e0e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8005e12:	edcb 2a00 	vstr	s5, [fp]
 8005e16:	ed8b 5a01 	vstr	s10, [fp, #4]
 8005e1a:	edd2 3a01 	vldr	s7, [r2, #4]
 8005e1e:	ed92 5a00 	vldr	s10, [r2]
 8005e22:	9a06      	ldr	r2, [sp, #24]
 8005e24:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005e28:	ee36 6a65 	vsub.f32	s12, s12, s11
 8005e2c:	ee66 4a85 	vmul.f32	s9, s13, s10
 8005e30:	ee26 5a05 	vmul.f32	s10, s12, s10
 8005e34:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8005e38:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005e3c:	ee75 6a66 	vsub.f32	s13, s10, s13
 8005e40:	ee34 6a86 	vadd.f32	s12, s9, s12
 8005e44:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005e48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005e4c:	edc0 6a01 	vstr	s13, [r0, #4]
 8005e50:	ed80 6a00 	vstr	s12, [r0]
 8005e54:	ed92 6a01 	vldr	s12, [r2, #4]
 8005e58:	9803      	ldr	r0, [sp, #12]
 8005e5a:	ee77 7a43 	vsub.f32	s15, s14, s6
 8005e5e:	ee75 5a84 	vadd.f32	s11, s11, s8
 8005e62:	ed92 7a00 	vldr	s14, [r2]
 8005e66:	ee65 6a87 	vmul.f32	s13, s11, s14
 8005e6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005e6e:	ee65 5a86 	vmul.f32	s11, s11, s12
 8005e72:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005e76:	ee77 5a65 	vsub.f32	s11, s14, s11
 8005e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e7e:	edca 5a01 	vstr	s11, [sl, #4]
 8005e82:	edca 7a00 	vstr	s15, [sl]
 8005e86:	6872      	ldr	r2, [r6, #4]
 8005e88:	4621      	mov	r1, r4
 8005e8a:	2304      	movs	r3, #4
 8005e8c:	f000 f892 	bl	8005fb4 <arm_radix8_butterfly_f32>
 8005e90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e92:	6872      	ldr	r2, [r6, #4]
 8005e94:	4621      	mov	r1, r4
 8005e96:	2304      	movs	r3, #4
 8005e98:	f000 f88c 	bl	8005fb4 <arm_radix8_butterfly_f32>
 8005e9c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005e9e:	6872      	ldr	r2, [r6, #4]
 8005ea0:	4621      	mov	r1, r4
 8005ea2:	2304      	movs	r3, #4
 8005ea4:	f000 f886 	bl	8005fb4 <arm_radix8_butterfly_f32>
 8005ea8:	9801      	ldr	r0, [sp, #4]
 8005eaa:	6872      	ldr	r2, [r6, #4]
 8005eac:	4621      	mov	r1, r4
 8005eae:	2304      	movs	r3, #4
 8005eb0:	b00f      	add	sp, #60	@ 0x3c
 8005eb2:	ecbd 8b0a 	vpop	{d8-d12}
 8005eb6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eba:	f000 b87b 	b.w	8005fb4 <arm_radix8_butterfly_f32>
 8005ebe:	bf00      	nop

08005ec0 <arm_cfft_f32>:
 8005ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec4:	2a01      	cmp	r2, #1
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	4617      	mov	r7, r2
 8005eca:	460c      	mov	r4, r1
 8005ecc:	4698      	mov	r8, r3
 8005ece:	8805      	ldrh	r5, [r0, #0]
 8005ed0:	d054      	beq.n	8005f7c <arm_cfft_f32+0xbc>
 8005ed2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005ed6:	d04c      	beq.n	8005f72 <arm_cfft_f32+0xb2>
 8005ed8:	d916      	bls.n	8005f08 <arm_cfft_f32+0x48>
 8005eda:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8005ede:	d01a      	beq.n	8005f16 <arm_cfft_f32+0x56>
 8005ee0:	d95c      	bls.n	8005f9c <arm_cfft_f32+0xdc>
 8005ee2:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005ee6:	d044      	beq.n	8005f72 <arm_cfft_f32+0xb2>
 8005ee8:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005eec:	d105      	bne.n	8005efa <arm_cfft_f32+0x3a>
 8005eee:	4620      	mov	r0, r4
 8005ef0:	4629      	mov	r1, r5
 8005ef2:	6872      	ldr	r2, [r6, #4]
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	f000 f85d 	bl	8005fb4 <arm_radix8_butterfly_f32>
 8005efa:	f1b8 0f00 	cmp.w	r8, #0
 8005efe:	d111      	bne.n	8005f24 <arm_cfft_f32+0x64>
 8005f00:	2f01      	cmp	r7, #1
 8005f02:	d016      	beq.n	8005f32 <arm_cfft_f32+0x72>
 8005f04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f08:	2d20      	cmp	r5, #32
 8005f0a:	d032      	beq.n	8005f72 <arm_cfft_f32+0xb2>
 8005f0c:	d94a      	bls.n	8005fa4 <arm_cfft_f32+0xe4>
 8005f0e:	2d40      	cmp	r5, #64	@ 0x40
 8005f10:	d0ed      	beq.n	8005eee <arm_cfft_f32+0x2e>
 8005f12:	2d80      	cmp	r5, #128	@ 0x80
 8005f14:	d1f1      	bne.n	8005efa <arm_cfft_f32+0x3a>
 8005f16:	4630      	mov	r0, r6
 8005f18:	4621      	mov	r1, r4
 8005f1a:	f7ff fca1 	bl	8005860 <arm_cfft_radix8by2_f32>
 8005f1e:	f1b8 0f00 	cmp.w	r8, #0
 8005f22:	d0ed      	beq.n	8005f00 <arm_cfft_f32+0x40>
 8005f24:	4620      	mov	r0, r4
 8005f26:	89b1      	ldrh	r1, [r6, #12]
 8005f28:	68b2      	ldr	r2, [r6, #8]
 8005f2a:	f7fa f951 	bl	80001d0 <arm_bitreversal_32>
 8005f2e:	2f01      	cmp	r7, #1
 8005f30:	d1e8      	bne.n	8005f04 <arm_cfft_f32+0x44>
 8005f32:	ee07 5a90 	vmov	s15, r5
 8005f36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f3a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005f3e:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8005f42:	2d00      	cmp	r5, #0
 8005f44:	d0de      	beq.n	8005f04 <arm_cfft_f32+0x44>
 8005f46:	f104 0108 	add.w	r1, r4, #8
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	429d      	cmp	r5, r3
 8005f50:	f101 0108 	add.w	r1, r1, #8
 8005f54:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005f58:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005f5c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005f60:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005f64:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005f68:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005f6c:	d1ee      	bne.n	8005f4c <arm_cfft_f32+0x8c>
 8005f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f72:	4630      	mov	r0, r6
 8005f74:	4621      	mov	r1, r4
 8005f76:	f7ff fd45 	bl	8005a04 <arm_cfft_radix8by4_f32>
 8005f7a:	e7be      	b.n	8005efa <arm_cfft_f32+0x3a>
 8005f7c:	b1ad      	cbz	r5, 8005faa <arm_cfft_f32+0xea>
 8005f7e:	f101 030c 	add.w	r3, r1, #12
 8005f82:	2200      	movs	r2, #0
 8005f84:	ed53 7a02 	vldr	s15, [r3, #-8]
 8005f88:	3201      	adds	r2, #1
 8005f8a:	eef1 7a67 	vneg.f32	s15, s15
 8005f8e:	4295      	cmp	r5, r2
 8005f90:	ed43 7a02 	vstr	s15, [r3, #-8]
 8005f94:	f103 0308 	add.w	r3, r3, #8
 8005f98:	d1f4      	bne.n	8005f84 <arm_cfft_f32+0xc4>
 8005f9a:	e79a      	b.n	8005ed2 <arm_cfft_f32+0x12>
 8005f9c:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8005fa0:	d0a5      	beq.n	8005eee <arm_cfft_f32+0x2e>
 8005fa2:	e7aa      	b.n	8005efa <arm_cfft_f32+0x3a>
 8005fa4:	2d10      	cmp	r5, #16
 8005fa6:	d0b6      	beq.n	8005f16 <arm_cfft_f32+0x56>
 8005fa8:	e7a7      	b.n	8005efa <arm_cfft_f32+0x3a>
 8005faa:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005fae:	d894      	bhi.n	8005eda <arm_cfft_f32+0x1a>
 8005fb0:	e7aa      	b.n	8005f08 <arm_cfft_f32+0x48>
 8005fb2:	bf00      	nop

08005fb4 <arm_radix8_butterfly_f32>:
 8005fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb8:	ed2d 8b10 	vpush	{d8-d15}
 8005fbc:	b09d      	sub	sp, #116	@ 0x74
 8005fbe:	461c      	mov	r4, r3
 8005fc0:	ed9f bac8 	vldr	s22, [pc, #800]	@ 80062e4 <arm_radix8_butterfly_f32+0x330>
 8005fc4:	921a      	str	r2, [sp, #104]	@ 0x68
 8005fc6:	1d03      	adds	r3, r0, #4
 8005fc8:	4682      	mov	sl, r0
 8005fca:	4689      	mov	r9, r1
 8005fcc:	468b      	mov	fp, r1
 8005fce:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005fd0:	9400      	str	r4, [sp, #0]
 8005fd2:	469e      	mov	lr, r3
 8005fd4:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8005fd8:	005a      	lsls	r2, r3, #1
 8005fda:	18d6      	adds	r6, r2, r3
 8005fdc:	18f5      	adds	r5, r6, r3
 8005fde:	9203      	str	r2, [sp, #12]
 8005fe0:	195a      	adds	r2, r3, r5
 8005fe2:	18d0      	adds	r0, r2, r3
 8005fe4:	00df      	lsls	r7, r3, #3
 8005fe6:	1819      	adds	r1, r3, r0
 8005fe8:	463c      	mov	r4, r7
 8005fea:	9701      	str	r7, [sp, #4]
 8005fec:	4457      	add	r7, sl
 8005fee:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ff0:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8005ffa:	eb07 0c04 	add.w	ip, r7, r4
 8005ffe:	9c00      	ldr	r4, [sp, #0]
 8006000:	9302      	str	r3, [sp, #8]
 8006002:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8006006:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800600a:	3204      	adds	r2, #4
 800600c:	3104      	adds	r1, #4
 800600e:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8006012:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006016:	f04f 0800 	mov.w	r8, #0
 800601a:	eddc 7a00 	vldr	s15, [ip]
 800601e:	edd7 6a00 	vldr	s13, [r7]
 8006022:	edd6 3a00 	vldr	s7, [r6]
 8006026:	ed5e aa01 	vldr	s21, [lr, #-4]
 800602a:	edd5 4a00 	vldr	s9, [r5]
 800602e:	ed90 2a00 	vldr	s4, [r0]
 8006032:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006036:	ed51 0a01 	vldr	s1, [r1, #-4]
 800603a:	ee77 8a82 	vadd.f32	s17, s15, s4
 800603e:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8006042:	ee76 1a87 	vadd.f32	s3, s13, s14
 8006046:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800604a:	ee31 6a84 	vadd.f32	s12, s3, s8
 800604e:	ee33 5a28 	vadd.f32	s10, s6, s17
 8006052:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006056:	ee75 6a06 	vadd.f32	s13, s10, s12
 800605a:	ee35 5a46 	vsub.f32	s10, s10, s12
 800605e:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8006062:	ed85 5a00 	vstr	s10, [r5]
 8006066:	ed96 1a01 	vldr	s2, [r6, #4]
 800606a:	edd7 5a01 	vldr	s11, [r7, #4]
 800606e:	ed92 aa00 	vldr	s20, [r2]
 8006072:	ed91 6a00 	vldr	s12, [r1]
 8006076:	ed9e 9a00 	vldr	s18, [lr]
 800607a:	ed95 5a01 	vldr	s10, [r5, #4]
 800607e:	eddc 6a01 	vldr	s13, [ip, #4]
 8006082:	edd0 9a01 	vldr	s19, [r0, #4]
 8006086:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800608a:	ee71 2a46 	vsub.f32	s5, s2, s12
 800608e:	ee75 3aca 	vsub.f32	s7, s11, s20
 8006092:	ee37 0a60 	vsub.f32	s0, s14, s1
 8006096:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800609a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800609e:	ee73 2ae2 	vsub.f32	s5, s7, s5
 80060a2:	ee37 2ac2 	vsub.f32	s4, s15, s4
 80060a6:	ee79 3a05 	vadd.f32	s7, s18, s10
 80060aa:	ee60 0a0b 	vmul.f32	s1, s0, s22
 80060ae:	ee39 5a45 	vsub.f32	s10, s18, s10
 80060b2:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 80060b6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 80060ba:	ee75 5a8a 	vadd.f32	s11, s11, s20
 80060be:	ee31 6a06 	vadd.f32	s12, s2, s12
 80060c2:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80060c6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80060ca:	ee62 2a8b 	vmul.f32	s5, s5, s22
 80060ce:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80060d2:	ee33 3a68 	vsub.f32	s6, s6, s17
 80060d6:	ee36 0a88 	vadd.f32	s0, s13, s16
 80060da:	ee75 8a86 	vadd.f32	s17, s11, s12
 80060de:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80060e2:	ee71 1ac4 	vsub.f32	s3, s3, s8
 80060e6:	ee75 6a62 	vsub.f32	s13, s10, s5
 80060ea:	ee33 4ac9 	vsub.f32	s8, s7, s18
 80060ee:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80060f2:	ee33 1a89 	vadd.f32	s2, s7, s18
 80060f6:	ee74 5ae0 	vsub.f32	s11, s9, s1
 80060fa:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80060fe:	ee75 4a22 	vadd.f32	s9, s10, s5
 8006102:	ee32 5a27 	vadd.f32	s10, s4, s15
 8006106:	ee72 7a67 	vsub.f32	s15, s4, s15
 800610a:	ee33 8a06 	vadd.f32	s16, s6, s12
 800610e:	ee75 2a87 	vadd.f32	s5, s11, s14
 8006112:	ee31 9a28 	vadd.f32	s18, s2, s17
 8006116:	ee33 6a46 	vsub.f32	s12, s6, s12
 800611a:	ee74 0a61 	vsub.f32	s1, s8, s3
 800611e:	ee33 2a80 	vadd.f32	s4, s7, s0
 8006122:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006126:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800612a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800612e:	ee31 1a68 	vsub.f32	s2, s2, s17
 8006132:	ee34 4a21 	vadd.f32	s8, s8, s3
 8006136:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800613a:	ee74 4a85 	vadd.f32	s9, s9, s10
 800613e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006142:	44d8      	add	r8, fp
 8006144:	45c1      	cmp	r9, r8
 8006146:	ed8e 9a00 	vstr	s18, [lr]
 800614a:	ed85 1a01 	vstr	s2, [r5, #4]
 800614e:	449e      	add	lr, r3
 8006150:	ed8c 8a00 	vstr	s16, [ip]
 8006154:	441d      	add	r5, r3
 8006156:	ed80 6a00 	vstr	s12, [r0]
 800615a:	edcc 0a01 	vstr	s1, [ip, #4]
 800615e:	ed80 4a01 	vstr	s8, [r0, #4]
 8006162:	449c      	add	ip, r3
 8006164:	ed87 2a00 	vstr	s4, [r7]
 8006168:	4418      	add	r0, r3
 800616a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800616e:	ed42 2a01 	vstr	s5, [r2, #-4]
 8006172:	ed86 7a00 	vstr	s14, [r6]
 8006176:	ed87 3a01 	vstr	s6, [r7, #4]
 800617a:	edc1 4a00 	vstr	s9, [r1]
 800617e:	441f      	add	r7, r3
 8006180:	edc2 5a00 	vstr	s11, [r2]
 8006184:	4419      	add	r1, r3
 8006186:	edc6 6a01 	vstr	s13, [r6, #4]
 800618a:	441a      	add	r2, r3
 800618c:	441e      	add	r6, r3
 800618e:	f63f af44 	bhi.w	800601a <arm_radix8_butterfly_f32+0x66>
 8006192:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006194:	2907      	cmp	r1, #7
 8006196:	4620      	mov	r0, r4
 8006198:	f240 81e9 	bls.w	800656e <arm_radix8_butterfly_f32+0x5ba>
 800619c:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 80061a0:	193e      	adds	r6, r7, r4
 80061a2:	1935      	adds	r5, r6, r4
 80061a4:	9c03      	ldr	r4, [sp, #12]
 80061a6:	9000      	str	r0, [sp, #0]
 80061a8:	4622      	mov	r2, r4
 80061aa:	3201      	adds	r2, #1
 80061ac:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80061b0:	9900      	ldr	r1, [sp, #0]
 80061b2:	1828      	adds	r0, r5, r0
 80061b4:	eb00 0e01 	add.w	lr, r0, r1
 80061b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80061ba:	440a      	add	r2, r1
 80061bc:	eb04 0c01 	add.w	ip, r4, r1
 80061c0:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80061c4:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 80061c8:	9a00      	ldr	r2, [sp, #0]
 80061ca:	940f      	str	r4, [sp, #60]	@ 0x3c
 80061cc:	00ed      	lsls	r5, r5, #3
 80061ce:	9511      	str	r5, [sp, #68]	@ 0x44
 80061d0:	00d5      	lsls	r5, r2, #3
 80061d2:	950d      	str	r5, [sp, #52]	@ 0x34
 80061d4:	9d01      	ldr	r5, [sp, #4]
 80061d6:	3508      	adds	r5, #8
 80061d8:	9516      	str	r5, [sp, #88]	@ 0x58
 80061da:	9d02      	ldr	r5, [sp, #8]
 80061dc:	3508      	adds	r5, #8
 80061de:	0114      	lsls	r4, r2, #4
 80061e0:	9517      	str	r5, [sp, #92]	@ 0x5c
 80061e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80061e4:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80061e6:	940e      	str	r4, [sp, #56]	@ 0x38
 80061e8:	00c0      	lsls	r0, r0, #3
 80061ea:	9010      	str	r0, [sp, #64]	@ 0x40
 80061ec:	18aa      	adds	r2, r5, r2
 80061ee:	9207      	str	r2, [sp, #28]
 80061f0:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80061f2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80061f4:	18aa      	adds	r2, r5, r2
 80061f6:	9208      	str	r2, [sp, #32]
 80061f8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80061fa:	18aa      	adds	r2, r5, r2
 80061fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80061fe:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8006202:	f10e 0204 	add.w	r2, lr, #4
 8006206:	920a      	str	r2, [sp, #40]	@ 0x28
 8006208:	00c9      	lsls	r1, r1, #3
 800620a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800620c:	310c      	adds	r1, #12
 800620e:	00f6      	lsls	r6, r6, #3
 8006210:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8006214:	9114      	str	r1, [sp, #80]	@ 0x50
 8006216:	18a9      	adds	r1, r5, r2
 8006218:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800621a:	9612      	str	r6, [sp, #72]	@ 0x48
 800621c:	00ff      	lsls	r7, r7, #3
 800621e:	19ae      	adds	r6, r5, r6
 8006220:	3008      	adds	r0, #8
 8006222:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8006226:	9606      	str	r6, [sp, #24]
 8006228:	9019      	str	r0, [sp, #100]	@ 0x64
 800622a:	18aa      	adds	r2, r5, r2
 800622c:	0164      	lsls	r4, r4, #5
 800622e:	19ee      	adds	r6, r5, r7
 8006230:	f10c 000c 	add.w	r0, ip, #12
 8006234:	9713      	str	r7, [sp, #76]	@ 0x4c
 8006236:	9604      	str	r6, [sp, #16]
 8006238:	9015      	str	r0, [sp, #84]	@ 0x54
 800623a:	9103      	str	r1, [sp, #12]
 800623c:	9205      	str	r2, [sp, #20]
 800623e:	f104 0208 	add.w	r2, r4, #8
 8006242:	9218      	str	r2, [sp, #96]	@ 0x60
 8006244:	f04f 0801 	mov.w	r8, #1
 8006248:	2200      	movs	r2, #0
 800624a:	f102 0108 	add.w	r1, r2, #8
 800624e:	460f      	mov	r7, r1
 8006250:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006252:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8006254:	188e      	adds	r6, r1, r2
 8006256:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8006258:	188d      	adds	r5, r1, r2
 800625a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800625c:	188c      	adds	r4, r1, r2
 800625e:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8006260:	1888      	adds	r0, r1, r2
 8006262:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006264:	eb01 0c02 	add.w	ip, r1, r2
 8006268:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800626a:	440a      	add	r2, r1
 800626c:	9903      	ldr	r1, [sp, #12]
 800626e:	edd1 fa00 	vldr	s31, [r1]
 8006272:	9905      	ldr	r1, [sp, #20]
 8006274:	ed91 fa00 	vldr	s30, [r1]
 8006278:	9904      	ldr	r1, [sp, #16]
 800627a:	edd1 ea00 	vldr	s29, [r1]
 800627e:	9906      	ldr	r1, [sp, #24]
 8006280:	ed91 ea00 	vldr	s28, [r1]
 8006284:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006286:	edd1 da00 	vldr	s27, [r1]
 800628a:	9908      	ldr	r1, [sp, #32]
 800628c:	ed91 da00 	vldr	s26, [r1]
 8006290:	9907      	ldr	r1, [sp, #28]
 8006292:	edd1 ca00 	vldr	s25, [r1]
 8006296:	9903      	ldr	r1, [sp, #12]
 8006298:	ed91 ca01 	vldr	s24, [r1, #4]
 800629c:	9905      	ldr	r1, [sp, #20]
 800629e:	edd1 ba01 	vldr	s23, [r1, #4]
 80062a2:	9904      	ldr	r1, [sp, #16]
 80062a4:	edd1 aa01 	vldr	s21, [r1, #4]
 80062a8:	9906      	ldr	r1, [sp, #24]
 80062aa:	ed91 aa01 	vldr	s20, [r1, #4]
 80062ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80062b0:	edd1 7a01 	vldr	s15, [r1, #4]
 80062b4:	9908      	ldr	r1, [sp, #32]
 80062b6:	edcd 7a00 	vstr	s15, [sp]
 80062ba:	edd1 7a01 	vldr	s15, [r1, #4]
 80062be:	9907      	ldr	r1, [sp, #28]
 80062c0:	edcd 7a01 	vstr	s15, [sp, #4]
 80062c4:	edd1 7a01 	vldr	s15, [r1, #4]
 80062c8:	eb0a 0e07 	add.w	lr, sl, r7
 80062cc:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 80062ce:	edcd 7a02 	vstr	s15, [sp, #8]
 80062d2:	eb0c 010a 	add.w	r1, ip, sl
 80062d6:	4456      	add	r6, sl
 80062d8:	4455      	add	r5, sl
 80062da:	4454      	add	r4, sl
 80062dc:	4450      	add	r0, sl
 80062de:	4452      	add	r2, sl
 80062e0:	46c4      	mov	ip, r8
 80062e2:	e001      	b.n	80062e8 <arm_radix8_butterfly_f32+0x334>
 80062e4:	3f3504f3 	.word	0x3f3504f3
 80062e8:	ed96 5a00 	vldr	s10, [r6]
 80062ec:	ed52 9a01 	vldr	s19, [r2, #-4]
 80062f0:	ed11 6a01 	vldr	s12, [r1, #-4]
 80062f4:	edd0 7a00 	vldr	s15, [r0]
 80062f8:	ed17 7a01 	vldr	s14, [r7, #-4]
 80062fc:	edde 3a00 	vldr	s7, [lr]
 8006300:	ed94 3a00 	vldr	s6, [r4]
 8006304:	ed95 2a00 	vldr	s4, [r5]
 8006308:	ed9e 0a01 	vldr	s0, [lr, #4]
 800630c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006310:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006314:	ee33 4a29 	vadd.f32	s8, s6, s19
 8006318:	ee77 4a87 	vadd.f32	s9, s15, s14
 800631c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006320:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006324:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006328:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800632c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006330:	ed8e 6a00 	vstr	s12, [lr]
 8006334:	edd0 8a01 	vldr	s17, [r0, #4]
 8006338:	ed95 9a01 	vldr	s18, [r5, #4]
 800633c:	edd1 2a00 	vldr	s5, [r1]
 8006340:	ed97 7a00 	vldr	s14, [r7]
 8006344:	edd4 0a01 	vldr	s1, [r4, #4]
 8006348:	ed96 6a01 	vldr	s12, [r6, #4]
 800634c:	edd2 5a00 	vldr	s11, [r2]
 8006350:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006354:	ee33 3a69 	vsub.f32	s6, s6, s19
 8006358:	ee39 5a62 	vsub.f32	s10, s18, s5
 800635c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8006360:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006364:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006368:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800636c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006370:	ee75 8a69 	vsub.f32	s17, s10, s19
 8006374:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006378:	ee35 5a29 	vadd.f32	s10, s10, s19
 800637c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006380:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006384:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8006388:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800638c:	ee32 9a08 	vadd.f32	s18, s4, s16
 8006390:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006394:	ee32 2a48 	vsub.f32	s4, s4, s16
 8006398:	ee71 4a64 	vsub.f32	s9, s2, s9
 800639c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80063a0:	ee32 1a87 	vadd.f32	s2, s5, s14
 80063a4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80063a8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80063ac:	ee30 6a46 	vsub.f32	s12, s0, s12
 80063b0:	ee73 0a29 	vadd.f32	s1, s6, s19
 80063b4:	ee36 0a28 	vadd.f32	s0, s12, s17
 80063b8:	ee33 3a69 	vsub.f32	s6, s6, s19
 80063bc:	ee32 7a64 	vsub.f32	s14, s4, s9
 80063c0:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80063c4:	ee36 6a68 	vsub.f32	s12, s12, s17
 80063c8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80063cc:	ee75 8a85 	vadd.f32	s17, s11, s10
 80063d0:	ee74 3a22 	vadd.f32	s7, s8, s5
 80063d4:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80063d8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80063dc:	ee79 1a41 	vsub.f32	s3, s18, s2
 80063e0:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80063e4:	ee76 5a43 	vsub.f32	s11, s12, s6
 80063e8:	ee74 2a62 	vsub.f32	s5, s8, s5
 80063ec:	ee72 4a24 	vadd.f32	s9, s4, s9
 80063f0:	ee30 4a60 	vsub.f32	s8, s0, s1
 80063f4:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80063f8:	ee30 0a20 	vadd.f32	s0, s0, s1
 80063fc:	ee77 9a85 	vadd.f32	s19, s15, s10
 8006400:	ee36 6a03 	vadd.f32	s12, s12, s6
 8006404:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006408:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800640c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8006410:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8006414:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8006418:	ee39 1a01 	vadd.f32	s2, s18, s2
 800641c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8006420:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8006424:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8006428:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800642c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8006430:	ee35 3a03 	vadd.f32	s6, s10, s6
 8006434:	ee72 6a66 	vsub.f32	s13, s4, s13
 8006438:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800643c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8006440:	ed9d 4a02 	vldr	s8, [sp, #8]
 8006444:	ed8e 1a01 	vstr	s2, [lr, #4]
 8006448:	ee77 3a63 	vsub.f32	s7, s14, s7
 800644c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006450:	ed9d 7a01 	vldr	s14, [sp, #4]
 8006454:	ed86 3a00 	vstr	s6, [r6]
 8006458:	ee30 9a89 	vadd.f32	s18, s1, s18
 800645c:	ee32 2a05 	vadd.f32	s4, s4, s10
 8006460:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8006464:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8006468:	ee67 2a22 	vmul.f32	s5, s14, s5
 800646c:	ee64 1a00 	vmul.f32	s3, s8, s0
 8006470:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006474:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8006478:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800647c:	ee64 8a28 	vmul.f32	s17, s8, s17
 8006480:	ed9d 4a00 	vldr	s8, [sp]
 8006484:	edc6 6a01 	vstr	s13, [r6, #4]
 8006488:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800648c:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8006490:	ee64 9a29 	vmul.f32	s19, s8, s19
 8006494:	ee24 4a25 	vmul.f32	s8, s8, s11
 8006498:	ee30 7a87 	vadd.f32	s14, s1, s14
 800649c:	ee74 4a84 	vadd.f32	s9, s9, s8
 80064a0:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80064a4:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80064a8:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80064ac:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80064b0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80064b4:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80064b8:	ee75 1a21 	vadd.f32	s3, s10, s3
 80064bc:	ee30 0a68 	vsub.f32	s0, s0, s17
 80064c0:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80064c4:	ee70 0a84 	vadd.f32	s1, s1, s8
 80064c8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80064cc:	44dc      	add	ip, fp
 80064ce:	45e1      	cmp	r9, ip
 80064d0:	ed84 9a00 	vstr	s18, [r4]
 80064d4:	edc4 3a01 	vstr	s7, [r4, #4]
 80064d8:	449e      	add	lr, r3
 80064da:	ed02 7a01 	vstr	s14, [r2, #-4]
 80064de:	edc2 2a00 	vstr	s5, [r2]
 80064e2:	441e      	add	r6, r3
 80064e4:	ed85 2a00 	vstr	s4, [r5]
 80064e8:	ed85 8a01 	vstr	s16, [r5, #4]
 80064ec:	441c      	add	r4, r3
 80064ee:	ed47 1a01 	vstr	s3, [r7, #-4]
 80064f2:	ed87 0a00 	vstr	s0, [r7]
 80064f6:	441a      	add	r2, r3
 80064f8:	ed41 4a01 	vstr	s9, [r1, #-4]
 80064fc:	edc1 9a00 	vstr	s19, [r1]
 8006500:	441d      	add	r5, r3
 8006502:	edc0 0a00 	vstr	s1, [r0]
 8006506:	441f      	add	r7, r3
 8006508:	ed80 6a01 	vstr	s12, [r0, #4]
 800650c:	4419      	add	r1, r3
 800650e:	4418      	add	r0, r3
 8006510:	f63f aeea 	bhi.w	80062e8 <arm_radix8_butterfly_f32+0x334>
 8006514:	9a03      	ldr	r2, [sp, #12]
 8006516:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006518:	440a      	add	r2, r1
 800651a:	9203      	str	r2, [sp, #12]
 800651c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800651e:	9a05      	ldr	r2, [sp, #20]
 8006520:	440a      	add	r2, r1
 8006522:	9205      	str	r2, [sp, #20]
 8006524:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006526:	9a04      	ldr	r2, [sp, #16]
 8006528:	440a      	add	r2, r1
 800652a:	9204      	str	r2, [sp, #16]
 800652c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800652e:	9a06      	ldr	r2, [sp, #24]
 8006530:	440a      	add	r2, r1
 8006532:	9206      	str	r2, [sp, #24]
 8006534:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006536:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006538:	440a      	add	r2, r1
 800653a:	9209      	str	r2, [sp, #36]	@ 0x24
 800653c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800653e:	9a08      	ldr	r2, [sp, #32]
 8006540:	440a      	add	r2, r1
 8006542:	9208      	str	r2, [sp, #32]
 8006544:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006546:	9a07      	ldr	r2, [sp, #28]
 8006548:	440a      	add	r2, r1
 800654a:	9207      	str	r2, [sp, #28]
 800654c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800654e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006550:	f108 0801 	add.w	r8, r8, #1
 8006554:	3208      	adds	r2, #8
 8006556:	4588      	cmp	r8, r1
 8006558:	920a      	str	r2, [sp, #40]	@ 0x28
 800655a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800655c:	f47f ae75 	bne.w	800624a <arm_radix8_butterfly_f32+0x296>
 8006560:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8006564:	9300      	str	r3, [sp, #0]
 8006566:	46c3      	mov	fp, r8
 8006568:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 800656c:	e532      	b.n	8005fd4 <arm_radix8_butterfly_f32+0x20>
 800656e:	b01d      	add	sp, #116	@ 0x74
 8006570:	ecbd 8b10 	vpop	{d8-d15}
 8006574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006578 <srand>:
 8006578:	b538      	push	{r3, r4, r5, lr}
 800657a:	4b10      	ldr	r3, [pc, #64]	@ (80065bc <srand+0x44>)
 800657c:	681d      	ldr	r5, [r3, #0]
 800657e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006580:	4604      	mov	r4, r0
 8006582:	b9b3      	cbnz	r3, 80065b2 <srand+0x3a>
 8006584:	2018      	movs	r0, #24
 8006586:	f000 fa4d 	bl	8006a24 <malloc>
 800658a:	4602      	mov	r2, r0
 800658c:	6328      	str	r0, [r5, #48]	@ 0x30
 800658e:	b920      	cbnz	r0, 800659a <srand+0x22>
 8006590:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <srand+0x48>)
 8006592:	480c      	ldr	r0, [pc, #48]	@ (80065c4 <srand+0x4c>)
 8006594:	2146      	movs	r1, #70	@ 0x46
 8006596:	f000 f9dd 	bl	8006954 <__assert_func>
 800659a:	490b      	ldr	r1, [pc, #44]	@ (80065c8 <srand+0x50>)
 800659c:	4b0b      	ldr	r3, [pc, #44]	@ (80065cc <srand+0x54>)
 800659e:	e9c0 1300 	strd	r1, r3, [r0]
 80065a2:	4b0b      	ldr	r3, [pc, #44]	@ (80065d0 <srand+0x58>)
 80065a4:	6083      	str	r3, [r0, #8]
 80065a6:	230b      	movs	r3, #11
 80065a8:	8183      	strh	r3, [r0, #12]
 80065aa:	2100      	movs	r1, #0
 80065ac:	2001      	movs	r0, #1
 80065ae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80065b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80065b4:	2200      	movs	r2, #0
 80065b6:	611c      	str	r4, [r3, #16]
 80065b8:	615a      	str	r2, [r3, #20]
 80065ba:	bd38      	pop	{r3, r4, r5, pc}
 80065bc:	20000024 	.word	0x20000024
 80065c0:	0801ab9c 	.word	0x0801ab9c
 80065c4:	0801abb3 	.word	0x0801abb3
 80065c8:	abcd330e 	.word	0xabcd330e
 80065cc:	e66d1234 	.word	0xe66d1234
 80065d0:	0005deec 	.word	0x0005deec

080065d4 <rand>:
 80065d4:	4b16      	ldr	r3, [pc, #88]	@ (8006630 <rand+0x5c>)
 80065d6:	b510      	push	{r4, lr}
 80065d8:	681c      	ldr	r4, [r3, #0]
 80065da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80065dc:	b9b3      	cbnz	r3, 800660c <rand+0x38>
 80065de:	2018      	movs	r0, #24
 80065e0:	f000 fa20 	bl	8006a24 <malloc>
 80065e4:	4602      	mov	r2, r0
 80065e6:	6320      	str	r0, [r4, #48]	@ 0x30
 80065e8:	b920      	cbnz	r0, 80065f4 <rand+0x20>
 80065ea:	4b12      	ldr	r3, [pc, #72]	@ (8006634 <rand+0x60>)
 80065ec:	4812      	ldr	r0, [pc, #72]	@ (8006638 <rand+0x64>)
 80065ee:	2152      	movs	r1, #82	@ 0x52
 80065f0:	f000 f9b0 	bl	8006954 <__assert_func>
 80065f4:	4911      	ldr	r1, [pc, #68]	@ (800663c <rand+0x68>)
 80065f6:	4b12      	ldr	r3, [pc, #72]	@ (8006640 <rand+0x6c>)
 80065f8:	e9c0 1300 	strd	r1, r3, [r0]
 80065fc:	4b11      	ldr	r3, [pc, #68]	@ (8006644 <rand+0x70>)
 80065fe:	6083      	str	r3, [r0, #8]
 8006600:	230b      	movs	r3, #11
 8006602:	8183      	strh	r3, [r0, #12]
 8006604:	2100      	movs	r1, #0
 8006606:	2001      	movs	r0, #1
 8006608:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800660c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800660e:	480e      	ldr	r0, [pc, #56]	@ (8006648 <rand+0x74>)
 8006610:	690b      	ldr	r3, [r1, #16]
 8006612:	694c      	ldr	r4, [r1, #20]
 8006614:	4a0d      	ldr	r2, [pc, #52]	@ (800664c <rand+0x78>)
 8006616:	4358      	muls	r0, r3
 8006618:	fb02 0004 	mla	r0, r2, r4, r0
 800661c:	fba3 3202 	umull	r3, r2, r3, r2
 8006620:	3301      	adds	r3, #1
 8006622:	eb40 0002 	adc.w	r0, r0, r2
 8006626:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800662a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800662e:	bd10      	pop	{r4, pc}
 8006630:	20000024 	.word	0x20000024
 8006634:	0801ab9c 	.word	0x0801ab9c
 8006638:	0801abb3 	.word	0x0801abb3
 800663c:	abcd330e 	.word	0xabcd330e
 8006640:	e66d1234 	.word	0xe66d1234
 8006644:	0005deec 	.word	0x0005deec
 8006648:	5851f42d 	.word	0x5851f42d
 800664c:	4c957f2d 	.word	0x4c957f2d

08006650 <std>:
 8006650:	2300      	movs	r3, #0
 8006652:	b510      	push	{r4, lr}
 8006654:	4604      	mov	r4, r0
 8006656:	e9c0 3300 	strd	r3, r3, [r0]
 800665a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800665e:	6083      	str	r3, [r0, #8]
 8006660:	8181      	strh	r1, [r0, #12]
 8006662:	6643      	str	r3, [r0, #100]	@ 0x64
 8006664:	81c2      	strh	r2, [r0, #14]
 8006666:	6183      	str	r3, [r0, #24]
 8006668:	4619      	mov	r1, r3
 800666a:	2208      	movs	r2, #8
 800666c:	305c      	adds	r0, #92	@ 0x5c
 800666e:	f000 f8f4 	bl	800685a <memset>
 8006672:	4b0d      	ldr	r3, [pc, #52]	@ (80066a8 <std+0x58>)
 8006674:	6263      	str	r3, [r4, #36]	@ 0x24
 8006676:	4b0d      	ldr	r3, [pc, #52]	@ (80066ac <std+0x5c>)
 8006678:	62a3      	str	r3, [r4, #40]	@ 0x28
 800667a:	4b0d      	ldr	r3, [pc, #52]	@ (80066b0 <std+0x60>)
 800667c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800667e:	4b0d      	ldr	r3, [pc, #52]	@ (80066b4 <std+0x64>)
 8006680:	6323      	str	r3, [r4, #48]	@ 0x30
 8006682:	4b0d      	ldr	r3, [pc, #52]	@ (80066b8 <std+0x68>)
 8006684:	6224      	str	r4, [r4, #32]
 8006686:	429c      	cmp	r4, r3
 8006688:	d006      	beq.n	8006698 <std+0x48>
 800668a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800668e:	4294      	cmp	r4, r2
 8006690:	d002      	beq.n	8006698 <std+0x48>
 8006692:	33d0      	adds	r3, #208	@ 0xd0
 8006694:	429c      	cmp	r4, r3
 8006696:	d105      	bne.n	80066a4 <std+0x54>
 8006698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800669c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066a0:	f000 b954 	b.w	800694c <__retarget_lock_init_recursive>
 80066a4:	bd10      	pop	{r4, pc}
 80066a6:	bf00      	nop
 80066a8:	080067d5 	.word	0x080067d5
 80066ac:	080067f7 	.word	0x080067f7
 80066b0:	0800682f 	.word	0x0800682f
 80066b4:	08006853 	.word	0x08006853
 80066b8:	20004ea8 	.word	0x20004ea8

080066bc <stdio_exit_handler>:
 80066bc:	4a02      	ldr	r2, [pc, #8]	@ (80066c8 <stdio_exit_handler+0xc>)
 80066be:	4903      	ldr	r1, [pc, #12]	@ (80066cc <stdio_exit_handler+0x10>)
 80066c0:	4803      	ldr	r0, [pc, #12]	@ (80066d0 <stdio_exit_handler+0x14>)
 80066c2:	f000 b869 	b.w	8006798 <_fwalk_sglue>
 80066c6:	bf00      	nop
 80066c8:	20000018 	.word	0x20000018
 80066cc:	08006c99 	.word	0x08006c99
 80066d0:	20000028 	.word	0x20000028

080066d4 <cleanup_stdio>:
 80066d4:	6841      	ldr	r1, [r0, #4]
 80066d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <cleanup_stdio+0x34>)
 80066d8:	4299      	cmp	r1, r3
 80066da:	b510      	push	{r4, lr}
 80066dc:	4604      	mov	r4, r0
 80066de:	d001      	beq.n	80066e4 <cleanup_stdio+0x10>
 80066e0:	f000 fada 	bl	8006c98 <_fflush_r>
 80066e4:	68a1      	ldr	r1, [r4, #8]
 80066e6:	4b09      	ldr	r3, [pc, #36]	@ (800670c <cleanup_stdio+0x38>)
 80066e8:	4299      	cmp	r1, r3
 80066ea:	d002      	beq.n	80066f2 <cleanup_stdio+0x1e>
 80066ec:	4620      	mov	r0, r4
 80066ee:	f000 fad3 	bl	8006c98 <_fflush_r>
 80066f2:	68e1      	ldr	r1, [r4, #12]
 80066f4:	4b06      	ldr	r3, [pc, #24]	@ (8006710 <cleanup_stdio+0x3c>)
 80066f6:	4299      	cmp	r1, r3
 80066f8:	d004      	beq.n	8006704 <cleanup_stdio+0x30>
 80066fa:	4620      	mov	r0, r4
 80066fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006700:	f000 baca 	b.w	8006c98 <_fflush_r>
 8006704:	bd10      	pop	{r4, pc}
 8006706:	bf00      	nop
 8006708:	20004ea8 	.word	0x20004ea8
 800670c:	20004f10 	.word	0x20004f10
 8006710:	20004f78 	.word	0x20004f78

08006714 <global_stdio_init.part.0>:
 8006714:	b510      	push	{r4, lr}
 8006716:	4b0b      	ldr	r3, [pc, #44]	@ (8006744 <global_stdio_init.part.0+0x30>)
 8006718:	4c0b      	ldr	r4, [pc, #44]	@ (8006748 <global_stdio_init.part.0+0x34>)
 800671a:	4a0c      	ldr	r2, [pc, #48]	@ (800674c <global_stdio_init.part.0+0x38>)
 800671c:	601a      	str	r2, [r3, #0]
 800671e:	4620      	mov	r0, r4
 8006720:	2200      	movs	r2, #0
 8006722:	2104      	movs	r1, #4
 8006724:	f7ff ff94 	bl	8006650 <std>
 8006728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800672c:	2201      	movs	r2, #1
 800672e:	2109      	movs	r1, #9
 8006730:	f7ff ff8e 	bl	8006650 <std>
 8006734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006738:	2202      	movs	r2, #2
 800673a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800673e:	2112      	movs	r1, #18
 8006740:	f7ff bf86 	b.w	8006650 <std>
 8006744:	20004fe0 	.word	0x20004fe0
 8006748:	20004ea8 	.word	0x20004ea8
 800674c:	080066bd 	.word	0x080066bd

08006750 <__sfp_lock_acquire>:
 8006750:	4801      	ldr	r0, [pc, #4]	@ (8006758 <__sfp_lock_acquire+0x8>)
 8006752:	f000 b8fc 	b.w	800694e <__retarget_lock_acquire_recursive>
 8006756:	bf00      	nop
 8006758:	20004fe9 	.word	0x20004fe9

0800675c <__sfp_lock_release>:
 800675c:	4801      	ldr	r0, [pc, #4]	@ (8006764 <__sfp_lock_release+0x8>)
 800675e:	f000 b8f7 	b.w	8006950 <__retarget_lock_release_recursive>
 8006762:	bf00      	nop
 8006764:	20004fe9 	.word	0x20004fe9

08006768 <__sinit>:
 8006768:	b510      	push	{r4, lr}
 800676a:	4604      	mov	r4, r0
 800676c:	f7ff fff0 	bl	8006750 <__sfp_lock_acquire>
 8006770:	6a23      	ldr	r3, [r4, #32]
 8006772:	b11b      	cbz	r3, 800677c <__sinit+0x14>
 8006774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006778:	f7ff bff0 	b.w	800675c <__sfp_lock_release>
 800677c:	4b04      	ldr	r3, [pc, #16]	@ (8006790 <__sinit+0x28>)
 800677e:	6223      	str	r3, [r4, #32]
 8006780:	4b04      	ldr	r3, [pc, #16]	@ (8006794 <__sinit+0x2c>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1f5      	bne.n	8006774 <__sinit+0xc>
 8006788:	f7ff ffc4 	bl	8006714 <global_stdio_init.part.0>
 800678c:	e7f2      	b.n	8006774 <__sinit+0xc>
 800678e:	bf00      	nop
 8006790:	080066d5 	.word	0x080066d5
 8006794:	20004fe0 	.word	0x20004fe0

08006798 <_fwalk_sglue>:
 8006798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800679c:	4607      	mov	r7, r0
 800679e:	4688      	mov	r8, r1
 80067a0:	4614      	mov	r4, r2
 80067a2:	2600      	movs	r6, #0
 80067a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067a8:	f1b9 0901 	subs.w	r9, r9, #1
 80067ac:	d505      	bpl.n	80067ba <_fwalk_sglue+0x22>
 80067ae:	6824      	ldr	r4, [r4, #0]
 80067b0:	2c00      	cmp	r4, #0
 80067b2:	d1f7      	bne.n	80067a4 <_fwalk_sglue+0xc>
 80067b4:	4630      	mov	r0, r6
 80067b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ba:	89ab      	ldrh	r3, [r5, #12]
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d907      	bls.n	80067d0 <_fwalk_sglue+0x38>
 80067c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80067c4:	3301      	adds	r3, #1
 80067c6:	d003      	beq.n	80067d0 <_fwalk_sglue+0x38>
 80067c8:	4629      	mov	r1, r5
 80067ca:	4638      	mov	r0, r7
 80067cc:	47c0      	blx	r8
 80067ce:	4306      	orrs	r6, r0
 80067d0:	3568      	adds	r5, #104	@ 0x68
 80067d2:	e7e9      	b.n	80067a8 <_fwalk_sglue+0x10>

080067d4 <__sread>:
 80067d4:	b510      	push	{r4, lr}
 80067d6:	460c      	mov	r4, r1
 80067d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067dc:	f000 f868 	bl	80068b0 <_read_r>
 80067e0:	2800      	cmp	r0, #0
 80067e2:	bfab      	itete	ge
 80067e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067e6:	89a3      	ldrhlt	r3, [r4, #12]
 80067e8:	181b      	addge	r3, r3, r0
 80067ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067ee:	bfac      	ite	ge
 80067f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067f2:	81a3      	strhlt	r3, [r4, #12]
 80067f4:	bd10      	pop	{r4, pc}

080067f6 <__swrite>:
 80067f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067fa:	461f      	mov	r7, r3
 80067fc:	898b      	ldrh	r3, [r1, #12]
 80067fe:	05db      	lsls	r3, r3, #23
 8006800:	4605      	mov	r5, r0
 8006802:	460c      	mov	r4, r1
 8006804:	4616      	mov	r6, r2
 8006806:	d505      	bpl.n	8006814 <__swrite+0x1e>
 8006808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800680c:	2302      	movs	r3, #2
 800680e:	2200      	movs	r2, #0
 8006810:	f000 f83c 	bl	800688c <_lseek_r>
 8006814:	89a3      	ldrh	r3, [r4, #12]
 8006816:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800681a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800681e:	81a3      	strh	r3, [r4, #12]
 8006820:	4632      	mov	r2, r6
 8006822:	463b      	mov	r3, r7
 8006824:	4628      	mov	r0, r5
 8006826:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800682a:	f000 b853 	b.w	80068d4 <_write_r>

0800682e <__sseek>:
 800682e:	b510      	push	{r4, lr}
 8006830:	460c      	mov	r4, r1
 8006832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006836:	f000 f829 	bl	800688c <_lseek_r>
 800683a:	1c43      	adds	r3, r0, #1
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	bf15      	itete	ne
 8006840:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006842:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006846:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800684a:	81a3      	strheq	r3, [r4, #12]
 800684c:	bf18      	it	ne
 800684e:	81a3      	strhne	r3, [r4, #12]
 8006850:	bd10      	pop	{r4, pc}

08006852 <__sclose>:
 8006852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006856:	f000 b809 	b.w	800686c <_close_r>

0800685a <memset>:
 800685a:	4402      	add	r2, r0
 800685c:	4603      	mov	r3, r0
 800685e:	4293      	cmp	r3, r2
 8006860:	d100      	bne.n	8006864 <memset+0xa>
 8006862:	4770      	bx	lr
 8006864:	f803 1b01 	strb.w	r1, [r3], #1
 8006868:	e7f9      	b.n	800685e <memset+0x4>
	...

0800686c <_close_r>:
 800686c:	b538      	push	{r3, r4, r5, lr}
 800686e:	4d06      	ldr	r5, [pc, #24]	@ (8006888 <_close_r+0x1c>)
 8006870:	2300      	movs	r3, #0
 8006872:	4604      	mov	r4, r0
 8006874:	4608      	mov	r0, r1
 8006876:	602b      	str	r3, [r5, #0]
 8006878:	f7fb fb0c 	bl	8001e94 <_close>
 800687c:	1c43      	adds	r3, r0, #1
 800687e:	d102      	bne.n	8006886 <_close_r+0x1a>
 8006880:	682b      	ldr	r3, [r5, #0]
 8006882:	b103      	cbz	r3, 8006886 <_close_r+0x1a>
 8006884:	6023      	str	r3, [r4, #0]
 8006886:	bd38      	pop	{r3, r4, r5, pc}
 8006888:	20004fe4 	.word	0x20004fe4

0800688c <_lseek_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d07      	ldr	r5, [pc, #28]	@ (80068ac <_lseek_r+0x20>)
 8006890:	4604      	mov	r4, r0
 8006892:	4608      	mov	r0, r1
 8006894:	4611      	mov	r1, r2
 8006896:	2200      	movs	r2, #0
 8006898:	602a      	str	r2, [r5, #0]
 800689a:	461a      	mov	r2, r3
 800689c:	f7fb fb21 	bl	8001ee2 <_lseek>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_lseek_r+0x1e>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_lseek_r+0x1e>
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20004fe4 	.word	0x20004fe4

080068b0 <_read_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d07      	ldr	r5, [pc, #28]	@ (80068d0 <_read_r+0x20>)
 80068b4:	4604      	mov	r4, r0
 80068b6:	4608      	mov	r0, r1
 80068b8:	4611      	mov	r1, r2
 80068ba:	2200      	movs	r2, #0
 80068bc:	602a      	str	r2, [r5, #0]
 80068be:	461a      	mov	r2, r3
 80068c0:	f7fb faaf 	bl	8001e22 <_read>
 80068c4:	1c43      	adds	r3, r0, #1
 80068c6:	d102      	bne.n	80068ce <_read_r+0x1e>
 80068c8:	682b      	ldr	r3, [r5, #0]
 80068ca:	b103      	cbz	r3, 80068ce <_read_r+0x1e>
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	bd38      	pop	{r3, r4, r5, pc}
 80068d0:	20004fe4 	.word	0x20004fe4

080068d4 <_write_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d07      	ldr	r5, [pc, #28]	@ (80068f4 <_write_r+0x20>)
 80068d8:	4604      	mov	r4, r0
 80068da:	4608      	mov	r0, r1
 80068dc:	4611      	mov	r1, r2
 80068de:	2200      	movs	r2, #0
 80068e0:	602a      	str	r2, [r5, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	f7fb faba 	bl	8001e5c <_write>
 80068e8:	1c43      	adds	r3, r0, #1
 80068ea:	d102      	bne.n	80068f2 <_write_r+0x1e>
 80068ec:	682b      	ldr	r3, [r5, #0]
 80068ee:	b103      	cbz	r3, 80068f2 <_write_r+0x1e>
 80068f0:	6023      	str	r3, [r4, #0]
 80068f2:	bd38      	pop	{r3, r4, r5, pc}
 80068f4:	20004fe4 	.word	0x20004fe4

080068f8 <__errno>:
 80068f8:	4b01      	ldr	r3, [pc, #4]	@ (8006900 <__errno+0x8>)
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	20000024 	.word	0x20000024

08006904 <__libc_init_array>:
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	4d0d      	ldr	r5, [pc, #52]	@ (800693c <__libc_init_array+0x38>)
 8006908:	4c0d      	ldr	r4, [pc, #52]	@ (8006940 <__libc_init_array+0x3c>)
 800690a:	1b64      	subs	r4, r4, r5
 800690c:	10a4      	asrs	r4, r4, #2
 800690e:	2600      	movs	r6, #0
 8006910:	42a6      	cmp	r6, r4
 8006912:	d109      	bne.n	8006928 <__libc_init_array+0x24>
 8006914:	4d0b      	ldr	r5, [pc, #44]	@ (8006944 <__libc_init_array+0x40>)
 8006916:	4c0c      	ldr	r4, [pc, #48]	@ (8006948 <__libc_init_array+0x44>)
 8006918:	f000 fefc 	bl	8007714 <_init>
 800691c:	1b64      	subs	r4, r4, r5
 800691e:	10a4      	asrs	r4, r4, #2
 8006920:	2600      	movs	r6, #0
 8006922:	42a6      	cmp	r6, r4
 8006924:	d105      	bne.n	8006932 <__libc_init_array+0x2e>
 8006926:	bd70      	pop	{r4, r5, r6, pc}
 8006928:	f855 3b04 	ldr.w	r3, [r5], #4
 800692c:	4798      	blx	r3
 800692e:	3601      	adds	r6, #1
 8006930:	e7ee      	b.n	8006910 <__libc_init_array+0xc>
 8006932:	f855 3b04 	ldr.w	r3, [r5], #4
 8006936:	4798      	blx	r3
 8006938:	3601      	adds	r6, #1
 800693a:	e7f2      	b.n	8006922 <__libc_init_array+0x1e>
 800693c:	0801ac8c 	.word	0x0801ac8c
 8006940:	0801ac8c 	.word	0x0801ac8c
 8006944:	0801ac8c 	.word	0x0801ac8c
 8006948:	0801ac90 	.word	0x0801ac90

0800694c <__retarget_lock_init_recursive>:
 800694c:	4770      	bx	lr

0800694e <__retarget_lock_acquire_recursive>:
 800694e:	4770      	bx	lr

08006950 <__retarget_lock_release_recursive>:
 8006950:	4770      	bx	lr
	...

08006954 <__assert_func>:
 8006954:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006956:	4614      	mov	r4, r2
 8006958:	461a      	mov	r2, r3
 800695a:	4b09      	ldr	r3, [pc, #36]	@ (8006980 <__assert_func+0x2c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4605      	mov	r5, r0
 8006960:	68d8      	ldr	r0, [r3, #12]
 8006962:	b14c      	cbz	r4, 8006978 <__assert_func+0x24>
 8006964:	4b07      	ldr	r3, [pc, #28]	@ (8006984 <__assert_func+0x30>)
 8006966:	9100      	str	r1, [sp, #0]
 8006968:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800696c:	4906      	ldr	r1, [pc, #24]	@ (8006988 <__assert_func+0x34>)
 800696e:	462b      	mov	r3, r5
 8006970:	f000 f9ba 	bl	8006ce8 <fiprintf>
 8006974:	f000 f9da 	bl	8006d2c <abort>
 8006978:	4b04      	ldr	r3, [pc, #16]	@ (800698c <__assert_func+0x38>)
 800697a:	461c      	mov	r4, r3
 800697c:	e7f3      	b.n	8006966 <__assert_func+0x12>
 800697e:	bf00      	nop
 8006980:	20000024 	.word	0x20000024
 8006984:	0801ac0b 	.word	0x0801ac0b
 8006988:	0801ac18 	.word	0x0801ac18
 800698c:	0801ac46 	.word	0x0801ac46

08006990 <_free_r>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	4605      	mov	r5, r0
 8006994:	2900      	cmp	r1, #0
 8006996:	d041      	beq.n	8006a1c <_free_r+0x8c>
 8006998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800699c:	1f0c      	subs	r4, r1, #4
 800699e:	2b00      	cmp	r3, #0
 80069a0:	bfb8      	it	lt
 80069a2:	18e4      	addlt	r4, r4, r3
 80069a4:	f000 f8e8 	bl	8006b78 <__malloc_lock>
 80069a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a20 <_free_r+0x90>)
 80069aa:	6813      	ldr	r3, [r2, #0]
 80069ac:	b933      	cbnz	r3, 80069bc <_free_r+0x2c>
 80069ae:	6063      	str	r3, [r4, #4]
 80069b0:	6014      	str	r4, [r2, #0]
 80069b2:	4628      	mov	r0, r5
 80069b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069b8:	f000 b8e4 	b.w	8006b84 <__malloc_unlock>
 80069bc:	42a3      	cmp	r3, r4
 80069be:	d908      	bls.n	80069d2 <_free_r+0x42>
 80069c0:	6820      	ldr	r0, [r4, #0]
 80069c2:	1821      	adds	r1, r4, r0
 80069c4:	428b      	cmp	r3, r1
 80069c6:	bf01      	itttt	eq
 80069c8:	6819      	ldreq	r1, [r3, #0]
 80069ca:	685b      	ldreq	r3, [r3, #4]
 80069cc:	1809      	addeq	r1, r1, r0
 80069ce:	6021      	streq	r1, [r4, #0]
 80069d0:	e7ed      	b.n	80069ae <_free_r+0x1e>
 80069d2:	461a      	mov	r2, r3
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	b10b      	cbz	r3, 80069dc <_free_r+0x4c>
 80069d8:	42a3      	cmp	r3, r4
 80069da:	d9fa      	bls.n	80069d2 <_free_r+0x42>
 80069dc:	6811      	ldr	r1, [r2, #0]
 80069de:	1850      	adds	r0, r2, r1
 80069e0:	42a0      	cmp	r0, r4
 80069e2:	d10b      	bne.n	80069fc <_free_r+0x6c>
 80069e4:	6820      	ldr	r0, [r4, #0]
 80069e6:	4401      	add	r1, r0
 80069e8:	1850      	adds	r0, r2, r1
 80069ea:	4283      	cmp	r3, r0
 80069ec:	6011      	str	r1, [r2, #0]
 80069ee:	d1e0      	bne.n	80069b2 <_free_r+0x22>
 80069f0:	6818      	ldr	r0, [r3, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	6053      	str	r3, [r2, #4]
 80069f6:	4408      	add	r0, r1
 80069f8:	6010      	str	r0, [r2, #0]
 80069fa:	e7da      	b.n	80069b2 <_free_r+0x22>
 80069fc:	d902      	bls.n	8006a04 <_free_r+0x74>
 80069fe:	230c      	movs	r3, #12
 8006a00:	602b      	str	r3, [r5, #0]
 8006a02:	e7d6      	b.n	80069b2 <_free_r+0x22>
 8006a04:	6820      	ldr	r0, [r4, #0]
 8006a06:	1821      	adds	r1, r4, r0
 8006a08:	428b      	cmp	r3, r1
 8006a0a:	bf04      	itt	eq
 8006a0c:	6819      	ldreq	r1, [r3, #0]
 8006a0e:	685b      	ldreq	r3, [r3, #4]
 8006a10:	6063      	str	r3, [r4, #4]
 8006a12:	bf04      	itt	eq
 8006a14:	1809      	addeq	r1, r1, r0
 8006a16:	6021      	streq	r1, [r4, #0]
 8006a18:	6054      	str	r4, [r2, #4]
 8006a1a:	e7ca      	b.n	80069b2 <_free_r+0x22>
 8006a1c:	bd38      	pop	{r3, r4, r5, pc}
 8006a1e:	bf00      	nop
 8006a20:	20004ff0 	.word	0x20004ff0

08006a24 <malloc>:
 8006a24:	4b02      	ldr	r3, [pc, #8]	@ (8006a30 <malloc+0xc>)
 8006a26:	4601      	mov	r1, r0
 8006a28:	6818      	ldr	r0, [r3, #0]
 8006a2a:	f000 b825 	b.w	8006a78 <_malloc_r>
 8006a2e:	bf00      	nop
 8006a30:	20000024 	.word	0x20000024

08006a34 <sbrk_aligned>:
 8006a34:	b570      	push	{r4, r5, r6, lr}
 8006a36:	4e0f      	ldr	r6, [pc, #60]	@ (8006a74 <sbrk_aligned+0x40>)
 8006a38:	460c      	mov	r4, r1
 8006a3a:	6831      	ldr	r1, [r6, #0]
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	b911      	cbnz	r1, 8006a46 <sbrk_aligned+0x12>
 8006a40:	f000 f964 	bl	8006d0c <_sbrk_r>
 8006a44:	6030      	str	r0, [r6, #0]
 8006a46:	4621      	mov	r1, r4
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f000 f95f 	bl	8006d0c <_sbrk_r>
 8006a4e:	1c43      	adds	r3, r0, #1
 8006a50:	d103      	bne.n	8006a5a <sbrk_aligned+0x26>
 8006a52:	f04f 34ff 	mov.w	r4, #4294967295
 8006a56:	4620      	mov	r0, r4
 8006a58:	bd70      	pop	{r4, r5, r6, pc}
 8006a5a:	1cc4      	adds	r4, r0, #3
 8006a5c:	f024 0403 	bic.w	r4, r4, #3
 8006a60:	42a0      	cmp	r0, r4
 8006a62:	d0f8      	beq.n	8006a56 <sbrk_aligned+0x22>
 8006a64:	1a21      	subs	r1, r4, r0
 8006a66:	4628      	mov	r0, r5
 8006a68:	f000 f950 	bl	8006d0c <_sbrk_r>
 8006a6c:	3001      	adds	r0, #1
 8006a6e:	d1f2      	bne.n	8006a56 <sbrk_aligned+0x22>
 8006a70:	e7ef      	b.n	8006a52 <sbrk_aligned+0x1e>
 8006a72:	bf00      	nop
 8006a74:	20004fec 	.word	0x20004fec

08006a78 <_malloc_r>:
 8006a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a7c:	1ccd      	adds	r5, r1, #3
 8006a7e:	f025 0503 	bic.w	r5, r5, #3
 8006a82:	3508      	adds	r5, #8
 8006a84:	2d0c      	cmp	r5, #12
 8006a86:	bf38      	it	cc
 8006a88:	250c      	movcc	r5, #12
 8006a8a:	2d00      	cmp	r5, #0
 8006a8c:	4606      	mov	r6, r0
 8006a8e:	db01      	blt.n	8006a94 <_malloc_r+0x1c>
 8006a90:	42a9      	cmp	r1, r5
 8006a92:	d904      	bls.n	8006a9e <_malloc_r+0x26>
 8006a94:	230c      	movs	r3, #12
 8006a96:	6033      	str	r3, [r6, #0]
 8006a98:	2000      	movs	r0, #0
 8006a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b74 <_malloc_r+0xfc>
 8006aa2:	f000 f869 	bl	8006b78 <__malloc_lock>
 8006aa6:	f8d8 3000 	ldr.w	r3, [r8]
 8006aaa:	461c      	mov	r4, r3
 8006aac:	bb44      	cbnz	r4, 8006b00 <_malloc_r+0x88>
 8006aae:	4629      	mov	r1, r5
 8006ab0:	4630      	mov	r0, r6
 8006ab2:	f7ff ffbf 	bl	8006a34 <sbrk_aligned>
 8006ab6:	1c43      	adds	r3, r0, #1
 8006ab8:	4604      	mov	r4, r0
 8006aba:	d158      	bne.n	8006b6e <_malloc_r+0xf6>
 8006abc:	f8d8 4000 	ldr.w	r4, [r8]
 8006ac0:	4627      	mov	r7, r4
 8006ac2:	2f00      	cmp	r7, #0
 8006ac4:	d143      	bne.n	8006b4e <_malloc_r+0xd6>
 8006ac6:	2c00      	cmp	r4, #0
 8006ac8:	d04b      	beq.n	8006b62 <_malloc_r+0xea>
 8006aca:	6823      	ldr	r3, [r4, #0]
 8006acc:	4639      	mov	r1, r7
 8006ace:	4630      	mov	r0, r6
 8006ad0:	eb04 0903 	add.w	r9, r4, r3
 8006ad4:	f000 f91a 	bl	8006d0c <_sbrk_r>
 8006ad8:	4581      	cmp	r9, r0
 8006ada:	d142      	bne.n	8006b62 <_malloc_r+0xea>
 8006adc:	6821      	ldr	r1, [r4, #0]
 8006ade:	1a6d      	subs	r5, r5, r1
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	4630      	mov	r0, r6
 8006ae4:	f7ff ffa6 	bl	8006a34 <sbrk_aligned>
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d03a      	beq.n	8006b62 <_malloc_r+0xea>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	442b      	add	r3, r5
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	f8d8 3000 	ldr.w	r3, [r8]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	bb62      	cbnz	r2, 8006b54 <_malloc_r+0xdc>
 8006afa:	f8c8 7000 	str.w	r7, [r8]
 8006afe:	e00f      	b.n	8006b20 <_malloc_r+0xa8>
 8006b00:	6822      	ldr	r2, [r4, #0]
 8006b02:	1b52      	subs	r2, r2, r5
 8006b04:	d420      	bmi.n	8006b48 <_malloc_r+0xd0>
 8006b06:	2a0b      	cmp	r2, #11
 8006b08:	d917      	bls.n	8006b3a <_malloc_r+0xc2>
 8006b0a:	1961      	adds	r1, r4, r5
 8006b0c:	42a3      	cmp	r3, r4
 8006b0e:	6025      	str	r5, [r4, #0]
 8006b10:	bf18      	it	ne
 8006b12:	6059      	strne	r1, [r3, #4]
 8006b14:	6863      	ldr	r3, [r4, #4]
 8006b16:	bf08      	it	eq
 8006b18:	f8c8 1000 	streq.w	r1, [r8]
 8006b1c:	5162      	str	r2, [r4, r5]
 8006b1e:	604b      	str	r3, [r1, #4]
 8006b20:	4630      	mov	r0, r6
 8006b22:	f000 f82f 	bl	8006b84 <__malloc_unlock>
 8006b26:	f104 000b 	add.w	r0, r4, #11
 8006b2a:	1d23      	adds	r3, r4, #4
 8006b2c:	f020 0007 	bic.w	r0, r0, #7
 8006b30:	1ac2      	subs	r2, r0, r3
 8006b32:	bf1c      	itt	ne
 8006b34:	1a1b      	subne	r3, r3, r0
 8006b36:	50a3      	strne	r3, [r4, r2]
 8006b38:	e7af      	b.n	8006a9a <_malloc_r+0x22>
 8006b3a:	6862      	ldr	r2, [r4, #4]
 8006b3c:	42a3      	cmp	r3, r4
 8006b3e:	bf0c      	ite	eq
 8006b40:	f8c8 2000 	streq.w	r2, [r8]
 8006b44:	605a      	strne	r2, [r3, #4]
 8006b46:	e7eb      	b.n	8006b20 <_malloc_r+0xa8>
 8006b48:	4623      	mov	r3, r4
 8006b4a:	6864      	ldr	r4, [r4, #4]
 8006b4c:	e7ae      	b.n	8006aac <_malloc_r+0x34>
 8006b4e:	463c      	mov	r4, r7
 8006b50:	687f      	ldr	r7, [r7, #4]
 8006b52:	e7b6      	b.n	8006ac2 <_malloc_r+0x4a>
 8006b54:	461a      	mov	r2, r3
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	42a3      	cmp	r3, r4
 8006b5a:	d1fb      	bne.n	8006b54 <_malloc_r+0xdc>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	6053      	str	r3, [r2, #4]
 8006b60:	e7de      	b.n	8006b20 <_malloc_r+0xa8>
 8006b62:	230c      	movs	r3, #12
 8006b64:	6033      	str	r3, [r6, #0]
 8006b66:	4630      	mov	r0, r6
 8006b68:	f000 f80c 	bl	8006b84 <__malloc_unlock>
 8006b6c:	e794      	b.n	8006a98 <_malloc_r+0x20>
 8006b6e:	6005      	str	r5, [r0, #0]
 8006b70:	e7d6      	b.n	8006b20 <_malloc_r+0xa8>
 8006b72:	bf00      	nop
 8006b74:	20004ff0 	.word	0x20004ff0

08006b78 <__malloc_lock>:
 8006b78:	4801      	ldr	r0, [pc, #4]	@ (8006b80 <__malloc_lock+0x8>)
 8006b7a:	f7ff bee8 	b.w	800694e <__retarget_lock_acquire_recursive>
 8006b7e:	bf00      	nop
 8006b80:	20004fe8 	.word	0x20004fe8

08006b84 <__malloc_unlock>:
 8006b84:	4801      	ldr	r0, [pc, #4]	@ (8006b8c <__malloc_unlock+0x8>)
 8006b86:	f7ff bee3 	b.w	8006950 <__retarget_lock_release_recursive>
 8006b8a:	bf00      	nop
 8006b8c:	20004fe8 	.word	0x20004fe8

08006b90 <__sflush_r>:
 8006b90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b98:	0716      	lsls	r6, r2, #28
 8006b9a:	4605      	mov	r5, r0
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	d454      	bmi.n	8006c4a <__sflush_r+0xba>
 8006ba0:	684b      	ldr	r3, [r1, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	dc02      	bgt.n	8006bac <__sflush_r+0x1c>
 8006ba6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	dd48      	ble.n	8006c3e <__sflush_r+0xae>
 8006bac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bae:	2e00      	cmp	r6, #0
 8006bb0:	d045      	beq.n	8006c3e <__sflush_r+0xae>
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006bb8:	682f      	ldr	r7, [r5, #0]
 8006bba:	6a21      	ldr	r1, [r4, #32]
 8006bbc:	602b      	str	r3, [r5, #0]
 8006bbe:	d030      	beq.n	8006c22 <__sflush_r+0x92>
 8006bc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006bc2:	89a3      	ldrh	r3, [r4, #12]
 8006bc4:	0759      	lsls	r1, r3, #29
 8006bc6:	d505      	bpl.n	8006bd4 <__sflush_r+0x44>
 8006bc8:	6863      	ldr	r3, [r4, #4]
 8006bca:	1ad2      	subs	r2, r2, r3
 8006bcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006bce:	b10b      	cbz	r3, 8006bd4 <__sflush_r+0x44>
 8006bd0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bd8:	6a21      	ldr	r1, [r4, #32]
 8006bda:	4628      	mov	r0, r5
 8006bdc:	47b0      	blx	r6
 8006bde:	1c43      	adds	r3, r0, #1
 8006be0:	89a3      	ldrh	r3, [r4, #12]
 8006be2:	d106      	bne.n	8006bf2 <__sflush_r+0x62>
 8006be4:	6829      	ldr	r1, [r5, #0]
 8006be6:	291d      	cmp	r1, #29
 8006be8:	d82b      	bhi.n	8006c42 <__sflush_r+0xb2>
 8006bea:	4a2a      	ldr	r2, [pc, #168]	@ (8006c94 <__sflush_r+0x104>)
 8006bec:	40ca      	lsrs	r2, r1
 8006bee:	07d6      	lsls	r6, r2, #31
 8006bf0:	d527      	bpl.n	8006c42 <__sflush_r+0xb2>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	6062      	str	r2, [r4, #4]
 8006bf6:	04d9      	lsls	r1, r3, #19
 8006bf8:	6922      	ldr	r2, [r4, #16]
 8006bfa:	6022      	str	r2, [r4, #0]
 8006bfc:	d504      	bpl.n	8006c08 <__sflush_r+0x78>
 8006bfe:	1c42      	adds	r2, r0, #1
 8006c00:	d101      	bne.n	8006c06 <__sflush_r+0x76>
 8006c02:	682b      	ldr	r3, [r5, #0]
 8006c04:	b903      	cbnz	r3, 8006c08 <__sflush_r+0x78>
 8006c06:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c0a:	602f      	str	r7, [r5, #0]
 8006c0c:	b1b9      	cbz	r1, 8006c3e <__sflush_r+0xae>
 8006c0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c12:	4299      	cmp	r1, r3
 8006c14:	d002      	beq.n	8006c1c <__sflush_r+0x8c>
 8006c16:	4628      	mov	r0, r5
 8006c18:	f7ff feba 	bl	8006990 <_free_r>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c20:	e00d      	b.n	8006c3e <__sflush_r+0xae>
 8006c22:	2301      	movs	r3, #1
 8006c24:	4628      	mov	r0, r5
 8006c26:	47b0      	blx	r6
 8006c28:	4602      	mov	r2, r0
 8006c2a:	1c50      	adds	r0, r2, #1
 8006c2c:	d1c9      	bne.n	8006bc2 <__sflush_r+0x32>
 8006c2e:	682b      	ldr	r3, [r5, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0c6      	beq.n	8006bc2 <__sflush_r+0x32>
 8006c34:	2b1d      	cmp	r3, #29
 8006c36:	d001      	beq.n	8006c3c <__sflush_r+0xac>
 8006c38:	2b16      	cmp	r3, #22
 8006c3a:	d11e      	bne.n	8006c7a <__sflush_r+0xea>
 8006c3c:	602f      	str	r7, [r5, #0]
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e022      	b.n	8006c88 <__sflush_r+0xf8>
 8006c42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c46:	b21b      	sxth	r3, r3
 8006c48:	e01b      	b.n	8006c82 <__sflush_r+0xf2>
 8006c4a:	690f      	ldr	r7, [r1, #16]
 8006c4c:	2f00      	cmp	r7, #0
 8006c4e:	d0f6      	beq.n	8006c3e <__sflush_r+0xae>
 8006c50:	0793      	lsls	r3, r2, #30
 8006c52:	680e      	ldr	r6, [r1, #0]
 8006c54:	bf08      	it	eq
 8006c56:	694b      	ldreq	r3, [r1, #20]
 8006c58:	600f      	str	r7, [r1, #0]
 8006c5a:	bf18      	it	ne
 8006c5c:	2300      	movne	r3, #0
 8006c5e:	eba6 0807 	sub.w	r8, r6, r7
 8006c62:	608b      	str	r3, [r1, #8]
 8006c64:	f1b8 0f00 	cmp.w	r8, #0
 8006c68:	dde9      	ble.n	8006c3e <__sflush_r+0xae>
 8006c6a:	6a21      	ldr	r1, [r4, #32]
 8006c6c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c6e:	4643      	mov	r3, r8
 8006c70:	463a      	mov	r2, r7
 8006c72:	4628      	mov	r0, r5
 8006c74:	47b0      	blx	r6
 8006c76:	2800      	cmp	r0, #0
 8006c78:	dc08      	bgt.n	8006c8c <__sflush_r+0xfc>
 8006c7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c82:	81a3      	strh	r3, [r4, #12]
 8006c84:	f04f 30ff 	mov.w	r0, #4294967295
 8006c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c8c:	4407      	add	r7, r0
 8006c8e:	eba8 0800 	sub.w	r8, r8, r0
 8006c92:	e7e7      	b.n	8006c64 <__sflush_r+0xd4>
 8006c94:	20400001 	.word	0x20400001

08006c98 <_fflush_r>:
 8006c98:	b538      	push	{r3, r4, r5, lr}
 8006c9a:	690b      	ldr	r3, [r1, #16]
 8006c9c:	4605      	mov	r5, r0
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	b913      	cbnz	r3, 8006ca8 <_fflush_r+0x10>
 8006ca2:	2500      	movs	r5, #0
 8006ca4:	4628      	mov	r0, r5
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	b118      	cbz	r0, 8006cb2 <_fflush_r+0x1a>
 8006caa:	6a03      	ldr	r3, [r0, #32]
 8006cac:	b90b      	cbnz	r3, 8006cb2 <_fflush_r+0x1a>
 8006cae:	f7ff fd5b 	bl	8006768 <__sinit>
 8006cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d0f3      	beq.n	8006ca2 <_fflush_r+0xa>
 8006cba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006cbc:	07d0      	lsls	r0, r2, #31
 8006cbe:	d404      	bmi.n	8006cca <_fflush_r+0x32>
 8006cc0:	0599      	lsls	r1, r3, #22
 8006cc2:	d402      	bmi.n	8006cca <_fflush_r+0x32>
 8006cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cc6:	f7ff fe42 	bl	800694e <__retarget_lock_acquire_recursive>
 8006cca:	4628      	mov	r0, r5
 8006ccc:	4621      	mov	r1, r4
 8006cce:	f7ff ff5f 	bl	8006b90 <__sflush_r>
 8006cd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cd4:	07da      	lsls	r2, r3, #31
 8006cd6:	4605      	mov	r5, r0
 8006cd8:	d4e4      	bmi.n	8006ca4 <_fflush_r+0xc>
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	059b      	lsls	r3, r3, #22
 8006cde:	d4e1      	bmi.n	8006ca4 <_fflush_r+0xc>
 8006ce0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ce2:	f7ff fe35 	bl	8006950 <__retarget_lock_release_recursive>
 8006ce6:	e7dd      	b.n	8006ca4 <_fflush_r+0xc>

08006ce8 <fiprintf>:
 8006ce8:	b40e      	push	{r1, r2, r3}
 8006cea:	b503      	push	{r0, r1, lr}
 8006cec:	4601      	mov	r1, r0
 8006cee:	ab03      	add	r3, sp, #12
 8006cf0:	4805      	ldr	r0, [pc, #20]	@ (8006d08 <fiprintf+0x20>)
 8006cf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cf6:	6800      	ldr	r0, [r0, #0]
 8006cf8:	9301      	str	r3, [sp, #4]
 8006cfa:	f000 f847 	bl	8006d8c <_vfiprintf_r>
 8006cfe:	b002      	add	sp, #8
 8006d00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d04:	b003      	add	sp, #12
 8006d06:	4770      	bx	lr
 8006d08:	20000024 	.word	0x20000024

08006d0c <_sbrk_r>:
 8006d0c:	b538      	push	{r3, r4, r5, lr}
 8006d0e:	4d06      	ldr	r5, [pc, #24]	@ (8006d28 <_sbrk_r+0x1c>)
 8006d10:	2300      	movs	r3, #0
 8006d12:	4604      	mov	r4, r0
 8006d14:	4608      	mov	r0, r1
 8006d16:	602b      	str	r3, [r5, #0]
 8006d18:	f7fb f8f0 	bl	8001efc <_sbrk>
 8006d1c:	1c43      	adds	r3, r0, #1
 8006d1e:	d102      	bne.n	8006d26 <_sbrk_r+0x1a>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	b103      	cbz	r3, 8006d26 <_sbrk_r+0x1a>
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	bd38      	pop	{r3, r4, r5, pc}
 8006d28:	20004fe4 	.word	0x20004fe4

08006d2c <abort>:
 8006d2c:	b508      	push	{r3, lr}
 8006d2e:	2006      	movs	r0, #6
 8006d30:	f000 fb8c 	bl	800744c <raise>
 8006d34:	2001      	movs	r0, #1
 8006d36:	f7fb f869 	bl	8001e0c <_exit>

08006d3a <__sfputc_r>:
 8006d3a:	6893      	ldr	r3, [r2, #8]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	b410      	push	{r4}
 8006d42:	6093      	str	r3, [r2, #8]
 8006d44:	da08      	bge.n	8006d58 <__sfputc_r+0x1e>
 8006d46:	6994      	ldr	r4, [r2, #24]
 8006d48:	42a3      	cmp	r3, r4
 8006d4a:	db01      	blt.n	8006d50 <__sfputc_r+0x16>
 8006d4c:	290a      	cmp	r1, #10
 8006d4e:	d103      	bne.n	8006d58 <__sfputc_r+0x1e>
 8006d50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d54:	f000 babe 	b.w	80072d4 <__swbuf_r>
 8006d58:	6813      	ldr	r3, [r2, #0]
 8006d5a:	1c58      	adds	r0, r3, #1
 8006d5c:	6010      	str	r0, [r2, #0]
 8006d5e:	7019      	strb	r1, [r3, #0]
 8006d60:	4608      	mov	r0, r1
 8006d62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <__sfputs_r>:
 8006d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6a:	4606      	mov	r6, r0
 8006d6c:	460f      	mov	r7, r1
 8006d6e:	4614      	mov	r4, r2
 8006d70:	18d5      	adds	r5, r2, r3
 8006d72:	42ac      	cmp	r4, r5
 8006d74:	d101      	bne.n	8006d7a <__sfputs_r+0x12>
 8006d76:	2000      	movs	r0, #0
 8006d78:	e007      	b.n	8006d8a <__sfputs_r+0x22>
 8006d7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d7e:	463a      	mov	r2, r7
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff ffda 	bl	8006d3a <__sfputc_r>
 8006d86:	1c43      	adds	r3, r0, #1
 8006d88:	d1f3      	bne.n	8006d72 <__sfputs_r+0xa>
 8006d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d8c <_vfiprintf_r>:
 8006d8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d90:	460d      	mov	r5, r1
 8006d92:	b09d      	sub	sp, #116	@ 0x74
 8006d94:	4614      	mov	r4, r2
 8006d96:	4698      	mov	r8, r3
 8006d98:	4606      	mov	r6, r0
 8006d9a:	b118      	cbz	r0, 8006da4 <_vfiprintf_r+0x18>
 8006d9c:	6a03      	ldr	r3, [r0, #32]
 8006d9e:	b90b      	cbnz	r3, 8006da4 <_vfiprintf_r+0x18>
 8006da0:	f7ff fce2 	bl	8006768 <__sinit>
 8006da4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006da6:	07d9      	lsls	r1, r3, #31
 8006da8:	d405      	bmi.n	8006db6 <_vfiprintf_r+0x2a>
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	059a      	lsls	r2, r3, #22
 8006dae:	d402      	bmi.n	8006db6 <_vfiprintf_r+0x2a>
 8006db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006db2:	f7ff fdcc 	bl	800694e <__retarget_lock_acquire_recursive>
 8006db6:	89ab      	ldrh	r3, [r5, #12]
 8006db8:	071b      	lsls	r3, r3, #28
 8006dba:	d501      	bpl.n	8006dc0 <_vfiprintf_r+0x34>
 8006dbc:	692b      	ldr	r3, [r5, #16]
 8006dbe:	b99b      	cbnz	r3, 8006de8 <_vfiprintf_r+0x5c>
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4630      	mov	r0, r6
 8006dc4:	f000 fac4 	bl	8007350 <__swsetup_r>
 8006dc8:	b170      	cbz	r0, 8006de8 <_vfiprintf_r+0x5c>
 8006dca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006dcc:	07dc      	lsls	r4, r3, #31
 8006dce:	d504      	bpl.n	8006dda <_vfiprintf_r+0x4e>
 8006dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd4:	b01d      	add	sp, #116	@ 0x74
 8006dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dda:	89ab      	ldrh	r3, [r5, #12]
 8006ddc:	0598      	lsls	r0, r3, #22
 8006dde:	d4f7      	bmi.n	8006dd0 <_vfiprintf_r+0x44>
 8006de0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006de2:	f7ff fdb5 	bl	8006950 <__retarget_lock_release_recursive>
 8006de6:	e7f3      	b.n	8006dd0 <_vfiprintf_r+0x44>
 8006de8:	2300      	movs	r3, #0
 8006dea:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dec:	2320      	movs	r3, #32
 8006dee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006df2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006df6:	2330      	movs	r3, #48	@ 0x30
 8006df8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006fa8 <_vfiprintf_r+0x21c>
 8006dfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e00:	f04f 0901 	mov.w	r9, #1
 8006e04:	4623      	mov	r3, r4
 8006e06:	469a      	mov	sl, r3
 8006e08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e0c:	b10a      	cbz	r2, 8006e12 <_vfiprintf_r+0x86>
 8006e0e:	2a25      	cmp	r2, #37	@ 0x25
 8006e10:	d1f9      	bne.n	8006e06 <_vfiprintf_r+0x7a>
 8006e12:	ebba 0b04 	subs.w	fp, sl, r4
 8006e16:	d00b      	beq.n	8006e30 <_vfiprintf_r+0xa4>
 8006e18:	465b      	mov	r3, fp
 8006e1a:	4622      	mov	r2, r4
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	4630      	mov	r0, r6
 8006e20:	f7ff ffa2 	bl	8006d68 <__sfputs_r>
 8006e24:	3001      	adds	r0, #1
 8006e26:	f000 80a7 	beq.w	8006f78 <_vfiprintf_r+0x1ec>
 8006e2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e2c:	445a      	add	r2, fp
 8006e2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e30:	f89a 3000 	ldrb.w	r3, [sl]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f000 809f 	beq.w	8006f78 <_vfiprintf_r+0x1ec>
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e44:	f10a 0a01 	add.w	sl, sl, #1
 8006e48:	9304      	str	r3, [sp, #16]
 8006e4a:	9307      	str	r3, [sp, #28]
 8006e4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e50:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e52:	4654      	mov	r4, sl
 8006e54:	2205      	movs	r2, #5
 8006e56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e5a:	4853      	ldr	r0, [pc, #332]	@ (8006fa8 <_vfiprintf_r+0x21c>)
 8006e5c:	f7f9 fa18 	bl	8000290 <memchr>
 8006e60:	9a04      	ldr	r2, [sp, #16]
 8006e62:	b9d8      	cbnz	r0, 8006e9c <_vfiprintf_r+0x110>
 8006e64:	06d1      	lsls	r1, r2, #27
 8006e66:	bf44      	itt	mi
 8006e68:	2320      	movmi	r3, #32
 8006e6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e6e:	0713      	lsls	r3, r2, #28
 8006e70:	bf44      	itt	mi
 8006e72:	232b      	movmi	r3, #43	@ 0x2b
 8006e74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e78:	f89a 3000 	ldrb.w	r3, [sl]
 8006e7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e7e:	d015      	beq.n	8006eac <_vfiprintf_r+0x120>
 8006e80:	9a07      	ldr	r2, [sp, #28]
 8006e82:	4654      	mov	r4, sl
 8006e84:	2000      	movs	r0, #0
 8006e86:	f04f 0c0a 	mov.w	ip, #10
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e90:	3b30      	subs	r3, #48	@ 0x30
 8006e92:	2b09      	cmp	r3, #9
 8006e94:	d94b      	bls.n	8006f2e <_vfiprintf_r+0x1a2>
 8006e96:	b1b0      	cbz	r0, 8006ec6 <_vfiprintf_r+0x13a>
 8006e98:	9207      	str	r2, [sp, #28]
 8006e9a:	e014      	b.n	8006ec6 <_vfiprintf_r+0x13a>
 8006e9c:	eba0 0308 	sub.w	r3, r0, r8
 8006ea0:	fa09 f303 	lsl.w	r3, r9, r3
 8006ea4:	4313      	orrs	r3, r2
 8006ea6:	9304      	str	r3, [sp, #16]
 8006ea8:	46a2      	mov	sl, r4
 8006eaa:	e7d2      	b.n	8006e52 <_vfiprintf_r+0xc6>
 8006eac:	9b03      	ldr	r3, [sp, #12]
 8006eae:	1d19      	adds	r1, r3, #4
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	9103      	str	r1, [sp, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	bfbb      	ittet	lt
 8006eb8:	425b      	neglt	r3, r3
 8006eba:	f042 0202 	orrlt.w	r2, r2, #2
 8006ebe:	9307      	strge	r3, [sp, #28]
 8006ec0:	9307      	strlt	r3, [sp, #28]
 8006ec2:	bfb8      	it	lt
 8006ec4:	9204      	strlt	r2, [sp, #16]
 8006ec6:	7823      	ldrb	r3, [r4, #0]
 8006ec8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006eca:	d10a      	bne.n	8006ee2 <_vfiprintf_r+0x156>
 8006ecc:	7863      	ldrb	r3, [r4, #1]
 8006ece:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ed0:	d132      	bne.n	8006f38 <_vfiprintf_r+0x1ac>
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	1d1a      	adds	r2, r3, #4
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	9203      	str	r2, [sp, #12]
 8006eda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006ede:	3402      	adds	r4, #2
 8006ee0:	9305      	str	r3, [sp, #20]
 8006ee2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006fb8 <_vfiprintf_r+0x22c>
 8006ee6:	7821      	ldrb	r1, [r4, #0]
 8006ee8:	2203      	movs	r2, #3
 8006eea:	4650      	mov	r0, sl
 8006eec:	f7f9 f9d0 	bl	8000290 <memchr>
 8006ef0:	b138      	cbz	r0, 8006f02 <_vfiprintf_r+0x176>
 8006ef2:	9b04      	ldr	r3, [sp, #16]
 8006ef4:	eba0 000a 	sub.w	r0, r0, sl
 8006ef8:	2240      	movs	r2, #64	@ 0x40
 8006efa:	4082      	lsls	r2, r0
 8006efc:	4313      	orrs	r3, r2
 8006efe:	3401      	adds	r4, #1
 8006f00:	9304      	str	r3, [sp, #16]
 8006f02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f06:	4829      	ldr	r0, [pc, #164]	@ (8006fac <_vfiprintf_r+0x220>)
 8006f08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f0c:	2206      	movs	r2, #6
 8006f0e:	f7f9 f9bf 	bl	8000290 <memchr>
 8006f12:	2800      	cmp	r0, #0
 8006f14:	d03f      	beq.n	8006f96 <_vfiprintf_r+0x20a>
 8006f16:	4b26      	ldr	r3, [pc, #152]	@ (8006fb0 <_vfiprintf_r+0x224>)
 8006f18:	bb1b      	cbnz	r3, 8006f62 <_vfiprintf_r+0x1d6>
 8006f1a:	9b03      	ldr	r3, [sp, #12]
 8006f1c:	3307      	adds	r3, #7
 8006f1e:	f023 0307 	bic.w	r3, r3, #7
 8006f22:	3308      	adds	r3, #8
 8006f24:	9303      	str	r3, [sp, #12]
 8006f26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f28:	443b      	add	r3, r7
 8006f2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f2c:	e76a      	b.n	8006e04 <_vfiprintf_r+0x78>
 8006f2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f32:	460c      	mov	r4, r1
 8006f34:	2001      	movs	r0, #1
 8006f36:	e7a8      	b.n	8006e8a <_vfiprintf_r+0xfe>
 8006f38:	2300      	movs	r3, #0
 8006f3a:	3401      	adds	r4, #1
 8006f3c:	9305      	str	r3, [sp, #20]
 8006f3e:	4619      	mov	r1, r3
 8006f40:	f04f 0c0a 	mov.w	ip, #10
 8006f44:	4620      	mov	r0, r4
 8006f46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f4a:	3a30      	subs	r2, #48	@ 0x30
 8006f4c:	2a09      	cmp	r2, #9
 8006f4e:	d903      	bls.n	8006f58 <_vfiprintf_r+0x1cc>
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d0c6      	beq.n	8006ee2 <_vfiprintf_r+0x156>
 8006f54:	9105      	str	r1, [sp, #20]
 8006f56:	e7c4      	b.n	8006ee2 <_vfiprintf_r+0x156>
 8006f58:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f5c:	4604      	mov	r4, r0
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e7f0      	b.n	8006f44 <_vfiprintf_r+0x1b8>
 8006f62:	ab03      	add	r3, sp, #12
 8006f64:	9300      	str	r3, [sp, #0]
 8006f66:	462a      	mov	r2, r5
 8006f68:	4b12      	ldr	r3, [pc, #72]	@ (8006fb4 <_vfiprintf_r+0x228>)
 8006f6a:	a904      	add	r1, sp, #16
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f3af 8000 	nop.w
 8006f72:	4607      	mov	r7, r0
 8006f74:	1c78      	adds	r0, r7, #1
 8006f76:	d1d6      	bne.n	8006f26 <_vfiprintf_r+0x19a>
 8006f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f7a:	07d9      	lsls	r1, r3, #31
 8006f7c:	d405      	bmi.n	8006f8a <_vfiprintf_r+0x1fe>
 8006f7e:	89ab      	ldrh	r3, [r5, #12]
 8006f80:	059a      	lsls	r2, r3, #22
 8006f82:	d402      	bmi.n	8006f8a <_vfiprintf_r+0x1fe>
 8006f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f86:	f7ff fce3 	bl	8006950 <__retarget_lock_release_recursive>
 8006f8a:	89ab      	ldrh	r3, [r5, #12]
 8006f8c:	065b      	lsls	r3, r3, #25
 8006f8e:	f53f af1f 	bmi.w	8006dd0 <_vfiprintf_r+0x44>
 8006f92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f94:	e71e      	b.n	8006dd4 <_vfiprintf_r+0x48>
 8006f96:	ab03      	add	r3, sp, #12
 8006f98:	9300      	str	r3, [sp, #0]
 8006f9a:	462a      	mov	r2, r5
 8006f9c:	4b05      	ldr	r3, [pc, #20]	@ (8006fb4 <_vfiprintf_r+0x228>)
 8006f9e:	a904      	add	r1, sp, #16
 8006fa0:	4630      	mov	r0, r6
 8006fa2:	f000 f879 	bl	8007098 <_printf_i>
 8006fa6:	e7e4      	b.n	8006f72 <_vfiprintf_r+0x1e6>
 8006fa8:	0801ac47 	.word	0x0801ac47
 8006fac:	0801ac51 	.word	0x0801ac51
 8006fb0:	00000000 	.word	0x00000000
 8006fb4:	08006d69 	.word	0x08006d69
 8006fb8:	0801ac4d 	.word	0x0801ac4d

08006fbc <_printf_common>:
 8006fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc0:	4616      	mov	r6, r2
 8006fc2:	4698      	mov	r8, r3
 8006fc4:	688a      	ldr	r2, [r1, #8]
 8006fc6:	690b      	ldr	r3, [r1, #16]
 8006fc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	bfb8      	it	lt
 8006fd0:	4613      	movlt	r3, r2
 8006fd2:	6033      	str	r3, [r6, #0]
 8006fd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fd8:	4607      	mov	r7, r0
 8006fda:	460c      	mov	r4, r1
 8006fdc:	b10a      	cbz	r2, 8006fe2 <_printf_common+0x26>
 8006fde:	3301      	adds	r3, #1
 8006fe0:	6033      	str	r3, [r6, #0]
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	0699      	lsls	r1, r3, #26
 8006fe6:	bf42      	ittt	mi
 8006fe8:	6833      	ldrmi	r3, [r6, #0]
 8006fea:	3302      	addmi	r3, #2
 8006fec:	6033      	strmi	r3, [r6, #0]
 8006fee:	6825      	ldr	r5, [r4, #0]
 8006ff0:	f015 0506 	ands.w	r5, r5, #6
 8006ff4:	d106      	bne.n	8007004 <_printf_common+0x48>
 8006ff6:	f104 0a19 	add.w	sl, r4, #25
 8006ffa:	68e3      	ldr	r3, [r4, #12]
 8006ffc:	6832      	ldr	r2, [r6, #0]
 8006ffe:	1a9b      	subs	r3, r3, r2
 8007000:	42ab      	cmp	r3, r5
 8007002:	dc26      	bgt.n	8007052 <_printf_common+0x96>
 8007004:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007008:	6822      	ldr	r2, [r4, #0]
 800700a:	3b00      	subs	r3, #0
 800700c:	bf18      	it	ne
 800700e:	2301      	movne	r3, #1
 8007010:	0692      	lsls	r2, r2, #26
 8007012:	d42b      	bmi.n	800706c <_printf_common+0xb0>
 8007014:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007018:	4641      	mov	r1, r8
 800701a:	4638      	mov	r0, r7
 800701c:	47c8      	blx	r9
 800701e:	3001      	adds	r0, #1
 8007020:	d01e      	beq.n	8007060 <_printf_common+0xa4>
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	6922      	ldr	r2, [r4, #16]
 8007026:	f003 0306 	and.w	r3, r3, #6
 800702a:	2b04      	cmp	r3, #4
 800702c:	bf02      	ittt	eq
 800702e:	68e5      	ldreq	r5, [r4, #12]
 8007030:	6833      	ldreq	r3, [r6, #0]
 8007032:	1aed      	subeq	r5, r5, r3
 8007034:	68a3      	ldr	r3, [r4, #8]
 8007036:	bf0c      	ite	eq
 8007038:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800703c:	2500      	movne	r5, #0
 800703e:	4293      	cmp	r3, r2
 8007040:	bfc4      	itt	gt
 8007042:	1a9b      	subgt	r3, r3, r2
 8007044:	18ed      	addgt	r5, r5, r3
 8007046:	2600      	movs	r6, #0
 8007048:	341a      	adds	r4, #26
 800704a:	42b5      	cmp	r5, r6
 800704c:	d11a      	bne.n	8007084 <_printf_common+0xc8>
 800704e:	2000      	movs	r0, #0
 8007050:	e008      	b.n	8007064 <_printf_common+0xa8>
 8007052:	2301      	movs	r3, #1
 8007054:	4652      	mov	r2, sl
 8007056:	4641      	mov	r1, r8
 8007058:	4638      	mov	r0, r7
 800705a:	47c8      	blx	r9
 800705c:	3001      	adds	r0, #1
 800705e:	d103      	bne.n	8007068 <_printf_common+0xac>
 8007060:	f04f 30ff 	mov.w	r0, #4294967295
 8007064:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007068:	3501      	adds	r5, #1
 800706a:	e7c6      	b.n	8006ffa <_printf_common+0x3e>
 800706c:	18e1      	adds	r1, r4, r3
 800706e:	1c5a      	adds	r2, r3, #1
 8007070:	2030      	movs	r0, #48	@ 0x30
 8007072:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007076:	4422      	add	r2, r4
 8007078:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800707c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007080:	3302      	adds	r3, #2
 8007082:	e7c7      	b.n	8007014 <_printf_common+0x58>
 8007084:	2301      	movs	r3, #1
 8007086:	4622      	mov	r2, r4
 8007088:	4641      	mov	r1, r8
 800708a:	4638      	mov	r0, r7
 800708c:	47c8      	blx	r9
 800708e:	3001      	adds	r0, #1
 8007090:	d0e6      	beq.n	8007060 <_printf_common+0xa4>
 8007092:	3601      	adds	r6, #1
 8007094:	e7d9      	b.n	800704a <_printf_common+0x8e>
	...

08007098 <_printf_i>:
 8007098:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800709c:	7e0f      	ldrb	r7, [r1, #24]
 800709e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80070a0:	2f78      	cmp	r7, #120	@ 0x78
 80070a2:	4691      	mov	r9, r2
 80070a4:	4680      	mov	r8, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	469a      	mov	sl, r3
 80070aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80070ae:	d807      	bhi.n	80070c0 <_printf_i+0x28>
 80070b0:	2f62      	cmp	r7, #98	@ 0x62
 80070b2:	d80a      	bhi.n	80070ca <_printf_i+0x32>
 80070b4:	2f00      	cmp	r7, #0
 80070b6:	f000 80d1 	beq.w	800725c <_printf_i+0x1c4>
 80070ba:	2f58      	cmp	r7, #88	@ 0x58
 80070bc:	f000 80b8 	beq.w	8007230 <_printf_i+0x198>
 80070c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070c8:	e03a      	b.n	8007140 <_printf_i+0xa8>
 80070ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070ce:	2b15      	cmp	r3, #21
 80070d0:	d8f6      	bhi.n	80070c0 <_printf_i+0x28>
 80070d2:	a101      	add	r1, pc, #4	@ (adr r1, 80070d8 <_printf_i+0x40>)
 80070d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070d8:	08007131 	.word	0x08007131
 80070dc:	08007145 	.word	0x08007145
 80070e0:	080070c1 	.word	0x080070c1
 80070e4:	080070c1 	.word	0x080070c1
 80070e8:	080070c1 	.word	0x080070c1
 80070ec:	080070c1 	.word	0x080070c1
 80070f0:	08007145 	.word	0x08007145
 80070f4:	080070c1 	.word	0x080070c1
 80070f8:	080070c1 	.word	0x080070c1
 80070fc:	080070c1 	.word	0x080070c1
 8007100:	080070c1 	.word	0x080070c1
 8007104:	08007243 	.word	0x08007243
 8007108:	0800716f 	.word	0x0800716f
 800710c:	080071fd 	.word	0x080071fd
 8007110:	080070c1 	.word	0x080070c1
 8007114:	080070c1 	.word	0x080070c1
 8007118:	08007265 	.word	0x08007265
 800711c:	080070c1 	.word	0x080070c1
 8007120:	0800716f 	.word	0x0800716f
 8007124:	080070c1 	.word	0x080070c1
 8007128:	080070c1 	.word	0x080070c1
 800712c:	08007205 	.word	0x08007205
 8007130:	6833      	ldr	r3, [r6, #0]
 8007132:	1d1a      	adds	r2, r3, #4
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	6032      	str	r2, [r6, #0]
 8007138:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800713c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007140:	2301      	movs	r3, #1
 8007142:	e09c      	b.n	800727e <_printf_i+0x1e6>
 8007144:	6833      	ldr	r3, [r6, #0]
 8007146:	6820      	ldr	r0, [r4, #0]
 8007148:	1d19      	adds	r1, r3, #4
 800714a:	6031      	str	r1, [r6, #0]
 800714c:	0606      	lsls	r6, r0, #24
 800714e:	d501      	bpl.n	8007154 <_printf_i+0xbc>
 8007150:	681d      	ldr	r5, [r3, #0]
 8007152:	e003      	b.n	800715c <_printf_i+0xc4>
 8007154:	0645      	lsls	r5, r0, #25
 8007156:	d5fb      	bpl.n	8007150 <_printf_i+0xb8>
 8007158:	f9b3 5000 	ldrsh.w	r5, [r3]
 800715c:	2d00      	cmp	r5, #0
 800715e:	da03      	bge.n	8007168 <_printf_i+0xd0>
 8007160:	232d      	movs	r3, #45	@ 0x2d
 8007162:	426d      	negs	r5, r5
 8007164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007168:	4858      	ldr	r0, [pc, #352]	@ (80072cc <_printf_i+0x234>)
 800716a:	230a      	movs	r3, #10
 800716c:	e011      	b.n	8007192 <_printf_i+0xfa>
 800716e:	6821      	ldr	r1, [r4, #0]
 8007170:	6833      	ldr	r3, [r6, #0]
 8007172:	0608      	lsls	r0, r1, #24
 8007174:	f853 5b04 	ldr.w	r5, [r3], #4
 8007178:	d402      	bmi.n	8007180 <_printf_i+0xe8>
 800717a:	0649      	lsls	r1, r1, #25
 800717c:	bf48      	it	mi
 800717e:	b2ad      	uxthmi	r5, r5
 8007180:	2f6f      	cmp	r7, #111	@ 0x6f
 8007182:	4852      	ldr	r0, [pc, #328]	@ (80072cc <_printf_i+0x234>)
 8007184:	6033      	str	r3, [r6, #0]
 8007186:	bf14      	ite	ne
 8007188:	230a      	movne	r3, #10
 800718a:	2308      	moveq	r3, #8
 800718c:	2100      	movs	r1, #0
 800718e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007192:	6866      	ldr	r6, [r4, #4]
 8007194:	60a6      	str	r6, [r4, #8]
 8007196:	2e00      	cmp	r6, #0
 8007198:	db05      	blt.n	80071a6 <_printf_i+0x10e>
 800719a:	6821      	ldr	r1, [r4, #0]
 800719c:	432e      	orrs	r6, r5
 800719e:	f021 0104 	bic.w	r1, r1, #4
 80071a2:	6021      	str	r1, [r4, #0]
 80071a4:	d04b      	beq.n	800723e <_printf_i+0x1a6>
 80071a6:	4616      	mov	r6, r2
 80071a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80071ac:	fb03 5711 	mls	r7, r3, r1, r5
 80071b0:	5dc7      	ldrb	r7, [r0, r7]
 80071b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071b6:	462f      	mov	r7, r5
 80071b8:	42bb      	cmp	r3, r7
 80071ba:	460d      	mov	r5, r1
 80071bc:	d9f4      	bls.n	80071a8 <_printf_i+0x110>
 80071be:	2b08      	cmp	r3, #8
 80071c0:	d10b      	bne.n	80071da <_printf_i+0x142>
 80071c2:	6823      	ldr	r3, [r4, #0]
 80071c4:	07df      	lsls	r7, r3, #31
 80071c6:	d508      	bpl.n	80071da <_printf_i+0x142>
 80071c8:	6923      	ldr	r3, [r4, #16]
 80071ca:	6861      	ldr	r1, [r4, #4]
 80071cc:	4299      	cmp	r1, r3
 80071ce:	bfde      	ittt	le
 80071d0:	2330      	movle	r3, #48	@ 0x30
 80071d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071da:	1b92      	subs	r2, r2, r6
 80071dc:	6122      	str	r2, [r4, #16]
 80071de:	f8cd a000 	str.w	sl, [sp]
 80071e2:	464b      	mov	r3, r9
 80071e4:	aa03      	add	r2, sp, #12
 80071e6:	4621      	mov	r1, r4
 80071e8:	4640      	mov	r0, r8
 80071ea:	f7ff fee7 	bl	8006fbc <_printf_common>
 80071ee:	3001      	adds	r0, #1
 80071f0:	d14a      	bne.n	8007288 <_printf_i+0x1f0>
 80071f2:	f04f 30ff 	mov.w	r0, #4294967295
 80071f6:	b004      	add	sp, #16
 80071f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	f043 0320 	orr.w	r3, r3, #32
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	4832      	ldr	r0, [pc, #200]	@ (80072d0 <_printf_i+0x238>)
 8007206:	2778      	movs	r7, #120	@ 0x78
 8007208:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800720c:	6823      	ldr	r3, [r4, #0]
 800720e:	6831      	ldr	r1, [r6, #0]
 8007210:	061f      	lsls	r7, r3, #24
 8007212:	f851 5b04 	ldr.w	r5, [r1], #4
 8007216:	d402      	bmi.n	800721e <_printf_i+0x186>
 8007218:	065f      	lsls	r7, r3, #25
 800721a:	bf48      	it	mi
 800721c:	b2ad      	uxthmi	r5, r5
 800721e:	6031      	str	r1, [r6, #0]
 8007220:	07d9      	lsls	r1, r3, #31
 8007222:	bf44      	itt	mi
 8007224:	f043 0320 	orrmi.w	r3, r3, #32
 8007228:	6023      	strmi	r3, [r4, #0]
 800722a:	b11d      	cbz	r5, 8007234 <_printf_i+0x19c>
 800722c:	2310      	movs	r3, #16
 800722e:	e7ad      	b.n	800718c <_printf_i+0xf4>
 8007230:	4826      	ldr	r0, [pc, #152]	@ (80072cc <_printf_i+0x234>)
 8007232:	e7e9      	b.n	8007208 <_printf_i+0x170>
 8007234:	6823      	ldr	r3, [r4, #0]
 8007236:	f023 0320 	bic.w	r3, r3, #32
 800723a:	6023      	str	r3, [r4, #0]
 800723c:	e7f6      	b.n	800722c <_printf_i+0x194>
 800723e:	4616      	mov	r6, r2
 8007240:	e7bd      	b.n	80071be <_printf_i+0x126>
 8007242:	6833      	ldr	r3, [r6, #0]
 8007244:	6825      	ldr	r5, [r4, #0]
 8007246:	6961      	ldr	r1, [r4, #20]
 8007248:	1d18      	adds	r0, r3, #4
 800724a:	6030      	str	r0, [r6, #0]
 800724c:	062e      	lsls	r6, r5, #24
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	d501      	bpl.n	8007256 <_printf_i+0x1be>
 8007252:	6019      	str	r1, [r3, #0]
 8007254:	e002      	b.n	800725c <_printf_i+0x1c4>
 8007256:	0668      	lsls	r0, r5, #25
 8007258:	d5fb      	bpl.n	8007252 <_printf_i+0x1ba>
 800725a:	8019      	strh	r1, [r3, #0]
 800725c:	2300      	movs	r3, #0
 800725e:	6123      	str	r3, [r4, #16]
 8007260:	4616      	mov	r6, r2
 8007262:	e7bc      	b.n	80071de <_printf_i+0x146>
 8007264:	6833      	ldr	r3, [r6, #0]
 8007266:	1d1a      	adds	r2, r3, #4
 8007268:	6032      	str	r2, [r6, #0]
 800726a:	681e      	ldr	r6, [r3, #0]
 800726c:	6862      	ldr	r2, [r4, #4]
 800726e:	2100      	movs	r1, #0
 8007270:	4630      	mov	r0, r6
 8007272:	f7f9 f80d 	bl	8000290 <memchr>
 8007276:	b108      	cbz	r0, 800727c <_printf_i+0x1e4>
 8007278:	1b80      	subs	r0, r0, r6
 800727a:	6060      	str	r0, [r4, #4]
 800727c:	6863      	ldr	r3, [r4, #4]
 800727e:	6123      	str	r3, [r4, #16]
 8007280:	2300      	movs	r3, #0
 8007282:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007286:	e7aa      	b.n	80071de <_printf_i+0x146>
 8007288:	6923      	ldr	r3, [r4, #16]
 800728a:	4632      	mov	r2, r6
 800728c:	4649      	mov	r1, r9
 800728e:	4640      	mov	r0, r8
 8007290:	47d0      	blx	sl
 8007292:	3001      	adds	r0, #1
 8007294:	d0ad      	beq.n	80071f2 <_printf_i+0x15a>
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	079b      	lsls	r3, r3, #30
 800729a:	d413      	bmi.n	80072c4 <_printf_i+0x22c>
 800729c:	68e0      	ldr	r0, [r4, #12]
 800729e:	9b03      	ldr	r3, [sp, #12]
 80072a0:	4298      	cmp	r0, r3
 80072a2:	bfb8      	it	lt
 80072a4:	4618      	movlt	r0, r3
 80072a6:	e7a6      	b.n	80071f6 <_printf_i+0x15e>
 80072a8:	2301      	movs	r3, #1
 80072aa:	4632      	mov	r2, r6
 80072ac:	4649      	mov	r1, r9
 80072ae:	4640      	mov	r0, r8
 80072b0:	47d0      	blx	sl
 80072b2:	3001      	adds	r0, #1
 80072b4:	d09d      	beq.n	80071f2 <_printf_i+0x15a>
 80072b6:	3501      	adds	r5, #1
 80072b8:	68e3      	ldr	r3, [r4, #12]
 80072ba:	9903      	ldr	r1, [sp, #12]
 80072bc:	1a5b      	subs	r3, r3, r1
 80072be:	42ab      	cmp	r3, r5
 80072c0:	dcf2      	bgt.n	80072a8 <_printf_i+0x210>
 80072c2:	e7eb      	b.n	800729c <_printf_i+0x204>
 80072c4:	2500      	movs	r5, #0
 80072c6:	f104 0619 	add.w	r6, r4, #25
 80072ca:	e7f5      	b.n	80072b8 <_printf_i+0x220>
 80072cc:	0801ac58 	.word	0x0801ac58
 80072d0:	0801ac69 	.word	0x0801ac69

080072d4 <__swbuf_r>:
 80072d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072d6:	460e      	mov	r6, r1
 80072d8:	4614      	mov	r4, r2
 80072da:	4605      	mov	r5, r0
 80072dc:	b118      	cbz	r0, 80072e6 <__swbuf_r+0x12>
 80072de:	6a03      	ldr	r3, [r0, #32]
 80072e0:	b90b      	cbnz	r3, 80072e6 <__swbuf_r+0x12>
 80072e2:	f7ff fa41 	bl	8006768 <__sinit>
 80072e6:	69a3      	ldr	r3, [r4, #24]
 80072e8:	60a3      	str	r3, [r4, #8]
 80072ea:	89a3      	ldrh	r3, [r4, #12]
 80072ec:	071a      	lsls	r2, r3, #28
 80072ee:	d501      	bpl.n	80072f4 <__swbuf_r+0x20>
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	b943      	cbnz	r3, 8007306 <__swbuf_r+0x32>
 80072f4:	4621      	mov	r1, r4
 80072f6:	4628      	mov	r0, r5
 80072f8:	f000 f82a 	bl	8007350 <__swsetup_r>
 80072fc:	b118      	cbz	r0, 8007306 <__swbuf_r+0x32>
 80072fe:	f04f 37ff 	mov.w	r7, #4294967295
 8007302:	4638      	mov	r0, r7
 8007304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007306:	6823      	ldr	r3, [r4, #0]
 8007308:	6922      	ldr	r2, [r4, #16]
 800730a:	1a98      	subs	r0, r3, r2
 800730c:	6963      	ldr	r3, [r4, #20]
 800730e:	b2f6      	uxtb	r6, r6
 8007310:	4283      	cmp	r3, r0
 8007312:	4637      	mov	r7, r6
 8007314:	dc05      	bgt.n	8007322 <__swbuf_r+0x4e>
 8007316:	4621      	mov	r1, r4
 8007318:	4628      	mov	r0, r5
 800731a:	f7ff fcbd 	bl	8006c98 <_fflush_r>
 800731e:	2800      	cmp	r0, #0
 8007320:	d1ed      	bne.n	80072fe <__swbuf_r+0x2a>
 8007322:	68a3      	ldr	r3, [r4, #8]
 8007324:	3b01      	subs	r3, #1
 8007326:	60a3      	str	r3, [r4, #8]
 8007328:	6823      	ldr	r3, [r4, #0]
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	6022      	str	r2, [r4, #0]
 800732e:	701e      	strb	r6, [r3, #0]
 8007330:	6962      	ldr	r2, [r4, #20]
 8007332:	1c43      	adds	r3, r0, #1
 8007334:	429a      	cmp	r2, r3
 8007336:	d004      	beq.n	8007342 <__swbuf_r+0x6e>
 8007338:	89a3      	ldrh	r3, [r4, #12]
 800733a:	07db      	lsls	r3, r3, #31
 800733c:	d5e1      	bpl.n	8007302 <__swbuf_r+0x2e>
 800733e:	2e0a      	cmp	r6, #10
 8007340:	d1df      	bne.n	8007302 <__swbuf_r+0x2e>
 8007342:	4621      	mov	r1, r4
 8007344:	4628      	mov	r0, r5
 8007346:	f7ff fca7 	bl	8006c98 <_fflush_r>
 800734a:	2800      	cmp	r0, #0
 800734c:	d0d9      	beq.n	8007302 <__swbuf_r+0x2e>
 800734e:	e7d6      	b.n	80072fe <__swbuf_r+0x2a>

08007350 <__swsetup_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4b29      	ldr	r3, [pc, #164]	@ (80073f8 <__swsetup_r+0xa8>)
 8007354:	4605      	mov	r5, r0
 8007356:	6818      	ldr	r0, [r3, #0]
 8007358:	460c      	mov	r4, r1
 800735a:	b118      	cbz	r0, 8007364 <__swsetup_r+0x14>
 800735c:	6a03      	ldr	r3, [r0, #32]
 800735e:	b90b      	cbnz	r3, 8007364 <__swsetup_r+0x14>
 8007360:	f7ff fa02 	bl	8006768 <__sinit>
 8007364:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007368:	0719      	lsls	r1, r3, #28
 800736a:	d422      	bmi.n	80073b2 <__swsetup_r+0x62>
 800736c:	06da      	lsls	r2, r3, #27
 800736e:	d407      	bmi.n	8007380 <__swsetup_r+0x30>
 8007370:	2209      	movs	r2, #9
 8007372:	602a      	str	r2, [r5, #0]
 8007374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007378:	81a3      	strh	r3, [r4, #12]
 800737a:	f04f 30ff 	mov.w	r0, #4294967295
 800737e:	e033      	b.n	80073e8 <__swsetup_r+0x98>
 8007380:	0758      	lsls	r0, r3, #29
 8007382:	d512      	bpl.n	80073aa <__swsetup_r+0x5a>
 8007384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007386:	b141      	cbz	r1, 800739a <__swsetup_r+0x4a>
 8007388:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800738c:	4299      	cmp	r1, r3
 800738e:	d002      	beq.n	8007396 <__swsetup_r+0x46>
 8007390:	4628      	mov	r0, r5
 8007392:	f7ff fafd 	bl	8006990 <_free_r>
 8007396:	2300      	movs	r3, #0
 8007398:	6363      	str	r3, [r4, #52]	@ 0x34
 800739a:	89a3      	ldrh	r3, [r4, #12]
 800739c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073a0:	81a3      	strh	r3, [r4, #12]
 80073a2:	2300      	movs	r3, #0
 80073a4:	6063      	str	r3, [r4, #4]
 80073a6:	6923      	ldr	r3, [r4, #16]
 80073a8:	6023      	str	r3, [r4, #0]
 80073aa:	89a3      	ldrh	r3, [r4, #12]
 80073ac:	f043 0308 	orr.w	r3, r3, #8
 80073b0:	81a3      	strh	r3, [r4, #12]
 80073b2:	6923      	ldr	r3, [r4, #16]
 80073b4:	b94b      	cbnz	r3, 80073ca <__swsetup_r+0x7a>
 80073b6:	89a3      	ldrh	r3, [r4, #12]
 80073b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073c0:	d003      	beq.n	80073ca <__swsetup_r+0x7a>
 80073c2:	4621      	mov	r1, r4
 80073c4:	4628      	mov	r0, r5
 80073c6:	f000 f883 	bl	80074d0 <__smakebuf_r>
 80073ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073ce:	f013 0201 	ands.w	r2, r3, #1
 80073d2:	d00a      	beq.n	80073ea <__swsetup_r+0x9a>
 80073d4:	2200      	movs	r2, #0
 80073d6:	60a2      	str	r2, [r4, #8]
 80073d8:	6962      	ldr	r2, [r4, #20]
 80073da:	4252      	negs	r2, r2
 80073dc:	61a2      	str	r2, [r4, #24]
 80073de:	6922      	ldr	r2, [r4, #16]
 80073e0:	b942      	cbnz	r2, 80073f4 <__swsetup_r+0xa4>
 80073e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073e6:	d1c5      	bne.n	8007374 <__swsetup_r+0x24>
 80073e8:	bd38      	pop	{r3, r4, r5, pc}
 80073ea:	0799      	lsls	r1, r3, #30
 80073ec:	bf58      	it	pl
 80073ee:	6962      	ldrpl	r2, [r4, #20]
 80073f0:	60a2      	str	r2, [r4, #8]
 80073f2:	e7f4      	b.n	80073de <__swsetup_r+0x8e>
 80073f4:	2000      	movs	r0, #0
 80073f6:	e7f7      	b.n	80073e8 <__swsetup_r+0x98>
 80073f8:	20000024 	.word	0x20000024

080073fc <_raise_r>:
 80073fc:	291f      	cmp	r1, #31
 80073fe:	b538      	push	{r3, r4, r5, lr}
 8007400:	4605      	mov	r5, r0
 8007402:	460c      	mov	r4, r1
 8007404:	d904      	bls.n	8007410 <_raise_r+0x14>
 8007406:	2316      	movs	r3, #22
 8007408:	6003      	str	r3, [r0, #0]
 800740a:	f04f 30ff 	mov.w	r0, #4294967295
 800740e:	bd38      	pop	{r3, r4, r5, pc}
 8007410:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007412:	b112      	cbz	r2, 800741a <_raise_r+0x1e>
 8007414:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007418:	b94b      	cbnz	r3, 800742e <_raise_r+0x32>
 800741a:	4628      	mov	r0, r5
 800741c:	f000 f830 	bl	8007480 <_getpid_r>
 8007420:	4622      	mov	r2, r4
 8007422:	4601      	mov	r1, r0
 8007424:	4628      	mov	r0, r5
 8007426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800742a:	f000 b817 	b.w	800745c <_kill_r>
 800742e:	2b01      	cmp	r3, #1
 8007430:	d00a      	beq.n	8007448 <_raise_r+0x4c>
 8007432:	1c59      	adds	r1, r3, #1
 8007434:	d103      	bne.n	800743e <_raise_r+0x42>
 8007436:	2316      	movs	r3, #22
 8007438:	6003      	str	r3, [r0, #0]
 800743a:	2001      	movs	r0, #1
 800743c:	e7e7      	b.n	800740e <_raise_r+0x12>
 800743e:	2100      	movs	r1, #0
 8007440:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007444:	4620      	mov	r0, r4
 8007446:	4798      	blx	r3
 8007448:	2000      	movs	r0, #0
 800744a:	e7e0      	b.n	800740e <_raise_r+0x12>

0800744c <raise>:
 800744c:	4b02      	ldr	r3, [pc, #8]	@ (8007458 <raise+0xc>)
 800744e:	4601      	mov	r1, r0
 8007450:	6818      	ldr	r0, [r3, #0]
 8007452:	f7ff bfd3 	b.w	80073fc <_raise_r>
 8007456:	bf00      	nop
 8007458:	20000024 	.word	0x20000024

0800745c <_kill_r>:
 800745c:	b538      	push	{r3, r4, r5, lr}
 800745e:	4d07      	ldr	r5, [pc, #28]	@ (800747c <_kill_r+0x20>)
 8007460:	2300      	movs	r3, #0
 8007462:	4604      	mov	r4, r0
 8007464:	4608      	mov	r0, r1
 8007466:	4611      	mov	r1, r2
 8007468:	602b      	str	r3, [r5, #0]
 800746a:	f7fa fcbf 	bl	8001dec <_kill>
 800746e:	1c43      	adds	r3, r0, #1
 8007470:	d102      	bne.n	8007478 <_kill_r+0x1c>
 8007472:	682b      	ldr	r3, [r5, #0]
 8007474:	b103      	cbz	r3, 8007478 <_kill_r+0x1c>
 8007476:	6023      	str	r3, [r4, #0]
 8007478:	bd38      	pop	{r3, r4, r5, pc}
 800747a:	bf00      	nop
 800747c:	20004fe4 	.word	0x20004fe4

08007480 <_getpid_r>:
 8007480:	f7fa bcac 	b.w	8001ddc <_getpid>

08007484 <__swhatbuf_r>:
 8007484:	b570      	push	{r4, r5, r6, lr}
 8007486:	460c      	mov	r4, r1
 8007488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800748c:	2900      	cmp	r1, #0
 800748e:	b096      	sub	sp, #88	@ 0x58
 8007490:	4615      	mov	r5, r2
 8007492:	461e      	mov	r6, r3
 8007494:	da0d      	bge.n	80074b2 <__swhatbuf_r+0x2e>
 8007496:	89a3      	ldrh	r3, [r4, #12]
 8007498:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800749c:	f04f 0100 	mov.w	r1, #0
 80074a0:	bf14      	ite	ne
 80074a2:	2340      	movne	r3, #64	@ 0x40
 80074a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074a8:	2000      	movs	r0, #0
 80074aa:	6031      	str	r1, [r6, #0]
 80074ac:	602b      	str	r3, [r5, #0]
 80074ae:	b016      	add	sp, #88	@ 0x58
 80074b0:	bd70      	pop	{r4, r5, r6, pc}
 80074b2:	466a      	mov	r2, sp
 80074b4:	f000 f848 	bl	8007548 <_fstat_r>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	dbec      	blt.n	8007496 <__swhatbuf_r+0x12>
 80074bc:	9901      	ldr	r1, [sp, #4]
 80074be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074c6:	4259      	negs	r1, r3
 80074c8:	4159      	adcs	r1, r3
 80074ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074ce:	e7eb      	b.n	80074a8 <__swhatbuf_r+0x24>

080074d0 <__smakebuf_r>:
 80074d0:	898b      	ldrh	r3, [r1, #12]
 80074d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074d4:	079d      	lsls	r5, r3, #30
 80074d6:	4606      	mov	r6, r0
 80074d8:	460c      	mov	r4, r1
 80074da:	d507      	bpl.n	80074ec <__smakebuf_r+0x1c>
 80074dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074e0:	6023      	str	r3, [r4, #0]
 80074e2:	6123      	str	r3, [r4, #16]
 80074e4:	2301      	movs	r3, #1
 80074e6:	6163      	str	r3, [r4, #20]
 80074e8:	b003      	add	sp, #12
 80074ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074ec:	ab01      	add	r3, sp, #4
 80074ee:	466a      	mov	r2, sp
 80074f0:	f7ff ffc8 	bl	8007484 <__swhatbuf_r>
 80074f4:	9f00      	ldr	r7, [sp, #0]
 80074f6:	4605      	mov	r5, r0
 80074f8:	4639      	mov	r1, r7
 80074fa:	4630      	mov	r0, r6
 80074fc:	f7ff fabc 	bl	8006a78 <_malloc_r>
 8007500:	b948      	cbnz	r0, 8007516 <__smakebuf_r+0x46>
 8007502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007506:	059a      	lsls	r2, r3, #22
 8007508:	d4ee      	bmi.n	80074e8 <__smakebuf_r+0x18>
 800750a:	f023 0303 	bic.w	r3, r3, #3
 800750e:	f043 0302 	orr.w	r3, r3, #2
 8007512:	81a3      	strh	r3, [r4, #12]
 8007514:	e7e2      	b.n	80074dc <__smakebuf_r+0xc>
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	6020      	str	r0, [r4, #0]
 800751a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800751e:	81a3      	strh	r3, [r4, #12]
 8007520:	9b01      	ldr	r3, [sp, #4]
 8007522:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007526:	b15b      	cbz	r3, 8007540 <__smakebuf_r+0x70>
 8007528:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800752c:	4630      	mov	r0, r6
 800752e:	f000 f81d 	bl	800756c <_isatty_r>
 8007532:	b128      	cbz	r0, 8007540 <__smakebuf_r+0x70>
 8007534:	89a3      	ldrh	r3, [r4, #12]
 8007536:	f023 0303 	bic.w	r3, r3, #3
 800753a:	f043 0301 	orr.w	r3, r3, #1
 800753e:	81a3      	strh	r3, [r4, #12]
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	431d      	orrs	r5, r3
 8007544:	81a5      	strh	r5, [r4, #12]
 8007546:	e7cf      	b.n	80074e8 <__smakebuf_r+0x18>

08007548 <_fstat_r>:
 8007548:	b538      	push	{r3, r4, r5, lr}
 800754a:	4d07      	ldr	r5, [pc, #28]	@ (8007568 <_fstat_r+0x20>)
 800754c:	2300      	movs	r3, #0
 800754e:	4604      	mov	r4, r0
 8007550:	4608      	mov	r0, r1
 8007552:	4611      	mov	r1, r2
 8007554:	602b      	str	r3, [r5, #0]
 8007556:	f7fa fca9 	bl	8001eac <_fstat>
 800755a:	1c43      	adds	r3, r0, #1
 800755c:	d102      	bne.n	8007564 <_fstat_r+0x1c>
 800755e:	682b      	ldr	r3, [r5, #0]
 8007560:	b103      	cbz	r3, 8007564 <_fstat_r+0x1c>
 8007562:	6023      	str	r3, [r4, #0]
 8007564:	bd38      	pop	{r3, r4, r5, pc}
 8007566:	bf00      	nop
 8007568:	20004fe4 	.word	0x20004fe4

0800756c <_isatty_r>:
 800756c:	b538      	push	{r3, r4, r5, lr}
 800756e:	4d06      	ldr	r5, [pc, #24]	@ (8007588 <_isatty_r+0x1c>)
 8007570:	2300      	movs	r3, #0
 8007572:	4604      	mov	r4, r0
 8007574:	4608      	mov	r0, r1
 8007576:	602b      	str	r3, [r5, #0]
 8007578:	f7fa fca8 	bl	8001ecc <_isatty>
 800757c:	1c43      	adds	r3, r0, #1
 800757e:	d102      	bne.n	8007586 <_isatty_r+0x1a>
 8007580:	682b      	ldr	r3, [r5, #0]
 8007582:	b103      	cbz	r3, 8007586 <_isatty_r+0x1a>
 8007584:	6023      	str	r3, [r4, #0]
 8007586:	bd38      	pop	{r3, r4, r5, pc}
 8007588:	20004fe4 	.word	0x20004fe4

0800758c <fmodf>:
 800758c:	b508      	push	{r3, lr}
 800758e:	ed2d 8b02 	vpush	{d8}
 8007592:	eef0 8a40 	vmov.f32	s17, s0
 8007596:	eeb0 8a60 	vmov.f32	s16, s1
 800759a:	f000 f839 	bl	8007610 <__ieee754_fmodf>
 800759e:	eef4 8a48 	vcmp.f32	s17, s16
 80075a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075a6:	d60c      	bvs.n	80075c2 <fmodf+0x36>
 80075a8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80075c8 <fmodf+0x3c>
 80075ac:	eeb4 8a68 	vcmp.f32	s16, s17
 80075b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075b4:	d105      	bne.n	80075c2 <fmodf+0x36>
 80075b6:	f7ff f99f 	bl	80068f8 <__errno>
 80075ba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80075be:	2321      	movs	r3, #33	@ 0x21
 80075c0:	6003      	str	r3, [r0, #0]
 80075c2:	ecbd 8b02 	vpop	{d8}
 80075c6:	bd08      	pop	{r3, pc}
 80075c8:	00000000 	.word	0x00000000

080075cc <sqrtf>:
 80075cc:	b508      	push	{r3, lr}
 80075ce:	ed2d 8b02 	vpush	{d8}
 80075d2:	eeb0 8a40 	vmov.f32	s16, s0
 80075d6:	f000 f817 	bl	8007608 <__ieee754_sqrtf>
 80075da:	eeb4 8a48 	vcmp.f32	s16, s16
 80075de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075e2:	d60c      	bvs.n	80075fe <sqrtf+0x32>
 80075e4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8007604 <sqrtf+0x38>
 80075e8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80075ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075f0:	d505      	bpl.n	80075fe <sqrtf+0x32>
 80075f2:	f7ff f981 	bl	80068f8 <__errno>
 80075f6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80075fa:	2321      	movs	r3, #33	@ 0x21
 80075fc:	6003      	str	r3, [r0, #0]
 80075fe:	ecbd 8b02 	vpop	{d8}
 8007602:	bd08      	pop	{r3, pc}
 8007604:	00000000 	.word	0x00000000

08007608 <__ieee754_sqrtf>:
 8007608:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800760c:	4770      	bx	lr
	...

08007610 <__ieee754_fmodf>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	ee10 6a90 	vmov	r6, s1
 8007616:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800761a:	1e5a      	subs	r2, r3, #1
 800761c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8007620:	d206      	bcs.n	8007630 <__ieee754_fmodf+0x20>
 8007622:	ee10 4a10 	vmov	r4, s0
 8007626:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800762a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800762e:	d304      	bcc.n	800763a <__ieee754_fmodf+0x2a>
 8007630:	ee60 0a20 	vmul.f32	s1, s0, s1
 8007634:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8007638:	bd70      	pop	{r4, r5, r6, pc}
 800763a:	4299      	cmp	r1, r3
 800763c:	dbfc      	blt.n	8007638 <__ieee754_fmodf+0x28>
 800763e:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 8007642:	d105      	bne.n	8007650 <__ieee754_fmodf+0x40>
 8007644:	4b32      	ldr	r3, [pc, #200]	@ (8007710 <__ieee754_fmodf+0x100>)
 8007646:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800764a:	ed93 0a00 	vldr	s0, [r3]
 800764e:	e7f3      	b.n	8007638 <__ieee754_fmodf+0x28>
 8007650:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8007654:	d146      	bne.n	80076e4 <__ieee754_fmodf+0xd4>
 8007656:	020a      	lsls	r2, r1, #8
 8007658:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800765c:	2a00      	cmp	r2, #0
 800765e:	dc3e      	bgt.n	80076de <__ieee754_fmodf+0xce>
 8007660:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8007664:	bf01      	itttt	eq
 8007666:	021a      	lsleq	r2, r3, #8
 8007668:	fab2 f282 	clzeq	r2, r2
 800766c:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 8007670:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8007674:	bf16      	itet	ne
 8007676:	15da      	asrne	r2, r3, #23
 8007678:	3282      	addeq	r2, #130	@ 0x82
 800767a:	3a7f      	subne	r2, #127	@ 0x7f
 800767c:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 8007680:	bfbb      	ittet	lt
 8007682:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8007686:	1a24      	sublt	r4, r4, r0
 8007688:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800768c:	40a1      	lsllt	r1, r4
 800768e:	bfa8      	it	ge
 8007690:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8007694:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8007698:	bfb5      	itete	lt
 800769a:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800769e:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 80076a2:	1aa4      	sublt	r4, r4, r2
 80076a4:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 80076a8:	bfb8      	it	lt
 80076aa:	fa03 f404 	lsllt.w	r4, r3, r4
 80076ae:	1a80      	subs	r0, r0, r2
 80076b0:	1b0b      	subs	r3, r1, r4
 80076b2:	b9d0      	cbnz	r0, 80076ea <__ieee754_fmodf+0xda>
 80076b4:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80076b8:	bf28      	it	cs
 80076ba:	460b      	movcs	r3, r1
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d0c1      	beq.n	8007644 <__ieee754_fmodf+0x34>
 80076c0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80076c4:	db19      	blt.n	80076fa <__ieee754_fmodf+0xea>
 80076c6:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 80076ca:	db19      	blt.n	8007700 <__ieee754_fmodf+0xf0>
 80076cc:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80076d0:	327f      	adds	r2, #127	@ 0x7f
 80076d2:	432b      	orrs	r3, r5
 80076d4:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80076d8:	ee00 3a10 	vmov	s0, r3
 80076dc:	e7ac      	b.n	8007638 <__ieee754_fmodf+0x28>
 80076de:	3801      	subs	r0, #1
 80076e0:	0052      	lsls	r2, r2, #1
 80076e2:	e7bb      	b.n	800765c <__ieee754_fmodf+0x4c>
 80076e4:	15c8      	asrs	r0, r1, #23
 80076e6:	387f      	subs	r0, #127	@ 0x7f
 80076e8:	e7ba      	b.n	8007660 <__ieee754_fmodf+0x50>
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	da02      	bge.n	80076f4 <__ieee754_fmodf+0xe4>
 80076ee:	0049      	lsls	r1, r1, #1
 80076f0:	3801      	subs	r0, #1
 80076f2:	e7dd      	b.n	80076b0 <__ieee754_fmodf+0xa0>
 80076f4:	d0a6      	beq.n	8007644 <__ieee754_fmodf+0x34>
 80076f6:	0059      	lsls	r1, r3, #1
 80076f8:	e7fa      	b.n	80076f0 <__ieee754_fmodf+0xe0>
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	3a01      	subs	r2, #1
 80076fe:	e7df      	b.n	80076c0 <__ieee754_fmodf+0xb0>
 8007700:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 8007704:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8007708:	3282      	adds	r2, #130	@ 0x82
 800770a:	4113      	asrs	r3, r2
 800770c:	432b      	orrs	r3, r5
 800770e:	e7e3      	b.n	80076d8 <__ieee754_fmodf+0xc8>
 8007710:	0801ac7c 	.word	0x0801ac7c

08007714 <_init>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr

08007720 <_fini>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr
