// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VRIVER_PKG_H_
#define _VRIVER_PKG_H_  // guard

#include "systemc.h"
#include "verilated_sc.h"
#include "verilated.h"

//==========

class Vriver_pkg__Syms;

//----------

SC_MODULE(Vriver_pkg) {
  public:
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    sc_in<bool> csr__02Eclk;
    sc_in<bool> csr__02Ereset_n;
    sc_in<bool> csr__02ECSR_ENABLE_SM;
    sc_in<bool> csr__02EEXCEPTION_SM;
    sc_in<bool> register_file__02Eclk;
    sc_in<bool> register_file__02Ereset_n;
    sc_in<uint32_t> RADR1_SD;
    sc_in<uint32_t> RADR2_SD;
    sc_in<uint32_t> WADR_SW;
    sc_in<bool> WENABLE_SW;
    sc_in<bool> register_file__02EWRITE_PC_ENABLE_SD;
    sc_in<bool> core__02Eclk;
    sc_in<bool> core__02Ereset_n;
    sc_in<bool> core__02EMCACHE_STALL_SM;
    sc_out<bool> core__02EMCACHE_ADR_VALID_SM;
    sc_out<bool> core__02EMCACHE_STORE_SM;
    sc_out<bool> core__02EMCACHE_LOAD_SM;
    sc_out<uint32_t> core__02Ebyt_sel;
    sc_in<bool> core__02EIC_STALL_SI;
    sc_out<bool> core__02EADR_VALID_SI;
    sc_in<bool> wbk__02Eclk;
    sc_in<bool> wbk__02Ereset_n;
    sc_in<uint32_t> wbk__02EMEM_DEST_RM;
    sc_in<bool> wbk__02EWB_RM;
    sc_in<bool> wbk__02ECSR_WENABLE_RM;
    sc_in<uint32_t> wbk__02ECURRENT_MODE_SM;
    sc_in<bool> wbk__02EMEM2WBK_EMPTY_SM;
    sc_out<bool> wbk__02EMEM2WBK_POP_SW;
    sc_in<bool> wbk__02EMULT_INST_RM;
    sc_out<uint32_t> DEST_SW;
    sc_out<bool> WB_SW;
    sc_in<bool> x2_multiplier__02Eclk;
    sc_in<bool> x2_multiplier__02Ereset_n;
    sc_in<bool> x2_multiplier__02ESELECT_MSB_RX1;
    sc_in<bool> x2_multiplier__02ESIGNED_RES_RX1;
    sc_in<bool> x2_multiplier__02EX1X2_EMPTY_SX1;
    sc_out<bool> x2_multiplier__02EX1X2_POP_SX2;
    sc_in<bool> x1_multiplier__02Eclk;
    sc_in<bool> x1_multiplier__02Ereset_n;
    sc_in<bool> x1_multiplier__02ESELECT_MSB_RX0;
    sc_in<bool> x1_multiplier__02ESIGNED_RES_RX0;
    sc_in<bool> x1_multiplier__02EX0X1_EMPTY_SX0;
    sc_in<bool> x1_multiplier__02EX1X2_POP_SX2;
    sc_out<bool> x1_multiplier__02ESELECT_MSB_RX1;
    sc_out<bool> x1_multiplier__02ESIGNED_RES_RX1;
    sc_out<bool> x1_multiplier__02EX1X2_EMPTY_SX1;
    sc_out<bool> x1_multiplier__02EX0X1_POP_SX1;
    sc_in<bool> mem__02Eclk;
    sc_in<bool> mem__02Ereset_n;
    sc_in<bool> mem__02EMCACHE_STALL_SM;
    sc_out<bool> mem__02EMCACHE_ADR_VALID_SM;
    sc_out<bool> mem__02EMCACHE_STORE_SM;
    sc_out<bool> mem__02EMCACHE_LOAD_SM;
    sc_out<uint32_t> mem__02Ebyt_sel;
    sc_in<uint32_t> mem__02EDEST_RE;
    sc_in<uint32_t> mem__02EMEM_SIZE_RE;
    sc_in<bool> mem__02EWB_RE;
    sc_in<bool> SIGN_EXTEND_RE;
    sc_in<bool> LOAD_RE;
    sc_in<bool> STORE_RE;
    sc_in<bool> mem__02EMULT_INST_RE;
    sc_out<bool> mem__02EMULT_INST_RM;
    sc_in<bool> mem__02EEXE2MEM_EMPTY_SE;
    sc_out<bool> mem__02EEXE2MEM_POP_SM;
    sc_in<bool> mem__02EMEM2WBK_POP_SW;
    sc_out<bool> mem__02EMEM2WBK_EMPTY_SM;
    sc_out<uint32_t> mem__02EMEM_DEST_RM;
    sc_out<bool> mem__02EWB_RM;
    sc_out<bool> mem__02ECSR_WENABLE_RM;
    sc_in<bool> mem__02ECSR_WENABLE_RE;
    sc_out<bool> mem__02ECSR_ENABLE_SM;
    sc_in<bool> mem__02EEXCEPTION_RE;
    sc_in<bool> mem__02ELOAD_ADRESS_MISALIGNED_RE;
    sc_in<bool> mem__02ELOAD_ACCESS_FAULT_RE;
    sc_in<bool> mem__02EILLEGAL_INSTRUCTION_RE;
    sc_in<bool> INSTRUCTION_ADRESS_MISALIGNED_RE;
    sc_in<bool> mem__02EINSTRUCTION_ACCESS_FAULT_RE;
    sc_in<bool> mem__02ESTORE_ADRESS_MISALIGNED_RE;
    sc_in<bool> mem__02ESTORE_ACCESS_FAULT_RE;
    sc_in<bool> mem__02EENV_CALL_U_MODE_RE;
    sc_in<bool> mem__02EENV_CALL_S_MODE_RE;
    sc_in<bool> mem__02EENV_CALL_M_MODE_RE;
    sc_in<bool> mem__02EENV_CALL_WRONG_MODE_RE;
    sc_in<bool> mem__02EMRET_RE;
    sc_in<bool> mem__02EEBREAK_RE;
    sc_in<bool> BUS_ERROR_SX;
    sc_out<bool> mem__02EEXCEPTION_SM;
    sc_out<uint32_t> mem__02ECURRENT_MODE_SM;
    sc_out<bool> mem__02EMRET_SM;
    sc_in<bool> dec__02Eclk;
    sc_in<bool> dec__02Ereset_n;
    sc_out<uint32_t> REG_ADR1_SD;
    sc_out<uint32_t> REG_ADR2_SD;
    sc_out<bool> dec__02EWRITE_PC_ENABLE_SD;
    sc_out<uint32_t> dec__02ECMD_RD;
    sc_out<bool> dec__02ENEG_OP2_RD;
    sc_out<bool> dec__02EWB_RD;
    sc_out<uint32_t> dec__02EDEST_RD;
    sc_out<uint32_t> dec__02ESELECT_OPERATION_RD;
    sc_out<bool> dec__02ESLT_RD;
    sc_out<bool> dec__02ESLTU_RD;
    sc_out<bool> dec__02EMEM_LOAD_RD;
    sc_out<bool> dec__02EMEM_STORE_RD;
    sc_out<bool> dec__02EMEM_SIGN_EXTEND_RD;
    sc_out<uint32_t> dec__02EMEM_SIZE_RD;
    sc_out<bool> dec__02ECSR_WENABLE_RD;
    sc_in<bool> dec__02EDEC2IF_POP_SI;
    sc_out<bool> dec__02EDEC2IF_EMPTY_SD;
    sc_in<bool> dec__02EIF2DEC_EMPTY_SI;
    sc_out<bool> dec__02EIF2DEC_POP_SD;
    sc_out<bool> dec__02EIF2DEC_FLUSH_SD;
    sc_out<bool> dec__02EPRED_FAILED_RD;
    sc_out<bool> dec__02EPRED_SUCCESS_RD;
    sc_out<bool> dec__02EBRANCH_INST_RD;
    sc_out<bool> dec__02EPRED_TAKEN_SD;
    sc_out<bool> dec__02EPUSH_ADR_RAS_RD;
    sc_out<bool> dec__02EPOP_ADR_RAS_RD;
    sc_out<bool> dec__02ERET_INST_RD;
    sc_in<bool> dec__02EPRED_TAKEN_RI;
    sc_in<bool> dec__02EDEC2EXE_POP_SE;
    sc_out<bool> dec__02EDEC2EXE_EMPTY_SD;
    sc_out<bool> dec__02EMULT_INST_RD;
    sc_in<bool> dec__02EMULT_INST_RE;
    sc_in<bool> dec__02EMULT_INST_RM;
    sc_in<uint32_t> BP_DEST_RE;
    sc_in<bool> BP_MEM_LOAD_RE;
    sc_in<bool> BP_EXE2MEM_EMPTY_SE;
    sc_in<bool> dec__02EBP_MEM2WBK_EMPTY_SM;
    sc_in<uint32_t> BP_DEST_RM;
    sc_out<bool> BP_R1_VALID_RD;
    sc_out<bool> BP_R2_VALID_RD;
    sc_out<uint32_t> BP_RADR1_RD;
    sc_out<uint32_t> BP_RADR2_RD;
    sc_out<bool> dec__02EBLOCK_BP_RD;
    sc_in<bool> dec__02ECSR_WENABLE_RE;
    sc_in<bool> dec__02ECSR_WENABLE_RM;
    sc_in<bool> dec__02EEXCEPTION_RI;
    sc_out<bool> dec__02EILLEGAL_INSTRUCTION_RD;
    sc_out<bool> dec__02EADRESS_MISALIGNED_RD;
    sc_out<bool> dec__02EENV_CALL_U_MODE_RD;
    sc_out<bool> dec__02EENV_CALL_M_MODE_RD;
    sc_out<bool> dec__02EENV_CALL_S_MODE_RD;
    sc_out<bool> dec__02EENV_CALL_WRONG_MODE_RD;
    sc_out<bool> dec__02EINSTRUCTION_ACCESS_FAULT_RD;
    sc_out<bool> dec__02EMRET_RD;
    sc_out<bool> dec__02EEXCEPTION_RD;
    sc_out<bool> dec__02EEBREAK_RD;
    sc_in<uint32_t> dec__02ECURRENT_MODE_SM;
    sc_in<bool> dec__02EEXCEPTION_SM;
    sc_in<bool> dec__02EMRET_SM;
    sc_in<bool> x0_multiplier__02Eclk;
    sc_in<bool> x0_multiplier__02Ereset_n;
    sc_in<uint32_t> MULT_CMD_RD;
    sc_in<bool> x0_multiplier__02EX0X1_POP_SX1;
    sc_in<bool> DEC2X0_EMPTY_SD;
    sc_out<bool> x0_multiplier__02ESELECT_MSB_RX0;
    sc_out<bool> x0_multiplier__02ESIGNED_RES_RX0;
    sc_out<bool> x0_multiplier__02EX0X1_EMPTY_SX0;
    sc_in<bool> exe__02Eclk;
    sc_in<bool> exe__02Ereset_n;
    sc_in<uint32_t> RADR1_RD;
    sc_in<uint32_t> RADR2_RD;
    sc_in<uint32_t> exe__02EDEST_RD;
    sc_in<uint32_t> exe__02ECMD_RD;
    sc_in<uint32_t> exe__02EMEM_SIZE_RD;
    sc_in<bool> exe__02ENEG_OP2_RD;
    sc_in<bool> exe__02EWB_RD;
    sc_in<bool> exe__02EMEM_SIGN_EXTEND_RD;
    sc_in<uint32_t> exe__02ESELECT_OPERATION_RD;
    sc_in<bool> exe__02EMEM_LOAD_RD;
    sc_in<bool> exe__02EMEM_STORE_RD;
    sc_in<bool> exe__02EEXE2MEM_POP_SM;
    sc_in<bool> exe__02EDEC2EXE_EMPTY_SD;
    sc_in<bool> exe__02ESLT_RD;
    sc_in<bool> exe__02ESLTU_RD;
    sc_out<uint32_t> exe__02EDEST_RE;
    sc_out<uint32_t> exe__02EMEM_SIZE_RE;
    sc_out<bool> exe__02EWB_RE;
    sc_out<bool> MEM_SIGN_EXTEND_RE;
    sc_out<bool> MEM_LOAD_RE;
    sc_out<bool> MEM_STORE_RE;
    sc_out<bool> exe__02EEXE2MEM_EMPTY_SE;
    sc_out<bool> exe__02EDEC2EXE_POP_SE;
    sc_in<bool> exe__02EBLOCK_BP_RD;
    sc_in<uint32_t> exe__02EMEM_DEST_RM;
    sc_in<bool> exe__02ECSR_WENABLE_RM;
    sc_in<bool> exe__02EBP_MEM2WBK_EMPTY_SM;
    sc_in<bool> exe__02ECSR_WENABLE_RD;
    sc_in<bool> exe__02EMULT_INST_RM;
    sc_in<bool> exe__02EMULT_INST_RD;
    sc_out<bool> exe__02EMULT_INST_RE;
    sc_in<bool> exe__02EEXCEPTION_SM;
    sc_in<bool> exe__02EEXCEPTION_RD;
    sc_in<uint32_t> exe__02ECURRENT_MODE_SM;
    sc_in<bool> exe__02EILLEGAL_INSTRUCTION_RD;
    sc_in<bool> exe__02EADRESS_MISALIGNED_RD;
    sc_in<bool> exe__02EINSTRUCTION_ACCESS_FAULT_RD;
    sc_in<bool> exe__02EENV_CALL_U_MODE_RD;
    sc_in<bool> exe__02EENV_CALL_S_MODE_RD;
    sc_in<bool> exe__02EENV_CALL_M_MODE_RD;
    sc_in<bool> exe__02EENV_CALL_WRONG_MODE_RD;
    sc_in<bool> exe__02EMRET_RD;
    sc_in<bool> exe__02EEBREAK_RD;
    sc_out<bool> exe__02EEXCEPTION_RE;
    sc_out<bool> exe__02EILLEGAL_INSTRUCTION_RE;
    sc_out<bool> ADRESS_MISALIGNED_RE;
    sc_out<bool> exe__02EINSTRUCTION_ACCESS_FAULT_RE;
    sc_out<bool> exe__02EENV_CALL_U_MODE_RE;
    sc_out<bool> exe__02EENV_CALL_S_MODE_RE;
    sc_out<bool> exe__02EENV_CALL_M_MODE_RE;
    sc_out<bool> exe__02EENV_CALL_WRONG_MODE_RE;
    sc_out<bool> exe__02ELOAD_ADRESS_MISALIGNED_RE;
    sc_out<bool> exe__02ELOAD_ACCESS_FAULT_RE;
    sc_out<bool> exe__02ESTORE_ADRESS_MISALIGNED_RE;
    sc_out<bool> exe__02ESTORE_ACCESS_FAULT_RE;
    sc_out<bool> exe__02EMRET_RE;
    sc_out<bool> exe__02EEBREAK_RE;
    sc_out<bool> exe__02ECSR_WENABLE_RE;
    sc_in<bool> ifetch__02Eclk;
    sc_in<bool> ifetch__02Ereset_n;
    sc_in<bool> ifetch__02EIC_STALL_SI;
    sc_out<bool> ifetch__02EADR_VALID_SI;
    sc_in<bool> ifetch__02EDEC2IF_EMPTY_SD;
    sc_out<bool> ifetch__02EDEC2IF_POP_SI;
    sc_in<bool> ifetch__02EIF2DEC_FLUSH_SD;
    sc_in<bool> ifetch__02EIF2DEC_POP_SD;
    sc_out<bool> ifetch__02EIF2DEC_EMPTY_SI;
    sc_in<bool> ifetch__02EEXCEPTION_SM;
    sc_out<bool> ifetch__02EEXCEPTION_RI;
    sc_in<bool> ifetch__02EPRED_FAILED_RD;
    sc_in<bool> ifetch__02EPRED_SUCCESS_RD;
    sc_in<bool> ifetch__02EBRANCH_INST_RD;
    sc_in<bool> ifetch__02EPRED_TAKEN_SD;
    sc_in<bool> ifetch__02EPUSH_ADR_RAS_RD;
    sc_in<bool> ifetch__02EPOP_ADR_RAS_RD;
    sc_in<bool> ifetch__02ERET_INST_RD;
    sc_out<bool> ifetch__02EPRED_TAKEN_RI;
    sc_in<uint32_t> csr__02ECSR_WADR_SM;
    sc_in<uint32_t> csr__02ECSR_RADR_SD;
    sc_in<uint32_t> mem__02ECSR_WADR_RE;
    sc_out<uint32_t> mem__02ECSR_WADR_SM;
    sc_out<uint32_t> dec__02ECSR_WADR_RD;
    sc_out<uint32_t> dec__02ECSR_RADR_SD;
    sc_in<uint32_t> exe__02ECSR_WADR_RD;
    sc_out<uint32_t> exe__02ECSR_WADR_RE;
    sc_in<uint32_t> csr__02ECSR_WDATA_SM;
    sc_in<uint32_t> csr__02EMSTATUS_WDATA_SM;
    sc_in<uint32_t> csr__02EMIP_WDATA_SM;
    sc_in<uint32_t> csr__02EMEPC_WDATA_SM;
    sc_in<uint32_t> csr__02EMCAUSE_WDATA_SM;
    sc_in<uint32_t> csr__02EMTVAL_WDATA_SM;
    sc_out<uint32_t> csr__02EMEPC_SC;
    sc_out<uint32_t> csr__02EMSTATUS_RC;
    sc_out<uint32_t> csr__02EMTVEC_VALUE_RC;
    sc_out<uint32_t> csr__02EMIP_VALUE_RC;
    sc_out<uint32_t> csr__02EMIE_VALUE_RC;
    sc_out<uint32_t> MCAUSE_SC;
    sc_out<uint32_t> csr__02ECSR_RDATA_SC;
    sc_in<uint32_t> register_file__02EPC_INIT;
    sc_out<uint32_t> register_file__02ERDATA1_SR;
    sc_out<uint32_t> register_file__02ERDATA2_SR;
    sc_in<uint32_t> WDATA_SW;
    sc_in<uint32_t> register_file__02EWRITE_PC_SD;
    sc_out<uint32_t> register_file__02EREAD_PC_SR;
    sc_in<uint32_t> core__02EMCACHE_RESULT_SM;
    sc_out<uint32_t> core__02EMCACHE_DATA_SM;
    sc_out<uint32_t> core__02EMCACHE_ADR_SM;
    sc_in<uint32_t> core__02EIC_INST_SI;
    sc_out<uint32_t> core__02EADR_SI;
    sc_in<uint32_t> core__02EPC_INIT;
    sc_out<uint32_t> DEBUG_PC_READ;
    sc_in<uint32_t> wbk__02EMEM_RES_RM;
    sc_in<uint32_t> PC_MEM2WBK_RM;
    sc_in<uint32_t> wbk__02ECSR_RDATA_RM;
    sc_in<uint32_t> wbk__02ERES_RX2;
    sc_out<uint32_t> DATA_SW;
    sc_out<uint32_t> x2_multiplier__02ERES_RX2;
    sc_in<uint32_t> mem__02EMCACHE_RESULT_SM;
    sc_out<uint32_t> mem__02EMCACHE_ADR_SM;
    sc_out<uint32_t> mem__02EMCACHE_DATA_SM;
    sc_in<uint32_t> mem__02ERES_RE;
    sc_in<uint32_t> mem__02EMEM_DATA_RE;
    sc_in<uint32_t> mem__02EPC_EXE2MEM_RE;
    sc_out<uint32_t> mem__02EMEM_RES_RM;
    sc_out<uint32_t> mem__02ECSR_RDATA_RM;
    sc_in<uint32_t> mem__02ECSR_RDATA_RE;
    sc_out<uint32_t> mem__02ECSR_WDATA_SM;
    sc_out<uint32_t> mem__02EMSTATUS_WDATA_SM;
    sc_out<uint32_t> mem__02EMIP_WDATA_SM;
    sc_out<uint32_t> mem__02EMEPC_WDATA_SM;
    sc_out<uint32_t> mem__02EMCAUSE_WDATA_SM;
    sc_out<uint32_t> mem__02EMTVAL_WDATA_SM;
    sc_in<uint32_t> mem__02EPC_BRANCH_VALUE_RE;
    sc_out<uint32_t> mem__02ERETURN_ADRESS_SM;
    sc_in<uint32_t> dec__02ERDATA1_SR;
    sc_in<uint32_t> dec__02ERDATA2_SR;
    sc_out<uint32_t> dec__02EWRITE_PC_SD;
    sc_in<uint32_t> dec__02EREAD_PC_SR;
    sc_out<uint32_t> dec__02EOP1_RD;
    sc_out<uint32_t> dec__02EOP2_RD;
    sc_out<uint32_t> dec__02EMEM_DATA_RD;
    sc_out<uint32_t> dec__02EPC_DEC2EXE_RD;
    sc_out<uint32_t> dec__02EPC_BRANCH_VALUE_RD;
    sc_out<uint32_t> dec__02ECSR_RDATA_RD;
    sc_out<uint32_t> dec__02EPC_RD;
    sc_in<uint32_t> dec__02EINSTR_RI;
    sc_in<uint32_t> dec__02EPC_IF2DEC_RI;
    sc_out<uint32_t> dec__02EBRANCH_INST_ADR_RD;
    sc_out<uint32_t> dec__02EADR_TO_BRANCH_RD;
    sc_out<uint32_t> dec__02EPRED_ADR_SD;
    sc_out<uint32_t> dec__02EADR_TO_RET_RD;
    sc_in<uint32_t> dec__02EPRED_ADR_RI;
    sc_in<uint32_t> BP_EXE_RES_RE;
    sc_in<uint32_t> BP_MEM_RES_RM;
    sc_in<uint32_t> dec__02ECSR_RDATA_RE;
    sc_in<uint32_t> dec__02ECSR_RDATA_RM;
    sc_in<uint32_t> dec__02ECSR_RDATA_SC;
    sc_in<uint32_t> dec__02EMTVEC_VALUE_RC;
    sc_in<uint32_t> dec__02EMCAUSE_WDATA_SM;
    sc_in<uint32_t> dec__02ERETURN_ADRESS_SM;
    sc_in<uint32_t> x0_multiplier__02EOP1_SE;
    sc_in<uint32_t> x0_multiplier__02EOP2_SE;
    sc_in<uint32_t> exe__02EOP1_RD;
    sc_in<uint32_t> exe__02EOP2_RD;
    sc_in<uint32_t> exe__02EMEM_DATA_RD;
    sc_out<uint32_t> exe__02ERES_RE;
    sc_out<uint32_t> exe__02EMEM_DATA_RE;
    sc_in<uint32_t> exe__02EPC_DEC2EXE_RD;
    sc_out<uint32_t> exe__02EPC_EXE2MEM_RE;
    sc_in<uint32_t> exe__02EMEM_RES_RM;
    sc_in<uint32_t> exe__02ECSR_RDATA_RM;
    sc_in<uint32_t> exe__02ECSR_RDATA_RD;
    sc_out<uint32_t> exe__02EOP1_SE;
    sc_out<uint32_t> exe__02EOP2_SE;
    sc_in<uint32_t> exe__02EPC_BRANCH_VALUE_RD;
    sc_out<uint32_t> exe__02EPC_BRANCH_VALUE_RE;
    sc_out<uint32_t> exe__02ECSR_RDATA_RE;
    sc_in<uint32_t> ifetch__02EIC_INST_SI;
    sc_out<uint32_t> ifetch__02EADR_SI;
    sc_in<uint32_t> ifetch__02EPC_RD;
    sc_out<uint32_t> ifetch__02EINSTR_RI;
    sc_out<uint32_t> ifetch__02EPC_IF2DEC_RI;
    sc_in<uint32_t> ifetch__02EBRANCH_INST_ADR_RD;
    sc_in<uint32_t> ifetch__02EADR_TO_BRANCH_RD;
    sc_in<uint32_t> ifetch__02EPRED_ADR_SD;
    sc_in<uint32_t> ifetch__02EADR_TO_RET_RD;
    sc_out<uint32_t> ifetch__02EPRED_ADR_RI;
    sc_in<sc_bv<128> > x2_multiplier__02ERES_RX1;
    sc_in<sc_bv<320> > x1_multiplier__02ERES_RX0;
    sc_out<sc_bv<128> > x1_multiplier__02ERES_RX1;
    sc_out<sc_bv<320> > x0_multiplier__02ERES_RX0;
    sc_in<bool> mem__02EMEPC_SC[32];
    sc_in<bool> mem__02EMSTATUS_RC[32];
    sc_in<bool> mem__02EMTVEC_VALUE_RC[32];
    sc_in<bool> mem__02EMIP_VALUE_RC[32];
    sc_in<bool> mem__02EMIE_VALUE_RC[32];
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ x1_multiplier__DOT__stall_sx1;
        CData/*0:0*/ x1_multiplier__DOT__x1x2_push;
        CData/*0:0*/ x1_multiplier__DOT__x1x2_full;
        CData/*0:0*/ x1_multiplier__DOT__x1x2__DOT__data_v;
        CData/*0:0*/ mem__DOT__mem2wbk_push;
        CData/*0:0*/ mem__DOT__stall_sm;
        CData/*0:0*/ mem__DOT__wb;
        CData/*3:0*/ mem__DOT__byt_sel_sm;
        CData/*0:0*/ mem__DOT__exception;
        CData/*0:0*/ mem__DOT__machine_mode_condition;
        CData/*1:0*/ mem__DOT__mode_sm;
        CData/*1:0*/ mem__DOT__old_mode;
        CData/*0:0*/ mem__DOT__mem2wbk__DOT__data_v;
        CData/*0:0*/ dec__DOT__reset_sync_sd;
        CData/*0:0*/ dec__DOT__dec2if_full_sd;
        CData/*0:0*/ dec__DOT__dec2if_push_sd;
        CData/*0:0*/ dec__DOT__i_type_sd;
        CData/*0:0*/ dec__DOT__u_type_sd;
        CData/*0:0*/ dec__DOT__m_type_sd;
        CData/*0:0*/ dec__DOT__sub_i_sd;
        CData/*0:0*/ dec__DOT__slt_i_sd;
        CData/*0:0*/ dec__DOT__sltu_i_sd;
        CData/*0:0*/ dec__DOT__and_i_sd;
        CData/*0:0*/ dec__DOT__or_i_sd;
        CData/*0:0*/ dec__DOT__xor_i_sd;
        CData/*0:0*/ dec__DOT__sll_i_sd;
        CData/*0:0*/ dec__DOT__srl_i_sd;
        CData/*0:0*/ dec__DOT__sra_i_sd;
        CData/*0:0*/ dec__DOT__slti_i_sd;
        CData/*0:0*/ dec__DOT__sltiu_i_sd;
        CData/*0:0*/ dec__DOT__andi_i_sd;
        CData/*0:0*/ dec__DOT__ori_i_sd;
        CData/*0:0*/ dec__DOT__xori_i_sd;
        CData/*0:0*/ dec__DOT__slli_i_sd;
        CData/*0:0*/ dec__DOT__srli_i_sd;
        CData/*0:0*/ dec__DOT__srai_i_sd;
        CData/*0:0*/ dec__DOT__lw_i_sd;
        CData/*0:0*/ dec__DOT__lh_i_sd;
        CData/*0:0*/ dec__DOT__lhu_i_sd;
        CData/*0:0*/ dec__DOT__lb_i_sd;
        CData/*0:0*/ dec__DOT__lbu_i_sd;
        CData/*0:0*/ dec__DOT__sw_i_sd;
        CData/*0:0*/ dec__DOT__sh_i_sd;
        CData/*0:0*/ dec__DOT__sb_i_sd;
        CData/*0:0*/ dec__DOT__beq_i_sd;
        CData/*0:0*/ dec__DOT__bne_i_sd;
        CData/*0:0*/ dec__DOT__blt_i_sd;
        CData/*0:0*/ dec__DOT__bge_i_sd;
        CData/*0:0*/ dec__DOT__bltu_i_sd;
        CData/*0:0*/ dec__DOT__bgeu_i_sd;
        CData/*0:0*/ dec__DOT__mul_i_sd;
        CData/*0:0*/ dec__DOT__mulh_i_sd;
        CData/*0:0*/ dec__DOT__mulhsu_i_sd;
        CData/*0:0*/ dec__DOT__mulhu_i_sd;
        CData/*0:0*/ dec__DOT__div_i_sd;
        CData/*0:0*/ dec__DOT__divu_i_sd;
        CData/*0:0*/ dec__DOT__rem_i_sd;
        CData/*0:0*/ dec__DOT__ecall_i_sd;
        CData/*0:0*/ dec__DOT__ebreak_i_sd;
        CData/*0:0*/ dec__DOT__csrrw_i_sd;
        CData/*0:0*/ dec__DOT__csrrs_i_sd;
        CData/*0:0*/ dec__DOT__csrrc_i_sd;
        CData/*0:0*/ dec__DOT__csrrwi_i_sd;
        CData/*0:0*/ dec__DOT__csrrsi_i_sd;
    };
    struct {
        CData/*0:0*/ dec__DOT__csrrci_i_sd;
        CData/*0:0*/ dec__DOT__env_call_u_mode_sd;
        CData/*0:0*/ dec__DOT__env_call_s_mode_sd;
        CData/*0:0*/ dec__DOT__env_call_m_mode_sd;
        CData/*0:0*/ dec__DOT__env_call_wrong_mode;
        CData/*0:0*/ dec__DOT__illegal_inst;
        CData/*0:0*/ dec__DOT__illegal_inst_sd;
        CData/*0:0*/ dec__DOT__instruction_access_fault_sd;
        CData/*0:0*/ dec__DOT__instruction_adress_misaligned_sd;
        CData/*5:0*/ dec__DOT__radr1_sd;
        CData/*5:0*/ dec__DOT__radr2_sd;
        CData/*5:0*/ dec__DOT__rdest_sd;
        CData/*3:0*/ dec__DOT__select_operation_sd;
        CData/*0:0*/ dec__DOT__jump_sd;
        CData/*0:0*/ dec__DOT__different_sign;
        CData/*0:0*/ dec__DOT__add_offset_to_pc;
        CData/*0:0*/ dec__DOT__rd_link;
        CData/*0:0*/ dec__DOT__rs1_link;
        CData/*0:0*/ dec__DOT__pred_failed_sd;
        CData/*0:0*/ dec__DOT__stall_sd;
        CData/*0:0*/ dec__DOT__r1_valid_sd;
        CData/*0:0*/ dec__DOT__r2_valid_sd;
        CData/*0:0*/ dec__DOT__bpc_ed1;
        CData/*0:0*/ dec__DOT__bpc_md1;
        CData/*0:0*/ dec__DOT__bpc_ed2;
        CData/*0:0*/ dec__DOT__bpc_md2;
        CData/*0:0*/ dec__DOT__dec2if__DOT__data_v;
        CData/*0:0*/ dec__DOT__dec2exe__DOT__data_v;
        CData/*0:0*/ x0_multiplier__DOT__signed_type;
        CData/*0:0*/ x0_multiplier__DOT__stall_sx0;
        CData/*0:0*/ x0_multiplier__DOT__x0x1__DOT__data_v;
        CData/*0:0*/ exe__DOT__stall_se;
        CData/*0:0*/ exe__DOT__r1_valid_se;
        CData/*0:0*/ exe__DOT__r2_valid_se;
        CData/*0:0*/ exe__DOT__bpc_disable2;
        CData/*0:0*/ exe__DOT__adress_misaligned;
        CData/*0:0*/ exe__DOT__load_adress_misaligned_se;
        CData/*0:0*/ exe__DOT__store_adress_misaligned_se;
        CData/*0:0*/ exe__DOT__access_fault;
        CData/*0:0*/ exe__DOT__load_access_fault_se;
        CData/*0:0*/ exe__DOT__store_access_fault_se;
        CData/*0:0*/ exe__DOT__exception_se;
        CData/*0:0*/ exe__DOT__start_div;
        CData/*0:0*/ exe__DOT__done_div;
        CData/*0:0*/ exe__DOT__busy_div;
        CData/*0:0*/ exe__DOT__exe2mem__DOT__data_v;
        CData/*2:0*/ exe__DOT__divider_i__DOT__EP;
        CData/*2:0*/ exe__DOT__divider_i__DOT__EF;
        CData/*1:0*/ exe__DOT__divider_i__DOT__cmd_reg;
        CData/*5:0*/ exe__DOT__divider_i__DOT__shift_cpt_se;
        CData/*5:0*/ exe__DOT__divider_i__DOT__shift_cpt_reg;
        CData/*0:0*/ exe__DOT__divider_i__DOT__quotient_sign_reg;
        CData/*0:0*/ exe__DOT__divider_i__DOT__reminder_sign_reg;
        CData/*0:0*/ exe__DOT__divider_i__DOT__signed_inst;
        CData/*0:0*/ exe__DOT__divider_i__DOT__division;
        CData/*0:0*/ exe__DOT__divider_i__DOT__setup_regs;
        CData/*0:0*/ exe__DOT__divider_i__DOT__same;
        CData/*0:0*/ exe__DOT__divider_i__DOT__zero_div;
        CData/*0:0*/ exe__DOT__divider_i__DOT__running;
        CData/*0:0*/ ifetch__DOT__if2dec_push_si;
        CData/*0:0*/ ifetch__DOT__stall_si;
        CData/*1:0*/ ifetch__DOT__next_pred_state;
        CData/*3:0*/ ifetch__DOT__pred_valid_reg;
        CData/*0:0*/ ifetch__DOT__pred_branch_taken;
    };
    struct {
        CData/*0:0*/ ifetch__DOT__unnamedblk2__DOT__found;
        CData/*1:0*/ ifetch__DOT__unnamedblk2__DOT__pred_write_pointer;
        CData/*0:0*/ ifetch__DOT__unnamedblk4__DOT__found;
        CData/*0:0*/ ifetch__DOT__unnamedblk4__DOT__pred_good;
        CData/*0:0*/ ifetch__DOT__if2dec__DOT__data_v;
        SData/*11:0*/ dec__DOT__csr_radr;
        IData/*31:0*/ csr__DOT__reg_mvendorid;
        IData/*31:0*/ csr__DOT__reg_marchid;
        IData/*31:0*/ csr__DOT__reg_mimpid;
        IData/*31:0*/ csr__DOT__reg_mstatus;
        IData/*31:0*/ csr__DOT__reg_misa;
        IData/*31:0*/ csr__DOT__reg_mie;
        IData/*31:0*/ csr__DOT__reg_mtvec;
        IData/*31:0*/ csr__DOT__reg_mstatush;
        IData/*31:0*/ csr__DOT__reg_mepc;
        IData/*31:0*/ csr__DOT__reg_mcause;
        IData/*31:0*/ csr__DOT__reg_mtval;
        IData/*31:0*/ csr__DOT__reg_mip;
        IData/*31:0*/ csr__DOT__reg_mscratch;
        WData/*129:0*/ x1_multiplier__DOT__x1x2_din[5];
        WData/*129:0*/ x1_multiplier__DOT__x1x2__DOT__data[5];
        WData/*72:0*/ mem__DOT__mem2wbk_din[3];
        IData/*31:0*/ mem__DOT__load_byte;
        IData/*31:0*/ mem__DOT__load_halfword;
        IData/*31:0*/ mem__DOT__data_byte_store_sm;
        IData/*31:0*/ mem__DOT__data_half_store_sm;
        IData/*31:0*/ mem__DOT__mstatus_x;
        WData/*72:0*/ mem__DOT__mem2wbk__DOT__data[3];
        WData/*133:0*/ dec__DOT__dec2if_din[5];
        WData/*251:0*/ dec__DOT__dec2exe_din[8];
        WData/*251:0*/ dec__DOT__dec2exe_data[8];
        WData/*251:0*/ dec__DOT__dec2exe_x[8];
        IData/*31:0*/ dec__DOT__op1_csri_type_sd;
        IData/*31:0*/ dec__DOT__mtvec_value;
        IData/*31:0*/ dec__DOT__mcause_val;
        IData/*31:0*/ dec__DOT__dec2exe_op1_sd;
        IData/*31:0*/ dec__DOT__dec2exe_op2_sd;
        IData/*31:0*/ dec__DOT__op1_u_type_sd;
        IData/*31:0*/ dec__DOT__op2_i_type_sd;
        IData/*31:0*/ dec__DOT__op2_s_type_sd;
        IData/*31:0*/ dec__DOT__rdata1_sd;
        IData/*31:0*/ dec__DOT__rdata2_sd;
        IData/*31:0*/ dec__DOT__offset_branch_sd;
        IData/*31:0*/ dec__DOT__offset_branch_j;
        IData/*31:0*/ dec__DOT__offset_branch_jalr;
        IData/*31:0*/ dec__DOT__jalr_offset;
        IData/*31:0*/ dec__DOT__offset_branch_b;
        IData/*31:0*/ dec__DOT__res;
        IData/*31:0*/ dec__DOT__res_compare;
        IData/*31:0*/ dec__DOT__pc;
        IData/*31:0*/ dec__DOT__new_pc;
        IData/*31:0*/ dec__DOT__branch_adr_sd;
        WData/*133:0*/ dec__DOT__dec2if__DOT__data[5];
        WData/*251:0*/ dec__DOT__dec2exe__DOT__data[8];
        IData/*31:0*/ x0_multiplier__DOT__op1;
        IData/*31:0*/ x0_multiplier__DOT__op2;
        WData/*321:0*/ x0_multiplier__DOT__x0x1_din[11];
        WData/*321:0*/ x0_multiplier__DOT__x0x1__DOT__data[11];
        WData/*199:0*/ exe__DOT__exe2mem_data[7];
        WData/*199:0*/ exe__DOT__exe2mem_x[7];
        WData/*199:0*/ exe__DOT__exe2mem_din[7];
        IData/*31:0*/ exe__DOT__op1;
        IData/*31:0*/ exe__DOT__op2;
        IData/*31:0*/ exe__DOT__alu_op2;
    };
    struct {
        IData/*31:0*/ exe__DOT__alu_res;
        IData/*31:0*/ exe__DOT__exe_res;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__lshift16;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__lshift8;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__lshift4;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__lshift2;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__rshift16;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__rshift8;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__rshift4;
        IData/*31:0*/ exe__DOT__shifter_i__DOT__rshift2;
        WData/*199:0*/ exe__DOT__exe2mem__DOT__data[7];
        IData/*31:0*/ exe__DOT__divider_i__DOT__op1;
        IData/*31:0*/ exe__DOT__divider_i__DOT__op2;
        IData/*31:0*/ exe__DOT__divider_i__DOT__quotient_se;
        IData/*31:0*/ exe__DOT__divider_i__DOT__quotient_reg;
        IData/*31:0*/ exe__DOT__divider_i__DOT__quotient;
        WData/*96:0*/ ifetch__DOT__if2dec_din[4];
        IData/*31:0*/ ifetch__DOT__pred_branch_next_adr;
        IData/*31:0*/ ifetch__DOT__unnamedblk2__DOT__index;
        IData/*31:0*/ ifetch__DOT__unnamedblk2__DOT__unnamedblk3__DOT__i;
        WData/*96:0*/ ifetch__DOT__if2dec__DOT__data[4];
        QData/*63:0*/ x2_multiplier__DOT__res;
        QData/*63:0*/ x1_multiplier__DOT__product_s6;
        QData/*63:0*/ x1_multiplier__DOT__product_s7;
        QData/*63:0*/ x1_multiplier__DOT__product_s8;
        QData/*63:0*/ x1_multiplier__DOT__csa6__DOT__AxB;
        QData/*63:0*/ x1_multiplier__DOT__csa7__DOT__AxB;
        QData/*63:0*/ x1_multiplier__DOT__csa8__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__unnamedblk1__DOT__unnamedblk2__DOT__prod;
        QData/*63:0*/ x0_multiplier__DOT__csa2_6__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa2_6__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__csa3_4__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa3_4__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__0__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__0__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__1__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__1__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__2__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__2__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__3__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__3__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__4__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__4__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__5__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__5__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__6__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__6__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__7__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__7__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__8__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__8__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__9__KET____DOT__csa1__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk1__BRA__9__KET____DOT__csa1__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__0__KET____DOT__csa2__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__0__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__1__KET____DOT__csa2__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__1__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__2__KET____DOT__csa2__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__2__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__3__KET____DOT__csa2__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__3__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__4__KET____DOT__csa2__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__4__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__5__KET____DOT__csa2__DOT__AxB;
    };
    struct {
        QData/*63:0*/ x0_multiplier__DOT__genblk2__BRA__5__KET____DOT__csa2__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__0__KET____DOT__csa3__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__0__KET____DOT__csa3__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__1__KET____DOT__csa3__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__1__KET____DOT__csa3__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__2__KET____DOT__csa3__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__2__KET____DOT__csa3__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__3__KET____DOT__csa3__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__csa_instance__BRA__3__KET____DOT__csa3__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__0__KET____DOT__csa4__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__0__KET____DOT__csa4__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__1__KET____DOT__csa4__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__1__KET____DOT__csa4__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__2__KET____DOT__csa4__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__stage4__BRA__2__KET____DOT__csa4__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__stage5__BRA__0__KET____DOT__csa5__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__stage5__BRA__0__KET____DOT__csa5__DOT__shf;
        QData/*63:0*/ x0_multiplier__DOT__stage5__BRA__1__KET____DOT__csa5__DOT__AxB;
        QData/*63:0*/ x0_multiplier__DOT__stage5__BRA__1__KET____DOT__csa5__DOT__shf;
        QData/*63:0*/ exe__DOT__divider_i__DOT__divisor_se;
        QData/*63:0*/ exe__DOT__divider_i__DOT__reminder_se;
        QData/*63:0*/ exe__DOT__divider_i__DOT__divisor_reg;
        QData/*63:0*/ exe__DOT__divider_i__DOT__reminder_reg;
        QData/*63:0*/ exe__DOT__divider_i__DOT__divisor_setup;
        IData/*31:0*/ register_file__DOT__registers[33];
        QData/*63:0*/ x1_multiplier__DOT__x0_data[6];
        IData/*31:0*/ x0_multiplier__DOT__product[32];
        IData/*19:0*/ x0_multiplier__DOT__product_s1[20];
        SData/*13:0*/ x0_multiplier__DOT__product_s2[14];
        SData/*9:0*/ x0_multiplier__DOT__product_s3[10];
        CData/*5:0*/ x0_multiplier__DOT__product_s4[6];
        CData/*3:0*/ x0_multiplier__DOT__product_s5[4];
        IData/*31:0*/ ifetch__DOT__branch_adr_reg[4];
        IData/*31:0*/ ifetch__DOT__predicted_adr_reg[4];
        CData/*1:0*/ ifetch__DOT__pred_state_reg[4];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ __Vcellinp__csr__csr__02Ereset_n;
        CData/*0:0*/ __Vcellinp__csr__csr__02Eclk;
        CData/*0:0*/ __Vcellinp__register_file__register_file__02Ereset_n;
        CData/*0:0*/ __Vcellinp__register_file__register_file__02Eclk;
        CData/*0:0*/ __Vcellinp__x2_multiplier__x2_multiplier__02Ereset_n;
        CData/*0:0*/ __Vcellinp__x2_multiplier__x2_multiplier__02Eclk;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02Eclk;
        CData/*0:0*/ __Vcellinp__mem__mem__02Ereset_n;
        CData/*0:0*/ __Vcellinp__mem__mem__02Eclk;
        CData/*0:0*/ __Vcellinp__dec__dec__02Ereset_n;
        CData/*0:0*/ __Vcellinp__dec__dec__02Eclk;
        CData/*0:0*/ __Vcellinp__x0_multiplier__x0_multiplier__02Eclk;
        CData/*0:0*/ __Vcellinp__exe__exe__02Ereset_n;
        CData/*0:0*/ __Vcellinp__exe__exe__02Eclk;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02Ereset_n;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02Eclk;
        CData/*0:0*/ __Vcellinp__csr__csr__02EEXCEPTION_SM;
        CData/*0:0*/ __Vcellinp__csr__csr__02ECSR_ENABLE_SM;
        CData/*0:0*/ __Vcellinp__register_file__register_file__02EWRITE_PC_ENABLE_SD;
        CData/*0:0*/ __Vcellinp__register_file__WENABLE_SW;
        CData/*5:0*/ __Vcellinp__register_file__WADR_SW;
        CData/*5:0*/ __Vcellinp__register_file__RADR2_SD;
        CData/*5:0*/ __Vcellinp__register_file__RADR1_SD;
        CData/*0:0*/ __Vcellout__core__core__02EADR_VALID_SI;
        CData/*3:0*/ __Vcellout__core__core__02Ebyt_sel;
        CData/*0:0*/ __Vcellout__core__core__02EMCACHE_LOAD_SM;
        CData/*0:0*/ __Vcellout__core__core__02EMCACHE_STORE_SM;
        CData/*0:0*/ __Vcellout__core__core__02EMCACHE_ADR_VALID_SM;
        CData/*0:0*/ __Vcellinp__wbk__wbk__02EMULT_INST_RM;
        CData/*0:0*/ __Vcellinp__wbk__wbk__02EMEM2WBK_EMPTY_SM;
        CData/*0:0*/ __Vcellinp__wbk__wbk__02ECSR_WENABLE_RM;
        CData/*0:0*/ __Vcellinp__wbk__wbk__02EWB_RM;
        CData/*5:0*/ __Vcellinp__wbk__wbk__02EMEM_DEST_RM;
        CData/*0:0*/ __Vcellinp__x2_multiplier__x2_multiplier__02EX1X2_EMPTY_SX1;
        CData/*0:0*/ __Vcellinp__x2_multiplier__x2_multiplier__02ESELECT_MSB_RX1;
        CData/*0:0*/ __Vcellout__x1_multiplier__x1_multiplier__02EX0X1_POP_SX1;
        CData/*0:0*/ __Vcellout__x1_multiplier__x1_multiplier__02ESIGNED_RES_RX1;
        CData/*0:0*/ __Vcellout__x1_multiplier__x1_multiplier__02ESELECT_MSB_RX1;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02EX1X2_POP_SX2;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02EX0X1_EMPTY_SX0;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02ESIGNED_RES_RX0;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02ESELECT_MSB_RX0;
        CData/*0:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02Ereset_n;
        CData/*0:0*/ __Vcellinp__mem__BUS_ERROR_SX;
        CData/*0:0*/ __Vcellinp__mem__mem__02EEBREAK_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EMRET_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EENV_CALL_WRONG_MODE_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EENV_CALL_M_MODE_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EENV_CALL_S_MODE_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EENV_CALL_U_MODE_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02ESTORE_ACCESS_FAULT_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02ESTORE_ADRESS_MISALIGNED_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EINSTRUCTION_ACCESS_FAULT_RE;
        CData/*0:0*/ __Vcellinp__mem__INSTRUCTION_ADRESS_MISALIGNED_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EILLEGAL_INSTRUCTION_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02ELOAD_ACCESS_FAULT_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02ELOAD_ADRESS_MISALIGNED_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EEXCEPTION_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02ECSR_WENABLE_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EMEM2WBK_POP_SW;
        CData/*0:0*/ __Vcellinp__mem__mem__02EEXE2MEM_EMPTY_SE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EMULT_INST_RE;
        CData/*0:0*/ __Vcellinp__mem__STORE_RE;
        CData/*0:0*/ __Vcellinp__mem__LOAD_RE;
    };
    struct {
        CData/*0:0*/ __Vcellinp__mem__SIGN_EXTEND_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EWB_RE;
        CData/*1:0*/ __Vcellinp__mem__mem__02EMEM_SIZE_RE;
        CData/*5:0*/ __Vcellinp__mem__mem__02EDEST_RE;
        CData/*0:0*/ __Vcellinp__mem__mem__02EMCACHE_STALL_SM;
        CData/*0:0*/ __Vcellinp__dec__dec__02EMRET_SM;
        CData/*0:0*/ __Vcellinp__dec__dec__02EEXCEPTION_SM;
        CData/*1:0*/ __Vcellinp__dec__dec__02ECURRENT_MODE_SM;
        CData/*0:0*/ __Vcellinp__dec__dec__02ECSR_WENABLE_RM;
        CData/*0:0*/ __Vcellinp__dec__dec__02ECSR_WENABLE_RE;
        CData/*5:0*/ __Vcellinp__dec__BP_DEST_RM;
        CData/*0:0*/ __Vcellinp__dec__dec__02EBP_MEM2WBK_EMPTY_SM;
        CData/*0:0*/ __Vcellinp__dec__BP_EXE2MEM_EMPTY_SE;
        CData/*0:0*/ __Vcellinp__dec__BP_MEM_LOAD_RE;
        CData/*5:0*/ __Vcellinp__dec__BP_DEST_RE;
        CData/*0:0*/ __Vcellinp__dec__dec__02EMULT_INST_RM;
        CData/*0:0*/ __Vcellinp__dec__dec__02EMULT_INST_RE;
        CData/*0:0*/ __Vcellinp__dec__dec__02EDEC2EXE_POP_SE;
        CData/*0:0*/ __Vcellinp__dec__dec__02EPRED_TAKEN_RI;
        CData/*0:0*/ __Vcellinp__dec__dec__02EIF2DEC_EMPTY_SI;
        CData/*0:0*/ __Vcellinp__dec__dec__02EDEC2IF_POP_SI;
        CData/*3:0*/ __Vcellout__dec__dec__02ESELECT_OPERATION_RD;
        CData/*0:0*/ __Vcellinp__x0_multiplier__DEC2X0_EMPTY_SD;
        CData/*0:0*/ __Vcellinp__x0_multiplier__x0_multiplier__02EX0X1_POP_SX1;
        CData/*1:0*/ __Vcellinp__x0_multiplier__MULT_CMD_RD;
        CData/*0:0*/ __Vcellinp__x0_multiplier__x0_multiplier__02Ereset_n;
        CData/*0:0*/ __Vcellinp__exe__exe__02EEBREAK_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMRET_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EENV_CALL_WRONG_MODE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EENV_CALL_M_MODE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EENV_CALL_S_MODE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EENV_CALL_U_MODE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EINSTRUCTION_ACCESS_FAULT_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EADRESS_MISALIGNED_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EILLEGAL_INSTRUCTION_RD;
        CData/*1:0*/ __Vcellinp__exe__exe__02ECURRENT_MODE_SM;
        CData/*0:0*/ __Vcellinp__exe__exe__02EEXCEPTION_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EEXCEPTION_SM;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMULT_INST_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMULT_INST_RM;
        CData/*0:0*/ __Vcellinp__exe__exe__02ECSR_WENABLE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02ECSR_WENABLE_RM;
        CData/*5:0*/ __Vcellinp__exe__exe__02EMEM_DEST_RM;
        CData/*0:0*/ __Vcellinp__exe__exe__02EBLOCK_BP_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02ESLTU_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02ESLT_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EDEC2EXE_EMPTY_SD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EEXE2MEM_POP_SM;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMEM_STORE_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMEM_LOAD_RD;
        CData/*3:0*/ __Vcellinp__exe__exe__02ESELECT_OPERATION_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EMEM_SIGN_EXTEND_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02EWB_RD;
        CData/*0:0*/ __Vcellinp__exe__exe__02ENEG_OP2_RD;
        CData/*1:0*/ __Vcellinp__exe__exe__02EMEM_SIZE_RD;
        CData/*1:0*/ __Vcellinp__exe__exe__02ECMD_RD;
        CData/*5:0*/ __Vcellinp__exe__exe__02EDEST_RD;
        CData/*5:0*/ __Vcellinp__exe__RADR2_RD;
        CData/*5:0*/ __Vcellinp__exe__RADR1_RD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EPRED_TAKEN_SD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EBRANCH_INST_RD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EPRED_SUCCESS_RD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EPRED_FAILED_RD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EEXCEPTION_SM;
    };
    struct {
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EIF2DEC_POP_SD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EIF2DEC_FLUSH_SD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EDEC2IF_EMPTY_SD;
        CData/*0:0*/ __Vcellinp__ifetch__ifetch__02EIC_STALL_SI;
        CData/*2:0*/ __Vtableidx1;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v0;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v1;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v2;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v3;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v4;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v5;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v6;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v7;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v8;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v9;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v10;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v11;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v12;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v13;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v14;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v15;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v16;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v17;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v18;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v19;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v20;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v21;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v22;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v23;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v24;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v25;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v26;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v27;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v28;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v29;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v30;
        CData/*0:0*/ __Vdlyvset__x0_multiplier__DOT__product__v31;
        CData/*0:0*/ __Vdly__x0_multiplier__DOT__x0x1__DOT__data_v;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__x2_multiplier__x2_multiplier__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__register_file__register_file__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__mem__mem__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__csr__csr__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__ifetch__ifetch__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__dec__dec__02Ereset_n;
        CData/*0:0*/ __VinpClk__TOP____Vcellinp__exe__exe__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__x2_multiplier__x2_multiplier__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__x2_multiplier__x2_multiplier__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__register_file__register_file__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__register_file__register_file__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__mem__mem__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__mem__mem__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__csr__csr__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__csr__csr__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__x1_multiplier__x1_multiplier__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__ifetch__ifetch__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__ifetch__ifetch__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__dec__dec__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__dec__dec__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__exe__exe__02Eclk;
        CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP____Vcellinp__exe__exe__02Ereset_n;
        CData/*0:0*/ __Vclklast__TOP____Vcellinp__x0_multiplier__x0_multiplier__02Eclk;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__csr__csr__02Ereset_n;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__register_file__register_file__02Ereset_n;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__x2_multiplier__x2_multiplier__02Ereset_n;
    };
    struct {
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__mem__mem__02Ereset_n;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__dec__dec__02Ereset_n;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__exe__exe__02Ereset_n;
        CData/*0:0*/ __Vchglast__TOP____Vcellinp__ifetch__ifetch__02Ereset_n;
        SData/*11:0*/ __Vcellinp__csr__csr__02ECSR_RADR_SD;
        SData/*11:0*/ __Vcellinp__csr__csr__02ECSR_WADR_SM;
        SData/*11:0*/ __Vcellinp__mem__mem__02ECSR_WADR_RE;
        SData/*11:0*/ __Vcellinp__exe__exe__02ECSR_WADR_RD;
        IData/*31:0*/ __Vcellout__csr__MCAUSE_SC;
        IData/*31:0*/ __Vcellout__csr__csr__02EMIE_VALUE_RC;
        IData/*31:0*/ __Vcellout__csr__csr__02EMIP_VALUE_RC;
        IData/*31:0*/ __Vcellout__csr__csr__02EMTVEC_VALUE_RC;
        IData/*31:0*/ __Vcellout__csr__csr__02EMSTATUS_RC;
        IData/*31:0*/ __Vcellout__csr__csr__02EMEPC_SC;
        IData/*31:0*/ __Vcellinp__csr__csr__02EMTVAL_WDATA_SM;
        IData/*31:0*/ __Vcellinp__csr__csr__02EMCAUSE_WDATA_SM;
        IData/*31:0*/ __Vcellinp__csr__csr__02EMEPC_WDATA_SM;
        IData/*31:0*/ __Vcellinp__csr__csr__02EMIP_WDATA_SM;
        IData/*31:0*/ __Vcellinp__csr__csr__02EMSTATUS_WDATA_SM;
        IData/*31:0*/ __Vcellinp__csr__csr__02ECSR_WDATA_SM;
        IData/*31:0*/ __Vcellinp__register_file__register_file__02EWRITE_PC_SD;
        IData/*31:0*/ __Vcellinp__register_file__WDATA_SW;
        IData/*31:0*/ __Vcellinp__register_file__register_file__02EPC_INIT;
        IData/*31:0*/ __Vcellout__core__DEBUG_PC_READ;
        IData/*31:0*/ __Vcellout__core__core__02EADR_SI;
        IData/*31:0*/ __Vcellout__core__core__02EMCACHE_ADR_SM;
        IData/*31:0*/ __Vcellout__core__core__02EMCACHE_DATA_SM;
        IData/*31:0*/ __Vcellinp__wbk__wbk__02ERES_RX2;
        IData/*31:0*/ __Vcellinp__wbk__wbk__02ECSR_RDATA_RM;
        IData/*31:0*/ __Vcellinp__wbk__wbk__02EMEM_RES_RM;
        WData/*127:0*/ __Vcellinp__x2_multiplier__x2_multiplier__02ERES_RX1[4];
        WData/*127:0*/ __Vcellout__x1_multiplier__x1_multiplier__02ERES_RX1[4];
        WData/*319:0*/ __Vcellinp__x1_multiplier__x1_multiplier__02ERES_RX0[10];
        IData/*31:0*/ __Vcellinp__mem__mem__02EPC_BRANCH_VALUE_RE;
        IData/*31:0*/ __Vcellinp__mem__mem__02ECSR_RDATA_RE;
        IData/*31:0*/ __Vcellinp__mem__mem__02EPC_EXE2MEM_RE;
        IData/*31:0*/ __Vcellinp__mem__mem__02EMEM_DATA_RE;
        IData/*31:0*/ __Vcellinp__mem__mem__02ERES_RE;
        IData/*31:0*/ __Vcellinp__mem__mem__02EMCACHE_RESULT_SM;
        IData/*31:0*/ __Vcellinp__dec__dec__02ERETURN_ADRESS_SM;
        IData/*31:0*/ __Vcellinp__dec__dec__02EMCAUSE_WDATA_SM;
        IData/*31:0*/ __Vcellinp__dec__dec__02EMTVEC_VALUE_RC;
        IData/*31:0*/ __Vcellinp__dec__dec__02ECSR_RDATA_SC;
        IData/*31:0*/ __Vcellinp__dec__dec__02ECSR_RDATA_RM;
        IData/*31:0*/ __Vcellinp__dec__dec__02ECSR_RDATA_RE;
        IData/*31:0*/ __Vcellinp__dec__BP_MEM_RES_RM;
        IData/*31:0*/ __Vcellinp__dec__BP_EXE_RES_RE;
        IData/*31:0*/ __Vcellinp__dec__dec__02EPRED_ADR_RI;
        IData/*31:0*/ __Vcellinp__dec__dec__02EPC_IF2DEC_RI;
        IData/*31:0*/ __Vcellinp__dec__dec__02EINSTR_RI;
        IData/*31:0*/ __Vcellinp__dec__dec__02EREAD_PC_SR;
        IData/*31:0*/ __Vcellinp__dec__dec__02ERDATA2_SR;
        IData/*31:0*/ __Vcellinp__dec__dec__02ERDATA1_SR;
        IData/*31:0*/ __Vcellinp__x0_multiplier__x0_multiplier__02EOP2_SE;
        IData/*31:0*/ __Vcellinp__x0_multiplier__x0_multiplier__02EOP1_SE;
        IData/*31:0*/ __Vcellinp__exe__exe__02EPC_BRANCH_VALUE_RD;
        IData/*31:0*/ __Vcellinp__exe__exe__02ECSR_RDATA_RD;
        IData/*31:0*/ __Vcellinp__exe__exe__02ECSR_RDATA_RM;
        IData/*31:0*/ __Vcellinp__exe__exe__02EMEM_RES_RM;
        IData/*31:0*/ __Vcellinp__exe__exe__02EPC_DEC2EXE_RD;
        IData/*31:0*/ __Vcellinp__exe__exe__02EMEM_DATA_RD;
        IData/*31:0*/ __Vcellinp__exe__exe__02EOP2_RD;
        IData/*31:0*/ __Vcellinp__exe__exe__02EOP1_RD;
        IData/*31:0*/ __Vcellinp__ifetch__ifetch__02EPRED_ADR_SD;
    };
    struct {
        IData/*31:0*/ __Vcellinp__ifetch__ifetch__02EADR_TO_BRANCH_RD;
        IData/*31:0*/ __Vcellinp__ifetch__ifetch__02EBRANCH_INST_ADR_RD;
        IData/*31:0*/ __Vcellinp__ifetch__ifetch__02EPC_RD;
        IData/*31:0*/ __Vcellinp__ifetch__ifetch__02EIC_INST_SI;
        IData/*31:0*/ register_file__DOT____Vlvbound1;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v0;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v1;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v2;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v3;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v4;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v5;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v6;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v7;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v8;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v9;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v10;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v11;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v12;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v13;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v14;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v15;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v16;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v17;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v18;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v19;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v20;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v21;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v22;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v23;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v24;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v25;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v26;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v27;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v28;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v29;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v30;
        IData/*31:0*/ __Vdlyvval__x0_multiplier__DOT__product__v31;
        CData/*0:0*/ __Vcellinp__mem__mem__02EMSTATUS_RC[32];
        CData/*0:0*/ __Vcellinp__mem__mem__02EMEPC_SC[32];
    };
    static CData/*0:0*/ __Vtable1_exe__DOT__divider_i__DOT__setup_regs[8];
    static CData/*0:0*/ __Vtable1_exe__DOT__divider_i__DOT__same[8];
    static CData/*0:0*/ __Vtable1_exe__DOT__divider_i__DOT__zero_div[8];
    static CData/*0:0*/ __Vtable1_exe__DOT__divider_i__DOT__running[8];
    static CData/*0:0*/ __Vtable1_exe__DOT__done_div[8];
    static CData/*0:0*/ __Vtable1_exe__DOT__busy_div[8];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    Vriver_pkg__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(Vriver_pkg);  ///< Copying not allowed
  public:
    SC_CTOR(Vriver_pkg);
    virtual ~Vriver_pkg();
    
    // API METHODS
  private:
    void eval() { eval_step(); }
    void eval_step();
  public:
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(Vriver_pkg__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(Vriver_pkg__Syms* symsp, bool first);
  private:
    static QData _change_request(Vriver_pkg__Syms* __restrict vlSymsp);
    static QData _change_request_1(Vriver_pkg__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__18(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _combo__TOP__3(Vriver_pkg__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(Vriver_pkg__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(Vriver_pkg__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(Vriver_pkg__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(Vriver_pkg__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _sequent__TOP__10(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__12(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__15(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__16(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__17(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__19(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__20(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__4(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__5(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(Vriver_pkg__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(Vriver_pkg__Syms* __restrict vlSymsp) VL_ATTR_COLD;
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
