<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>NAP Locations</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part4.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part6.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark4">&zwnj;</a>NAP Locations</p><p style="text-indent: 0pt;text-align: left;"><span><img width="68" height="21" alt="image" src="Image_009.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/tb/</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/tb/</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/tb/</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For this VectorPath 815 reference design, the location of the NAPs were chosen to be adjacent to the target GDDR6 subsystem on the east or west side of the FPGA depending on which side was closest to the target GDDR6 subsystem. The locality was selected to reduce latency between the NAP and the GDDR6 controller. The 8 NAPs</p><p style="text-indent: 0pt;text-align: left;"><span><img width="288" height="21" alt="image" src="Image_010.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_placements.pdc</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_placements.pdc</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">/src/constraints/ace_placements.pdc</p><p style="padding-top: 3pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">used by the design are on rows 3, 4, 5, and 6 of columns 3 and 8. The locations are specified in both the</p><p style="text-indent: 0pt;text-align: left;"><span><img width="108" height="21" alt="image" src="Image_011.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><span class="s10" style=" background-color: #F3F4F7;">tb_gddr</span><span class="s11" style=" background-color: #F3F4F7;">_</span><span class="s8">ref_design.sv </span><span class="p">and the</span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">files. By aligning the</p><p style="padding-top: 1pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">placement between simulation and the implemented build, the most accurate correlation between the two flows is ensured.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part4.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part6.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
