{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Tensorflow to Qkeras to Hls4ml\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-04 10:26:14.786514: I tensorflow/core/util/port.cc:113] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2024-02-04 10:26:14.812774: E external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:9261] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2024-02-04 10:26:14.812797: E external/local_xla/xla/stream_executor/cuda/cuda_fft.cc:607] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2024-02-04 10:26:14.814318: E external/local_xla/xla/stream_executor/cuda/cuda_blas.cc:1515] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2024-02-04 10:26:14.820570: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX_VNNI FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2024-02-04 10:26:15.346815: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "seed = 0\n",
    "np.random.seed(seed)\n",
    "\n",
    "import tensorflow as tf\n",
    "\n",
    "tf.random.set_seed(seed)\n",
    "\n",
    "\n",
    "import sys\n",
    "\n",
    "sys.path.append(\"/home/webphy/Desktop/dnn_processor/\")  # just to enable `dataset`\n",
    "sys.path.append(\n",
    "    \"/home/webphy/Desktop/dnn_processor/dataset/\"\n",
    ")  # just to enable `dataset`\n",
    "\n",
    "import dataset\n",
    "import plotting\n",
    "import qkeras\n",
    "import keras"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# fetch dataset\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-04 10:26:16.660495: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:16.711052: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:16.711173: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:16.712504: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:16.712621: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:16.712687: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:17.399846: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:17.399959: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:17.400019: I external/local_xla/xla/stream_executor/cuda/cuda_executor.cc:901] successful NUMA node read from SysFS had negative value (-1), but there must be at least one NUMA node, so returning NUMA node zero. See more at https://github.com/torvalds/linux/blob/v6.0/Documentation/ABI/testing/sysfs-bus-pci#L344-L355\n",
      "2024-02-04 10:26:17.400069: I tensorflow/core/common_runtime/gpu/gpu_device.cc:1929] Created device /job:localhost/replica:0/task:0/device:GPU:0 with 9542 MB memory:  -> device: 0, name: NVIDIA GeForce RTX 3060, pci bus id: 0000:01:00.0, compute capability: 8.6\n"
     ]
    }
   ],
   "source": [
    "BATCH_SIZE = 64\n",
    "train_images_rgx = \"../dataset/resized_dataset_texturas_v2/*/*.jpeg\"\n",
    "valid_images_rgx = \"../dataset/resized_dataset_texturas_v2_test/*/*.jpeg\"\n",
    "\n",
    "train_ds, val_ds, nclasses = dataset.create_datasets(\n",
    "    train_images_rgx, valid_images_rgx, BATCH_SIZE\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# load the model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-04 10:26:19.474551: I external/local_xla/xla/stream_executor/cuda/cuda_dnn.cc:454] Loaded cuDNN version 8904\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 2s 2s/step - loss: 0.5937 - accuracy: 0.8600\n",
      "1/1 [==============================] - 0s 108ms/step - loss: 0.5937 - accuracy: 0.8600\n",
      "Accuracy: 0.8600000143051147\n"
     ]
    }
   ],
   "source": [
    "exp_id = \"exp7_no_depth_w_GAP_multiObj\"\n",
    "trial_id = 719\n",
    "\n",
    "model = keras.models.load_model(\n",
    "    f\"../neural_network/automl/saved_models/striped_models/{exp_id}/{trial_id}.h5\",\n",
    "    compile=False,\n",
    ")\n",
    "model.compile(\n",
    "    \"adam\", loss=tf.keras.losses.categorical_crossentropy, metrics=[\"accuracy\"]\n",
    ")\n",
    "\n",
    "x = x_in = keras.Input(shape=(256, 256, 3))\n",
    "x = keras.layers.Activation(\"linear\")(x)\n",
    "for l in model.layers[1:]:\n",
    "    x = l(x)\n",
    "\n",
    "\n",
    "new_model = keras.models.Model(x_in, x)\n",
    "new_model.compile(\n",
    "    \"adam\", loss=tf.keras.losses.categorical_crossentropy, metrics=[\"accuracy\"]\n",
    ")\n",
    "\n",
    "score = model.evaluate(val_ds)\n",
    "score = new_model.evaluate(val_ds)\n",
    "print(\"Accuracy: {}\".format(score[1]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# quantize model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "input_1 layer was not quantized...\n",
      "linear\n",
      "relu\n",
      "relu\n",
      "softmax\n",
      "activation_2237 was not quantized\n",
      "Model: \"model_1\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_2 (InputLayer)        [(None, 256, 256, 3)]     0         \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 256, 256, 3)       0         \n",
      "                                                                 \n",
      " q_conv2d (QConv2D)          (None, 51, 51, 8)         392       \n",
      "                                                                 \n",
      " q_activation_1 (QActivatio  (None, 51, 51, 8)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_1 (QConv2D)        (None, 17, 17, 24)        216       \n",
      "                                                                 \n",
      " q_activation_2 (QActivatio  (None, 17, 17, 24)        0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " q_conv2d_2 (QConv2D)        (None, 15, 15, 5)         1085      \n",
      "                                                                 \n",
      " q_activation_3 (QActivatio  (None, 15, 15, 5)         0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      " global_average_pooling2d (  (None, 5)                 0         \n",
      " GlobalAveragePooling2D)                                         \n",
      "                                                                 \n",
      " q_activation_4 (QActivatio  (None, 5)                 0         \n",
      " n)                                                              \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 1693 (6.61 KB)\n",
      "Trainable params: 1693 (6.61 KB)\n",
      "Non-trainable params: 0 (0.00 Byte)\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "import qkeras\n",
    "from qkeras import *\n",
    "from keras.layers import Conv2D, DepthwiseConv2D, Activation, Dense, Flatten\n",
    "\n",
    "\n",
    "BIT_WIDTH = 8\n",
    "\n",
    "def create_qkeras_model_from_keras_model(keras_model):\n",
    "    x = x_in = keras.Input(shape=keras_model.layers[0].output.shape[1:])\n",
    "\n",
    "    x = QActivation(quantized_relu(BIT_WIDTH, 0))(x)\n",
    "\n",
    "    for l in keras_model.layers:\n",
    "        if isinstance(l, Conv2D):\n",
    "            qconv2d = QConv2D(\n",
    "                l.filters,\n",
    "                l.kernel_size,\n",
    "                l.strides,\n",
    "                l.padding,\n",
    "                kernel_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "                bias_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "            )\n",
    "            x = qconv2d(x)\n",
    "            qconv2d.set_weights(l.get_weights())\n",
    "\n",
    "        elif isinstance(l, DepthwiseConv2D):\n",
    "            qDepthwiseConv2D = QDepthwiseConv2D(\n",
    "                l.kernel_size,\n",
    "                l.strides,\n",
    "                l.padding,\n",
    "                depthwise_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "                bias_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "            )\n",
    "            x = qDepthwiseConv2D(x)\n",
    "            qDepthwiseConv2D.set_weights(l.get_weights())\n",
    "\n",
    "        elif isinstance(l, Activation):\n",
    "            activation_name = l.get_config()[\"activation\"]\n",
    "            print(activation_name)\n",
    "            if activation_name == \"tanh\":\n",
    "                x = QActivation(quantized_tanh(BIT_WIDTH, True))(x)\n",
    "            elif activation_name == \"relu\":\n",
    "                x = QActivation(quantized_relu(BIT_WIDTH, 0))(x)\n",
    "            elif activation_name == \"linear\":\n",
    "                x = QActivation(quantized_bits(BIT_WIDTH, 0, 1))(x)\n",
    "            else:\n",
    "                print(f\"{l.name} was not quantized\")\n",
    "\n",
    "        elif isinstance(l, Flatten):\n",
    "            # necessary because the layer before Flatten doesnt have avtivation\n",
    "            x = QActivation(quantized_bits(BIT_WIDTH, 0, 1))(x)\n",
    "            x = Flatten()(x)\n",
    "\n",
    "        elif isinstance(l, Dense):\n",
    "            qdense = QDense(\n",
    "                l.units,\n",
    "                kernel_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "                bias_quantizer=quantized_bits(BIT_WIDTH, 0, 1),\n",
    "            )\n",
    "            x = qdense(x)\n",
    "            qdense.set_weights(l.get_weights())\n",
    "        \n",
    "        elif isinstance(l, GlobalAveragePooling2D):\n",
    "            globalAveragePooling2D = GlobalAveragePooling2D()\n",
    "            x = globalAveragePooling2D(x)\n",
    "            x = QActivation(quantized_bits(BIT_WIDTH, 0, 1))(x)\n",
    "        else:\n",
    "            print(f\"{l.name} layer was not quantized...\")    \n",
    "\n",
    "    qkeras_model = keras.models.Model(x_in, x)\n",
    "\n",
    "    return qkeras_model\n",
    "\n",
    "\n",
    "\n",
    "qkeras_model = create_qkeras_model_from_keras_model(model)\n",
    "qkeras_model.compile(\n",
    "    keras.optimizers.Adam(0.0005),\n",
    "    loss=keras.losses.CategoricalCrossentropy(True),\n",
    "    metrics=[\"accuracy\"],\n",
    ")\n",
    "qkeras_model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 1s 1s/step - loss: 1.3255 - accuracy: 0.3600\n",
      "WARNING:tensorflow:From /home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/qkeras/estimate.py:345: Tensor.experimental_ref (from tensorflow.python.framework.tensor) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n",
      "WARNING:tensorflow:From /home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/qkeras/estimate.py:345: Tensor.experimental_ref (from tensorflow.python.framework.tensor) is deprecated and will be removed in a future version.\n",
      "Instructions for updating:\n",
      "Use ref() instead.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Number of operations in model:\n",
      "    q_conv2d                      : 998784 (smult_8_8)\n",
      "    q_conv2d_1                    : 55488 (smult_8_8)\n",
      "    q_conv2d_2                    : 243000 (smult_8_8)\n",
      "\n",
      "Number of operation types in model:\n",
      "    smult_8_8                     : 1297272\n",
      "\n",
      "Weight profiling:\n",
      "    q_conv2d_weights               : 384   (8-bit unit)\n",
      "    q_conv2d_bias                  : 8     (8-bit unit)\n",
      "    q_conv2d_1_weights             : 192   (8-bit unit)\n",
      "    q_conv2d_1_bias                : 24    (8-bit unit)\n",
      "    q_conv2d_2_weights             : 1080  (8-bit unit)\n",
      "    q_conv2d_2_bias                : 5     (8-bit unit)\n",
      "\n",
      "Weight sparsity:\n",
      "... quantizing model\n",
      "    q_conv2d                       : 0.0102\n",
      "    q_conv2d_1                     : 0.0093\n",
      "    q_conv2d_2                     : 0.0074\n",
      "    ----------------------------------------\n",
      "    Total Sparsity                 : 0.0083\n"
     ]
    }
   ],
   "source": [
    "from qkeras.estimate import print_qstats\n",
    "\n",
    "qkeras_model.evaluate(val_ds)\n",
    "print_qstats(qkeras_model)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "# free memory\n",
    "del model"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# fine tune quantized model\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Epoch 1/5\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-02-04 10:26:23.964619: E tensorflow/core/grappler/optimizers/meta_optimizer.cc:961] layout failed: INVALID_ARGUMENT: Size of values 0 does not match size of permutation 4 @ fanin shape ingradient_tape/model_1/q_activation_3/SelectV2-2-TransposeNHWCToNCHW-LayoutOptimizer\n",
      "2024-02-04 10:26:24.817699: I external/local_xla/xla/service/service.cc:168] XLA service 0x7f8f608a19d0 initialized for platform CUDA (this does not guarantee that XLA will be used). Devices:\n",
      "2024-02-04 10:26:24.817718: I external/local_xla/xla/service/service.cc:176]   StreamExecutor device (0): NVIDIA GeForce RTX 3060, Compute Capability 8.6\n",
      "2024-02-04 10:26:24.820776: I tensorflow/compiler/mlir/tensorflow/utils/dump_mlir_util.cc:269] disabling MLIR crash reproducer, set env var `MLIR_CRASH_REPRODUCER_DIRECTORY` to enable.\n",
      "WARNING: All log messages before absl::InitializeLog() is called are written to STDERR\n",
      "I0000 00:00:1707053184.877581  413581 device_compiler.h:186] Compiled cluster using XLA!  This line is logged at most once for the lifetime of the process.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "10/10 [==============================] - 2s 13ms/step - loss: 1.3129 - accuracy: 0.4891 - val_loss: 1.3096 - val_accuracy: 0.4400\n",
      "Epoch 2/5\n",
      "10/10 [==============================] - 0s 15ms/step - loss: 1.2934 - accuracy: 0.5828 - val_loss: 1.2964 - val_accuracy: 0.5400\n",
      "Epoch 3/5\n",
      "10/10 [==============================] - 0s 15ms/step - loss: 1.2758 - accuracy: 0.6281 - val_loss: 1.2819 - val_accuracy: 0.5800\n",
      "Epoch 4/5\n",
      "10/10 [==============================] - 0s 15ms/step - loss: 1.2625 - accuracy: 0.6438 - val_loss: 1.2818 - val_accuracy: 0.6400\n",
      "Epoch 5/5\n",
      "10/10 [==============================] - 0s 15ms/step - loss: 1.2341 - accuracy: 0.7109 - val_loss: 1.2770 - val_accuracy: 0.5800\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "<keras.src.callbacks.History at 0x7f94dc1542b0>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "qkeras_model.fit(train_ds, batch_size=256, epochs=5, validation_data=val_ds)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/engine/training.py:3103: UserWarning: You are saving your model as an HDF5 file via `model.save()`. This file format is considered legacy. We recommend using instead the native Keras format, e.g. `model.save('my_model.keras')`.\n",
      "  saving_api.save_model(\n"
     ]
    }
   ],
   "source": [
    "qkeras_model.save(f\"saved_qmodels/{trial_id}.h5\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1/1 [==============================] - 0s 349ms/step - loss: 1.2770 - accuracy: 0.5800\n"
     ]
    }
   ],
   "source": [
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "\n",
    "loaded_qkeras_model = keras.models.load_model(f\"saved_qmodels/{trial_id}.h5\", co)\n",
    "loaded_qkeras_model.evaluate(val_ds)\n",
    "\n",
    "# free memory\n",
    "del loaded_qkeras_model"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# convert quantized model to HLS4ml\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_2, layer type: InputLayer, input shapes: [[None, 256, 256, 3]], output shape: [None, 256, 256, 3]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 256, 256, 3]], output shape: [None, 256, 256, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 256, 256, 3]], output shape: [None, 51, 51, 8]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 51, 51, 8]], output shape: [None, 51, 51, 8]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 51, 51, 8]], output shape: [None, 17, 17, 24]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 17, 17, 24]], output shape: [None, 17, 17, 24]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 17, 17, 24]], output shape: [None, 15, 15, 5]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 15, 15, 5]], output shape: [None, 15, 15, 5]\n",
      "Layer name: global_average_pooling2d, layer type: GlobalAveragePooling2D, input shapes: [[None, 15, 15, 5]], output shape: [None, 5]\n",
      "Layer name: q_activation_4, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/hls4ml/converters/__init__.py:27: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n",
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n"
     ]
    }
   ],
   "source": [
    "import hls4ml\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(\n",
    "    qkeras_model,\n",
    "    granularity=\"name\",\n",
    "    default_precision=\"fixed<8,1>\",\n",
    "    default_reuse_factor=4096,\n",
    ")\n",
    "\n",
    "config[\"Model\"][\"Strategy\"] = \"Resource\"\n",
    "\n",
    "for layer in config[\"LayerName\"].keys():\n",
    "    config[\"LayerName\"][layer][\"Strategy\"] = \"Resource\"\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Model\n",
      "  Precision:         fixed<8,1>\n",
      "  ReuseFactor:       4096\n",
      "  Strategy:          Resource\n",
      "  BramFactor:        1000000000\n",
      "  TraceOutput:       False\n",
      "LayerName\n",
      "  input_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_activation\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,0,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "      weight:        fixed<8,1>\n",
      "      bias:          fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_activation_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_1\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "      weight:        fixed<8,1>\n",
      "      bias:          fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_1_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_activation_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,0,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_2\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "      weight:        fixed<8,1>\n",
      "      bias:          fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_conv2d_2_linear\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_activation_3\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        ufixed<8,0,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n",
      "  global_average_pooling2d\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1>\n",
      "    Strategy:        Resource\n",
      "  q_activation_4\n",
      "    Trace:           False\n",
      "    Precision\n",
      "      result:        fixed<8,1,RND_CONV,SAT>\n",
      "    Strategy:        Resource\n"
     ]
    }
   ],
   "source": [
    "\n",
    "plotting.print_dict(config)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    output_dir=f\"model_q{trial_id}/hls4ml_prj\",\n",
    "    part=\"xc7z020-clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.utils.plot_model(hls_model, show_shapes=True, show_precision=True, to_file=None)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls_model.build(csim=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"model_q{trial_id}/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# build for Pynq"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    output_dir=f\"deploy/qmodel_{trial_id}/hls4ml_prj\",\n",
    "    part=\"xc7z020-clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    "    backend='VivadoAccelerator',\n",
    "    board='pynq-z2'\n",
    ")\n",
    "\n",
    "hls_model.compile()\n",
    "hls_model.build(csim=False, export=True, bitfile=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"deploy/qmodel_{trial_id}/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FIFO depth optimization"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import hls4ml\n",
    "\n",
    "\n",
    "config[\"Flows\"] = [\"vivado:fifo_depth_optimization\"]\n",
    "hls4ml.model.optimizer.get_optimizer(\"vivado:fifo_depth_optimization\").configure(\n",
    "    profiling_fifo_depth=100_000\n",
    ")\n",
    "\n",
    "\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    io_type=\"io_stream\",\n",
    "    output_dir=f\"deploy/qmodel_{trial_id}_fifo_opt/hls4ml_prj\",\n",
    "    part=\"xc7z020clg400-1\",\n",
    "    backend=\"Vivado\",\n",
    ")\n",
    "\n",
    "hls_model.build(reset=False, csim=True, synth=True, cosim=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "hls4ml.report.read_vivado_report(f\"deploy/qmodel_{trial_id}_fifo_opt/hls4ml_prj\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FIFO depth optimization for PYNQ"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_2, layer type: InputLayer, input shapes: [[None, 256, 256, 3]], output shape: [None, 256, 256, 3]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 256, 256, 3]], output shape: [None, 256, 256, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 256, 256, 3]], output shape: [None, 51, 51, 8]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 51, 51, 8]], output shape: [None, 51, 51, 8]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 51, 51, 8]], output shape: [None, 17, 17, 24]\n",
      "Layer name: q_activation_2, layer type: Activation, input shapes: [[None, 17, 17, 24]], output shape: [None, 17, 17, 24]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 17, 17, 24]], output shape: [None, 15, 15, 5]\n",
      "Layer name: q_activation_3, layer type: Activation, input shapes: [[None, 15, 15, 5]], output shape: [None, 15, 15, 5]\n",
      "Layer name: global_average_pooling2d, layer type: GlobalAveragePooling2D, input shapes: [[None, 15, 15, 5]], output shape: [None, 5]\n",
      "Layer name: q_activation_4, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Strategy for layer input_2 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_linear set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation_1 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_1 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_1_linear set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation_2 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_2 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_conv2d_2_linear set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation_3 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer global_average_pooling2d set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Strategy for layer q_activation_4 set to \"Resource\", while pipeline style set to \"pipeline\".\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=4096 in layer \"q_conv2d\".Using ReuseFactor=384 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,12,16,24,48,96,192,384.\n",
      "WARNING: Invalid ReuseFactor=4096 in layer \"q_conv2d_1\".Using ReuseFactor=192 instead. Valid ReuseFactor(s): 1,2,4,8,16,24,32,48,64,96,192.\n",
      "WARNING: Invalid ReuseFactor=4096 in layer \"q_conv2d_2\".Using ReuseFactor=1080 instead. Valid ReuseFactor(s): 1,2,3,4,6,8,9,12,18,24,27,36,54,72,108,216,1080.\n",
      "WARNING: Config parameter \"trace\" overwrites an existing attribute in layer \"q_conv2d_1\" (PointwiseConv2D)\n",
      "WARNING: Config parameter \"precision\" overwrites an existing attribute in layer \"q_conv2d_1\" (PointwiseConv2D)\n",
      "WARNING: Config parameter \"strategy\" overwrites an existing attribute in layer \"q_conv2d_1\" (PointwiseConv2D)\n"
     ]
    }
   ],
   "source": [
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    qkeras_model,\n",
    "    hls_config=config,\n",
    "    output_dir=f\"deploy/qmodel_{trial_id}_fifo_opt_pynq/hls4ml_prj\",\n",
    "    part=\"xc7z020clg400-1\",\n",
    "    io_type=\"io_stream\",\n",
    "    backend='VivadoAccelerator',\n",
    "    board='pynq-z2'\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "Done\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/webphy/Desktop/dnn_processor/.venv/lib/python3.10/site-packages/keras/src/engine/training.py:3103: UserWarning: You are saving your model as an HDF5 file via `model.save()`. This file format is considered legacy. We recommend using instead the native Keras format, e.g. `model.save('my_model.keras')`.\n",
      "  saving_api.save_model(\n"
     ]
    }
   ],
   "source": [
    "hls_model.compile()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'webphy' on host 'wesley-XPS-8950' (Linux_x86_64 version 6.5.0-15-generic) on Sun Feb 04 10:28:44 -03 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C SIMULATION *****\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../../myproject_test.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject_axi.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/csim_results.log\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "***** C SIMULATION COMPLETED IN 0h0m4s *****\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:47:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:79\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:85\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:59:90\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:81\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:71:76\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:75:79\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1992 ; free virtual = 37276\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1996 ; free virtual = 37280\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_pooling_stream.h:483) in function 'void nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>(FORWARD_REFERENCE const&, FORWARD_REFERENCE::accum_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:136) in function 'void nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' (firmware/nnet_utils/nnet_activation_stream.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale14_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' (firmware/nnet_utils/nnet_activation_stream.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' (firmware/nnet_utils/nnet_sepconv_stream.h:161).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale15_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:305).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>' (firmware/nnet_utils/nnet_activation_stream.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:544).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' into 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale16_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:485).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_global_pool<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, config12>' into 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:487).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>' (firmware/nnet_utils/nnet_activation_stream.h:29).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1916 ; free virtual = 37210\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:468->firmware/nnet_utils/nnet_pooling_stream.h:487) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' into 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:516) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1918 ; free virtual = 37214\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_2.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer13_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 192-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:23) into a 64-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:23) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:539) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 24-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:19) in function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>' (firmware/nnet_utils/nnet_activation_stream.h:19:42).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:497:96).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:468:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27) in function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27) in function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolInitLoop' (firmware/nnet_utils/nnet_pooling_stream.h:506) in function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:512) in function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' completely with a factor of 15.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:514) in function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' completely with a factor of 15.\n",
      "INFO: [HLS 200-489] Unrolling loop 'AvgPoolPack' (firmware/nnet_utils/nnet_pooling_stream.h:542) in function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolFilt' (firmware/nnet_utils/nnet_pooling_stream.h:476) in function 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' completely with a factor of 24.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:108) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:156) in function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' completely with a factor of 8.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' completely with a factor of 3.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w17.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w9.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w3.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w17.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w9.V' : incorrect reshape factor 1.\n",
      "WARNING: [XFORM 203-135] Cannot reshape array 'w3.V' : incorrect reshape factor 1.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:77) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:61) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:57) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:45) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:49) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:69) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:81) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'w17.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-101] Partitioning array 'w17.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b17.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's14.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's14.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's16.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's16.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b16.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's15.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's15.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b15.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:497) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_pack.V' (firmware/nnet_utils/nnet_pooling_stream.h:479) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:77) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:81) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, nnet::Op_add<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' (firmware/nnet_utils/nnet_pooling_stream.h:468->firmware/nnet_utils/nnet_pooling_stream.h:487) automatically.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 12 process function(s): \n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>'\n",
      "\t 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>'\n",
      "\t 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>'\n",
      "\t 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc294'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit45_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>'... converting 16 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>'... converting 73 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc294'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.48i8P.i6' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.192i8P.i8' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113).\n",
      "INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.216i8P.i8' into 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255).\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1904 ; free virtual = 37198\n",
      "WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:108:105) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' : \n",
      "\n",
      "the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, config3>' to 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, config9>' to 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 24u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config11>' to 'relu<array<ap_fixed,5u>,array<ap_ufixed<8,0,4,0,0>,5u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, relu_config2>' to 'relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config2>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, relu_config8>' to 'relu<array<ap_fixed,24u>,array<ap_ufixed<8,0,4,0,0>,24u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config17>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<8,1,5,3,0>,24u>,config17>' (firmware/nnet_utils/nnet_dense_resource.h:73:17)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config14>' to 'normalize<array<ap_fixed,8u>,array<ap_fixed<8,1,5,3,0>,8u>,config14>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config16>' to 'normalize<array<ap_fixed,5u>,array<ap_fixed<8,1,5,3,0>,5u>,config16>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 24u>, config15>' to 'normalize<array<ap_fixed,24u>,array<ap_fixed<8,1,5,3,0>,24u>,config15>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, linear_config5>' to 'linear<array<ap_fixed,8u>,array<ap_fixed<8,1,4,0,0>,8u>,linear_config5>' (firmware/nnet_utils/nnet_activation_stream.h:19:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, linear_config13>' to 'linear<array<ap_fixed,5u>,array<ap_fixed<8,1,4,0,0>,5u>,linear_config13>' (firmware/nnet_utils/nnet_activation_stream.h:19:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::global_pooling2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' to 'global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>' (firmware/nnet_utils/nnet_pooling_stream.h:516:47)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config9_mult>' to 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config9_mult>' (firmware/nnet_utils/nnet_dense_resource.h:1:17)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_mult>' to 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config3_mult>' (firmware/nnet_utils/nnet_dense_resource.h:1:17)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' to 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<8,1,5,3,0>,8u>,config3>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' to 'conv_2d_cl<array<ap_ufixed,24u>,array<ap_fixed<8,1,5,3,0>,5u>,config9>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 3u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config3>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,1,5,3,0>,8u>,config3>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 24u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config9>' to 'compute_output_buffer_2d<array,array<ap_fixed<8,1,5,3,0>,5u>,config9>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_global_pool<nnet::array<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config12>' to 'compute_global_pool<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>' (firmware/nnet_utils/nnet_pooling_stream.h:469:1)\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputHeight_ReadInputWidth' in function 'pointwise_conv_2d_cl<array,array<ap_fixed<8,1,5,3,0>,24u>,config17>'.\n",
      "WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputHeight_ReadInputWidth' in function 'pointwise_conv_2d_cl<array,array<ap_fixed<8,1,5,3,0>,24u>,config17>': loop nest is not flattened.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config9_mult>'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:129) in function 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config3_mult>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config9_mult>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config3_mult>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1647.832 ; gain = 1193.191 ; free physical = 1647 ; free virtual = 36943\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,3u>,array<ap_ufixed<8,0,4,0,0>,3u>,relu_config2>' to 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config3_mult>' to 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,1,5,3,0>,8u>,config3>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,3u>,array<ap_fixed<8,1,5,3,0>,8u>,config3>' to 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,8u>,array<ap_fixed<8,1,5,3,0>,8u>,config14>' to 'normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_fixed,8u>,array<ap_fixed<8,1,4,0,0>,8u>,linear_config5>' to 'linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<8,1,5,3,0>,24u>,config17>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,24u>,array<ap_fixed<8,1,5,3,0>,24u>,config15>' to 'normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,24u>,array<ap_ufixed<8,0,4,0,0>,24u>,relu_config8>' to 'relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 24u>, config9>' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config9_mult>' to 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,1,5,3,0>,5u>,config9>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,24u>,array<ap_fixed<8,1,5,3,0>,5u>,config9>' to 'conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,5u>,array<ap_fixed<8,1,5,3,0>,5u>,config16>' to 'normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_ufixed<8,0,4,0,0>,5u>,relu_config11>' to 'relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_global_pool<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>' to 'compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>' to 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_fixed,5u>,array<ap_fixed<8,1,4,0,0>,5u>,linear_config13>' to 'linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit45_proc' to 'Block_myproject_axi_exit45_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,8u>,array<ap_fixed<8,1,5,3,0>,8u>,config14>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,24u>,array<ap_fixed<8,1,5,3,0>,24u>,config15>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,5u>,array<ap_fixed<8,1,5,3,0>,5u>,config16>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc294' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 44.81 seconds; current allocated memory: 582.295 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 582.838 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 583.026 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 583.217 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 3u>, config3>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 583.533 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 583.975 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (6.163ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s' consists of the following:\n",
      "\t'phi' operation ('acc_0_V_024', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [67]  (0 ns)\n",
      "\t'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [240]  (2.48 ns)\n",
      "\t'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [241]  (1.92 ns)\n",
      "\tmultiplexor before 'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [273]  (1.77 ns)\n",
      "\t'phi' operation ('acc[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [273]  (0 ns)\n",
      "\t'insertvalue' operation ('mrv_i', firmware/nnet_utils/nnet_dense_resource.h:259) [282]  (0 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 584.771 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 586.028 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [SCHED 204-21] Estimated clock period (6.163ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s' consists of the following:\n",
      "\t'call' operation ('tmp', firmware/nnet_utils/nnet_conv_stream.h:297) to 'dense_resource<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config3_mult>' [237]  (6.16 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 586.612 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 587.398 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 587.536 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 587.857 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 588.080 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 588.451 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 588.586 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 588.815 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (6.887ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s' consists of the following:\n",
      "\t'phi' operation ('tmp.data[0].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [109]  (0 ns)\n",
      "\t'mux' operation ('tmp_3', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [146]  (3.2 ns)\n",
      "\t'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [147]  (1.92 ns)\n",
      "\tmultiplexor before 'phi' operation ('acc[23].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [197]  (1.77 ns)\n",
      "\t'phi' operation ('acc[23].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_sepconv_stream.h:161->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [197]  (0 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 589.542 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 591.934 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 592.454 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 593.344 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 593.860 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 594.803 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<8, 0, 4, 0, 0>, 24u>, config9>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 596.188 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 597.825 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.827ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s' consists of the following:\n",
      "\tmultiplexor before 'phi' operation ('acc[4].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [918]  (1.77 ns)\n",
      "\t'phi' operation ('acc[4].V') with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [918]  (0 ns)\n",
      "\t'phi' operation ('acc_4_V_017', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) with incoming values : ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [236]  (0 ns)\n",
      "\t'mux' operation ('tmp', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [906]  (2.14 ns)\n",
      "\t'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255) [907]  (1.92 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 599.814 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 611.060 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 612.910 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 615.337 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 615.638 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 616.663 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 616.808 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 617.062 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 617.213 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 617.515 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_global_pool<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 617.631 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 617.764 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 209, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 217, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 221, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 223, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' (Function: global_pooling2d_cl<array,array<ap_fixed<8,1,5,3,0>,5u>,config12>): Unable to enforce a carried dependence constraint (II = 224, distance = 1, offset = 1)\n",
      "   between fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516) and fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:516).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 225, Depth = 233.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 7.62 seconds; current allocated memory: 625.755 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 630.647 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'linear<array<ap_fixed,5u>,array<ap_fixed<8,1,4,0,0>,5u>,linear_config13>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 630.741 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 630.889 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 632.108 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 637.193 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit45_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 637.445 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 637.555 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 637.749 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 638.100 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 638.328 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 639.642 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc294' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc294'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 640.800 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 643.224 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_cud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_2_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_2_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_g8j' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_1_2_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_jbC' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 649.826 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_83_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 652.788 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 660.994 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 664.571 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 665.772 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 667.253 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_245_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_2568_8_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_83_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_urem_6ns_3ns_2_10_seq_1': 3 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 671.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 678.953 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 683.329 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VkbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_0' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VlbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vmb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_1' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_2' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VpcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VqcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_3' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VrcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vsc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_4' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vtde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vudo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_5' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vvdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VwdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_6' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VxdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vyd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_7' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_Vzec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VAem' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_8' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VBew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VCeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_9' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VDeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_10' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VEe0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_10' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VFfa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_11' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VGfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_11' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VHfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_12' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VIfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_12' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VJfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_13' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VKfY' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_13' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_14' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_14' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_15' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_15' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_16' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_16' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_17' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_17' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_18' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_18' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_19' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_19' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_20' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_20' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_21' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_21' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_22' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_22' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_0_23' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V4jc' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V_1238_23' to 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_V5jm' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 790.981 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_53_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 798.483 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_96' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_97' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_98' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_99' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_100' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_101' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_102' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_103' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_104' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_105' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_106' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_107' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_108' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_109' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_110' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_111' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_168' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_169' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_170' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_171' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_172' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_173' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_174' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_175' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_178' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_180' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_183' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_185' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_187' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_192' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_193' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_194' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_195' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_197' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_198' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_199' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_200' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_201' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_202' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_203' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_204' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_205' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_206' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_207' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_208' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_209' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_210' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_211' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_212' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_213' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_214' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_215' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1239' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_90' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_91' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_92' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_93' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_94' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_95' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_160' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_161' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_162' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_163' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_164' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_165' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_166' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_167' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 868.978 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 880.192 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 881.984 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 883.133 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 884.129 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_9ns_11ns_20_3_1': 5 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 898.150 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 929.626 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_U0' to 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_U0' to 'start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 935.468 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit45_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit45_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 941.053 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_53_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 942.121 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d65536_A' is changed to 'fifo_w8_d65536_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d1_A' is changed to 'fifo_w8_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit45_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 944.218 MB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 145.20 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_outidx3_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_w3_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_urem_6ns_3ns_2_10_seq_1_div'\n",
      "INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_axi_mux_2568_8_2_1'\n",
      "INFO: [RTMG 210-279] Implementing memory 'pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s_outidx1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_outidx_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_w9_V_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w8_d65536_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w8_d65536_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w8_d65536_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_4_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_5_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_6_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_7_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w8_d2601_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_0_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_1_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_2_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_3_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_4_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_5_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_6_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_7_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_8_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_9_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_10_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_11_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_12_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_13_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_14_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_15_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_16_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_17_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_18_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_19_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_20_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_21_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_22_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_23_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_0_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_1_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_2_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_3_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_4_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_5_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_6_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_7_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_8_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_9_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_10_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_11_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_12_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_13_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_14_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_15_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_16_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_17_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_18_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_19_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_20_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_21_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_22_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_data_23_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_16_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_17_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_18_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_19_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_20_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_21_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_22_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_23_V_U(fifo_w8_d289_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_4_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_0_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_1_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_2_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_3_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_data_4_V_U(fifo_w8_d225_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_U0_U(start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_U0_U(start_for_normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw_U(start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_U0_U(start_for_normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_U0_U(start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_U0_U(start_for_conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_U0_U(start_for_normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_U0_U(start_for_relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_U0_U(start_for_global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG_U(start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w8_d65536_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w8_d65536_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w8_d65536_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w8_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w8_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w8_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w8_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w8_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit45_proc_U0_U(start_for_Block_myproject_axi_exit45_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1868.062 ; gain = 1413.422 ; free physical = 1193 ; free virtual = 36606\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h1m10s *****\n",
      "***** C/RTL SIMULATION *****\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "   Build using \"/opt/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling apatb_myproject_axi.cpp\n",
      "   Compiling myproject_axi.cpp_pre.cpp.tb.cpp\n",
      "   Compiling myproject.cpp_pre.cpp.tb.cpp\n",
      "   Compiling myproject_test.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [COSIM 212-302] Starting C TB testing ...  \n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO: [COSIM 212-323] Starting verilog simulation...\n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2020.1\n",
      "Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_axi_top glbl -prj myproject_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject_axi -debug wave \n",
      "Multi-threading is on. Using 18 slave threads.\n",
      "Determining compilation order of HDL files.\n",
      "WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the \"-mt off -v 1\" switches to see more information from the C compiler. The following environment variables have been detected:\n",
      "    LIBRARY_PATH\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d1_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module compute_global_pool_array_array_ap_fixed_8_1_5_3_0_5u_config12_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse\n",
      "INFO: [VRFC 10-311] analyzing module regslice_both_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_forward_w1\n",
      "INFO: [VRFC 10-311] analyzing module regslice_reverse_w1\n",
      "INFO: [VRFC 10-311] analyzing module ibuf\n",
      "INFO: [VRFC 10-311] analyzing module obuf\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config56jw\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_w3_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_w3_V_rom\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_w3_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_245_8_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mux_245_8_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d2601_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d2601_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/Loop_2_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Loop_2_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VkbM.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VkbM_core\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s_line_buffer_Array_VkbM\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_outidx.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_outidx_rom\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_outidx\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_bkb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_bkb_core\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s_line_buffer_Array_V_bkb\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_global_pooling2d_cl_array_array_ap_fixed_8_1_5_3_0_5u_config12_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d1_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d1_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module normalize_array_ap_fixed_5u_array_ap_fixed_8_1_5_3_0_5u_config16_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_53_8_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mux_53_8_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_24u_array_ap_fixed_8_1_5_3_0_24u_config15_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_3u_array_ap_ufixed_8_0_4_0_0_3u_relu_config2_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_ashr_54ns_32ns_54_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config13_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d289_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d289_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_ufixed_3u_array_ap_fixed_8_1_5_3_0_8u_config3_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module normalize_array_ap_fixed_8u_array_ap_fixed_8_1_5_3_0_8u_config14_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_lshr_32ns_32ns_32_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_shl_64ns_32ns_64_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_myproject_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_myproject_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module linear_array_ap_fixed_8u_array_ap_fixed_8_1_4_0_0_8u_linear_config5_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_linear_array_ap_fixed_5u_array_ap_fixed_8_1_4_0_0_5u_linear_config17jG\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_24u_config9_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_Block_myproject_axi_exit45_proc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit45_proc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Block_myproject_axi_exit45_proc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_9ns_11ns_20_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mul_mul_9ns_11ns_20_3_1_DSP48_0\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mul_mul_9ns_11ns_20_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_83_8_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mux_83_8_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s_outidx1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s_outidx1_rom\n",
      "INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s_outidx1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_5u_array_ap_ufixed_8_0_4_0_0_5u_relu_config11_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d225_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d225_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w1_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w1_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/Block_myproject_axi_exit45_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_myproject_axi_exit45_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d65536_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d65536_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_8u_config3_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_ufixed_8_0_4_0_0_3u_config3_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_urem_6ns_3ns_2_10_seq_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_urem_6ns_3ns_2_10_seq_1_div_u\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_urem_6ns_3ns_2_10_seq_1_div\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_urem_6ns_3ns_2_10_seq_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/fifo_w8_d65536_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w8_d65536_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_24u_array_ap_ufixed_8_0_4_0_0_24u_relu_config8_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_outidx3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_outidx3_rom\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config3_mult_s_outidx3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_1_5_3_0_24u_config17_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_fpext_32ns_64_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_w9_V.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_w9_V_rom\n",
      "INFO: [VRFC 10-311] analyzing module dense_resource_ap_ufixed_8_0_4_0_0_ap_fixed_8_1_5_3_0_config9_mult_s_w9_V\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/Loop_1_proc294.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Loop_1_proc294\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_2568_8_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject_axi_mux_2568_8_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_myproject_axi_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_1_5_3_0_5u_config9_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_ufixed_24u_array_ap_fixed_8_1_5_3_0_5u_config9_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module myproject\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_ap_fpext_1_no_dsp_32'\n",
      "Starting static elaboration\n",
      "Pass Through NonSizing Optimizer\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd:197]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...\n",
      "Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg\n",
      "Compiling package floating_point_v7_1_10.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=23,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=8,length=0)\\]\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\\carry_chain(c_xdevicefamily=\"ki...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(length=0,fast_input=true)...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\\special_detect(a_fw=24,op_delay...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=4,length=0,fast_inp...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.flt_to_flt_conv_exp [\\flt_to_flt_conv_exp(r_w=64,r_ew...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]\n",
      "Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\\flt_dec_op(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.flt_to_flt_conv [\\flt_to_flt_conv(c_xdevicefamily...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_10.delay [\\delay(width=64,length=0)\\]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\\floating_point_v7_1_10_viv(c_xd...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\\floating_point_v7_1_10(c_xdevic...]\n",
      "Compiling architecture myproject_axi_ap_fpext_1_no_dsp_32_arch of entity xil_defaultlib.myproject_axi_ap_fpext_1_no_dsp_32 [myproject_axi_ap_fpext_1_no_dsp_...]\n",
      "Compiling module xil_defaultlib.myproject_axi_fpext_32ns_64_3_1\n",
      "Compiling module xil_defaultlib.myproject_axi_ashr_54ns_32ns_54_...\n",
      "Compiling module xil_defaultlib.ibuf(W=2)\n",
      "Compiling module xil_defaultlib.obuf(W=2)\n",
      "Compiling module xil_defaultlib.regslice_both(DataWidth=1)\n",
      "Compiling module xil_defaultlib.ibuf(W=33)\n",
      "Compiling module xil_defaultlib.obuf(W=33)\n",
      "Compiling module xil_defaultlib.regslice_both_default\n",
      "Compiling module xil_defaultlib.Loop_1_proc294\n",
      "Compiling module xil_defaultlib.relu_array_ap_fixed_3u_array_ap_...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.myproject_axi_mux_83_8_1_1(ID=1,...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...\n",
      "Compiling module xil_defaultlib.conv_2d_cl_array_ap_ufixed_3u_ar...\n",
      "Compiling module xil_defaultlib.normalize_array_ap_fixed_8u_arra...\n",
      "Compiling module xil_defaultlib.linear_array_ap_fixed_8u_array_a...\n",
      "Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...\n",
      "Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...\n",
      "Compiling module xil_defaultlib.myproject_axi_urem_6ns_3ns_2_10_...\n",
      "Compiling module xil_defaultlib.myproject_axi_urem_6ns_3ns_2_10_...\n",
      "Compiling module xil_defaultlib.myproject_axi_urem_6ns_3ns_2_10_...\n",
      "Compiling module xil_defaultlib.myproject_axi_mux_2568_8_2_1(ID=...\n",
      "Compiling module xil_defaultlib.myproject_axi_mux_245_8_1_1(ID=1...\n",
      "Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...\n",
      "Compiling module xil_defaultlib.normalize_array_ap_fixed_24u_arr...\n",
      "Compiling module xil_defaultlib.relu_array_ap_fixed_24u_array_ap...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.myproject_axi_mux_53_8_1_1(ID=1,...\n",
      "Compiling module xil_defaultlib.dense_resource_ap_ufixed_8_0_4_0...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.shift_line_buffer_array_ap_ufixe...\n",
      "Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...\n",
      "Compiling module xil_defaultlib.conv_2d_cl_array_ap_ufixed_24u_a...\n",
      "Compiling module xil_defaultlib.normalize_array_ap_fixed_5u_arra...\n",
      "Compiling module xil_defaultlib.relu_array_ap_fixed_5u_array_ap_...\n",
      "Compiling module xil_defaultlib.compute_global_pool_array_array_...\n",
      "Compiling module xil_defaultlib.myproject_axi_mul_mul_9ns_11ns_2...\n",
      "Compiling module xil_defaultlib.myproject_axi_mul_mul_9ns_11ns_2...\n",
      "Compiling module xil_defaultlib.global_pooling2d_cl_array_array_...\n",
      "Compiling module xil_defaultlib.linear_array_ap_fixed_5u_array_a...\n",
      "Compiling module xil_defaultlib.fifo_w8_d65536_A\n",
      "Compiling module xil_defaultlib.fifo_w8_d2601_A\n",
      "Compiling module xil_defaultlib.fifo_w8_d289_A\n",
      "Compiling module xil_defaultlib.fifo_w8_d225_A\n",
      "Compiling module xil_defaultlib.fifo_w8_d1_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w8_d1_A\n",
      "Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_uf...\n",
      "Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_uf...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_linear_array_ap_fixed_...\n",
      "Compiling module xil_defaultlib.start_for_linear_array_ap_fixed_...\n",
      "Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...\n",
      "Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_24...\n",
      "Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_24...\n",
      "Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_uf...\n",
      "Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_uf...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_normalize_array_ap_fix...\n",
      "Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_5u...\n",
      "Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_5u...\n",
      "Compiling module xil_defaultlib.start_for_global_pooling2d_cl_ar...\n",
      "Compiling module xil_defaultlib.start_for_global_pooling2d_cl_ar...\n",
      "Compiling module xil_defaultlib.start_for_linear_array_ap_fixed_...\n",
      "Compiling module xil_defaultlib.start_for_linear_array_ap_fixed_...\n",
      "Compiling module xil_defaultlib.myproject\n",
      "Compiling module xil_defaultlib.Block_myproject_axi_exit45_proc\n",
      "Compiling module xil_defaultlib.myproject_axi_lshr_32ns_32ns_32_...\n",
      "Compiling module xil_defaultlib.myproject_axi_shl_64ns_32ns_64_2...\n",
      "Compiling module xil_defaultlib.Loop_2_proc\n",
      "Compiling module xil_defaultlib.fifo_w8_d65536_A_x\n",
      "Compiling module xil_defaultlib.fifo_w1_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w1_d2_A\n",
      "Compiling module xil_defaultlib.fifo_w8_d1_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w8_d1_A_x\n",
      "Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w8_d2_A\n",
      "Compiling module xil_defaultlib.start_for_myproject_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_myproject_U0\n",
      "Compiling module xil_defaultlib.start_for_Block_myproject_axi_ex...\n",
      "Compiling module xil_defaultlib.start_for_Block_myproject_axi_ex...\n",
      "Compiling module xil_defaultlib.myproject_axi\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=32)\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=1)\n",
      "Compiling module xil_defaultlib.AESL_axi_s_in_r\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=5,WIDTH=32)\n",
      "Compiling module xil_defaultlib.fifo(DEPTH=5,WIDTH=1)\n",
      "Compiling module xil_defaultlib.AESL_axi_s_out_r\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_myproject_axi_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot myproject_axi\n",
      "\n",
      "****** Webtalk v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/xsim.dir/myproject_axi/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-206] Exiting Webtalk at Sun Feb  4 10:30:41 2024...\n",
      "\n",
      "****** xsim v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/myproject_axi/xsim_script.tcl\n",
      "# xsim {myproject_axi} -autoloadwcfg -tclbatch {myproject_axi.tcl}\n",
      "Vivado Simulator 2020.1\n",
      "Time resolution is 1 ps\n",
      "source myproject_axi.tcl\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set out_group [add_wave_group out(axis) -into $coutputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TREADY -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TVALID -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TLAST -into $out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TDATA -into $out_group -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set in_group [add_wave_group in(axis) -into $cinputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TREADY -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TVALID -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TLAST -into $in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TDATA -into $in_group -radix hex\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_myproject_axi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_data -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_last_V -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_data -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_last_V -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_in_data -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_in_last_V -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_out_data -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/LENGTH_out_last_V -into $tb_portdepth_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_out_group [add_wave_group out(axis) -into $tbcoutputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TREADY -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TVALID -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TLAST -into $tb_out_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/out_r_TDATA -into $tb_out_group -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_in_group [add_wave_group in(axis) -into $tbcinputgroup]\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TREADY -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TVALID -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TLAST -into $tb_in_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_myproject_axi_top/in_r_TDATA -into $tb_in_group -radix hex\n",
      "## save_wave_config myproject_axi.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [100.00%] @ \"8520083000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 8520102500 ps : File \"/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v\" Line 218\n",
      "run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:46 . Memory (MB): peak = 2065.594 ; gain = 0.000 ; free physical = 1497 ; free virtual = 36430\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Sun Feb  4 10:33:32 2024...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 0 }\n",
      " { data: 0.0078125, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/rtl_cosim_results.log\n",
      "INFO:\n",
      "Report time       : dom 04 fev 2024 10:30:30 -03.\n",
      "Solution          : solution1.\n",
      "Simulation tool   : xsim.\n",
      "\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |                    Latency                    |                    Interval                   |\n",
      "+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "\n",
      "***** C/RTL SIMULATION COMPLETED IN 0h3m31s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 10:33:40 2024...\n",
      "***** EXPORT IP COMPLETED IN 0h0m11s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 299.82 seconds; peak allocated memory: 944.218 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Sun Feb  4 10:33:43 2024...\n",
      "Vivado synthesis report not found.\n",
      "Implementation report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Sun Feb  4 10:34:05 2024] Launched design_1_xbar_0_synth_1, design_1_auto_pc_1_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_us_1_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_us_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_xbar_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_auto_us_0_synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "synth_1: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Sun Feb  4 10:34:05 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.859 ; gain = 214.105 ; free physical = 1859 ; free virtual = 36928\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Sun Feb  4 10:34:05 2024] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2155.883 ; gain = 0.000 ; free physical = 6886 ; free virtual = 36074\n",
      "INFO: [Netlist 29-17] Analyzing 2639 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.008 ; gain = 0.000 ; free physical = 6745 ; free virtual = 35943\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 696 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  RAM64M => RAM64M (RAMD64E(x4)): 350 instances\n",
      "  RAM64X1D => RAM64X1D (RAMD64E(x2)): 340 instances\n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2362.008 ; gain = 206.125 ; free physical = 6745 ; free virtual = 35943\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2362.008 ; gain = 0.000 ; free physical = 6729 ; free virtual = 35925\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1458e8ef7\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2745.480 ; gain = 383.473 ; free physical = 6286 ; free virtual = 35501\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 4 inverter(s) to 28 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 140993a5e\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6130 ; free virtual = 35367\n",
      "INFO: [Opt 31-389] Phase Retarget created 24 cells and removed 111 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1d8919294\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6131 ; free virtual = 35365\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 288 cells and removed 728 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 1b013818e\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6126 ; free virtual = 35360\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 688 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 1b013818e\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6128 ; free virtual = 35362\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 154c6a243\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6132 ; free virtual = 35366\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 1e42db6ff\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6132 ; free virtual = 35366\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              24  |             111  |                                             24  |\n",
      "|  Constant propagation         |             288  |             728  |                                             24  |\n",
      "|  Sweep                        |               0  |             688  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6131 ; free virtual = 35365\n",
      "Ending Logic Optimization Task | Checksum: 136bad409\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.387 ; gain = 0.000 ; free physical = 6131 ; free virtual = 35365\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 172 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 97 WE to EN ports\n",
      "Number of BRAM Ports augmented: 51 newly gated: 121 Total Ports: 344\n",
      "Ending PowerOpt Patch Enables Task | Checksum: 18aca259e\n",
      "\n",
      "Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6033 ; free virtual = 35272\n",
      "Ending Power Optimization Task | Checksum: 18aca259e\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3466.043 ; gain = 553.656 ; free physical = 6074 ; free virtual = 35313\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Logic Optimization Task | Checksum: 1ca2248a5\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6084 ; free virtual = 35325\n",
      "Ending Final Cleanup Task | Checksum: 1ca2248a5\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6083 ; free virtual = 35324\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6083 ; free virtual = 35324\n",
      "Ending Netlist Obfuscation Task | Checksum: 1ca2248a5\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6083 ; free virtual = 35324\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3466.043 ; gain = 1104.035 ; free physical = 6083 ; free virtual = 35324\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3466.043 ; gain = 0.000 ; free physical = 6079 ; free virtual = 35323\n",
      "INFO: [Common 17-1381] The checkpoint '/home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/webphy/Desktop/dnn_processor/hls4ml/deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "ERROR: [DRC UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 290 of such cell types but only 280 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "60 Infos, 3 Warnings, 0 Critical Warnings and 2 Errors encountered.\n",
      "place_design failed\n",
      "ERROR: [Common 17-39] 'place_design' failed due to earlier errors.\n",
      "\n",
      "INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 10:39:51 2024...\n",
      "[Sun Feb  4 10:39:52 2024] impl_1 finished\n",
      "WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'\n",
      "wait_on_run: Time (s): cpu = 00:08:44 ; elapsed = 00:05:47 . Memory (MB): peak = 2433.859 ; gain = 0.000 ; free physical = 6052 ; free virtual = 35317\n",
      "# open_run impl_1\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ERROR: [Common 17-69] Command failed: Run 'impl_1' failed. Unable to open\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 10:39:52 2024...\n",
      "Vivado synthesis report not found.\n",
      "Implementation report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSimResults': [['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '1', '}'],\n",
       "  []],\n",
       " 'CosimResults': [['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0.0078125,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '0', '}'],\n",
       "  ['{', 'data:', '0,', 'last:', '1', '}'],\n",
       "  []],\n",
       " 'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '6.887',\n",
       "  'BestLatency': '25755284',\n",
       "  'WorstLatency': '25756366',\n",
       "  'IntervalMin': '1703938',\n",
       "  'IntervalMax': '25755650',\n",
       "  'BRAM_18K': '331',\n",
       "  'DSP': '5',\n",
       "  'FF': '19930',\n",
       "  'LUT': '37522',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '280',\n",
       "  'AvailableDSP': '220',\n",
       "  'AvailableFF': '106400',\n",
       "  'AvailableLUT': '53200',\n",
       "  'AvailableURAM': '0'},\n",
       " 'CosimReport': {'RTL': 'Verilog',\n",
       "  'Status': 'Pass',\n",
       "  'LatencyMin': 1703993,\n",
       "  'LatencyMax': 1703993,\n",
       "  'IntervalMin': 0,\n",
       "  'IntervalMax': 0,\n",
       "  'LatencyAvg': 1703993.0,\n",
       "  'IntervalAvg': 0.0}}"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(\n",
    "    reset=False, csim=True, synth=True, cosim=True, export=True, bitfile=True\n",
    ")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in deploy/qmodel_719_fifo_opt_pynq/hls4ml_prj/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C SIMULATION RESULT:\n",
      "INFO: [SIM 2] *************** CSIM start ***************\n",
      "INFO: [SIM 4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../../myproject_test.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject.cpp in debug mode\n",
      "   Compiling ../../../../firmware/myproject_axi.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "INFO: Unable to open input/predictions file, using default input.\n",
      "{ data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 0 }\n",
      " { data: 0, last: 1 }\n",
      " \n",
      "INFO: Saved inference results to file: tb_data/csim_results.log\n",
      "INFO: [SIM 1] CSim done with 0 errors.\n",
      "INFO: [SIM 3] *************** CSIM finish ***************\n",
      "\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject_axi'\n",
      "================================================================\n",
      "* Date:           Sun Feb  4 10:29:57 2024\n",
      "\n",
      "* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: zynq\n",
      "* Target device:  xc7z020-clg400-1\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing: \n",
      "    * Summary: \n",
      "    +--------+---------+----------+------------+\n",
      "    |  Clock |  Target | Estimated| Uncertainty|\n",
      "    +--------+---------+----------+------------+\n",
      "    |ap_clk  | 5.00 ns | 6.887 ns |   0.62 ns  |\n",
      "    +--------+---------+----------+------------+\n",
      "\n",
      "+ Latency: \n",
      "    * Summary: \n",
      "    +----------+----------+-----------+-----------+---------+----------+----------+\n",
      "    |   Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline |\n",
      "    |    min   |    max   |    min    |    max    |   min   |    max   |   Type   |\n",
      "    +----------+----------+-----------+-----------+---------+----------+----------+\n",
      "    |  25755284|  25756366| 0.177 sec | 0.177 sec |  1703938|  25755650| dataflow |\n",
      "    +----------+----------+-----------+-----------+---------+----------+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +------------------------------------+---------------------------------+----------+----------+-----------+-----------+---------+----------+----------+\n",
      "        |                                    |                                 |   Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline |\n",
      "        |              Instance              |              Module             |    min   |    max   |    min    |    max    |   min   |    max   |   Type   |\n",
      "        +------------------------------------+---------------------------------+----------+----------+-----------+-----------+---------+----------+----------+\n",
      "        |myproject_U0                        |myproject                        |  25755283|  25756365| 0.177 sec | 0.177 sec |   327682|  25755650| dataflow |\n",
      "        |Loop_2_proc_U0                      |Loop_2_proc                      |        56|        56|  0.386 us |  0.386 us |       56|        56|   none   |\n",
      "        |Loop_1_proc294_U0                   |Loop_1_proc294                   |   1703937|   1703937| 11.735 ms | 11.735 ms |  1703937|   1703937|   none   |\n",
      "        |Block_myproject_axi_exit45_proc_U0  |Block_myproject_axi_exit45_proc  |         0|         0|    0 ns   |    0 ns   |        0|         0|   none   |\n",
      "        +------------------------------------+---------------------------------+----------+----------+-----------+-----------+---------+----------+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|DSP              |        -|      -|       -|      -|    -|\n",
      "|Expression       |        -|      -|       0|     24|    -|\n",
      "|FIFO             |       96|      -|    1948|   6756|    -|\n",
      "|Instance         |      235|      5|   17977|  30697|    -|\n",
      "|Memory           |        -|      -|       -|      -|    -|\n",
      "|Multiplexer      |        -|      -|       -|     45|    -|\n",
      "|Register         |        -|      -|       5|      -|    -|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Total            |      331|      5|   19930|  37522|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Available        |      280|    220|  106400|  53200|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "|Utilization (%)  |      118|      2|      18|     70|    0|\n",
      "+-----------------+---------+-------+--------+-------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+\n",
      "    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|\n",
      "    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+\n",
      "    |Block_myproject_axi_exit45_proc_U0  |Block_myproject_axi_exit45_proc  |        0|      0|     42|    103|    0|\n",
      "    |Loop_1_proc294_U0                   |Loop_1_proc294                   |        0|      0|    720|   1290|    0|\n",
      "    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    741|    922|    0|\n",
      "    |myproject_U0                        |myproject                        |      235|      5|  16474|  28382|    0|\n",
      "    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+\n",
      "    |Total                               |                                 |      235|      5|  17977|  30697|    0|\n",
      "    +------------------------------------+---------------------------------+---------+-------+-------+-------+-----+\n",
      "\n",
      "CO-SIMULATION RESULT:\n",
      "Report time       : dom 04 fev 2024 10:30:30 -03.\n",
      "Solution          : solution1.\n",
      "Simulation tool   : xsim.\n",
      "\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |                    Latency                    |                    Interval                   |\n",
      "+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+\n",
      "|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|\n",
      "+----------+----------+-----------------------------------------------+-----------------------------------------------+\n",
      "\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(f\"deploy/qmodel_{trial_id}_fifo_opt_pynq/hls4ml_prj\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
