<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_hw_defs.h source code [master/drivers/net/qede/base/ecore_hw_defs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="igu_ctrl_cmd,igu_ctrl_reg "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/qede/base/ecore_hw_defs.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_hw_defs.h.html'>ecore_hw_defs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/_ECORE_IGU_DEF_H_">_ECORE_IGU_DEF_H_</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/_ECORE_IGU_DEF_H_" data-ref="_M/_ECORE_IGU_DEF_H_">_ECORE_IGU_DEF_H_</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* Fields of IGU PF CONFIGRATION REGISTER */</i></td></tr>
<tr><th id="11">11</th><td><i>/* function enable        */</i></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_FUNC_EN" data-ref="_M/IGU_PF_CONF_FUNC_EN">IGU_PF_CONF_FUNC_EN</dfn>       (0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="13">13</th><td><i>/* MSI/MSIX enable        */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_MSI_MSIX_EN" data-ref="_M/IGU_PF_CONF_MSI_MSIX_EN">IGU_PF_CONF_MSI_MSIX_EN</dfn>   (0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="15">15</th><td><i>/* INT enable             */</i></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_INT_LINE_EN" data-ref="_M/IGU_PF_CONF_INT_LINE_EN">IGU_PF_CONF_INT_LINE_EN</dfn>   (0x1 &lt;&lt; 2)</u></td></tr>
<tr><th id="17">17</th><td><i>/* attention enable       */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_ATTN_BIT_EN" data-ref="_M/IGU_PF_CONF_ATTN_BIT_EN">IGU_PF_CONF_ATTN_BIT_EN</dfn>   (0x1 &lt;&lt; 3)</u></td></tr>
<tr><th id="19">19</th><td><i>/* single ISR mode enable */</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_SINGLE_ISR_EN" data-ref="_M/IGU_PF_CONF_SINGLE_ISR_EN">IGU_PF_CONF_SINGLE_ISR_EN</dfn> (0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="21">21</th><td><i>/* simd all ones mode     */</i></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/IGU_PF_CONF_SIMD_MODE" data-ref="_M/IGU_PF_CONF_SIMD_MODE">IGU_PF_CONF_SIMD_MODE</dfn>     (0x1 &lt;&lt; 5)</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* Fields of IGU VF CONFIGRATION REGISTER */</i></td></tr>
<tr><th id="25">25</th><td><i>/* function enable        */</i></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/IGU_VF_CONF_FUNC_EN" data-ref="_M/IGU_VF_CONF_FUNC_EN">IGU_VF_CONF_FUNC_EN</dfn>        (0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="27">27</th><td><i>/* MSI/MSIX enable        */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/IGU_VF_CONF_MSI_MSIX_EN" data-ref="_M/IGU_VF_CONF_MSI_MSIX_EN">IGU_VF_CONF_MSI_MSIX_EN</dfn>    (0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="29">29</th><td><i>/* single ISR mode enable */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/IGU_VF_CONF_SINGLE_ISR_EN" data-ref="_M/IGU_VF_CONF_SINGLE_ISR_EN">IGU_VF_CONF_SINGLE_ISR_EN</dfn>  (0x1 &lt;&lt; 4)</u></td></tr>
<tr><th id="31">31</th><td><i>/* Parent PF              */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/IGU_VF_CONF_PARENT_MASK" data-ref="_M/IGU_VF_CONF_PARENT_MASK">IGU_VF_CONF_PARENT_MASK</dfn>    (0xF)</u></td></tr>
<tr><th id="33">33</th><td><i>/* Parent PF              */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/IGU_VF_CONF_PARENT_SHIFT" data-ref="_M/IGU_VF_CONF_PARENT_SHIFT">IGU_VF_CONF_PARENT_SHIFT</dfn>   5</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* Igu control commands</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><b>enum</b> <dfn class="type def" id="igu_ctrl_cmd" title='igu_ctrl_cmd' data-ref="igu_ctrl_cmd">igu_ctrl_cmd</dfn> {</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="IGU_CTRL_CMD_TYPE_RD" title='IGU_CTRL_CMD_TYPE_RD' data-ref="IGU_CTRL_CMD_TYPE_RD">IGU_CTRL_CMD_TYPE_RD</dfn>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="IGU_CTRL_CMD_TYPE_WR" title='IGU_CTRL_CMD_TYPE_WR' data-ref="IGU_CTRL_CMD_TYPE_WR">IGU_CTRL_CMD_TYPE_WR</dfn>,</td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="MAX_IGU_CTRL_CMD" title='MAX_IGU_CTRL_CMD' data-ref="MAX_IGU_CTRL_CMD">MAX_IGU_CTRL_CMD</dfn></td></tr>
<tr><th id="42">42</th><td>};</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/* Control register for the IGU command register</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><b>struct</b> <dfn class="type def" id="igu_ctrl_reg" title='igu_ctrl_reg' data-ref="igu_ctrl_reg">igu_ctrl_reg</dfn> {</td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="igu_ctrl_reg::ctrl_data" title='igu_ctrl_reg::ctrl_data' data-ref="igu_ctrl_reg::ctrl_data">ctrl_data</dfn>;</td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_FID_MASK" data-ref="_M/IGU_CTRL_REG_FID_MASK">IGU_CTRL_REG_FID_MASK</dfn>		0xFFFF /* Opaque_FID	 */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_FID_SHIFT" data-ref="_M/IGU_CTRL_REG_FID_SHIFT">IGU_CTRL_REG_FID_SHIFT</dfn>		0</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_PXP_ADDR_MASK" data-ref="_M/IGU_CTRL_REG_PXP_ADDR_MASK">IGU_CTRL_REG_PXP_ADDR_MASK</dfn>	0xFFF /* Command address */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_PXP_ADDR_SHIFT" data-ref="_M/IGU_CTRL_REG_PXP_ADDR_SHIFT">IGU_CTRL_REG_PXP_ADDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_RESERVED_MASK" data-ref="_M/IGU_CTRL_REG_RESERVED_MASK">IGU_CTRL_REG_RESERVED_MASK</dfn>	0x1</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_RESERVED_SHIFT" data-ref="_M/IGU_CTRL_REG_RESERVED_SHIFT">IGU_CTRL_REG_RESERVED_SHIFT</dfn>	28</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_TYPE_MASK" data-ref="_M/IGU_CTRL_REG_TYPE_MASK">IGU_CTRL_REG_TYPE_MASK</dfn>		0x1 /* use enum igu_ctrl_cmd */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IGU_CTRL_REG_TYPE_SHIFT" data-ref="_M/IGU_CTRL_REG_TYPE_SHIFT">IGU_CTRL_REG_TYPE_SHIFT</dfn>		31</u></td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#<span data-ppcond="7">endif</span></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_dev.c.html'>master/drivers/net/qede/base/ecore_dev.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
