{"Wang Tek Kee": [0.7980546951293945, ["The Use of CAD Frameworks in a CIM Environment", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", 5, "dac", 1994]], "Yachyang Sun": [0.5, ["Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture", ["Yachyang Sun", "C. L. Liu"], "https://doi.org/10.1145/196244.196327", 6, "dac", 1994]], "Nam Sung Woo": [0.9872660338878632, ["Layout Driven Logic Synthesis for FPGAs", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", 6, "dac", 1994]], "Moon-Jung Chung": [0.9994046837091446, ["Design Methodology Management Using Graph Grammars", ["Reid A. Baldwin", "Moon-Jung Chung"], "https://doi.org/10.1145/196244.196472", 7, "dac", 1994]], "Byung Ro Moon": [0.9969822913408279, ["A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs", ["Thang Nguyen Bui", "Byung Ro Moon"], "https://doi.org/10.1145/196244.196607", 6, "dac", 1994]], "Sun Young Hwang": [0.9997736215591431, ["Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals", ["Hong Shin Jun", "Sun Young Hwang"], "https://doi.org/10.1145/196244.196528", 5, "dac", 1994]]}