# RISC-V-Tapeout-week-0-by-Fake-Naveen
A collaborative initiative by VSD and IIT Gandhinagar, the RISC-V SoC Tapeout Program offers a hands-on journey through SoC design and tapeout using the RISC-V ISA. Participants learn RTL, simulation, synthesis, physical design, and verification, bridging academics with real chip design
