{"titles": ["Csrnet: Dilated convolutional neural networks for understanding the highly congested scenes", "Springer handbook of automation", "Architecture evaluation for power-efficient FPGAs", "3-D nFPGA: A reconfigurable architecture for 3-D CMOS/nanomaterial hybrid digital circuits", "The sixth visual object tracking vot2018 challenge results", "FPGA design automation: A survey", "FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs", "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs", "Power modeling and characteristics of field programmable gate arrays", "BLESS: bloom filter-based error correction solution for high-throughput sequencing reads", "Low-power high-level synthesis for FPGA architectures", "Blueshift: Designing processors for timing speculation from the ground up.", "Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture", "Reconfigurable circuit design with nanomaterials", "Register binding and port assignment for multiplexer optimization", "An efficient compiler framework for cache bypassing on GPUs", "High-level synthesis: productivity, performance, and software constraints", "DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", "Efficient GPU spatial-temporal multitasking", "Improving high level synthesis optimization opportunity through polyhedral transformations", "Low-power technology mapping for FPGA architectures with dual supply voltages", "A fast digital predistortion algorithm for radio-frequency power amplifier linearization with loop delay compensation", "Nanoelectronic circuit design", "A SPICE-compatible model of graphene nano-ribbon field-effect transistors enabling circuit-level delay and power analysis under process variation", "DynaTune: circuit-level optimization for timing speculation considering dynamic path behavior", "High-level power estimation and low-power design space exploration for FPGAs", "Performance-driven mapping for CPLD architectures", "A novel SoC architecture on FPGA for ultra fast face detection", "An accurate GPU performance model for effective control flow divergence optimization", "High-performance video content recognition with long-term recurrent convolutional network for FPGA", "Improving polyhedral code generation for high-level synthesis", "Real-time object tracking system on FPGAs", "Hardware acceleration of the pair-HMM algorithm for DNA variant calling", "High level synthesis of stereo matching: Productivity, performance, and software constraints", "GlitchMap: An FPGA technology mapper for low power considering glitches", "xpilot: A platform-based behavioral synthesis system", "Optimal module and voltage assignment for low-power", "Multilevel granularity parallelism synthesis on FPGAs", "Design flow of accelerating hybrid extremely low bit-width neural network in embedded FPGA", "LOPASS: A low-power architectural synthesis system for FPGAs with interconnect estimation and optimization", "Optimal simultaneous mapping and clustering for FPGA delay optimization", "Cnpuf: A carbon nanotube-based physically unclonable function for secure low-energy hardware design", "A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", "FPGA/DNN Co-Design: An Efficient Design Methodology for 1oT Intelligence on the Edge", "A routing approach to reduce glitches in low power FPGAs", "A study of high-level synthesis: Promises and challenges", "Machine learning on FPGAs to face the IoT revolution", "High level synthesis of complex applications: An h. 264 video decoder", "A real-time 3D sound localization system with miniature microphone array for virtual reality", "Framework for experimenting with QoS for multimedia services", "Highly accurate SPICE-compatible modeling for single-and double-gate GNRFETs with studies on technology scaling", "Fast and effective placement and routing directed high-level synthesis for FPGAs", "Delay optimal low-power circuit clustering for FPGAs with dual supply voltages", "Optimality study of resource binding with multi-Vdds", "Platform choices and design demands for IoT platforms: cost, power, and performance tradeoffs", "High-level synthesis with behavioral-level multicycle path analysis", "FastYield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization", "Cloud-DNN: An open framework for mapping DNN models to cloud FPGAs", "System-of-PUFs: multilevel security for embedded systems", "Efficient ASIP design for configurable processors with fine-grained resource sharing", "Robust blind image watermarking based on chaotic mixtures", "High-level synthesis for low-power design", "Efficient compilation of CUDA kernels for high-performance computing on FPGAs", "DDBDD: Delay-driven BDD synthesis for FPGAs", "BLESS 2: accurate, memory-efficient and fast error correction method", "Architecture and performance evaluation of 3D CMOS-NEM FPGA", "Technology mapping and clustering for FPGA architectures with dual supply voltages", "Real-time implementation and performance optimization of 3D sound localization on GPUs", "Clock tree synthesis under aggressive buffer insertion", "Transistors: types, materials and applications", "High-performance CUDA kernel execution on FPGAs", "High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths", "Graphene nano-ribbon field-effect transistors as future low-power devices", "Application-transparent near-memory processing architecture with memory channel network", "Hybrid quick error detection (H-QED): Accelerator validation and debug using high-level synthesis principles", "High-level synthesis of multiple dependent CUDA kernels on FPGA", "Analytical SPICE-compatible model of Schottky-barrier-type GNRFETs with performance analysis", "Schottky-barrier-type graphene nano-ribbon field-effect transistors: a study on compact modeling, process variation, and circuit performance", "Face recognition with hybrid efficient convolution algorithms on FPGAs", "Accurate high-level modeling and automated hardware/software co-design for effective SoC design space exploration", "FCUDA-NoC: A scalable and efficient network-on-chip implementation for the CUDA-to-FPGA flow", "FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation", "JIT trace-based verification for high-level synthesis", "A polyhedral-based SystemC modeling and generation framework for effective low-power design space exploration", "FPGA accelerated DNA error correction", "Routing with graphene nanoribbons", "FPCNA: a field programmable carbon nanotube array", "Accelerating distributed reinforcement learning with in-switch computing", "A routing algorithm for graphene nanoribbon circuit", "Dynamic power estimation for deep submicron circuits with process variation", "Skynet: a hardware-efficient method for object detection and tracking on embedded systems", "Collaborative computing for heterogeneous integrated systems", "CCP: Common case promotion for improved timing error resilience with energy efficiency", "Analysis of circuit dynamic behavior with timed ternary decision diagram", "Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains", "Heterogeneous computing meets near-memory acceleration and high-level synthesis in the post-moore era", "Real-time system-level implementation of a telepresence robot using an embedded GPU platform", "A workload-adaptive and reconfigurable bus architecture for multicore processors", "Design and evaluation of a carbon nanotube-based programmable architecture", "Implementing neural machine translation with bi-directional GRU and attention mechanism on FPGAs using HLS", "New advances of high-level synthesis for efficient and reliable hardware design", "A fault-tolerant programmable voter for software-based N-modular redundancy", "Variation-aware layout-driven scheduling for performance yield optimization", "Throughput-oriented kernel porting onto FPGAs", "TIGER: tiled iterative genome assembler", "What everyone needs to know about carbon-based nanocircuits", "Asymmetric gate Schottky-barrier graphene nanoribbon FETs for low-power design", "Temperature aware statistical static timing analysis", "Extraction and representation of human body for pitching style recognition in broadcast baseball video", "Variation-aware placement for FPGAs with multi-cycle statistical timing analysis", "Workload adaptive shared memory multicore processors with reconfigurable interconnects", "Variation aware routing for three-dimensional FPGAS", "ASAP: ", "Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation", "AutoSLIDE: Automatic source-level instrumentation and debugging for HLS", "PolyPUF: Physically secure self-divergence", "AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs", "Analysis and modeling of collaborative execution strategies for heterogeneous CPU-FPGA architectures", "Acoustic landmarks contain more information about the phone string than other frames for automatic speech recognition with deep neural network acoustic model", "Behavioral-level IP integration in high-level synthesis", "Register and thread structure optimization for GPUs", "BDD-based circuit restructuring for reducing dynamic power", "Stance-based strike zone shaping and visualization in broadcast baseball video: providing reference for pitch location positioning", "Skynet: A champion model for dac-sdc on low power object detection", "Papers in", "Information dispersion for trojan defense through high-level synthesis", "FCUDA-SoC: Platform integration for field-programmable SoC with the CUDA-to-FPGA compiler", "Optimal blocker placement for mitigating the effects of geomagnetic induced currents using branch and cut algorithm", "A coarse-grained reconfigurable architecture with compilation for high performance", "Variation-aware placement with multi-cycle statistical timing analysis for FPGAs", "MP3 decoding on FPGA: a case study for floating point acceleration", "On-the-fly parallel data shuffling for graph processing on OpenCL-based FPGAs", "A bi-directional co-design approach to enable deep learning on IoT devices", "Rebooting the data access hierarchy of computing systems", "Designing high-quality hardware on a development effort budget: A study of the current state of high-level synthesis", "System-level design solutions: Enabling the IoT explosion", "Modeling of Gaussian network-based reconfigurable network-on-chip designs", "A scalable and high-density FPGA architecture with multi-level phase change memory", "A hardware architecture to deploy complex multiprocessor scheduling algorithms", "Integrated CUDA-to-FPGA synthesis with network-on-chip", "Fast large-scale optimal power flow analysis for smart grid through network reduction", "Hybrid circuit-switched NoC for low cost on-chip communication", "A new coarse-grained reconfigurable architecture with fast data relay and its compilation flow", "EDD: Efficient Differentiable DNN Architecture and Implementation Co-search for Embedded AI Solutions", "Compressing large-scale transformer-based models: A case study on bert", "Triangle counting and truss decomposition using FPGA", "Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices", "Cross-layer resilience in low-voltage digital systems: key insights", "High-Level Synthesis for side-channel defense", "CSL: Coordinated and scalable logic synthesis techniques for effective NBTI reduction", "ClusRed: Clustering and network reduction based probabilistic optimal power flow analysis for large-scale smart grids", "Accelerating sparse deep neural networks on fpgas", "T-DLA: An Open-source Deep Learning Accelerator for Ternarized DNN Models on Embedded FPGA", "When CTC training meets acoustic landmarks", "Deep neural network model and FPGA accelerator co-design: Opportunities and challenges", "Improved ASR for under-resourced languages through multi-task learning with acoustic landmarks", "AccDNN: An IP-based DNN generator for FPGAs", "Selecting frames for automatic speech recognition based on acoustic landmarks", "Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors", "Analysis of system reliability for cache coherence scheme in multi-processor", "Transformations for throughput optimization in high-level synthesis", "Analysis of digital circuit dynamic behavior with timed ternary decision diagrams for better-than-worst-case design", "SETmap: A soft error tolerant mapping algorithm for FPGA designs with low power", "HybridDNN: A Framework for High-Performance Hybrid DNN Accelerator Design and Implementation", "Leveraging Dynamic Partial Reconfiguration with Scalable ILP Based Task Scheduling", "NAIS: Neural architecture and implementation search and its applications in autonomous driving", "Poisoning attack on load forecasting", "Low-cost hardware architectures for mersenne modulo functional units", "C-mine: Data mining of logic common cases for improved timing error resilience with energy efficiency", "Compact modeling to device-and circuit-level evaluation of flexible TMD field-effect transistors", "Efficient GPGPU computing with cross-core resource sharing and core reconfiguration", "Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design", "Acceleration of the Pair-HMM algorithm for DNA variant calling", "FCUDA-HB: Hierarchical and scalable bus architecture generation on fpgas with the FCUDA flow", "Automated verification code generation in HLS using software execution traces", "Da vision 2015: from here to eternity", "New solutions for system-level and high-level synthesis", "C-mine: Data mining of logic common cases for low power synthesis of better-than-worst-case designs", "Efficient compilation of CUDA kernels for high-performance computing on FPGAs", "Transistors: Types, Materials and Applications, Chapter: Carbon nanomaterials transistors and circuits", "An optimal resource binding algorithm with inter-transition switching activities for low power", "Improving the Generalization Ability of Deep Neural Networks for Cross-Domain Visual Recognition", "A hybrid GPU+ FPGA system design for autonomous driving cars", "Near-Memory and In-Storage FPGA Acceleration for Emerging Cognitive Computing Workloads", "Automated Communication and Floorplan-Aware Hardware/Software Co-Design for SoC", "Analysis and optimization of I/O cache coherency strategies for SoC-FPGA device", "\u00b5L2Q: An Ultra-Low Loss Quantization Method for DNN Compression", "Cross-Layer Resilience: Challenges, Insights, and the Road Ahead", "A recurrent Markov state-space generative model for sequences", "FPGAs in Supercomputers: Opportunity or Folly?", "A hardware-efficient block matching algorithm and its hardware design for variable block size motion estimation in ultra-high-definition video encoding", "Introduction to the Special Section on Deep Learning in FPGAs", "Hybrid Quick Error Detection: Validation and Debug of SoCs Through High-Level Synthesis", "Emerging Technology and Architecture for Big-data Analytics", "Using Approximated Auditory Roughness as a Pre-Filtering Feature for Human Screaming and Affective Speech AED.", "SoC, NoC and Hierarchical Bus Implementations of Applications on FPGAs Using the FCUDA Flow", "A SPICE model of flexible transition metal dichalcogenide field-effect transistors", "High-level automation of custom hardware design for high-performance computing", "Challenges and opportunities of ESL design automation", "ESL Design Methodology", "Architecture and CAD for nanoscale and 3d FPGA", "FPCNA: A Carbon Nanotube-Based Programmable Architecture", "Efficiently mining frequent patterns in recent music query streams", "Interconnect-Driven Nanoelectronic Circuits", "Short Papers_", "Effective Algorithm-Accelerator Co-design for AI Solutions on Edge Devices", "DNNExplorer: A Framework for Modeling and Exploring a Novel Paradigm of FPGA-based DNN Accelerator", "Comprehensive assessment of error correction methods for high-throughput sequencing data", "VecQ: Minimal Loss DNN Model Compression With Vectorized Weight Quantization", "HaoCL: Harnessing Large-scale Heterogeneous Processors Made Easy", "System-level validation of systems-on-a-chip (SoC)", "Thanos: High-Performance CPU-GPU Based Balanced Graph Partitioning Using Cross-Decomposition", "A-QED Verification of Hardware Accelerators", "HELLO: A hybrid variant calling approach", "Is FPGA Useful for Hash Joins?", "A Flexible DNN Accelerator Design with Layer Pipeline for FPGAs", "Optimal Blocking Device Placement for Geomagnetic Disturbance Mitigation", "A Message from the New Editor-in-Chief", "On-the-fly parallel data shuffling for graph processing on OpenCL-based FPGAs", "GPU Acceleration of Advanced k-mer Counting for Computational Genomics", "Cost-Effective Error Detection Through Mersenne Modulo Shadow Datapaths", "Deep learning for better variant calling for cancer diagnosis and treatment", "ASP-DAC 2017 keynote speech I: In memory of Edward J. McCluskey: The next wave of pioneering innovations", "New Solutions for Cross-Layer System-Level and High-Level Synthesis", "Introduction to special section of international symposium on field-programmable gate arrays (FPGA) 2015", "FPGA 2016 chairs' welcome", "Flexible Transition Metal Dichalcogenide Field-Effect Transistor (TMDFET) HSPICE Model", "New algorithms for computation acceleration for large-scale smart grids", "Routing algorithms for electronic design automation", "Comprehensive optimization and practical design of power electronic systems under multiple competing performance demands", "Design-technology co-optimization in next generation lithography", "Energy-efficient latency tolerance for 1000-core data parallel processors with decoupled strands", "Evaluating the effect of process variation on silicon and graphene nano-ribbon based circuits", "2011 Index IEEE Transactions on Circuits and Systems II: Express Briefs Vol. 58", "Timing Analysis and Behavioral Synthesis with Process Variation", "High-Level Resource Binding and Allocation for Power and Performance Optimization", "VEBoC: Variation and error-aware design for billions of devices on a chip", "Hardware acceleration for sparse fourier image reconstruction", "7: Conclusions and future trends", "5: Design and synthesis with higher level of abstraction", "3: Technology mapping", "2: Routing and placement for FPGAs", "4: Physical synthesis", "6: Power otimization", "Foundations and Trends\u00ae in Electronic Design Automation", "Web based distributed computing environment for nanotechnology", "David Andrews, University of Arkansas Zachary Baker, Los Alamos National Laboratory J\u00fcrgen Becker, Karlsruhe Institute of Technology Michaela Blott, Xilinx", "Jason Agron, Intel Jason Anderson, University of Toronto David Andrews, University of Arkansas Kubilay Atasu, IBM", "Aakur, Sathyanarayanan 149 Abbas, Zia 31 Alizad, Sina Haji 19 Anik, Md Toufiq Hasan 189", "Optimal Blocking Device Placement for Geomagnetic Disturbance Mitigation", "DNNBuilder: an Automated Tool for Building High-Performance", "Technical Program Chair Anand Raghunathan Purdue Univ. West Lafayette, IN", "RESNA Annual Conference-2015", "CMOS-NEM FPGA", "ASAP 2017 Organizing Committee", "IEEE CIRCUITS AND SYSTEMS SOCIETY", "Platform Integration of CUDA-to-RTL High Level Synthesis", "System Synthesis and Automated Verification: Design Demands for IoT Devices", "10-Year retrospective most influential paper award", "A Code Optimization Framework for Performance Portability of GPU Kernels onto Custom Accelerators", "CASES 2013 Organization", "FPGA Leakage Power Reduction Using Asymmetric SRAM Cells", "Mobile 3D Vision\u2013Algorithm & Platform Challenges"], "ids": ["7c387ac7-28cb-4e51-bee2-21b2cb643539", "06714a8f-d422-4ef0-badc-c950c0b0bf37", "3a9b2f6e-249e-4fd0-a11e-de42e81fca2d", "1d939a38-d3d7-4ada-b913-fc3d95aa37d9", "998ca9f1-74b5-453e-b691-cdcec65c06a4", "3201a36c-6ffd-424f-83d4-51c2b5166c43", "98627414-b490-4b82-93a1-f4bc34c9ccf1", "56911dfc-d741-4278-8231-31a2bdb7f789", "2f3439b3-3aba-48a9-a4f9-a9ed8be7becc", "e25a9371-5686-4f2b-aa3d-7f427531c762", "8205fab7-11a4-4e51-b20b-6239632c44f7", "1d2d2dbf-b73f-4486-b3e5-be497a03e621", "fba11c2a-78fb-48db-a760-12a810cddded", "10a9c48b-3afc-485e-9082-0f2145faec1b", "6477fada-2f9f-4db6-b727-f371e81de960", "bdfb0ba8-da69-4c20-87c0-1ae9bd026dea", "42af9759-1e1a-40eb-aec6-dc9189f8abf4", "7a4372cf-dc2d-4d5c-8f3e-f789aa402475", "cd4de4d7-a1ae-4acd-af87-0e96578f719c", "33333cbe-ebc4-43ba-a2fa-5938f041d75e", "687bc7fb-4068-4b00-a24f-582324c7ddd2", "4f8819fb-6018-4a81-9859-28b28543c4c1", "a12b2271-d8c4-4ac8-b73a-ea1fd0298544", "2985a4e3-95ed-4fc6-a95b-668dcd9cb2c0", "ab13a767-fd2a-4dd7-9ba6-90dfed465a87", "22ce4eba-ce5e-4d49-a849-08046800f2f8", "cb9d60e4-6a30-4442-a81f-f8c63070a0fe", "d58d70fb-5ff5-4ff1-8316-9797a5449e98", "5a48268f-03af-49f1-922a-7e008b49cea3", "23fd2afc-a4bf-4308-ab45-69cdf2d96af0", "5b9a80ba-9578-485f-bed2-b5998b712f85", "3c28f545-006c-47da-8243-67b24ef35793", "d4a65e22-58ef-4130-87f2-e4af02c3dbb7", "297ca018-ff40-4b03-8e75-451d157f4e96", "8d6dc2c5-f884-47a3-ae8b-95618ec937be", "b30ce2dc-b67a-4761-824c-680e61243730", "864ddfb1-4b8a-44bd-8ad7-7a6b2d37b7d6", "24260993-b619-47b0-a866-94d39fd3b5a0", "630f07eb-152c-41f7-9172-64411ca38b01", "f101aedd-798b-4e8c-b910-e8bc082ddecc", "5cd7ae94-b0f3-4e10-b22d-a00001f5b3d8", "369c7e4d-292a-4c49-8ae8-22af773c3b44", "d47f5235-8d0f-495c-ab92-faa0ed7bb4f6", "3c8dc629-57f3-4c53-b01b-6dcb8f52012e", "778aca10-b0bf-4506-9bbb-9d7e0dc65db3", "22a1e19e-a590-49e6-b20f-2f62178dc7fc", "0918b7fd-71fc-42d5-acf7-b74dd28afbff", "bb31bea8-33b5-46fe-b004-b75fef0be297", "10cca002-0a6e-45e7-866b-829607fc5854", "81fe7c5a-3a83-425d-bdb7-126b21828254", "c7b06e3a-0a8f-4f05-894f-ad859555f5e5", "8b4cd186-fbcf-431f-ad8a-0854a378eeb9", "71482e87-1b8a-4adf-97e5-4351c19d3735", "7e49a838-b60b-4cd4-8a3e-d53547046493", "e1eaa6b9-5623-4406-97b8-1de0202d4415", "2405a4e9-4faa-4de9-a70d-0f6c37117fe6", "93710a83-b412-434d-bdff-1c96bc4a222f", "5e39b02e-1220-43eb-8487-6c45d4aeb622", "785a0039-a995-4567-90e3-f22639857277", "905b928a-9251-4a3d-9f2e-077b4c578de9", "98027937-588e-4159-85b1-f7ff27d0db9f", "da223796-4167-4df4-a081-6cf34397ee89", "c2a33e52-1dd2-4ac7-a578-e2e97a8c94cb", "9fa1a0ae-e3d8-42c5-99b1-5cf8ddd56be4", "c317158b-ba71-452f-9655-9be38b939ca8", "1e8dfba3-22d1-4d34-a543-793ce86483fd", "0908be24-2863-4984-996f-a2165276e031", "8235e3c3-9e8c-483e-8fbb-32e893a0fc1f", "227a3802-01d9-4019-90b4-33d58a0b76e1", "512429b8-a4a0-447b-bec4-08c423974bd2", "c34009c0-dc71-4cf4-8954-327ad1da5479", "4f5072f2-46e8-4dc5-80f8-a11a06f3353e", "928ca078-8bc8-4066-822b-0153b57131f4", "f6a76007-87f2-495b-abe4-cca4424474b3", "8c06a0fd-b670-4f66-b28f-8180bdf2a295", "ca13604a-e979-4266-a278-196ecd8e78ee", "df9841ac-1e76-4fb1-abc8-acf214a94d9c", "c67f37df-38cd-4567-912f-1ae7d4fa9b67", "3aed0a1c-53ac-4ae0-a99a-12907d3899c6", "af2bc8cb-cafa-4e94-b583-b25edb35abd5", "5828c9f0-24fb-47c1-a0ad-b2196daf567b", "6e4fb004-1f09-4ed2-8161-9bca403c0e3d", "5bc84ebb-3dcb-4dc0-a7f7-f4f30e5f51ea", "8af64814-b311-40e5-bc47-a83f2a2fad3e", "42acab87-eda5-4231-a96f-2a0e9f3b1521", "e42a7161-6710-4b97-a175-94583722699c", "1651c353-479e-45b4-943d-d026b2240b1d", "af0017d7-f903-4619-9c8c-f5f05f993375", "27f0020e-bf70-4db3-a4c7-dea9333bb889", "10dffc9b-1af0-463f-a966-e63eb2c79a02", "515faf96-298f-4da1-bc33-ec8d1cb8ced2", "27154749-117c-45a6-9d48-bffd70f1498f", "13052307-4a82-4b85-94d2-8133997a0fe8", "985ce85f-eb19-4273-a158-a178b4635152", "b639ef5c-1e6f-4eb9-a6e9-d2d0671ca6f8", "6dd838c1-f30c-48d8-9f7a-ad531eeb6d0e", "112c4563-1a6b-4d53-80fb-baee0d10e6bb", "c5ae5a52-f4b3-4bca-a928-8289b5395af7", "77fbc3a3-5b60-4dc7-b9e1-1a278130d7f8", "77dcab99-31d0-4138-9034-2fcc81d3c7b8", "52beb8ab-057b-4fcd-ad16-0d5d51076ccc", "6c2c6bbf-7e52-486e-b9e8-ea1e623cf413", "f5e56743-92cf-451b-be4e-59c02130f2e5", "8e41c450-bccf-4971-9eb7-a5ae8adf6823", "e251bddd-3b9a-488f-b9d8-1fdb4dc94d50", "92e1f46a-a4b7-4623-b3ca-bda983680157", "34d098d3-f2ba-4365-aed1-4348d8202f14", "abbe7627-9fe6-4f50-924f-925a37d544c0", "12bc5f85-d1e9-4abc-8be0-6fccfe2aa3f0", "a2b43a62-afc2-4e01-8f7b-e4e9e8626cb5", "ead1690e-9109-4fed-838f-4d9505092b47", "eeca1681-e212-496b-9abd-3dc92928c455", "9e7a29ea-1827-47a8-9ebf-a724d196f071", "9b3f1c88-0442-4dc3-b168-4afefd0bf1cc", "b1215a73-79dd-4107-804d-f8fccaa86d9c", "61c5d131-50b9-4edd-8a4e-e84b5a41abbb", "e2963f78-138e-466b-906b-f0bd8dbc4233", "17e5ce6d-6b80-48c8-84ba-e7e82065430d", "c1ec1771-8218-468c-a0bc-3244bbec9cda", "24ea20e9-dd48-4ee6-b540-cad81c5f1ebf", "0f130891-3a64-42ad-b87b-3eac3d67aa4f", "80e198c8-a7bd-4d47-b582-8613abfd2d08", "4c6c0413-654f-48c7-b83d-fc47445cc954", "f170a4c6-a22a-4690-ae22-8f4a0cd02881", "71482e87-1b8a-4adf-97e5-4351c19d3735", "8bf656ea-b7c3-4fcc-842e-61bb59911f8f", "6e944b29-036a-4584-a779-d23498e24956", "7d248f0e-b7ed-4484-81df-9b6a90da9ad7", "9c2c1b77-f40c-414c-a828-e14efa77d417", "abe5ac68-35be-43bf-b9af-91491655e7eb", "412446b7-d0f9-4f5b-a076-f5ce54052f4a", "8cff8710-6a0d-49d0-ad82-56552e4cfed1", "1d7c956e-b42c-493f-8132-1c636bf6380f", "563d6d13-c92a-43e0-b3ba-7bd0628ce57e", "6cc07e83-9157-4030-a284-932bace34ade", "3b47720c-9d20-4c94-b52b-0864221e8e9e", "0e516186-9dd0-45a7-ba91-988a642cac3f", "d566ebdd-e3b0-4f82-9cd1-749e52234e77", "4acebae7-5c74-46c7-b1b0-0daf7adcb70e", "3dc41f82-a27c-4a04-b603-e7daa0f90ed5", "ff17a0ec-3eb1-4f39-9c1f-729e6bd2b192", "70ace5b5-a764-4345-b0bd-8fdb707ef705", "3281638d-431b-4859-9ae6-ddc3a4f7b871", "f6cc3fd0-f0ba-4e64-9e5e-aca58a73d6f6", "abf823b2-e3a0-4e0d-8c4d-426f3e2fa203", "e70ed236-955b-4205-923e-6bb757cf1e0c", "53fdea6c-6a16-472d-8c02-7abdbe0260a0", "78f0fca7-6539-49f2-a548-7a2fa08dd104", "bb0616d8-0258-4c3c-8752-c936d25e458f", "9eb1cf5e-c6fa-4cf7-8c8a-2fb46aa09e05", "d0b2f298-73ed-4010-bd53-e5a5a76313c9", "2b10e230-a673-42f4-8829-f28a07154913"]}