Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 18:20:02 2025
| Host         : neils-windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: t1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.418        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.418        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 2.378ns (42.619%)  route 3.202ns (57.381%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  t1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    t1/state_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.732 r  t1/state_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.732    t1/state_reg[28]_i_1_n_6
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    t1/state_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.732    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.559ns  (logic 2.357ns (42.403%)  route 3.202ns (57.597%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  t1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    t1/state_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.711 r  t1/state_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.711    t1/state_reg[28]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    t1/state_reg[31]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.283ns (41.625%)  route 3.202ns (58.374%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  t1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    t1/state_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.637 r  t1/state_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.637    t1/state_reg[28]_i_1_n_5
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    t1/state_reg[30]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.267ns (41.455%)  route 3.202ns (58.545%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.398 r  t1/state_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.398    t1/state_reg[24]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.621 r  t1/state_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.621    t1/state_reg[28]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508    14.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.062    15.150    t1/state_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.264ns (41.423%)  route 3.202ns (58.577%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.618 r  t1/state_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.618    t1/state_reg[24]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    t1/state_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.243ns (41.197%)  route 3.202ns (58.803%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.597 r  t1/state_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.597    t1/state_reg[24]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    t1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.169ns (40.386%)  route 3.202ns (59.614%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.523 r  t1/state_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.523    t1/state_reg[24]_i_1_n_5
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    t1/state_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.523    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.153ns (40.208%)  route 3.202ns (59.792%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.284 r  t1/state_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.284    t1/state_reg[20]_i_1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.507 r  t1/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.507    t1/state_reg[24]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509    14.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    t1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.150ns (40.175%)  route 3.202ns (59.825%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.504 r  t1/state_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.504    t1/state_reg[20]_i_1_n_6
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    t1/state_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 t1/state_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.129ns (39.939%)  route 3.202ns (60.061%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  t1/state_reg[13]/Q
                         net (fo=2, routed)           0.809     6.418    t1/state_reg[13]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.124     6.542 r  t1/FSM_sequential_curr_state[2]_i_8/O
                         net (fo=1, routed)           0.798     7.340    t1/FSM_sequential_curr_state[2]_i_8_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.464 f  t1/FSM_sequential_curr_state[2]_i_4/O
                         net (fo=34, routed)          1.594     9.058    t1/FSM_sequential_curr_state[2]_i_4_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     9.182 r  t1/state[0]_i_6/O
                         net (fo=1, routed)           0.000     9.182    t1/state[0]_i_6_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.714 r  t1/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    t1/state_reg[0]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.828 r  t1/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    t1/state_reg[4]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.942 r  t1/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.942    t1/state_reg[8]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.056 r  t1/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.056    t1/state_reg[12]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.170 r  t1/state_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.170    t1/state_reg[16]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.483 r  t1/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.483    t1/state_reg[20]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    t1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.475    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  t1/state_reg[3]/Q
                         net (fo=2, routed)           0.172     1.788    t1/state_reg[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  t1/state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.833    t1/state[0]_i_3_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  t1/state_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    t1/state_reg[0]_i_1_n_4
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    t1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    t1/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  t1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  t1/state_reg[11]/Q
                         net (fo=2, routed)           0.172     1.787    t1/state_reg[11]
    SLICE_X0Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  t1/state[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    t1/state[8]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  t1/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    t1/state_reg[8]_i_1_n_4
    SLICE_X0Y14          FDCE                                         r  t1/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  t1/state_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    t1/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.473    t1/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  t1/state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  t1/state_reg[19]/Q
                         net (fo=2, routed)           0.172     1.786    t1/state_reg[19]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  t1/state[16]_i_2/O
                         net (fo=1, routed)           0.000     1.831    t1/state[16]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  t1/state_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    t1/state_reg[16]_i_1_n_4
    SLICE_X0Y16          FDCE                                         r  t1/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    t1/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  t1/state_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    t1/state_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  t1/state_reg[27]/Q
                         net (fo=2, routed)           0.172     1.784    t1/state_reg[27]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  t1/state[24]_i_2/O
                         net (fo=1, routed)           0.000     1.829    t1/state[24]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  t1/state_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    t1/state_reg[24]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    t1/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  t1/state_reg[31]/Q
                         net (fo=2, routed)           0.172     1.783    t1/state_reg[31]
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  t1/state[28]_i_2/O
                         net (fo=1, routed)           0.000     1.828    t1/state[28]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.891 r  t1/state_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    t1/state_reg[28]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    t1/state_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 t1/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  t1/state_reg[7]/Q
                         net (fo=2, routed)           0.172     1.787    t1/state_reg[7]
    SLICE_X0Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  t1/state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    t1/state[4]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  t1/state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    t1/state_reg[4]_i_1_n_4
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    t1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 t1/state_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  t1/state_reg[23]/Q
                         net (fo=2, routed)           0.173     1.786    t1/state_reg[23]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  t1/state[20]_i_2/O
                         net (fo=1, routed)           0.000     1.831    t1/state[20]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  t1/state_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    t1/state_reg[20]_i_1_n_4
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    t1/state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 t1/state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  t1/state_reg[15]/Q
                         net (fo=2, routed)           0.173     1.788    t1/state_reg[15]
    SLICE_X0Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  t1/state[12]_i_2/O
                         net (fo=1, routed)           0.000     1.833    t1/state[12]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.896 r  t1/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    t1/state_reg[12]_i_1_n_4
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    t1/clk_IBUF_BUFG
    SLICE_X0Y15          FDCE                                         r  t1/state_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    t1/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 t1/state_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  t1/state_reg[20]/Q
                         net (fo=2, routed)           0.184     1.797    t1/state_reg[20]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  t1/state[20]_i_5/O
                         net (fo=1, routed)           0.000     1.842    t1/state[20]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  t1/state_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    t1/state_reg[20]_i_1_n_7
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    t1/state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 t1/state_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t1/state_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  t1/state_reg[24]/Q
                         net (fo=2, routed)           0.184     1.796    t1/state_reg[24]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.841 r  t1/state[24]_i_5/O
                         net (fo=1, routed)           0.000     1.841    t1/state[24]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  t1/state_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    t1/state_reg[24]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    t1/state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    t1/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    t1/state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    t1/state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    t1/state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    t1/state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    t1/state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    t1/state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    t1/state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    t1/state_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    t1/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    t1/state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    t1/state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    t1/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    t1/state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    t1/state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.383ns (59.788%)  route 2.948ns (40.212%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=5, routed)           0.882     1.400    curr_state[0]
    SLICE_X2Y15          LUT3 (Prop_lut3_I1_O)        0.153     1.553 r  LED1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.066     3.619    LED1_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.712     7.330 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     7.330    LED1
    U16                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.977ns (63.242%)  route 2.312ns (36.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE                         0.000     0.000 r  LED2_reg/C
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LED2_reg/Q
                         net (fo=2, routed)           2.312     2.768    LED2_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.289 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     6.289    LED2
    L1                                                                r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.838ns  (logic 1.565ns (40.779%)  route 2.273ns (59.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.802     3.243    btnC_IBUF
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     3.367 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.471     3.838    next_state__0[0]
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.553ns  (logic 1.565ns (44.055%)  route 1.988ns (55.945%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.798     3.239    btnC_IBUF
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124     3.363 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.190     3.553    next_state__0[2]
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 1.603ns (47.783%)  route 1.752ns (52.217%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           1.369     2.821    btnR_IBUF
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.152     2.973 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     3.355    FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            FSM_sequential_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.896ns  (logic 1.601ns (55.270%)  route 1.296ns (44.730%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_IBUF_inst/O
                         net (fo=3, routed)           1.296     2.748    switch_IBUF
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.148     2.896 r  FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.896    FSM_sequential_curr_state[2]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.872ns  (logic 1.577ns (54.896%)  route 1.296ns (45.104%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_IBUF_inst/O
                         net (fo=3, routed)           1.296     2.748    switch_IBUF
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.872 r  FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.872    FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switch
                            (input port)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.870ns  (logic 1.577ns (54.935%)  route 1.294ns (45.065%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch (IN)
                         net (fo=0)                   0.000     0.000    switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch_IBUF_inst/O
                         net (fo=3, routed)           1.294     2.746    switch_IBUF
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.124     2.870 r  FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.870    FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.087ns  (logic 0.580ns (53.375%)  route 0.507ns (46.625%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE                         0.000     0.000 r  LED2_reg/C
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LED2_reg/Q
                         net (fo=2, routed)           0.507     0.963    LED2_OBUF
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.087 r  LED2_i_1/O
                         net (fo=1, routed)           0.000     1.087    p_0_in
    SLICE_X55Y80         FDRE                                         r  LED2_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.203ns (69.023%)  route 0.091ns (30.977%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[0]/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.091     0.249    next_state[0]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.203ns (59.166%)  route 0.140ns (40.834%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[1]/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.140     0.298    next_state[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.343 r  FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.206ns (58.828%)  route 0.144ns (41.172%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  FSM_sequential_next_state_reg[2]/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM_sequential_next_state_reg[2]/Q
                         net (fo=1, routed)           0.144     0.302    next_state[2]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.048     0.350 r  FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    FSM_sequential_curr_state[2]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE                         0.000     0.000 r  LED2_reg/C
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  LED2_reg/Q
                         net (fo=2, routed)           0.170     0.311    LED2_OBUF
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  LED2_i_1/O
                         net (fo=1, routed)           0.000     0.356    p_0_in
    SLICE_X55Y80         FDRE                                         r  LED2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.246ns (52.207%)  route 0.225ns (47.793%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[2]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_sequential_curr_state_reg[2]/Q
                         net (fo=5, routed)           0.170     0.318    curr_state[2]
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.098     0.416 r  FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.056     0.471    next_state__0[2]
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.210ns (44.172%)  route 0.265ns (55.828%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=5, routed)           0.146     0.310    curr_state[0]
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.046     0.356 r  FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.475    FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.246ns (45.174%)  route 0.299ns (54.826%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[2]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_sequential_curr_state_reg[2]/Q
                         net (fo=5, routed)           0.154     0.302    curr_state[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.098     0.400 r  FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.145     0.545    next_state__0[0]
    SLICE_X3Y15          LDCE                                         r  FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.363ns (67.892%)  route 0.645ns (32.108%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE                         0.000     0.000 r  LED2_reg/C
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LED2_reg/Q
                         net (fo=2, routed)           0.645     0.786    LED2_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.008 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000     2.008    LED2
    L1                                                                r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.524ns (69.707%)  route 0.662ns (30.293%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[2]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_sequential_curr_state_reg[2]/Q
                         net (fo=5, routed)           0.170     0.318    curr_state[2]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.102     0.420 r  LED1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.493     0.912    LED1_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.274     2.186 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     2.186    LED1
    U16                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.441ns (44.278%)  route 1.814ns (55.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.814     3.255    t1/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  t1/state_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.441ns (44.278%)  route 1.814ns (55.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.814     3.255    t1/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  t1/state_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.441ns (44.278%)  route 1.814ns (55.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.814     3.255    t1/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  t1/state_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.441ns (44.278%)  route 1.814ns (55.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.814     3.255    t1/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  t1/state_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.508     4.849    t1/clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  t1/state_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.244%)  route 1.675ns (53.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    t1/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  t1/state_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     4.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.244%)  route 1.675ns (53.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    t1/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  t1/state_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     4.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.244%)  route 1.675ns (53.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    t1/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  t1/state_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     4.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.244%)  route 1.675ns (53.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.675     3.117    t1/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  t1/state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.509     4.850    t1/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  t1/state_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.441ns (48.554%)  route 1.527ns (51.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.527     2.968    t1/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  t1/state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511     4.852    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[20]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.441ns (48.554%)  route 1.527ns (51.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.527     2.968    t1/btnC_IBUF
    SLICE_X0Y17          FDCE                                         f  t1/state_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511     4.852    t1/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  t1/state_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.374     0.584    t1/btnC_IBUF
    SLICE_X0Y13          FDCE                                         f  t1/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.374     0.584    t1/btnC_IBUF
    SLICE_X0Y13          FDCE                                         f  t1/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.374     0.584    t1/btnC_IBUF
    SLICE_X0Y13          FDCE                                         f  t1/state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.374     0.584    t1/btnC_IBUF
    SLICE_X0Y13          FDCE                                         f  t1/state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y13          FDCE                                         r  t1/state_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.210ns (33.614%)  route 0.414ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.414     0.623    t1/btnC_IBUF
    SLICE_X0Y12          FDCE                                         f  t1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.210ns (33.614%)  route 0.414ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.414     0.623    t1/btnC_IBUF
    SLICE_X0Y12          FDCE                                         f  t1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.210ns (33.614%)  route 0.414ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.414     0.623    t1/btnC_IBUF
    SLICE_X0Y12          FDCE                                         f  t1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.210ns (33.614%)  route 0.414ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.414     0.623    t1/btnC_IBUF
    SLICE_X0Y12          FDCE                                         f  t1/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     1.989    t1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  t1/state_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.210ns (32.391%)  route 0.437ns (67.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.437     0.647    t1/btnC_IBUF
    SLICE_X0Y14          FDCE                                         f  t1/state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  t1/state_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            t1/state_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.210ns (32.391%)  route 0.437ns (67.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.437     0.647    t1/btnC_IBUF
    SLICE_X0Y14          FDCE                                         f  t1/state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    t1/clk_IBUF_BUFG
    SLICE_X0Y14          FDCE                                         r  t1/state_reg[11]/C





