Analysis & Synthesis report for NCO_quartus
Wed Sep 27 20:10:46 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Parameter Settings for User Entity Instance: pll_DAC_ADC:inst2|altpll:altpll_component
  9. Parameter Settings for User Entity Instance: cnt_sync:inst5
 10. Parameter Settings for User Entity Instance: pll_MCLK:inst1|altpll:altpll_component
 11. Partition Dependent Files
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40"
 14. Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1"
 15. Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank"
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 27 20:10:46 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; NCO_quartus                                 ;
; Top-level Entity Name              ; NCO_quartus                                 ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; NCO_quartus        ; NCO_quartus        ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  40.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+
; ../hdlsrc/pll_MCLK.v                         ; yes             ; User Wizard-Generated File         ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v                         ;         ;
; ../hdlsrc/auout_cs4334.v                     ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v                     ;         ;
; ../hdlsrc/rtl_module.v                       ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v                       ;         ;
; ../hdlsrc/pll_DAC_ADC.v                      ; yes             ; User Wizard-Generated File         ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v                      ;         ;
; ../hdlsrc/fre_sel.v                          ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v                          ;         ;
; ../hdlsrc/NCO/FilterCoef.v                   ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterCoef.v                   ;         ;
; ../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v ;         ;
; ../hdlsrc/NCO/subFilter.v                    ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v                    ;         ;
; ../hdlsrc/NCO/Filter.v                       ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v                       ;         ;
; ../hdlsrc/NCO/Discrete_FIR_Filter.v          ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v          ;         ;
; ../hdlsrc/NCO/DitherGen.v                    ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/DitherGen.v                    ;         ;
; ../hdlsrc/NCO/LookUpTableGen.v               ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/LookUpTableGen.v               ;         ;
; ../hdlsrc/NCO/WaveformGen.v                  ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v                  ;         ;
; ../hdlsrc/NCO/NCO_block.v                    ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v                    ;         ;
; ../hdlsrc/NCO/Subsystem.v                    ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v                    ;         ;
; ../hdlsrc/NCO/NCO.v                          ; yes             ; User Verilog HDL File              ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v                          ;         ;
; NCO_quartus.bdf                              ; yes             ; User Block Diagram/Schematic File  ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf               ;         ;
; altpll.tdf                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf                                   ;         ;
; aglobal131.inc                               ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/aglobal131.inc                               ;         ;
; stratix_pll.inc                              ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/stratix_pll.inc                              ;         ;
; stratixii_pll.inc                            ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/stratixii_pll.inc                            ;         ;
; cycloneii_pll.inc                            ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;         ;
; db/pll_dac_adc_altpll.v                      ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v       ;         ;
; db/pll_mclk_altpll.v                         ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v          ;         ;
; sld_signaltap.vhd                            ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;         ;
; sld_signaltap_impl.vhd                       ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                       ;         ;
; sld_ela_control.vhd                          ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;         ;
; lpm_shiftreg.tdf                             ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;         ;
; lpm_constant.inc                             ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_constant.inc                             ;         ;
; dffeea.inc                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/dffeea.inc                                   ;         ;
; sld_mbpmg.vhd                                ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;         ;
; sld_ela_trigger_flow_mgr.vhd                 ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;         ;
; sld_buffer_manager.vhd                       ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_7t14.tdf                       ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_7t14.tdf        ;         ;
; altdpram.tdf                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altdpram.tdf                                 ;         ;
; memmodes.inc                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/others/maxplus2/memmodes.inc                               ;         ;
; a_hdffe.inc                                  ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/a_hdffe.inc                                  ;         ;
; alt_le_rden_reg.inc                          ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;         ;
; altsyncram.inc                               ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altsyncram.inc                               ;         ;
; lpm_mux.tdf                                  ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;         ;
; muxlut.inc                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/muxlut.inc                                   ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/bypassff.inc                                 ;         ;
; altshift.inc                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/altshift.inc                                 ;         ;
; db/mux_jrc.tdf                               ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mux_jrc.tdf                ;         ;
; lpm_decode.tdf                               ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf                               ;         ;
; declut.inc                                   ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/declut.inc                                   ;         ;
; lpm_compare.inc                              ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_compare.inc                              ;         ;
; db/decode_4uf.tdf                            ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/decode_4uf.tdf             ;         ;
; lpm_counter.tdf                              ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf                              ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; cmpconst.inc                                 ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/cmpconst.inc                                 ;         ;
; lpm_counter.inc                              ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/lpm_counter.inc                              ;         ;
; alt_counter_stratix.inc                      ; yes             ; Megafunction                       ; f:/fpga/quartus13/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;         ;
; db/cntr_8fi.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_8fi.tdf               ;         ;
; db/cmpr_ifc.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_ifc.tdf               ;         ;
; db/cntr_95j.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_95j.tdf               ;         ;
; db/cntr_5fi.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_5fi.tdf               ;         ;
; db/cmpr_hfc.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_hfc.tdf               ;         ;
; db/cntr_p1j.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_p1j.tdf               ;         ;
; db/cmpr_efc.tdf                              ; yes             ; Auto-Generated Megafunction        ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_efc.tdf               ;         ;
; sld_rom_sr.vhd                               ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;         ;
; sld_hub.vhd                                  ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_hub.vhd                                  ;         ;
; sld_jtag_hub.vhd                             ; yes             ; Encrypted Megafunction             ; f:/fpga/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                             ;         ;
+----------------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------+---------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------+---------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |NCO_quartus|pll_MCLK:inst1    ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v    ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |NCO_quartus|pll_DAC_ADC:inst2 ; F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; no          ; No relevant changes     ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; yes         ; Dependent files changed ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_DAC_ADC:inst2|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------+
; Parameter Name                ; Value                         ; Type                   ;
+-------------------------------+-------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                ;
; PLL_TYPE                      ; Fast                          ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_DAC_ADC ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                ;
; LOCK_HIGH                     ; 1                             ; Untyped                ;
; LOCK_LOW                      ; 1                             ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                ;
; SKIP_VCO                      ; OFF                           ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                ;
; BANDWIDTH                     ; 0                             ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                ;
; DOWN_SPREAD                   ; 0                             ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                             ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 8                             ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK1_DIVIDE_BY                ; 5                             ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                             ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                ;
; DPA_DIVIDER                   ; 0                             ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                ;
; VCO_MIN                       ; 0                             ; Untyped                ;
; VCO_MAX                       ; 0                             ; Untyped                ;
; VCO_CENTER                    ; 0                             ; Untyped                ;
; PFD_MIN                       ; 0                             ; Untyped                ;
; PFD_MAX                       ; 0                             ; Untyped                ;
; M_INITIAL                     ; 0                             ; Untyped                ;
; M                             ; 0                             ; Untyped                ;
; N                             ; 1                             ; Untyped                ;
; M2                            ; 1                             ; Untyped                ;
; N2                            ; 1                             ; Untyped                ;
; SS                            ; 1                             ; Untyped                ;
; C0_HIGH                       ; 0                             ; Untyped                ;
; C1_HIGH                       ; 0                             ; Untyped                ;
; C2_HIGH                       ; 0                             ; Untyped                ;
; C3_HIGH                       ; 0                             ; Untyped                ;
; C4_HIGH                       ; 0                             ; Untyped                ;
; C5_HIGH                       ; 0                             ; Untyped                ;
; C6_HIGH                       ; 0                             ; Untyped                ;
; C7_HIGH                       ; 0                             ; Untyped                ;
; C8_HIGH                       ; 0                             ; Untyped                ;
; C9_HIGH                       ; 0                             ; Untyped                ;
; C0_LOW                        ; 0                             ; Untyped                ;
; C1_LOW                        ; 0                             ; Untyped                ;
; C2_LOW                        ; 0                             ; Untyped                ;
; C3_LOW                        ; 0                             ; Untyped                ;
; C4_LOW                        ; 0                             ; Untyped                ;
; C5_LOW                        ; 0                             ; Untyped                ;
; C6_LOW                        ; 0                             ; Untyped                ;
; C7_LOW                        ; 0                             ; Untyped                ;
; C8_LOW                        ; 0                             ; Untyped                ;
; C9_LOW                        ; 0                             ; Untyped                ;
; C0_INITIAL                    ; 0                             ; Untyped                ;
; C1_INITIAL                    ; 0                             ; Untyped                ;
; C2_INITIAL                    ; 0                             ; Untyped                ;
; C3_INITIAL                    ; 0                             ; Untyped                ;
; C4_INITIAL                    ; 0                             ; Untyped                ;
; C5_INITIAL                    ; 0                             ; Untyped                ;
; C6_INITIAL                    ; 0                             ; Untyped                ;
; C7_INITIAL                    ; 0                             ; Untyped                ;
; C8_INITIAL                    ; 0                             ; Untyped                ;
; C9_INITIAL                    ; 0                             ; Untyped                ;
; C0_MODE                       ; BYPASS                        ; Untyped                ;
; C1_MODE                       ; BYPASS                        ; Untyped                ;
; C2_MODE                       ; BYPASS                        ; Untyped                ;
; C3_MODE                       ; BYPASS                        ; Untyped                ;
; C4_MODE                       ; BYPASS                        ; Untyped                ;
; C5_MODE                       ; BYPASS                        ; Untyped                ;
; C6_MODE                       ; BYPASS                        ; Untyped                ;
; C7_MODE                       ; BYPASS                        ; Untyped                ;
; C8_MODE                       ; BYPASS                        ; Untyped                ;
; C9_MODE                       ; BYPASS                        ; Untyped                ;
; C0_PH                         ; 0                             ; Untyped                ;
; C1_PH                         ; 0                             ; Untyped                ;
; C2_PH                         ; 0                             ; Untyped                ;
; C3_PH                         ; 0                             ; Untyped                ;
; C4_PH                         ; 0                             ; Untyped                ;
; C5_PH                         ; 0                             ; Untyped                ;
; C6_PH                         ; 0                             ; Untyped                ;
; C7_PH                         ; 0                             ; Untyped                ;
; C8_PH                         ; 0                             ; Untyped                ;
; C9_PH                         ; 0                             ; Untyped                ;
; L0_HIGH                       ; 1                             ; Untyped                ;
; L1_HIGH                       ; 1                             ; Untyped                ;
; G0_HIGH                       ; 1                             ; Untyped                ;
; G1_HIGH                       ; 1                             ; Untyped                ;
; G2_HIGH                       ; 1                             ; Untyped                ;
; G3_HIGH                       ; 1                             ; Untyped                ;
; E0_HIGH                       ; 1                             ; Untyped                ;
; E1_HIGH                       ; 1                             ; Untyped                ;
; E2_HIGH                       ; 1                             ; Untyped                ;
; E3_HIGH                       ; 1                             ; Untyped                ;
; L0_LOW                        ; 1                             ; Untyped                ;
; L1_LOW                        ; 1                             ; Untyped                ;
; G0_LOW                        ; 1                             ; Untyped                ;
; G1_LOW                        ; 1                             ; Untyped                ;
; G2_LOW                        ; 1                             ; Untyped                ;
; G3_LOW                        ; 1                             ; Untyped                ;
; E0_LOW                        ; 1                             ; Untyped                ;
; E1_LOW                        ; 1                             ; Untyped                ;
; E2_LOW                        ; 1                             ; Untyped                ;
; E3_LOW                        ; 1                             ; Untyped                ;
; L0_INITIAL                    ; 1                             ; Untyped                ;
; L1_INITIAL                    ; 1                             ; Untyped                ;
; G0_INITIAL                    ; 1                             ; Untyped                ;
; G1_INITIAL                    ; 1                             ; Untyped                ;
; G2_INITIAL                    ; 1                             ; Untyped                ;
; G3_INITIAL                    ; 1                             ; Untyped                ;
; E0_INITIAL                    ; 1                             ; Untyped                ;
; E1_INITIAL                    ; 1                             ; Untyped                ;
; E2_INITIAL                    ; 1                             ; Untyped                ;
; E3_INITIAL                    ; 1                             ; Untyped                ;
; L0_MODE                       ; BYPASS                        ; Untyped                ;
; L1_MODE                       ; BYPASS                        ; Untyped                ;
; G0_MODE                       ; BYPASS                        ; Untyped                ;
; G1_MODE                       ; BYPASS                        ; Untyped                ;
; G2_MODE                       ; BYPASS                        ; Untyped                ;
; G3_MODE                       ; BYPASS                        ; Untyped                ;
; E0_MODE                       ; BYPASS                        ; Untyped                ;
; E1_MODE                       ; BYPASS                        ; Untyped                ;
; E2_MODE                       ; BYPASS                        ; Untyped                ;
; E3_MODE                       ; BYPASS                        ; Untyped                ;
; L0_PH                         ; 0                             ; Untyped                ;
; L1_PH                         ; 0                             ; Untyped                ;
; G0_PH                         ; 0                             ; Untyped                ;
; G1_PH                         ; 0                             ; Untyped                ;
; G2_PH                         ; 0                             ; Untyped                ;
; G3_PH                         ; 0                             ; Untyped                ;
; E0_PH                         ; 0                             ; Untyped                ;
; E1_PH                         ; 0                             ; Untyped                ;
; E2_PH                         ; 0                             ; Untyped                ;
; E3_PH                         ; 0                             ; Untyped                ;
; M_PH                          ; 0                             ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                ;
; CLK0_COUNTER                  ; G0                            ; Untyped                ;
; CLK1_COUNTER                  ; G0                            ; Untyped                ;
; CLK2_COUNTER                  ; G0                            ; Untyped                ;
; CLK3_COUNTER                  ; G0                            ; Untyped                ;
; CLK4_COUNTER                  ; G0                            ; Untyped                ;
; CLK5_COUNTER                  ; G0                            ; Untyped                ;
; CLK6_COUNTER                  ; E0                            ; Untyped                ;
; CLK7_COUNTER                  ; E1                            ; Untyped                ;
; CLK8_COUNTER                  ; E2                            ; Untyped                ;
; CLK9_COUNTER                  ; E3                            ; Untyped                ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                ;
; M_TIME_DELAY                  ; 0                             ; Untyped                ;
; N_TIME_DELAY                  ; 0                             ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                ;
; VCO_POST_SCALE                ; 0                             ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                   ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                ;
; CBXI_PARAMETER                ; pll_DAC_ADC_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III                   ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cnt_sync:inst5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; MAX_VAL        ; 511   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_MCLK:inst1|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; Fast                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_MCLK ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1536                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK0_DIVIDE_BY                ; 3125                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; pll_MCLK_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                      ;
+----------------------------------------------+--------------------+---------+----------------------------------+
; File                                         ; Location           ; Library ; Checksum                         ;
+----------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/aglobal131.inc       ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/altpll.tdf           ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/cycloneii_pll.inc    ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/stratix_pll.inc      ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc    ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; ../hdlsrc/auout_cs4334.v                     ; Project Directory  ; work    ; b78cf13d45e18f6a86320ce3b3d52241 ;
; ../hdlsrc/fre_sel.v                          ; Project Directory  ; work    ; 3e16096f6a40eb3ded6f8fd78d697b6a ;
; ../hdlsrc/NCO/Discrete_FIR_Filter.v          ; Project Directory  ; work    ; 44ac66e0c28f5e22d9ffc9f7c8d4a84f ;
; ../hdlsrc/NCO/DitherGen.v                    ; Project Directory  ; work    ; 65fb0937d90ff18d5242bf9450664dfd ;
; ../hdlsrc/NCO/Filter.v                       ; Project Directory  ; work    ; 0efa015de1ef041df76135dc9f5249f6 ;
; ../hdlsrc/NCO/FilterCoef.v                   ; Project Directory  ; work    ; b3c86f791945b5d9e21dc5780454c6b8 ;
; ../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v ; Project Directory  ; work    ; 00cc3e469b8bd773820a450e49d6f082 ;
; ../hdlsrc/NCO/LookUpTableGen.v               ; Project Directory  ; work    ; 852f613bf8d8e272608bc6f9c6ee2eb0 ;
; ../hdlsrc/NCO/NCO.v                          ; Project Directory  ; work    ; cda1518722408ac42c4760220d612144 ;
; ../hdlsrc/NCO/NCO_block.v                    ; Project Directory  ; work    ; b748e9f22cfff6dc36a920368f855c15 ;
; ../hdlsrc/NCO/subFilter.v                    ; Project Directory  ; work    ; 3ab7800328c1bb5e041a45688725e739 ;
; ../hdlsrc/NCO/Subsystem.v                    ; Project Directory  ; work    ; d40c518dbcfa35f056e773bac006fd54 ;
; ../hdlsrc/NCO/WaveformGen.v                  ; Project Directory  ; work    ; d62ca4602173a1a286ff209b6ff98f01 ;
; ../hdlsrc/pll_DAC_ADC.v                      ; Project Directory  ; work    ; a9441e8966496f0e8bec11d27abd6b6d ;
; ../hdlsrc/pll_MCLK.v                         ; Project Directory  ; work    ; 7ae800be4c5aedab234786bcbfd4f24f ;
; ../hdlsrc/rtl_module.v                       ; Project Directory  ; work    ; cc287da42f0ecb18162d31b054076742 ;
; db/pll_dac_adc_altpll.v                      ; Project Directory  ; work    ; 37e51e9407199447b2c7d351eb51a5f4 ;
; db/pll_mclk_altpll.v                         ; Project Directory  ; work    ; 873ff855fca37acd4f7c753bedc07221 ;
; NCO_quartus.bdf                              ; Project Directory  ; work    ; 91c9b8832866ac4a06ebca2f3e2d4729 ;
+----------------------------------------------+--------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 17                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 17                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 64960                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 55818                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                      ; Untyped        ;
; sld_segment_size                                ; 128                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                     ; String         ;
; sld_inversion_mask_length                       ; 72                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_40" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; tapout[43..34] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; tapout[17..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                          ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addin ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                ;
+-----------+-------+----------+----------------------------------------------------------------------------------------+
; syncReset ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 17                  ; 17               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:02     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Sep 27 20:10:40 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v
    Info (12023): Found entity 1: pll_MCLK
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v
    Info (12023): Found entity 1: auout_cs4334
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v
    Info (12023): Found entity 1: FIR
Warning (12090): Entity "mux" obtained from "../hdlsrc/mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v
    Info (12023): Found entity 1: mux
Info (12021): Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v
    Info (12023): Found entity 1: ADC_interface
    Info (12023): Found entity 2: DAC_interface
    Info (12023): Found entity 3: bus_LSB_staff_zero
    Info (12023): Found entity 4: shift_reg_SIPO
    Info (12023): Found entity 5: cnt_sync
    Info (12023): Found entity 6: cnt_incr
    Info (12023): Found entity 7: cnt_en_0to9
    Info (12023): Found entity 8: cnt_0to9
    Info (12023): Found entity 9: dec_2to4
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v
    Info (12023): Found entity 1: pll_DAC_ADC
Info (12021): Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v
    Info (12023): Found entity 1: fre_sel
    Info (12023): Found entity 2: fre_sel_32b
    Info (12023): Found entity 3: fre_sel_audio
Info (12021): Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v
    Info (12023): Found entity 1: clk_div_even
    Info (12023): Found entity 2: clk_odd_div
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v
    Info (12023): Found entity 1: FilterCoef
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v
    Info (12023): Found entity 1: FilterTapSystolicPreAddWvlIn
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v
    Info (12023): Found entity 1: subFilter
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v
    Info (12023): Found entity 1: Filter
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v
    Info (12023): Found entity 1: Discrete_FIR_Filter
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v
    Info (12023): Found entity 1: DitherGen
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v
    Info (12023): Found entity 1: LookUpTableGen
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v
    Info (12023): Found entity 1: WaveformGen
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v
    Info (12023): Found entity 1: NCO_block
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v
    Info (12023): Found entity 1: Subsystem
Info (12021): Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v
    Info (12023): Found entity 1: NCO_32
Info (12021): Found 1 design units, including 1 entities, in source file nco_quartus.bdf
    Info (12023): Found entity 1: NCO_quartus
Info (12127): Elaborating entity "NCO_quartus" for the top level hierarchy
Info (12128): Elaborating entity "pll_DAC_ADC" for hierarchy "pll_DAC_ADC:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_DAC_ADC:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_DAC_ADC:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_DAC_ADC:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_DAC_ADC"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "Fast"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v
    Info (12023): Found entity 1: pll_DAC_ADC_altpll
Info (12128): Elaborating entity "pll_DAC_ADC_altpll" for hierarchy "pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated"
Info (12128): Elaborating entity "auout_cs4334" for hierarchy "auout_cs4334:inst9"
Warning (10036): Verilog HDL or VHDL warning at auout_cs4334.v(77): object "SCLK_H2L_W" assigned a value but never read
Info (12128): Elaborating entity "NCO_32" for hierarchy "NCO_32:inst"
Info (12128): Elaborating entity "Subsystem" for hierarchy "NCO_32:inst|Subsystem:u_Sub"
Info (12128): Elaborating entity "NCO_block" for hierarchy "NCO_32:inst|Subsystem:u_Sub|NCO_block:u_NCO"
Info (12128): Elaborating entity "DitherGen" for hierarchy "NCO_32:inst|Subsystem:u_Sub|NCO_block:u_NCO|DitherGen:u_dither_inst"
Info (12128): Elaborating entity "WaveformGen" for hierarchy "NCO_32:inst|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst"
Info (12128): Elaborating entity "LookUpTableGen" for hierarchy "NCO_32:inst|Subsystem:u_Sub|NCO_block:u_NCO|WaveformGen:u_Wave_inst|LookUpTableGen:u_SineWave_inst"
Info (12128): Elaborating entity "Discrete_FIR_Filter" for hierarchy "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter"
Info (12128): Elaborating entity "Filter" for hierarchy "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank"
Info (12128): Elaborating entity "FilterCoef" for hierarchy "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|FilterCoef:u_CoefTable_1"
Info (12128): Elaborating entity "subFilter" for hierarchy "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re"
Info (12128): Elaborating entity "FilterTapSystolicPreAddWvlIn" for hierarchy "NCO_32:inst|Subsystem:u_Sub|Discrete_FIR_Filter:u_Discrete_FIR_Filter|Filter:u_FilterBank|subFilter:u_subFilter_1_re|FilterTapSystolicPreAddWvlIn:u_FilterTap_1"
Info (12128): Elaborating entity "cnt_sync" for hierarchy "cnt_sync:inst5"
Info (12128): Elaborating entity "pll_MCLK" for hierarchy "pll_MCLK:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_MCLK:inst1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_MCLK:inst1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_MCLK:inst1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1536"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_MCLK"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "Fast"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_mclk_altpll.v
    Info (12023): Found entity 1: pll_MCLK_altpll
Info (12128): Elaborating entity "pll_MCLK_altpll" for hierarchy "pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated"
Info (12128): Elaborating entity "fre_sel_audio" for hierarchy "fre_sel_audio:inst14"
Info (12128): Elaborating entity "DAC_interface" for hierarchy "DAC_interface:inst12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7t14.tdf
    Info (12023): Found entity 1: altsyncram_7t14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf
    Info (12023): Found entity 1: mux_jrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8fi.tdf
    Info (12023): Found entity 1: cntr_8fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf
    Info (12023): Found entity 1: cntr_95j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf
    Info (12023): Found entity 1: cntr_5fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Info (281037): Using 6 processors to synthesize 2 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Sep 27 20:10:44 2023
Info: Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 NCO_quartus -c NCO_quartus
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 758 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 93 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 602 logic cells
    Info (21064): Implemented 17 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Wed Sep 27 20:10:45 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Sep 27 20:10:44 2023
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub NCO_quartus -c NCO_quartus
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 151 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4631 megabytes
    Info: Processing ended: Wed Sep 27 20:10:45 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Wed Sep 27 20:10:46 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


