47. Printing statistics.

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      522        - wires
      522        - wire bits
      521        - public wires
      521        - public wire bits
      521        - ports
      521        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      426        - wires
      426        - wire bits
      425        - public wires
      425        - public wire bits
      425        - ports
      425        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      426        - wires
      426        - wire bits
      425        - public wires
      425        - public wire bits
      425        - ports
      425        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      426        - wires
      426        - wire bits
      425        - public wires
      425        - public wire bits
      425        - ports
      425        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      426        - wires
      426        - wire bits
      425        - public wires
      425        - public wire bits
      425        - ports
      425        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      230        - wires
      230        - wire bits
      229        - public wires
      229        - public wire bits
      229        - ports
      229        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1776        - wires
     1776        - wire bits
     1776        - public wires
     1776        - public wire bits
      522        - ports
      522        - port bits
     1259 1.21E+04 cells
       11  139.709   sg13g2_a21o_1
       64  580.608   sg13g2_a21oi_1
       41  595.123   sg13g2_a221oi_1
       70  759.402   sg13g2_a22oi_1
       12  108.864   sg13g2_and2_1
        3   38.102   sg13g2_and3_1
        5   72.576   sg13g2_and4_1
       36  261.274   sg13g2_buf_1
       21  190.512   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
      102  555.206   sg13g2_inv_1
        4    29.03   sg13g2_inv_2
       22  399.168   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
      114  827.366   sg13g2_nand2_1
      128 1.16E+03   sg13g2_nand2b_1
       14  127.008   sg13g2_nand3_1
       21  266.717   sg13g2_nand3b_1
       55  598.752   sg13g2_nand4_1
      115  834.624   sg13g2_nor2_1
       73  662.256   sg13g2_nor2b_1
       16  145.152   sg13g2_nor3_1
       70  762.048   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
      138 1.25E+03   sg13g2_o21ai_1
        7   63.504   sg13g2_or2_1
        3   38.102   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
       57  827.366   sg13g2_xnor2_1
       50   725.76   sg13g2_xor2_1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync': 12141.133200
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1474        - wires
     1474        - wire bits
     1474        - public wires
     1474        - public wire bits
      426        - ports
      426        - port bits
     1053 1.02E+04 cells
        3   38.102   sg13g2_a21o_1
       82  743.904   sg13g2_a21oi_1
        3   43.546   sg13g2_a21oi_2
       25   362.88   sg13g2_a221oi_1
       49  531.581   sg13g2_a22oi_1
        7   63.504   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
       10   72.576   sg13g2_buf_1
       24  217.728   sg13g2_buf_2
        9  130.637   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       82  446.342   sg13g2_inv_1
        6   43.546   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        4   72.576   sg13g2_mux2_1
       76  551.578   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
      125     1134   sg13g2_nand2b_1
       23  208.656   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
       34  370.138   sg13g2_nand4_1
       85  616.896   sg13g2_nor2_1
       89  807.408   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       11   99.792   sg13g2_nor3_1
       58  631.411   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
      113 1.03E+03   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        3   38.102   sg13g2_or3_1
       50   725.76   sg13g2_xnor2_1
       49  711.245   sg13g2_xor2_1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync': 10175.117400
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1474        - wires
     1474        - wire bits
     1474        - public wires
     1474        - public wire bits
      426        - ports
      426        - port bits
     1053 1.02E+04 cells
        3   38.102   sg13g2_a21o_1
       82  743.904   sg13g2_a21oi_1
        3   43.546   sg13g2_a21oi_2
       25   362.88   sg13g2_a221oi_1
       49  531.581   sg13g2_a22oi_1
        7   63.504   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
       10   72.576   sg13g2_buf_1
       24  217.728   sg13g2_buf_2
        9  130.637   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       82  446.342   sg13g2_inv_1
        6   43.546   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        4   72.576   sg13g2_mux2_1
       76  551.578   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
      125     1134   sg13g2_nand2b_1
       23  208.656   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
       34  370.138   sg13g2_nand4_1
       85  616.896   sg13g2_nor2_1
       89  807.408   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       11   99.792   sg13g2_nor3_1
       58  631.411   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
      113 1.03E+03   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        3   38.102   sg13g2_or3_1
       50   725.76   sg13g2_xnor2_1
       49  711.245   sg13g2_xor2_1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync': 10175.117400
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1474        - wires
     1474        - wire bits
     1474        - public wires
     1474        - public wire bits
      426        - ports
      426        - port bits
     1053 1.02E+04 cells
        3   38.102   sg13g2_a21o_1
       82  743.904   sg13g2_a21oi_1
        3   43.546   sg13g2_a21oi_2
       25   362.88   sg13g2_a221oi_1
       49  531.581   sg13g2_a22oi_1
        7   63.504   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
       10   72.576   sg13g2_buf_1
       24  217.728   sg13g2_buf_2
        9  130.637   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       82  446.342   sg13g2_inv_1
        6   43.546   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        4   72.576   sg13g2_mux2_1
       76  551.578   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
      125     1134   sg13g2_nand2b_1
       23  208.656   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
       34  370.138   sg13g2_nand4_1
       85  616.896   sg13g2_nor2_1
       89  807.408   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       11   99.792   sg13g2_nor3_1
       58  631.411   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
      113 1.03E+03   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        3   38.102   sg13g2_or3_1
       50   725.76   sg13g2_xnor2_1
       49  711.245   sg13g2_xor2_1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync': 10175.117400
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1474        - wires
     1474        - wire bits
     1474        - public wires
     1474        - public wire bits
      426        - ports
      426        - port bits
     1053 1.02E+04 cells
        3   38.102   sg13g2_a21o_1
       82  743.904   sg13g2_a21oi_1
        3   43.546   sg13g2_a21oi_2
       25   362.88   sg13g2_a221oi_1
       49  531.581   sg13g2_a22oi_1
        7   63.504   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
       10   72.576   sg13g2_buf_1
       24  217.728   sg13g2_buf_2
        9  130.637   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       82  446.342   sg13g2_inv_1
        6   43.546   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        4   72.576   sg13g2_mux2_1
       76  551.578   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
      125     1134   sg13g2_nand2b_1
       23  208.656   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
       34  370.138   sg13g2_nand4_1
       85  616.896   sg13g2_nor2_1
       89  807.408   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       11   99.792   sg13g2_nor3_1
       58  631.411   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
      113 1.03E+03   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        3   38.102   sg13g2_or3_1
       50   725.76   sg13g2_xnor2_1
       49  711.245   sg13g2_xor2_1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync': 10175.117400
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      231        - wires
      231        - wire bits
      230        - public wires
      230        - public wire bits
      230        - ports
      230        - port bits
        3   21.773 cells
        1    9.072   sg13g2_and2_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_tielo

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync': 21.772800
     of which used for sequential elements: 0.000000 (0.00%)

=== apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      635        - wires
      635        - wire bits
      633        - public wires
      633        - public wire bits
       85        - ports
       85        - port bits
      486 9.58E+03 cells
       10  127.008   sg13g2_a21o_1
       27  244.944   sg13g2_a21oi_1
        6   87.091   sg13g2_a221oi_1
        2   21.697   sg13g2_a22oi_1
       14  127.008   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
       17  123.379   sg13g2_buf_1
        5    45.36   sg13g2_buf_2
        2    29.03   sg13g2_buf_4
      106 5.19E+03   sg13g2_dfrbpq_1
       32  174.182   sg13g2_inv_1
       80  1451.52   sg13g2_mux2_1
        7  266.717   sg13g2_mux4_1
       22  159.667   sg13g2_nand2_1
       14  127.008   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        9   81.648   sg13g2_nand3_1
        3   38.102   sg13g2_nand3b_1
        6   65.318   sg13g2_nand4_1
       38  275.789   sg13g2_nor2_1
        2   21.773   sg13g2_nor2_2
       12  108.864   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       12  108.864   sg13g2_nor3_1
        5   81.648   sg13g2_nor3_2
        6   65.318   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       23  208.656   sg13g2_o21ai_1
        3   27.216   sg13g2_or2_1
        1   10.886   sg13g2_or2_2
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        9  130.637   sg13g2_xnor2_1
        4   58.061   sg13g2_xor2_1
       25        - submodules
        1        -   slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET
        1        -   slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK
        1        -   slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF
        1        -   slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF
        1        -   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS
        1        -   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD
        1        -   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR
        1        -   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI
        1        -   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS
        1        -   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD
        1        -   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR
        1        -   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI
        1        -   slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN
        1        -   uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16
        1        -   uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC
        1        -   uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX
        1        -   uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX

   Chip area for module '\apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart': 9576.327600
     of which used for sequential elements: 5192.812800 (54.23%)

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      147        - wires
      147        - wire bits
      147        - public wires
      147        - public wire bits
       94        - ports
       94        - port bits
        8  232.243 cells
        4  195.955   sg13g2_dfrbpq_1
        4   36.288   sg13g2_nor2b_1
        3        - submodules
        1        -   cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
        1        -   cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
        1        -   cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr

   Chip area for module '\cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req': 232.243200
     of which used for sequential elements: 195.955200 (84.38%)

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      126        - wires
      126        - wire bits
      126        - public wires
      126        - public wire bits
       80        - ports
       80        - port bits
        8  232.243 cells
        4  195.955   sg13g2_dfrbpq_1
        4   36.288   sg13g2_nor2b_1
        3        - submodules
        1        -   cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
        1        -   cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
        1        -   cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr

   Chip area for module '\cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp': 232.243200
     of which used for sequential elements: 195.955200 (84.38%)

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      232        - wires
      232        - wire bits
      231        - public wires
      231        - public wire bits
       89        - ports
       89        - port bits
      143 3.98E+03 cells
        1    9.072   sg13g2_a21oi_1
        9  212.285   sg13g2_buf_8
       43 2.11E+03   sg13g2_dfrbpq_1
       33  598.752   sg13g2_mux2_1
       49  977.962   sg13g2_mux2_2
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        1    7.258   sg13g2_nor2_1
        1    9.072   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync

   Chip area for module '\cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst': 3980.793600
     of which used for sequential elements: 2106.518400 (52.92%)

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      196        - wires
      196        - wire bits
      195        - public wires
      195        - public wire bits
       75        - ports
       75        - port bits
      121 3.35E+03 cells
        1    9.072   sg13g2_a21oi_1
        3   136.08   sg13g2_buf_16
        5  117.936   sg13g2_buf_8
       36 1.76E+03   sg13g2_dfrbpq_1
       60  1088.64   sg13g2_mux2_1
        8  159.667   sg13g2_mux2_2
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        1    7.258   sg13g2_nor2_1
        1    9.072   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync

   Chip area for module '\cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst': 3351.196800
     of which used for sequential elements: 1763.596800 (52.63%)

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      230        - wires
      230        - wire bits
      229        - public wires
      229        - public wire bits
       89        - ports
       89        - port bits
      141 4.03E+03 cells
        1   10.886   sg13g2_and2_2
        9   408.24   sg13g2_buf_16
       42  2057.53   sg13g2_dfrbpq_1
       80  1451.52   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_nand2_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1   14.515   sg13g2_xnor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync

   Chip area for module '\cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src': 4029.782400
     of which used for sequential elements: 2057.529600 (51.06%)

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      194        - wires
      194        - wire bits
      193        - public wires
      193        - public wire bits
       75        - ports
       75        - port bits
      119 3.29E+03 cells
        1    9.072   sg13g2_and2_1
        3   136.08   sg13g2_buf_16
        5  117.936   sg13g2_buf_8
       35 1.71E+03   sg13g2_dfrbpq_1
       60  1088.64   sg13g2_mux2_1
        8  159.667   sg13g2_mux2_2
        1    7.258   sg13g2_nand2_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1   14.515   sg13g2_xnor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync

   Chip area for module '\cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src': 3287.692800
     of which used for sequential elements: 1714.608000 (52.15%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       10        - ports
       10        - port bits
       12  228.614 cells
        1    9.072   sg13g2_and2_1
        3  146.966   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1   12.701   sg13g2_nand3b_1
        2   14.515   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst': 228.614400
     of which used for sequential elements: 146.966400 (64.29%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       10        - ports
       10        - port bits
       12  228.614 cells
        1    9.072   sg13g2_and2_1
        3  146.966   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1   12.701   sg13g2_nand3b_1
        2   14.515   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst': 228.614400
     of which used for sequential elements: 146.966400 (64.29%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       10        - ports
       10        - port bits
       12  228.614 cells
        1    9.072   sg13g2_and2_1
        3  146.966   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1   12.701   sg13g2_nand3b_1
        2   14.515   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst': 228.614400
     of which used for sequential elements: 146.966400 (64.29%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       10        - ports
       10        - port bits
       12  228.614 cells
        1    9.072   sg13g2_and2_1
        3  146.966   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1   12.701   sg13g2_nand3b_1
        2   14.515   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst': 228.614400
     of which used for sequential elements: 146.966400 (64.29%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       33        - wires
       33        - wire bits
       33        - public wires
       33        - public wire bits
       10        - ports
       10        - port bits
       23  435.456 cells
        2   18.144   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        5  244.944   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1    9.072   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src': 435.456000
     of which used for sequential elements: 244.944000 (56.25%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       33        - wires
       33        - wire bits
       33        - public wires
       33        - public wire bits
       10        - ports
       10        - port bits
       23  435.456 cells
        2   18.144   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        5  244.944   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1    9.072   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src': 435.456000
     of which used for sequential elements: 244.944000 (56.25%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       33        - wires
       33        - wire bits
       33        - public wires
       33        - public wire bits
       10        - ports
       10        - port bits
       23  435.456 cells
        2   18.144   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        5  244.944   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1    9.072   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src': 435.456000
     of which used for sequential elements: 244.944000 (56.25%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       33        - wires
       33        - wire bits
       33        - public wires
       33        - public wire bits
       10        - ports
       10        - port bits
       23  435.456 cells
        2   18.144   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        5  244.944   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1    9.072   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src': 435.456000
     of which used for sequential elements: 244.944000 (56.25%)

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       14        - ports
       14        - port bits
        2        - submodules
        1        -   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
        1        -   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b

   Chip area for module '\cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
       14        - ports
       14        - port bits
        2        - submodules
        1        -   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
        1        -   cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b

   Chip area for module '\cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      102        - wires
      102        - wire bits
      102        - public wires
      102        - public wire bits
       15        - ports
       15        - port bits
       85  1043.28 cells
        1   12.701   sg13g2_a21o_1
       10    90.72   sg13g2_a21oi_1
        3   27.216   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1    7.258   sg13g2_buf_1
        1    9.072   sg13g2_buf_2
        2    29.03   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
        6  293.933   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        1    7.258   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        3   54.432   sg13g2_mux2_1
        6   43.546   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   18.144   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
       11   79.834   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        6   54.432   sg13g2_nor3_1
        1   21.773   sg13g2_nor4_2
       16  145.152   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        1   14.515   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1
        2        - submodules
        1        -   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1        -   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a': 1043.280000
     of which used for sequential elements: 293.932800 (28.17%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       93        - wires
       93        - wire bits
       93        - public wires
       93        - public wire bits
       15        - ports
       15        - port bits
       76  965.185 cells
        6   54.432   sg13g2_a21oi_1
        2   21.697   sg13g2_a22oi_1
        2   18.144   sg13g2_and2_1
        2   18.144   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
        6  293.933   sg13g2_dfrbpq_1
        4   21.773   sg13g2_inv_1
        1   10.886   sg13g2_inv_4
        1   18.144   sg13g2_inv_8
        2   36.288   sg13g2_mux2_1
        7   50.803   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        4   36.288   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        8   58.061   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        6   54.432   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       15   136.08   sg13g2_o21ai_1
        1   14.515   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1
        2        - submodules
        1        -   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1        -   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b': 965.185200
     of which used for sequential elements: 293.932800 (30.45%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      105        - public wires
      105        - public wire bits
       15        - ports
       15        - port bits
       88 1.08E+03 cells
        1   12.701   sg13g2_a21o_1
        1   14.515   sg13g2_a21o_2
        8   72.576   sg13g2_a21oi_1
        2   21.697   sg13g2_a22oi_1
        2   18.144   sg13g2_and2_1
        1    9.072   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        6  293.933   sg13g2_dfrbpq_1
        6   32.659   sg13g2_inv_1
        1   10.886   sg13g2_inv_4
        1   18.144   sg13g2_inv_8
        3   54.432   sg13g2_mux2_1
        9   65.318   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
        3   27.216   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        1   10.886   sg13g2_nand4_1
       10   72.576   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        1    9.072   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        7   63.504   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       12  108.864   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        2    29.03   sg13g2_xnor2_1
        2        - submodules
        1        -   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        1        -   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a': 1081.306800
     of which used for sequential elements: 293.932800 (27.18%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       97        - wires
       97        - wire bits
       97        - public wires
       97        - public wire bits
       15        - ports
       15        - port bits
       80  981.553 cells
        2   25.402   sg13g2_a21o_1
        7   63.504   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        2   18.144   sg13g2_and2_1
        1    9.072   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        6  293.933   sg13g2_dfrbpq_1
        7   38.102   sg13g2_inv_1
        1   18.144   sg13g2_mux2_1
        1   19.958   sg13g2_mux2_2
        7   50.803   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
       10   72.576   sg13g2_nor2_1
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        7   63.504   sg13g2_nor3_1
        2   21.773   sg13g2_nor4_1
       12  108.864   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        2    29.03   sg13g2_xor2_1
        2        - submodules
        1        -   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        1        -   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b': 981.552600
     of which used for sequential elements: 293.932800 (29.95%)

=== core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      230        - wires
      230        - wire bits
      229        - public wires
      229        - public wire bits
      229        - ports
      229        - port bits
        1    7.258 cells
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex

   Chip area for module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_chip ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      157        - wires
      157        - wire bits
      156        - public wires
      156        - public wire bits
       48        - ports
       48        - port bits
       65    7.258 cells
        4        -   sg13g2_IOPadIOVdd
        4        -   sg13g2_IOPadIOVss
        9        -   sg13g2_IOPadIn
       32        -   sg13g2_IOPadInOut30mA
        7        -   sg13g2_IOPadOut16mA
        4        -   sg13g2_IOPadVdd
        4        -   sg13g2_IOPadVss
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   croc_soc$croc_chip.i_croc_soc

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!
   Area for cell type \sg13g2_IOPadIOVdd is unknown!
   Area for cell type \sg13g2_IOPadIOVss is unknown!
   Area for cell type \sg13g2_IOPadIn is unknown!
   Area for cell type \sg13g2_IOPadInOut30mA is unknown!
   Area for cell type \sg13g2_IOPadOut16mA is unknown!
   Area for cell type \sg13g2_IOPadVdd is unknown!
   Area for cell type \sg13g2_IOPadVss is unknown!

   Chip area for module '\croc_chip': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_domain$croc_chip.i_croc_soc.i_croc ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     2347        - wires
     2347        - wire bits
     2345        - public wires
     2345        - public wire bits
      367        - ports
      367        - port bits
        6   39.917 cells
        3    16.33   sg13g2_inv_1
        1    9.072   sg13g2_or2_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
       18        - submodules
        1        -   addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs
        1        -   core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
        1        -   dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top
        1        -   dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag
        1        -   gpio$croc_chip.i_croc_soc.i_croc.i_gpio
        1        -   obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux
        1        -   obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err
        1        -   obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err
        1        -   obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim
        1        -   obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim
        1        -   obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar
        1        -   periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate
        1        -   periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate
        1        -   reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart
        1        -   soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
        1        -   tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram
        1        -   tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram
        1        -   timer_unit$croc_chip.i_croc_soc.i_croc.i_timer

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!

   Chip area for module '\croc_domain$croc_chip.i_croc_soc.i_croc': 39.916800
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_soc$croc_chip.i_croc_soc ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      369        - wires
      369        - wire bits
      369        - public wires
      369        - public wire bits
      109        - ports
      109        - port bits
        4        - submodules
        1        -   croc_domain$croc_chip.i_croc_soc.i_croc
        1        -   rstgen$croc_chip.i_croc_soc.i_rstgen
        1        -   sync$croc_chip.i_croc_soc.i_ext_intr_sync
        1        -   user_domain$croc_chip.i_croc_soc.i_user

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!

   Chip area for module '\croc_soc$croc_chip.i_croc_soc': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1658        - wires
     1658        - wire bits
     1657        - public wires
     1657        - public wire bits
      369        - ports
      369        - port bits
     1357 1.52E+04 cells
       33  419.126   sg13g2_a21o_1
        1   14.515   sg13g2_a21o_2
      155  1406.16   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       45  653.184   sg13g2_a221oi_1
       12  130.183   sg13g2_a22oi_1
       38  344.736   sg13g2_and2_1
        5   63.504   sg13g2_and3_1
        1   12.701   sg13g2_and3_2
      117  849.139   sg13g2_buf_1
        6   54.432   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       42  228.614   sg13g2_inv_1
      125     2268   sg13g2_mux2_1
       38 1.45E+03   sg13g2_mux4_1
       91  660.442   sg13g2_nand2_1
       22  199.584   sg13g2_nand2b_1
       53  480.816   sg13g2_nand3_1
        4   50.803   sg13g2_nand3b_1
        5   54.432   sg13g2_nand4_1
      162 1.18E+03   sg13g2_nor2_1
        2   21.773   sg13g2_nor2_2
       23  208.656   sg13g2_nor2b_1
       29  263.088   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        7   76.205   sg13g2_nor4_1
      139 1.26E+03   sg13g2_o21ai_1
       18  163.296   sg13g2_or2_1
        9  114.307   sg13g2_or3_1
        5   72.576   sg13g2_or4_1
        1    7.258   sg13g2_tielo
      111 1.61E+03   sg13g2_xnor2_1
       51  740.275   sg13g2_xor2_1

   Chip area for module '\cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i': 15193.332000
     of which used for sequential elements: 0.000000 (0.00%)

=== cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      514        - wires
      514        - wire bits
      514        - public wires
      514        - public wire bits
       69        - ports
       69        - port bits
      479 4.35E+03 cells
        7   88.906   sg13g2_a21o_1
       44  399.168   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       24  348.365   sg13g2_a221oi_1
       21  227.821   sg13g2_a22oi_1
       12  108.864   sg13g2_and2_1
        5   63.504   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       37  268.531   sg13g2_buf_1
       11   99.792   sg13g2_buf_2
        2    29.03   sg13g2_buf_4
       23  125.194   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
       56  406.426   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       14  127.008   sg13g2_nand2b_1
       24  217.728   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
        6   65.318   sg13g2_nand4_1
       44  319.334   sg13g2_nor2_1
        3   32.659   sg13g2_nor2_2
       10    90.72   sg13g2_nor2b_1
       21  190.512   sg13g2_nor3_1
        2   21.773   sg13g2_nor4_1
        2   43.546   sg13g2_nor4_2
       90   816.48   sg13g2_o21ai_1
        7   63.504   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_or4_1

   Chip area for module '\cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i': 4351.951800
     of which used for sequential elements: 0.000000 (0.00%)

=== cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      638        - wires
      638        - wire bits
      638        - public wires
      638        - public wire bits
      225        - ports
      225        - port bits
      477 5.06E+03 cells
        7   88.906   sg13g2_a21o_1
       59  535.248   sg13g2_a21oi_1
        8  116.122   sg13g2_a221oi_1
       27  292.912   sg13g2_a22oi_1
       16  145.152   sg13g2_and2_1
        3   38.102   sg13g2_and3_1
        5   72.576   sg13g2_and4_1
       23  166.925   sg13g2_buf_1
       12  587.866   sg13g2_dfrbpq_1
       22   119.75   sg13g2_inv_1
       18  326.592   sg13g2_mux2_1
       55  399.168   sg13g2_nand2_1
       15   136.08   sg13g2_nand2b_1
       18  163.296   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
       12  130.637   sg13g2_nand4_1
       42  304.819   sg13g2_nor2_1
       11   99.792   sg13g2_nor2b_1
       25    226.8   sg13g2_nor3_1
        8   87.091   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       41  371.952   sg13g2_o21ai_1
       14  127.008   sg13g2_or2_1
        2   25.402   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
       21  304.819   sg13g2_xnor2_1
       10  145.152   sg13g2_xor2_1

   Chip area for module '\cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i': 5061.155400
     of which used for sequential elements: 587.865600 (11.62%)

=== cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1470        - wires
     1470        - wire bits
     1469        - public wires
     1469        - public wire bits
      392        - ports
      392        - port bits
       17  170.554 cells
       12  108.864   sg13g2_and2_1
        1   23.587   sg13g2_buf_8
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        1    7.258   sg13g2_tielo
        7        - submodules
        1        -   cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
        1        -   cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i
        1        -   cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i
        1        -   cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i
        1        -   cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i
        1        -   cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i
        1        -   cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i

   Chip area for module '\cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex': 170.553600
     of which used for sequential elements: 0.000000 (0.00%)

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      527        - wires
      527        - wire bits
      526        - public wires
      526        - public wire bits
      165        - ports
      165        - port bits
      426 6.87E+03 cells
        3   38.102   sg13g2_a21o_1
       32  290.304   sg13g2_a21oi_1
        4   58.061   sg13g2_a221oi_1
       14   151.88   sg13g2_a22oi_1
        5    45.36   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
        4   58.061   sg13g2_and4_1
       20  145.152   sg13g2_buf_1
        1    9.072   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
       64 3.14E+03   sg13g2_dfrbpq_1
       26  141.523   sg13g2_inv_1
       32  580.608   sg13g2_mux2_1
       29   210.47   sg13g2_nand2_1
        5    45.36   sg13g2_nand2b_1
       19  172.368   sg13g2_nand3_1
       13  141.523   sg13g2_nand4_1
       30  217.728   sg13g2_nor2_1
       10    90.72   sg13g2_nor2b_1
       22  199.584   sg13g2_nor3_1
        4   43.546   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
       34  308.448   sg13g2_o21ai_1
        2   18.144   sg13g2_or2_1
        4   50.803   sg13g2_or3_1
        4   58.061   sg13g2_or4_1
        1    7.258   sg13g2_tielo
       34  493.517   sg13g2_xnor2_1
        4   58.061   sg13g2_xor2_1

   Chip area for module '\cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i': 6874.232400
     of which used for sequential elements: 3135.283200 (45.61%)

=== cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      604        - wires
      604        - wire bits
      604        - public wires
      604        - public wire bits
      165        - ports
      165        - port bits
      567 8.52E+03 cells
        4   50.803   sg13g2_a21o_1
       42  381.024   sg13g2_a21oi_1
        4   58.061   sg13g2_a221oi_1
       15  162.729   sg13g2_a22oi_1
       21  190.512   sg13g2_and2_1
        9  114.307   sg13g2_and3_1
        8  116.122   sg13g2_and4_1
       35  254.016   sg13g2_buf_1
        9   81.648   sg13g2_buf_2
       64 3.14E+03   sg13g2_dfrbpq_1
       15   81.648   sg13g2_inv_1
       33  598.752   sg13g2_mux2_1
       41  297.562   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
        6   54.432   sg13g2_nand2b_1
       35   317.52   sg13g2_nand3_1
       22  239.501   sg13g2_nand4_1
       38  275.789   sg13g2_nor2_1
        8   72.576   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        7   63.504   sg13g2_nor3_1
        2   32.659   sg13g2_nor3_2
        1   10.886   sg13g2_nor4_1
        2   43.546   sg13g2_nor4_2
       38  344.736   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
       75  1088.64   sg13g2_xnor2_1
       26  377.395   sg13g2_xor2_1

   Chip area for module '\cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i': 8516.226600
     of which used for sequential elements: 3135.283200 (36.82%)

=== cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     2403        - wires
     2403        - wire bits
     2401        - public wires
     2401        - public wire bits
      581        - ports
      581        - port bits
     1489 1.63E+04 cells
       34  431.827   sg13g2_a21o_1
      154  1.4E+03   sg13g2_a21oi_1
       25   362.88   sg13g2_a221oi_1
      162 1.76E+03   sg13g2_a22oi_1
       89  807.408   sg13g2_and2_1
        7   88.906   sg13g2_and3_1
        9  130.637   sg13g2_and4_1
       79   573.35   sg13g2_buf_1
       36  326.592   sg13g2_buf_2
        6   87.091   sg13g2_buf_4
        2   47.174   sg13g2_buf_8
        4  195.955   sg13g2_dfrbpq_1
       57  310.262   sg13g2_inv_1
      221 4.01E+03   sg13g2_mux2_1
       10  381.024   sg13g2_mux4_1
      143 1.04E+03   sg13g2_nand2_1
       29  263.088   sg13g2_nand2b_1
       27  244.944   sg13g2_nand3_1
        8  101.606   sg13g2_nand3b_1
       35  381.024   sg13g2_nand4_1
       96   696.73   sg13g2_nor2_1
        4   43.546   sg13g2_nor2_2
       38  344.736   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       25    226.8   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       13  141.523   sg13g2_nor4_1
        8  174.182   sg13g2_nor4_2
      115  1043.28   sg13g2_o21ai_1
        8   72.576   sg13g2_or2_1
        4   50.803   sg13g2_or3_1
        4   58.061   sg13g2_or4_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
       28  406.426   sg13g2_xnor2_1
        5   72.576   sg13g2_xor2_1
       19        - submodules
        1        -   cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i
        1        -   cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr
        1        -   cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr

   Chip area for module '\cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i': 16310.775600
     of which used for sequential elements: 195.955200 (1.20%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        7        - public wires
        7        - public wire bits
        6        - ports
        6        - port bits
        3    74.39 cells
        1   48.989   sg13g2_dfrbpq_1
        1   18.144   sg13g2_mux2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr': 74.390400
     of which used for sequential elements: 48.988800 (65.85%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        7        - public wires
        7        - public wire bits
        6        - ports
        6        - port bits
        3    74.39 cells
        1   48.989   sg13g2_dfrbpq_1
        1   18.144   sg13g2_mux2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr': 74.390400
     of which used for sequential elements: 48.988800 (65.85%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      111        - wires
      111        - wire bits
      110        - public wires
      110        - public wire bits
       68        - ports
       68        - port bits
       75 2.27E+03 cells
        3   27.216   sg13g2_a21oi_1
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
       24  435.456   sg13g2_mux2_1
        5   99.792   sg13g2_mux2_2
        3   21.773   sg13g2_nor2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr': 2269.814400
     of which used for sequential elements: 1567.641600 (69.06%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       27        - wires
       27        - wire bits
       26        - public wires
       26        - public wire bits
       18        - ports
       18        - port bits
       16  500.774 cells
        1   23.587   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        7  127.008   sg13g2_mux2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr': 500.774400
     of which used for sequential elements: 342.921600 (68.48%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       64        - wires
       64        - wire bits
       63        - public wires
       63        - public wire bits
       42        - ports
       42        - port bits
       41 1.37E+03 cells
        1    45.36   sg13g2_buf_16
        1   23.587   sg13g2_buf_8
       19  930.787   sg13g2_dfrbpq_1
       10   181.44   sg13g2_mux2_1
        9  179.626   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr': 1368.057600
     of which used for sequential elements: 930.787200 (68.04%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       27        - wires
       27        - wire bits
       26        - public wires
       26        - public wire bits
       18        - ports
       18        - port bits
       16  500.774 cells
        1   23.587   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        7  127.008   sg13g2_mux2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr': 500.774400
     of which used for sequential elements: 342.921600 (68.48%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       16        - wires
       16        - wire bits
       15        - public wires
       15        - public wire bits
       10        - ports
       10        - port bits
        9  212.285 cells
        1    9.072   sg13g2_a21oi_1
        3  146.966   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   36.288   sg13g2_mux2_1
        1    7.258   sg13g2_nor2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr': 212.284800
     of which used for sequential elements: 146.966400 (69.23%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       28        - wires
       28        - wire bits
       27        - public wires
       27        - public wire bits
       16        - ports
       16        - port bits
       18  431.827 cells
        2   18.144   sg13g2_a21oi_1
        1   14.515   sg13g2_buf_4
        6  293.933   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
        2   14.515   sg13g2_nor2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr': 431.827200
     of which used for sequential elements: 293.932800 (68.07%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      105        - wires
      105        - wire bits
      104        - public wires
      104        - public wire bits
       68        - ports
       68        - port bits
       69 2.25E+03 cells
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr': 2253.484800
     of which used for sequential elements: 1567.641600 (69.57%)

=== cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      107        - wires
      107        - wire bits
      106        - public wires
      106        - public wire bits
       68        - ports
       68        - port bits
       71 2.26E+03 cells
        1    9.072   sg13g2_a21oi_1
        4   94.349   sg13g2_buf_8
       32 1.57E+03   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
       28  508.032   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        1    7.258   sg13g2_nor2_1
        1    7.258   sg13g2_tielo

   Chip area for module '\cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr': 2258.928000
     of which used for sequential elements: 1567.641600 (69.40%)

=== cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      550        - wires
      550        - wire bits
      549        - public wires
      549        - public wire bits
      319        - ports
      319        - port bits
      269  2.5E+03 cells
        7   88.906   sg13g2_a21o_1
       24  217.728   sg13g2_a21oi_1
        2    29.03   sg13g2_a221oi_1
        6   65.092   sg13g2_a22oi_1
       12  108.864   sg13g2_and2_1
        5   63.504   sg13g2_and3_1
        4   58.061   sg13g2_and4_1
       11   79.834   sg13g2_buf_1
        4   36.288   sg13g2_buf_2
        2    29.03   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
       14   76.205   sg13g2_inv_1
       22  159.667   sg13g2_nand2_1
       11   99.792   sg13g2_nand2b_1
        2    29.03   sg13g2_nand2b_2
       12  108.864   sg13g2_nand3_1
        4   50.803   sg13g2_nand3b_1
        6   65.318   sg13g2_nand4_1
       32  232.243   sg13g2_nor2_1
       12  108.864   sg13g2_nor2b_1
       21  190.512   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       12  130.637   sg13g2_nor4_1
        2   43.546   sg13g2_nor4_2
       27  244.944   sg13g2_o21ai_1
        7   63.504   sg13g2_or2_1
        2   25.402   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
        1    7.258   sg13g2_tielo
        2    29.03   sg13g2_xnor2_1

   Chip area for module '\cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i': 2496.387600
     of which used for sequential elements: 0.000000 (0.00%)

=== cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      418        - wires
      418        - wire bits
      417        - public wires
      417        - public wire bits
      382        - ports
      382        - port bits
        2   14.515 cells
        1    7.258   sg13g2_nor2_1
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i

   Chip area for module '\cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i': 14.515200
     of which used for sequential elements: 0.000000 (0.00%)

=== cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      827        - wires
      827        - wire bits
      826        - public wires
      826        - public wire bits
      139        - ports
      139        - port bits
      756 1.45E+04 cells
       20   181.44   sg13g2_a21oi_1
        2    29.03   sg13g2_a21oi_2
       18  261.274   sg13g2_a221oi_1
        4   43.394   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        4   58.061   sg13g2_and4_1
       43  312.077   sg13g2_buf_1
       10    90.72   sg13g2_buf_2
        3   70.762   sg13g2_buf_8
      133  6515.51   sg13g2_dfrbpq_1
       25   136.08   sg13g2_inv_1
      244 4.43E+03   sg13g2_mux2_1
        1   19.958   sg13g2_mux2_2
       51  370.138   sg13g2_nand2_1
       17  154.224   sg13g2_nand2b_1
       12  108.864   sg13g2_nand3_1
        7   76.205   sg13g2_nand4_1
        5   36.288   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        5    45.36   sg13g2_nor3_1
        2   32.659   sg13g2_nor3_2
        2   43.546   sg13g2_nor4_2
      105   952.56   sg13g2_o21ai_1
        3   27.216   sg13g2_or2_1
        1    7.258   sg13g2_tielo
       25   362.88   sg13g2_xnor2_1
        5   72.576   sg13g2_xor2_1

   Chip area for module '\cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i': 14536.821600
     of which used for sequential elements: 6515.510400 (44.82%)

=== cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1505        - wires
     1505        - wire bits
     1505        - public wires
     1505        - public wire bits
      760        - ports
      760        - port bits
      706 1.08E+04 cells
        2   25.402   sg13g2_a21o_1
       34  308.448   sg13g2_a21oi_1
        1   14.515   sg13g2_a221oi_1
      127 1.38E+03   sg13g2_a22oi_1
        7   63.504   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       38  275.789   sg13g2_buf_1
       17  154.224   sg13g2_buf_2
        5   72.576   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       71 3.48E+03   sg13g2_dfrbpq_1
       43  234.058   sg13g2_inv_1
        1    7.258   sg13g2_inv_2
      163 2.96E+03   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        1   38.102   sg13g2_mux4_1
       36  261.274   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        3   27.216   sg13g2_nand3_1
        4   50.803   sg13g2_nand3b_1
        2   21.773   sg13g2_nand4_1
       40  290.304   sg13g2_nor2_1
        6   54.432   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        6   54.432   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        4   43.546   sg13g2_nor4_1
       71  644.112   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_xnor2_1
        2        - submodules
        1        -   cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i
        1        -   cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i

   Chip area for module '\cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i': 10807.209000
     of which used for sequential elements: 3478.204800 (32.18%)

=== cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      879        - wires
      879        - wire bits
      878        - public wires
      878        - public wire bits
      400        - ports
      400        - port bits
      497  8830.42 cells
        1   12.701   sg13g2_a21o_1
       29  263.088   sg13g2_a21oi_1
       55  596.673   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        8   72.576   sg13g2_buf_2
        9  130.637   sg13g2_buf_4
       12  283.046   sg13g2_buf_8
       86 4.21E+03   sg13g2_dfrbpq_1
       74  402.797   sg13g2_inv_1
       90  1632.96   sg13g2_mux2_1
        3   21.773   sg13g2_nand2_1
       24  217.728   sg13g2_nand2b_1
        1    9.072   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
        5   54.432   sg13g2_nand4_1
        2   14.515   sg13g2_nor2_1
        2   21.773   sg13g2_nor2_2
       27  244.944   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        1    9.072   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       49  444.528   sg13g2_o21ai_1
        3   27.216   sg13g2_or2_1
        1   14.515   sg13g2_or4_1
        1    7.258   sg13g2_tielo
        1   14.515   sg13g2_xnor2_1
        2        - submodules
        1        -   cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i
        1        -   cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i

   Chip area for module '\cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i': 8830.420200
     of which used for sequential elements: 4213.036800 (47.71%)

=== cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      738        - wires
      738        - wire bits
      737        - public wires
      737        - public wire bits
      249        - ports
      249        - port bits
      598 9.77E+03 cells
       20  254.016   sg13g2_a21o_1
       57  517.104   sg13g2_a21oi_1
       32  464.486   sg13g2_a221oi_1
       44  477.338   sg13g2_a22oi_1
       12  108.864   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
       30  217.728   sg13g2_buf_1
       15   136.08   sg13g2_buf_2
        8  116.122   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       68 3.33E+03   sg13g2_dfrbpq_1
       12   65.318   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      150   2721.6   sg13g2_mux2_1
       33  239.501   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
        4   36.288   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        6   54.432   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        2   21.773   sg13g2_nand4_1
       21   152.41   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        6   54.432   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       14  127.008   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
       28  254.016   sg13g2_o21ai_1
       18  163.296   sg13g2_or2_1
        1    7.258   sg13g2_tielo
        1   14.515   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i': 9768.880800
     of which used for sequential elements: 3331.238400 (34.10%)

=== cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      557        - wires
      557        - wire bits
      556        - public wires
      556        - public wire bits
      173        - ports
      173        - port bits
      414 7.18E+03 cells
        2   25.402   sg13g2_a21o_1
       19  172.368   sg13g2_a21oi_1
        2    29.03   sg13g2_a21oi_2
        7  101.606   sg13g2_a221oi_1
       14   151.88   sg13g2_a22oi_1
        8   72.576   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       15  108.864   sg13g2_buf_1
        1    45.36   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
       66 3.23E+03   sg13g2_dfrbpq_1
       19  103.421   sg13g2_inv_1
       81 1.47E+03   sg13g2_mux2_1
       37  268.531   sg13g2_nand2_1
       15   136.08   sg13g2_nand2b_1
       20   181.44   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
        6   65.318   sg13g2_nand4_1
       19  137.894   sg13g2_nor2_1
       10    90.72   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        2   18.144   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
       38  344.736   sg13g2_o21ai_1
        5    45.36   sg13g2_or2_1
        1    7.258   sg13g2_tielo
        1   14.515   sg13g2_xnor2_1
       11  159.667   sg13g2_xor2_1
        1        - submodules
        1        -   cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i

   Chip area for module '\cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i': 7180.866000
     of which used for sequential elements: 3233.260800 (45.03%)

=== cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     3976        - wires
     3976        - wire bits
     3976        - public wires
     3976        - public wire bits
      115        - ports
      115        - port bits
     3925 9.85E+04 cells
       64  812.851   sg13g2_a21o_1
      192 2.08E+03   sg13g2_a22oi_1
        8   72.576   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
      267 1.94E+03   sg13g2_buf_1
      115  1043.28   sg13g2_buf_2
       12  174.182   sg13g2_buf_4
        6  141.523   sg13g2_buf_8
      992 4.86E+04   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
     1694 3.07E+04   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
      256 9.75E+03   sg13g2_mux4_1
       77  558.835   sg13g2_nand2_1
       69  625.968   sg13g2_nand2b_1
        3   27.216   sg13g2_nand3_1
       64  812.851   sg13g2_nand3b_1
       65  707.616   sg13g2_nand4_1
        9   65.318   sg13g2_nor2_1
        9   97.978   sg13g2_nor2_2
        9   81.648   sg13g2_nor2b_1
        3   38.102   sg13g2_nor2b_2
        2   18.144   sg13g2_nor3_1
        2   32.659   sg13g2_nor3_2

   Chip area for module '\cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i': 98500.147200
     of which used for sequential elements: 48596.889600 (49.34%)

=== cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      158        - wires
      158        - wire bits
      158        - public wires
      158        - public wire bits
      118        - ports
      118        - port bits
       75  702.778 cells
       32  347.155   sg13g2_a22oi_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
        3   43.546   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
       32  174.182   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_or2_1

   Chip area for module '\cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i': 702.777600
     of which used for sequential elements: 0.000000 (0.00%)

=== debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      329        - wires
      329        - wire bits
      328        - public wires
      328        - public wire bits
      131        - ports
      131        - port bits
      247 2.45E+03 cells
        5   63.504   sg13g2_a21o_1
       29  263.088   sg13g2_a21oi_1
       15  162.729   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
        8   58.061   sg13g2_buf_1
       14  127.008   sg13g2_buf_2
        2    29.03   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
        5  244.944   sg13g2_dfrbpq_1
        7   38.102   sg13g2_inv_1
        2   36.288   sg13g2_mux2_1
       30  217.728   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       12  108.864   sg13g2_nand2b_1
        2    29.03   sg13g2_nand2b_2
        7   63.504   sg13g2_nand3_1
       27  195.955   sg13g2_nor2_1
        6   54.432   sg13g2_nor2b_1
        4   50.803   sg13g2_nor2b_2
        4   36.288   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        2   21.773   sg13g2_nor4_1
       55   498.96   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        1    7.258   sg13g2_tielo
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom': 2447.058600
     of which used for sequential elements: 244.944000 (10.01%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       19        - wires
       19        - wire bits
       19        - public wires
       19        - public wire bits
       10        - ports
       10        - port bits
       11  190.512 cells
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        2   14.515   sg13g2_nor2_1
        1    9.072   sg13g2_nor3_1
        1    9.072   sg13g2_o21ai_1
        3   43.546   sg13g2_xnor2_1

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter': 190.512000
     of which used for sequential elements: 97.977600 (51.43%)

=== dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     3418        - wires
     3418        - wire bits
     3417        - public wires
     3417        - public wire bits
      742        - ports
      742        - port bits
     3107  5.1E+04 cells
       41  520.733   sg13g2_a21o_1
      195  1769.04   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       21  304.819   sg13g2_a221oi_1
       87  943.828   sg13g2_a22oi_1
       74  671.328   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
        2    29.03   sg13g2_and4_1
      143 1.04E+03   sg13g2_buf_1
        3   136.08   sg13g2_buf_16
      108  979.776   sg13g2_buf_2
       14  203.213   sg13g2_buf_4
       14  330.221   sg13g2_buf_8
      517 2.53E+04   sg13g2_dfrbpq_1
       56  304.819   sg13g2_inv_1
      128 2.32E+03   sg13g2_mux2_1
       66 2.51E+03   sg13g2_mux4_1
      727 5.28E+03   sg13g2_nand2_1
        8   87.091   sg13g2_nand2_2
       18  163.296   sg13g2_nand2b_1
       54  489.888   sg13g2_nand3_1
       36  457.229   sg13g2_nand3b_1
       14   152.41   sg13g2_nand4_1
      218 1.58E+03   sg13g2_nor2_1
        7   76.205   sg13g2_nor2_2
       29  263.088   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       64  580.608   sg13g2_nor3_1
       23  375.581   sg13g2_nor3_2
        8   87.091   sg13g2_nor4_1
        4   87.091   sg13g2_nor4_2
      408  3.7E+03   sg13g2_o21ai_1
       12  108.864   sg13g2_or2_1
        1   10.886   sg13g2_or2_2
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo

   Chip area for module '\dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs': 50981.351400
     of which used for sequential elements: 25327.209600 (49.68%)

=== dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1450        - wires
     1450        - wire bits
     1449        - public wires
     1449        - public wire bits
      554        - ports
      554        - port bits
      936 1.45E+04 cells
       17  215.914   sg13g2_a21o_1
       90   816.48   sg13g2_a21oi_1
        2    29.03   sg13g2_a21oi_2
       13  188.698   sg13g2_a221oi_1
       64   694.31   sg13g2_a22oi_1
       16  145.152   sg13g2_and2_1
        9  114.307   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       63  457.229   sg13g2_buf_1
       12  108.864   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        2   47.174   sg13g2_buf_8
       70 3.43E+03   sg13g2_dfrbpq_1
       29  157.853   sg13g2_inv_1
       80  1451.52   sg13g2_mux2_1
       86 3.28E+03   sg13g2_mux4_1
       72  522.547   sg13g2_nand2_1
        2   21.773   sg13g2_nand2_2
       16  145.152   sg13g2_nand2b_1
       23  208.656   sg13g2_nand3_1
        6   76.205   sg13g2_nand3b_1
       12  130.637   sg13g2_nand4_1
       72  522.547   sg13g2_nor2_1
        9   97.978   sg13g2_nor2_2
       21  190.512   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       23  208.656   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        7   76.205   sg13g2_nor4_1
      103  934.416   sg13g2_o21ai_1
        5    45.36   sg13g2_or2_1
        2   25.402   sg13g2_or3_1
        2    29.03   sg13g2_or4_1
        1    7.258   sg13g2_tielo
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom

   Chip area for module '\dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem': 14476.492800
     of which used for sequential elements: 3429.216000 (23.69%)

=== dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      340        - wires
      340        - wire bits
      338        - public wires
      338        - public wire bits
      335        - ports
      335        - port bits
        9  264.902 cells
        4  195.955   sg13g2_dfrbpq_1
        3   54.432   sg13g2_mux2_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top

   Chip area for module '\dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top': 264.902400
     of which used for sequential elements: 195.955200 (73.97%)

=== dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      526        - wires
      526        - wire bits
      526        - public wires
      526        - public wire bits
      252        - ports
      252        - port bits
      381 4.11E+03 cells
        5   63.504   sg13g2_a21o_1
       48  435.456   sg13g2_a21oi_1
        4   58.061   sg13g2_a221oi_1
        2   21.697   sg13g2_a22oi_1
       41  371.952   sg13g2_and2_1
        3   38.102   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       27  195.955   sg13g2_buf_1
        3   27.216   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
        3  146.966   sg13g2_dfrbpq_1
       16   87.091   sg13g2_inv_1
        1   19.958   sg13g2_mux2_2
       16  609.638   sg13g2_mux4_1
       56  406.426   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
        2   18.144   sg13g2_nand2b_1
       26  235.872   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        9   97.978   sg13g2_nand4_1
       27  195.955   sg13g2_nor2_1
        4   36.288   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        6   54.432   sg13g2_nor3_1
        6   65.318   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       30   272.16   sg13g2_o21ai_1
        2   18.144   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
       27   391.91   sg13g2_xnor2_1
        9  130.637   sg13g2_xor2_1

   Chip area for module '\dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba': 4111.354800
     of which used for sequential elements: 146.966400 (3.57%)

=== dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      951        - wires
      951        - wire bits
      951        - public wires
      951        - public wire bits
      360        - ports
      360        - port bits
        3        - submodules
        1        -   dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs
        1        -   dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem
        1        -   dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba

   Chip area for module '\dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      169        - wires
      169        - wire bits
      168        - public wires
      168        - public wire bits
      164        - ports
      164        - port bits
        5   119.75 cells
        2   97.978   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        1    9.072   sg13g2_nor2b_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req
        1        -   cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp

   Chip area for module '\dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc': 119.750400
     of which used for sequential elements: 97.977600 (81.82%)

=== dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1004        - wires
     1004        - wire bits
     1003        - public wires
     1003        - public wire bits
       89        - ports
       89        - port bits
      871  1.3E+04 cells
        2   25.402   sg13g2_a21o_1
      181 1.64E+03   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       40  580.608   sg13g2_a221oi_1
       36   390.55   sg13g2_a22oi_1
       60   544.32   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
       58  420.941   sg13g2_buf_1
       12  108.864   sg13g2_buf_2
        4   58.061   sg13g2_buf_4
        4   94.349   sg13g2_buf_8
      117  5731.69   sg13g2_dfrbpq_1
       48  261.274   sg13g2_inv_1
       49  889.056   sg13g2_mux2_1
       61  442.714   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        4   36.288   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        2   21.773   sg13g2_nand4_1
       37  268.531   sg13g2_nor2_1
       49  444.528   sg13g2_nor2b_1
       63  571.536   sg13g2_nor3_1
       20   181.44   sg13g2_o21ai_1
       12  108.864   sg13g2_or2_1
        1    7.258   sg13g2_tiehi
        1   14.515   sg13g2_xnor2_1
        2    29.03   sg13g2_xor2_1
        2        - submodules
        1        -   dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc
        1        -   dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap

   Chip area for module '\dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag': 12966.156000
     of which used for sequential elements: 5731.689600 (44.21%)

=== dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      251        - wires
      251        - wire bits
      251        - public wires
      251        - public wire bits
       17        - ports
       17        - port bits
      240 4.29E+03 cells
       34  431.827   sg13g2_a21o_1
       11   99.792   sg13g2_a21oi_1
        2    29.03   sg13g2_a21oi_2
        3   43.546   sg13g2_a221oi_1
        7    75.94   sg13g2_a22oi_1
       24  217.728   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        4    29.03   sg13g2_buf_1
        1    45.36   sg13g2_buf_16
        6   54.432   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
       49  2.4E+03   sg13g2_dfrbpq_1
        7   38.102   sg13g2_inv_1
        1    7.258   sg13g2_inv_2
        2   36.288   sg13g2_mux2_1
        8   58.061   sg13g2_nand2_1
        8   72.576   sg13g2_nand2b_1
        3   27.216   sg13g2_nand3_1
       33  239.501   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        4   36.288   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       10    90.72   sg13g2_nor3_1
        1   21.773   sg13g2_nor4_2
       13  117.936   sg13g2_o21ai_1
        3   27.216   sg13g2_or2_1
        1   10.886   sg13g2_or2_2
        2        - submodules
        1        -   tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv
        1        -   tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux

   Chip area for module '\dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap': 4285.348200
     of which used for sequential elements: 2400.451200 (56.02%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      249        - wires
      249        - wire bits
      249        - public wires
      249        - public wire bits
       77        - ports
       77        - port bits
      209 5.76E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        5   36.288   sg13g2_buf_1
        4   36.288   sg13g2_buf_2
        3   70.762   sg13g2_buf_8
       72 3.53E+03   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_inv_2
      103 1.87E+03   sg13g2_mux2_1
        1    9.072   sg13g2_nand2b_1
        2    29.03   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo': 5762.534400
     of which used for sequential elements: 3527.193600 (61.21%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       46        - wires
       46        - wire bits
       46        - public wires
       46        - public wire bits
       13        - ports
       13        - port bits
       38   742.09 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        8   391.91   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        7  127.008   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 391.910400 (52.81%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       46        - wires
       46        - wire bits
       46        - public wires
       46        - public wire bits
       13        - ports
       13        - port bits
       38   742.09 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        8   391.91   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        7  127.008   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 391.910400 (52.81%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       46        - wires
       46        - wire bits
       46        - public wires
       46        - public wire bits
       13        - ports
       13        - port bits
       38   742.09 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        8   391.91   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        7  127.008   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 391.910400 (52.81%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       46        - wires
       46        - wire bits
       46        - public wires
       46        - public wire bits
       13        - ports
       13        - port bits
       38   742.09 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        8   391.91   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        7  127.008   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 391.910400 (52.81%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       46        - wires
       46        - wire bits
       46        - public wires
       46        - public wire bits
       13        - ports
       13        - port bits
       38   742.09 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        8   391.91   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        7  127.008   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   21.773   sg13g2_nor2_1
        1    16.33   sg13g2_nor3_2
        2   18.144   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 391.910400 (52.81%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       34        - wires
       34        - wire bits
       34        - public wires
       34        - public wire bits
       15        - ports
       15        - port bits
       25  475.335 cells
        1    9.072   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        2    29.03   sg13g2_buf_4
        5  244.944   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        1    7.258   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   10.886   sg13g2_or2_2
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo': 475.335000
     of which used for sequential elements: 244.944000 (51.53%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       34        - wires
       34        - wire bits
       34        - public wires
       34        - public wire bits
       15        - ports
       15        - port bits
       25  475.335 cells
        1    9.072   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        2    29.03   sg13g2_buf_4
        5  244.944   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        1    7.258   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   10.886   sg13g2_or2_2
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo': 475.335000
     of which used for sequential elements: 244.944000 (51.53%)

=== fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       34        - wires
       34        - wire bits
       34        - public wires
       34        - public wire bits
       15        - ports
       15        - port bits
       25  475.335 cells
        1    9.072   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        2    29.03   sg13g2_buf_4
        5  244.944   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
        1   14.515   sg13g2_nand2b_2
        2   18.144   sg13g2_nand3_1
        1    7.258   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   10.886   sg13g2_or2_2
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo': 475.335000
     of which used for sequential elements: 244.944000 (51.53%)

=== gpio$croc_chip.i_croc_soc.i_croc.i_gpio ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      766        - wires
      766        - wire bits
      766        - public wires
      766        - public wire bits
      244        - ports
      244        - port bits
      363 4.83E+03 cells
      128 1.16E+03   sg13g2_and2_1
       32  406.426   sg13g2_and3_1
       32 1.57E+03   sg13g2_dfrbpq_1
       32  290.304   sg13g2_nand2b_1
       32  406.426   sg13g2_nand3b_1
        2   21.773   sg13g2_nand4_1
       64  580.608   sg13g2_nor2b_1
        7   76.205   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       32  290.304   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
       33        - submodules
        1        -   gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
        1        -   sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync

   Chip area for module '\gpio$croc_chip.i_croc_soc.i_croc.i_gpio': 4831.747200
     of which used for sequential elements: 1567.641600 (32.44%)

=== gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1174        - wires
     1174        - wire bits
     1173        - public wires
     1173        - public wire bits
      499        - ports
      499        - port bits
      934 2.08E+04 cells
       33  299.376   sg13g2_a21oi_1
       26  282.064   sg13g2_a22oi_1
       37  335.664   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
       19  275.789   sg13g2_and4_1
       34  246.758   sg13g2_buf_1
        6   54.432   sg13g2_buf_2
       12  174.182   sg13g2_buf_4
      238 1.17E+04   sg13g2_dfrbpq_1
        5   27.216   sg13g2_inv_1
      288 5.23E+03   sg13g2_mux2_1
       56  406.426   sg13g2_nand2_1
       29  263.088   sg13g2_nand2b_1
       46  417.312   sg13g2_nand3_1
        5   63.504   sg13g2_nand3b_1
        2   21.773   sg13g2_nand4_1
        4    29.03   sg13g2_nor2_1
        8   87.091   sg13g2_nor2_2
        3   27.216   sg13g2_nor2b_1
        2   18.144   sg13g2_nor3_1
        4   65.318   sg13g2_nor3_2
        1   10.886   sg13g2_nor4_1
        4   87.091   sg13g2_nor4_2
       64  580.608   sg13g2_o21ai_1
        2   18.144   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        2    29.03   sg13g2_or4_1
        1    7.258   sg13g2_tielo

   Chip area for module '\gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file': 20750.310000
     of which used for sequential elements: 11659.334400 (56.19%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        8        - wires
        8        - wire bits
        8        - public wires
        8        - public wire bits
        7        - ports
        7        - port bits
        4   32.659 cells
        1    9.072   sg13g2_a21oi_1
        1    5.443   sg13g2_inv_1
        1    7.258   sg13g2_nor2_1
        1   10.886   sg13g2_nor4_1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      953        - wires
      953        - wire bits
      951        - public wires
      951        - public wire bits
      659        - ports
      659        - port bits
      689 6.88E+03 cells
        7   63.504   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       73  662.256   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       29   210.47   sg13g2_buf_1
       30   272.16   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        9  212.285   sg13g2_buf_8
        3  146.966   sg13g2_dfrbpq_1
       39  212.285   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
       35 1.33E+03   sg13g2_mux4_1
        2   14.515   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       75    680.4   sg13g2_nand2b_1
       39  353.808   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
      291 2.11E+03   sg13g2_nor2_1
       39  353.808   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4   58.061   sg13g2_xnor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux': 6876.576000
     of which used for sequential elements: 146.966400 (2.14%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      953        - wires
      953        - wire bits
      951        - public wires
      951        - public wire bits
      659        - ports
      659        - port bits
      689 6.88E+03 cells
        7   63.504   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       73  662.256   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       29   210.47   sg13g2_buf_1
       30   272.16   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        9  212.285   sg13g2_buf_8
        3  146.966   sg13g2_dfrbpq_1
       39  212.285   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
       35 1.33E+03   sg13g2_mux4_1
        2   14.515   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       75    680.4   sg13g2_nand2b_1
       39  353.808   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
      291 2.11E+03   sg13g2_nor2_1
       39  353.808   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4   58.061   sg13g2_xnor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux': 6876.576000
     of which used for sequential elements: 146.966400 (2.14%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      953        - wires
      953        - wire bits
      951        - public wires
      951        - public wire bits
      659        - ports
      659        - port bits
      689 6.88E+03 cells
        7   63.504   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       73  662.256   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       29   210.47   sg13g2_buf_1
       30   272.16   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        9  212.285   sg13g2_buf_8
        3  146.966   sg13g2_dfrbpq_1
       39  212.285   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
       35 1.33E+03   sg13g2_mux4_1
        2   14.515   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       75    680.4   sg13g2_nand2b_1
       39  353.808   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
      291 2.11E+03   sg13g2_nor2_1
       39  353.808   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4   58.061   sg13g2_xnor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux': 6876.576000
     of which used for sequential elements: 146.966400 (2.14%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      953        - wires
      953        - wire bits
      951        - public wires
      951        - public wire bits
      659        - ports
      659        - port bits
      689 6.88E+03 cells
        7   63.504   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
       73  662.256   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       29   210.47   sg13g2_buf_1
       30   272.16   sg13g2_buf_2
        3   43.546   sg13g2_buf_4
        9  212.285   sg13g2_buf_8
        3  146.966   sg13g2_dfrbpq_1
       39  212.285   sg13g2_inv_1
        3   54.432   sg13g2_mux2_1
       35 1.33E+03   sg13g2_mux4_1
        2   14.515   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
       75    680.4   sg13g2_nand2b_1
       39  353.808   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
      291 2.11E+03   sg13g2_nor2_1
       39  353.808   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4   58.061   sg13g2_xnor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux': 6876.576000
     of which used for sequential elements: 146.966400 (2.14%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     1145        - wires
     1145        - wire bits
     1143        - public wires
     1143        - public wire bits
      796        - ports
      796        - port bits
      830  8.7E+03 cells
        1   12.701   sg13g2_a21o_1
       38  344.736   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
      148 1.34E+03   sg13g2_and2_1
        3   43.546   sg13g2_and4_1
       48  348.365   sg13g2_buf_1
       23  208.656   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
       14  330.221   sg13g2_buf_8
        3  146.966   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
       44  798.336   sg13g2_mux2_1
       38 1.45E+03   sg13g2_mux4_1
       38  275.789   sg13g2_nand2_1
      112 1.02E+03   sg13g2_nand2b_1
        3   27.216   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
        3   32.659   sg13g2_nand4_1
      299 2.17E+03   sg13g2_nor2_1
        2   18.144   sg13g2_nor2b_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        3   43.546   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux': 8703.639000
     of which used for sequential elements: 146.966400 (1.69%)

=== obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      256        - wires
      256        - wire bits
      254        - public wires
      254        - public wire bits
      230        - ports
      230        - port bits
       98 1.09E+03 cells
        1    9.072   sg13g2_a21oi_1
       76  689.472   sg13g2_and2_1
        1    9.072   sg13g2_buf_2
        7   165.11   sg13g2_buf_8
        2   97.978   sg13g2_dfrbpq_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        1    9.072   sg13g2_nand3_1
        1   12.701   sg13g2_nor2b_2
        1    16.33   sg13g2_nor3_2
        1    9.072   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        2    29.03   sg13g2_xnor2_1
        1        - submodules
        1        -   delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux': 1086.825600
     of which used for sequential elements: 97.977600 (9.02%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      121        - wires
      121        - wire bits
      119        - public wires
      119        - public wire bits
      116        - ports
      116        - port bits
        5   34.474 cells
        2   10.886   sg13g2_inv_1
        1    9.072   sg13g2_nor2b_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      121        - wires
      121        - wire bits
      119        - public wires
      119        - public wire bits
      116        - ports
      116        - port bits
        5   34.474 cells
        2   10.886   sg13g2_inv_1
        1    9.072   sg13g2_nor2b_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      121        - wires
      121        - wire bits
      119        - public wires
      119        - public wire bits
      116        - ports
      116        - port bits
        5   34.474 cells
        2   10.886   sg13g2_inv_1
        1    9.072   sg13g2_nor2b_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        1        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      576        - wires
      576        - wire bits
      575        - public wires
      575        - public wire bits
      552        - ports
      552        - port bits
      165  1.5E+03 cells
      146 1.32E+03   sg13g2_and2_1
       13  117.936   sg13g2_buf_2
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo
        1        -   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux': 1504.137600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      576        - wires
      576        - wire bits
      575        - public wires
      575        - public wire bits
      552        - ports
      552        - port bits
      165  1.5E+03 cells
      146 1.32E+03   sg13g2_and2_1
       13  117.936   sg13g2_buf_2
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo
        1        -   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux': 1504.137600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      576        - wires
      576        - wire bits
      575        - public wires
      575        - public wire bits
      552        - ports
      552        - port bits
      165  1.5E+03 cells
      146 1.32E+03   sg13g2_and2_1
       13  117.936   sg13g2_buf_2
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo
        1        -   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux': 1504.137600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      576        - wires
      576        - wire bits
      575        - public wires
      575        - public wire bits
      552        - ports
      552        - port bits
      165  1.5E+03 cells
      146 1.32E+03   sg13g2_and2_1
       13  117.936   sg13g2_buf_2
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo
        1        -   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux': 1504.137600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      576        - wires
      576        - wire bits
      575        - public wires
      575        - public wire bits
      552        - ports
      552        - port bits
      165  1.5E+03 cells
      146 1.32E+03   sg13g2_and2_1
       13  117.936   sg13g2_buf_2
        1   10.886   sg13g2_nor2_2
        2   18.144   sg13g2_nor2b_1
        2   25.402   sg13g2_nor2b_2
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo
        1        -   rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux': 1504.137600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      220        - wires
      220        - wire bits
      219        - public wires
      219        - public wire bits
      218        - ports
      218        - port bits
        6  212.285 cells
        1    9.072   sg13g2_and2_1
        4  195.955   sg13g2_dfrbpq_1
        1    7.258   sg13g2_tielo

   Chip area for module '\obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim': 212.284800
     of which used for sequential elements: 195.955200 (92.31%)

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      220        - wires
      220        - wire bits
      219        - public wires
      219        - public wire bits
      218        - ports
      218        - port bits
        6  212.285 cells
        1    9.072   sg13g2_and2_1
        4  195.955   sg13g2_dfrbpq_1
        1    7.258   sg13g2_tielo

   Chip area for module '\obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim': 212.284800
     of which used for sequential elements: 195.955200 (92.31%)

=== obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     3596        - wires
     3596        - wire bits
     3596        - public wires
     3596        - public wire bits
     1404        - ports
     1404        - port bits
       13        - submodules
        1        -   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode
        1        -   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode
        1        -   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode
        1        -   addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode
        1        -   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux
        1        -   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux
        1        -   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux
        1        -   obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux
        1        -   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux
        1        -   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux
        1        -   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux
        1        -   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux
        1        -   obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux

   Chip area for module '\obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      217        - wires
      217        - wire bits
      217        - public wires
      217        - public wire bits
      217        - ports
      217        - port bits
       39 1.83E+03 cells
        1    9.072   sg13g2_and2_1
       37 1.81E+03   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1

   Chip area for module '\periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate': 1827.100800
     of which used for sequential elements: 1812.585600 (99.21%)

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      217        - wires
      217        - wire bits
      217        - public wires
      217        - public wire bits
      217        - ports
      217        - port bits
       39 1.83E+03 cells
        1    9.072   sg13g2_and2_1
       37 1.81E+03   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1

   Chip area for module '\periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate': 1827.100800
     of which used for sequential elements: 1812.585600 (99.21%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      204        - wires
      204        - wire bits
      204        - public wires
      204        - public wire bits
      133        - ports
      133        - port bits
       71  2.3E+03 cells
        1    9.072   sg13g2_a21oi_1
        4   94.349   sg13g2_buf_8
       33  1616.63   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
       28  508.032   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        1    7.258   sg13g2_nor2_1
        1        - submodules
        1        -   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr': 2300.659200
     of which used for sequential elements: 1616.630400 (70.27%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       12        - wires
       12        - wire bits
       12        - public wires
       12        - public wire bits
        9        - ports
        9        - port bits
        3  116.122 cells
        2   97.978   sg13g2_dfrbpq_1
        1   18.144   sg13g2_mux2_1
        1        - submodules
        1        -   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode': 116.121600
     of which used for sequential elements: 97.977600 (84.38%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      202        - wires
      202        - wire bits
      202        - public wires
      202        - public wire bits
      133        - ports
      133        - port bits
       69  2.3E+03 cells
        4   94.349   sg13g2_buf_8
       33  1616.63   sg13g2_dfrbpq_1
       30   544.32   sg13g2_mux2_1
        2   39.917   sg13g2_mux2_2
        1        - submodules
        1        -   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus': 2295.216000
     of which used for sequential elements: 1616.630400 (70.43%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       12        - wires
       12        - wire bits
       12        - public wires
       12        - public wire bits
        9        - ports
        9        - port bits
        3  116.122 cells
        2   97.978   sg13g2_dfrbpq_1
        1   18.144   sg13g2_mux2_1
        1        - submodules
        1        -   prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen': 116.121600
     of which used for sequential elements: 97.977600 (84.38%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      135        - wires
      135        - wire bits
      135        - public wires
      135        - public wire bits
      131        - ports
      131        - port bits
       37  689.472 cells
        4   94.349   sg13g2_buf_8
       29  526.176   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        1    9.072   sg13g2_or2_1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb': 689.472000
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        7        - ports
        7        - port bits
        2    29.03 cells
        1   18.144   sg13g2_mux2_1
        1   10.886   sg13g2_or2_2

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb': 29.030400
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      135        - wires
      135        - wire bits
      135        - public wires
      135        - public wire bits
      131        - ports
      131        - port bits
       37  689.472 cells
        4   94.349   sg13g2_buf_8
       29  526.176   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        1    9.072   sg13g2_or2_1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb': 689.472000
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        7        - ports
        7        - port bits
        2    29.03 cells
        1   18.144   sg13g2_mux2_1
        1   10.886   sg13g2_or2_2

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb': 29.030400
     of which used for sequential elements: 0.000000 (0.00%)

=== reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      218        - wires
      218        - wire bits
      216        - public wires
      216        - public wire bits
      214        - ports
      214        - port bits
        6   87.091 cells
        1    9.072   sg13g2_and2_1
        1   48.989   sg13g2_dfrbpq_1
        2   14.515   sg13g2_nor2_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo

   Chip area for module '\reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb': 87.091200
     of which used for sequential elements: 48.988800 (56.25%)

=== reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      225        - wires
      225        - wire bits
      225        - public wires
      225        - public wire bits
      117        - ports
      117        - port bits
        2        - submodules
        1        -   apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart
        1        -   reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb

   Chip area for module '\reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      594        - wires
      594        - wire bits
      593        - public wires
      593        - public wire bits
      372        - ports
      372        - port bits
      295 5.26E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        6   272.16   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        9  212.285   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      220  3991.68   sg13g2_mux2_1
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        9   65.318   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb': 5263.574400
     of which used for sequential elements: 342.921600 (6.51%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      594        - wires
      594        - wire bits
      593        - public wires
      593        - public wire bits
      372        - ports
      372        - port bits
      295 5.26E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        6   272.16   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        9  212.285   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      220  3991.68   sg13g2_mux2_1
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        9   65.318   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb': 5263.574400
     of which used for sequential elements: 342.921600 (6.51%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      594        - wires
      594        - wire bits
      593        - public wires
      593        - public wire bits
      372        - ports
      372        - port bits
      295 5.26E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        6   272.16   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        9  212.285   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      220  3991.68   sg13g2_mux2_1
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        9   65.318   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb': 5263.574400
     of which used for sequential elements: 342.921600 (6.51%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      594        - wires
      594        - wire bits
      593        - public wires
      593        - public wire bits
      372        - ports
      372        - port bits
      295 5.26E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        6   272.16   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        9  212.285   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      220  3991.68   sg13g2_mux2_1
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        9   65.318   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb': 5263.574400
     of which used for sequential elements: 342.921600 (6.51%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      594        - wires
      594        - wire bits
      593        - public wires
      593        - public wire bits
      372        - ports
      372        - port bits
      295 5.26E+03 cells
        1   12.701   sg13g2_a21o_1
        4   36.288   sg13g2_a21oi_1
        1   14.515   sg13g2_a21oi_2
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        8   58.061   sg13g2_buf_1
        6   272.16   sg13g2_buf_16
        3   27.216   sg13g2_buf_2
        9  212.285   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
        3    16.33   sg13g2_inv_1
        2   14.515   sg13g2_inv_2
      220  3991.68   sg13g2_mux2_1
        1    7.258   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        9   65.318   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1    7.258   sg13g2_tielo
        2        - submodules
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        1        -   lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb': 5263.574400
     of which used for sequential elements: 342.921600 (6.51%)

=== rstgen$croc_chip.i_croc_soc.i_rstgen ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        5        - wires
        5        - wire bits
        5        - public wires
        5        - public wire bits
        5        - ports
        5        - port bits
        1        - submodules
        1        -   rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass

   Chip area for module '\rstgen$croc_chip.i_croc_soc.i_rstgen': 0.000000
     of which used for sequential elements: 0.000000 (-nan%)

=== rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       12        - wires
       12        - wire bits
       11        - public wires
       11        - public wire bits
        6        - ports
        6        - port bits
        5  203.213 cells
        4  195.955   sg13g2_dfrbpq_1
        1    7.258   sg13g2_tiehi
        3        - submodules
        1        -   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no
        1        -   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n
        1        -   tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no

   Chip area for module '\rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass': 203.212800
     of which used for sequential elements: 195.955200 (96.43%)

=== slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       18        - wires
       18        - wire bits
       18        - public wires
       18        - public wire bits
        4        - ports
        4        - port bits
       15  290.304 cells
        4  195.955   sg13g2_dfrbpq_1
        5   27.216   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        1    9.072   sg13g2_nand3_1
        1    7.258   sg13g2_nor2_1
        2    29.03   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2': 290.304000
     of which used for sequential elements: 195.955200 (67.50%)

=== slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       53        - wires
       53        - wire bits
       53        - public wires
       53        - public wire bits
       15        - ports
       15        - port bits
       43  600.529 cells
        2   18.144   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        1    9.072   sg13g2_and2_1
        2   25.402   sg13g2_and3_1
        5  244.944   sg13g2_dfrbpq_1
        8   43.546   sg13g2_inv_1
        1   19.958   sg13g2_mux2_2
        2   14.515   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        1    9.072   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
        5   36.288   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
        3   27.216   sg13g2_nor3_1
        3   27.216   sg13g2_o21ai_1
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
        2    29.03   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC': 600.528600
     of which used for sequential elements: 244.944000 (40.79%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        5        - ports
        5        - port bits
        4   72.576 cells
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
        2   18.144   sg13g2_nor2b_1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK': 72.576000
     of which used for sequential elements: 48.988800 (67.50%)

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     2905        - wires
     2905        - wire bits
     2905        - public wires
     2905        - public wire bits
       35        - ports
       35        - port bits
     2889 6.62E+04 cells
        6   54.432   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        4   36.288   sg13g2_and2_1
        6   76.205   sg13g2_and3_1
        3   43.546   sg13g2_and4_1
      207  1.5E+03   sg13g2_buf_1
       34  308.448   sg13g2_buf_2
       36  522.547   sg13g2_buf_4
       15  353.808   sg13g2_buf_8
      736 3.61E+04   sg13g2_dfrbpq_1
      744 4.05E+03   sg13g2_inv_1
      704 1.28E+04   sg13g2_mux2_1
      231  8.8E+03   sg13g2_mux4_1
       17  123.379   sg13g2_nand2_1
        7   63.504   sg13g2_nand2b_1
       21  190.512   sg13g2_nand3_1
        3   38.102   sg13g2_nand3b_1
        7   76.205   sg13g2_nand4_1
       43  312.077   sg13g2_nor2_1
       20  217.728   sg13g2_nor2_2
        7   63.504   sg13g2_nor2b_1
        7   63.504   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
        2   18.144   sg13g2_o21ai_1
        2   25.402   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
        7  101.606   sg13g2_xnor2_1
       16  232.243   sg13g2_xor2_1

   Chip area for module '\slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF': 66162.058200
     of which used for sequential elements: 36055.756800 (54.50%)

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
     2159        - wires
     2159        - wire bits
     2159        - public wires
     2159        - public wire bits
       29        - ports
       29        - port bits
     2146 4.86E+04 cells
        6   54.432   sg13g2_a21oi_1
        1   10.849   sg13g2_a22oi_1
        3   27.216   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
      162 1.18E+03   sg13g2_buf_1
        1    45.36   sg13g2_buf_16
       13  117.936   sg13g2_buf_2
        5   72.576   sg13g2_buf_4
        5  117.936   sg13g2_buf_8
      541 2.65E+04   sg13g2_dfrbpq_1
      550  2993.76   sg13g2_inv_1
      512 9.29E+03   sg13g2_mux2_1
      168  6.4E+03   sg13g2_mux4_1
       15  108.864   sg13g2_nand2_1
       32  348.365   sg13g2_nand2_2
        6   54.432   sg13g2_nand2b_1
        6   54.432   sg13g2_nand3_1
        5   54.432   sg13g2_nand4_1
       36  261.274   sg13g2_nor2_1
       12  130.637   sg13g2_nor2_2
       15   136.08   sg13g2_nor2b_1
        3   38.102   sg13g2_nor2b_2
        9   81.648   sg13g2_nor3_1
        4   65.318   sg13g2_nor3_2
        1   10.886   sg13g2_nor4_1
        2   43.546   sg13g2_nor4_2
        2   18.144   sg13g2_o21ai_1
        3   27.216   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
       11  159.667   sg13g2_xnor2_1
       15  217.728   sg13g2_xor2_1

   Chip area for module '\slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF': 48645.840600
     of which used for sequential elements: 26502.940800 (54.48%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
        5        - ports
        5        - port bits
       18  279.418 cells
        1   12.701   sg13g2_a21o_1
        1    9.072   sg13g2_a21oi_1
        3  146.966   sg13g2_dfrbpq_1
        4   21.773   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        3   27.216   sg13g2_o21ai_1
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS': 279.417600
     of which used for sequential elements: 146.966400 (52.60%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
        5        - ports
        5        - port bits
       18  279.418 cells
        1   12.701   sg13g2_a21o_1
        1    9.072   sg13g2_a21oi_1
        3  146.966   sg13g2_dfrbpq_1
        4   21.773   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        3   27.216   sg13g2_o21ai_1
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD': 279.417600
     of which used for sequential elements: 146.966400 (52.60%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
        5        - ports
        5        - port bits
       18  279.418 cells
        1   12.701   sg13g2_a21o_1
        1    9.072   sg13g2_a21oi_1
        3  146.966   sg13g2_dfrbpq_1
        4   21.773   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        3   27.216   sg13g2_o21ai_1
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR': 279.417600
     of which used for sequential elements: 146.966400 (52.60%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       22        - wires
       22        - wire bits
       22        - public wires
       22        - public wire bits
        5        - ports
        5        - port bits
       18  279.418 cells
        1   12.701   sg13g2_a21o_1
        1    9.072   sg13g2_a21oi_1
        3  146.966   sg13g2_dfrbpq_1
        4   21.773   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        1   12.701   sg13g2_nand3b_1
        3   27.216   sg13g2_o21ai_1
        1   14.515   sg13g2_xnor2_1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI': 279.417600
     of which used for sequential elements: 146.966400 (52.60%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       34        - wires
       34        - wire bits
       34        - public wires
       34        - public wire bits
        5        - ports
        5        - port bits
       30  419.126 cells
        1    9.072   sg13g2_a21oi_1
        1   14.515   sg13g2_a221oi_1
        2   18.144   sg13g2_and2_1
        4  195.955   sg13g2_dfrbpq_1
        7   38.102   sg13g2_inv_1
        1   18.144   sg13g2_mux2_1
        2   18.144   sg13g2_nand2b_1
        4    29.03   sg13g2_nor2_1
        1    9.072   sg13g2_nor2b_1
        2   18.144   sg13g2_nor3_1
        4   36.288   sg13g2_o21ai_1
        1   14.515   sg13g2_xor2_1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB': 419.126400
     of which used for sequential elements: 195.955200 (46.75%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        4  108.864 cells
        2   97.978   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS': 108.864000
     of which used for sequential elements: 97.977600 (90.00%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        4  108.864 cells
        2   97.978   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD': 108.864000
     of which used for sequential elements: 97.977600 (90.00%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        4  108.864 cells
        2   97.978   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR': 108.864000
     of which used for sequential elements: 97.977600 (90.00%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        4  108.864 cells
        2   97.978   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI': 108.864000
     of which used for sequential elements: 97.977600 (90.00%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        4  108.864 cells
        2   97.978   sg13g2_dfrbpq_1
        2   10.886   sg13g2_inv_1

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN': 108.864000
     of which used for sequential elements: 97.977600 (90.00%)

=== slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       38        - wires
       38        - wire bits
       38        - public wires
       38        - public wire bits
        6        - ports
        6        - port bits
       33   527.99 cells
        3   27.216   sg13g2_a21oi_1
        1    9.072   sg13g2_and2_1
        6  293.933   sg13g2_dfrbpq_1
        8   43.546   sg13g2_inv_1
        1    7.258   sg13g2_nand2_1
        1   12.701   sg13g2_nand3b_1
        5   36.288   sg13g2_nor2_1
        2   18.144   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
        1    9.072   sg13g2_o21ai_1
        2    29.03   sg13g2_xnor2_1

   Chip area for module '\slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF': 527.990400
     of which used for sequential elements: 293.932800 (55.67%)

=== soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      336        - wires
      336        - wire bits
      334        - public wires
      334        - public wire bits
      177        - ports
      177        - port bits
      126 1.15E+03 cells
       32  290.304   sg13g2_a21oi_1
       33  299.376   sg13g2_and2_1
        4   50.803   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
       14  101.606   sg13g2_buf_1
        3    16.33   sg13g2_inv_1
        1   38.102   sg13g2_mux4_1
        1    9.072   sg13g2_nand2b_1
        1    9.072   sg13g2_nand3_1
        1   10.886   sg13g2_nor2_2
       33  299.376   sg13g2_o21ai_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4        - submodules
        1        -   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr
        1        -   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode
        1        -   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus
        1        -   prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen

   Chip area for module '\soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl': 1153.958400
     of which used for sequential elements: 0.000000 (0.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        3  146.966 cells
        3  146.966   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync': 146.966400
     of which used for sequential elements: 146.966400 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        3  146.966 cells
        3  146.966   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync': 146.966400
     of which used for sequential elements: 146.966400 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        3  146.966 cells
        3  146.966   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync': 146.966400
     of which used for sequential elements: 146.966400 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        7        - wires
        7        - wire bits
        7        - public wires
        7        - public wire bits
        4        - ports
        4        - port bits
        3  146.966 cells
        3  146.966   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync': 146.966400
     of which used for sequential elements: 146.966400 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== sync$croc_chip.i_croc_soc.i_ext_intr_sync ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        6        - wires
        6        - wire bits
        6        - public wires
        6        - public wire bits
        4        - ports
        4        - port bits
        2   97.978 cells
        2   97.978   sg13g2_dfrbpq_1

   Chip area for module '\sync$croc_chip.i_croc_soc.i_ext_intr_sync': 97.977600
     of which used for sequential elements: 97.977600 (100.00%)

=== tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        2        - wires
        2        - wire bits
        2        - public wires
        2        - public wire bits
        2        - ports
        2        - port bits
        1    5.443 cells
        1    5.443   sg13g2_inv_1

   Chip area for module '\tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv': 5.443200
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        4        - wires
        4        - wire bits
        4        - public wires
        4        - public wire bits
        4        - ports
        4        - port bits
        1   18.144 cells
        1   18.144   sg13g2_mux2_1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        4        - wires
        4        - wire bits
        4        - public wires
        4        - public wire bits
        4        - ports
        4        - port bits
        1   18.144 cells
        1   18.144   sg13g2_mux2_1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        4        - wires
        4        - wire bits
        4        - public wires
        4        - public wire bits
        4        - ports
        4        - port bits
        1   18.144 cells
        1   18.144   sg13g2_mux2_1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
        4        - wires
        4        - wire bits
        4        - public wires
        4        - public wire bits
        4        - ports
        4        - port bits
        1   18.144 cells
        1   18.144   sg13g2_mux2_1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      163        - wires
      163        - wire bits
      162        - public wires
      162        - public wire bits
       81        - ports
       81        - port bits
       51  849.139 cells
        1        -   RM_IHPSG13_1P_256x64_c2_bm_bist
        4   36.288   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        4   94.349   sg13g2_buf_8
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
       30   544.32   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        5    45.36   sg13g2_nor2b_1
        1    7.258   sg13g2_tielo

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!

   Chip area for module '\tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram': 849.139200
     of which used for sequential elements: 48.988800 (5.77%)

=== tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      163        - wires
      163        - wire bits
      162        - public wires
      162        - public wire bits
       81        - ports
       81        - port bits
       51  849.139 cells
        1        -   RM_IHPSG13_1P_256x64_c2_bm_bist
        4   36.288   sg13g2_and2_1
        1    7.258   sg13g2_buf_1
        4   94.349   sg13g2_buf_8
        1   48.989   sg13g2_dfrbpq_1
        1    5.443   sg13g2_inv_1
       30   544.32   sg13g2_mux2_1
        3   59.875   sg13g2_mux2_2
        5    45.36   sg13g2_nor2b_1
        1    7.258   sg13g2_tielo

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!

   Chip area for module '\tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram': 849.139200
     of which used for sequential elements: 48.988800 (5.77%)

=== timer_unit$croc_chip.i_croc_soc.i_croc.i_timer ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      750        - wires
      750        - wire bits
      748        - public wires
      748        - public wire bits
      119        - ports
      119        - port bits
      602 1.31E+04 cells
       39  353.808   sg13g2_a21oi_1
       35  379.701   sg13g2_a22oi_1
        9   81.648   sg13g2_and2_1
        5   63.504   sg13g2_and3_1
        3   43.546   sg13g2_and4_1
       38  275.789   sg13g2_buf_1
      143 7.01E+03   sg13g2_dfrbpq_1
        5   27.216   sg13g2_inv_1
      217 3.94E+03   sg13g2_mux2_1
       50   362.88   sg13g2_nand2_1
        8   72.576   sg13g2_nand2b_1
        4   36.288   sg13g2_nand3_1
       11   119.75   sg13g2_nand4_1
        6   43.546   sg13g2_nor2_1
        5    45.36   sg13g2_nor2b_1
        4   36.288   sg13g2_nor3_1
        1   10.886   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       12  108.864   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        2    29.03   sg13g2_or4_1
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        4        - submodules
        1        -   timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i
        1        -   timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i
        1        -   timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i
        1        -   timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i

   Chip area for module '\timer_unit$croc_chip.i_croc_soc.i_croc.i_timer': 13091.387400
     of which used for sequential elements: 7005.398400 (53.51%)

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      466        - wires
      466        - wire bits
      466        - public wires
      466        - public wire bits
      102        - ports
      102        - port bits
      397 5.34E+03 cells
        1   12.701   sg13g2_a21o_1
       15   136.08   sg13g2_a21oi_1
        7    75.94   sg13g2_a22oi_1
        5    45.36   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
        1    16.33   sg13g2_and4_2
       16  116.122   sg13g2_buf_1
        1    45.36   sg13g2_buf_16
        1   14.515   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
       33  1616.63   sg13g2_dfrbpq_1
       11   59.875   sg13g2_inv_1
        6  108.864   sg13g2_mux2_1
       28  203.213   sg13g2_nand2_1
       35   317.52   sg13g2_nand2b_1
       11   99.792   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
       15  163.296   sg13g2_nand4_1
       46   333.85   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
       19  172.368   sg13g2_nor2b_1
       14  127.008   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        7   76.205   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
       35   317.52   sg13g2_o21ai_1
        8   72.576   sg13g2_or2_1
        3   43.546   sg13g2_or4_1
       44  638.669   sg13g2_xnor2_1
       25   362.88   sg13g2_xor2_1

   Chip area for module '\timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i': 5344.957800
     of which used for sequential elements: 1616.630400 (30.25%)

=== timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      466        - wires
      466        - wire bits
      466        - public wires
      466        - public wire bits
      102        - ports
      102        - port bits
      397 5.34E+03 cells
        1   12.701   sg13g2_a21o_1
       15   136.08   sg13g2_a21oi_1
        7    75.94   sg13g2_a22oi_1
        5    45.36   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        1   14.515   sg13g2_and4_1
        1    16.33   sg13g2_and4_2
       16  116.122   sg13g2_buf_1
        1    45.36   sg13g2_buf_16
        1   14.515   sg13g2_buf_4
        1   23.587   sg13g2_buf_8
       33  1616.63   sg13g2_dfrbpq_1
       11   59.875   sg13g2_inv_1
        6  108.864   sg13g2_mux2_1
       28  203.213   sg13g2_nand2_1
       35   317.52   sg13g2_nand2b_1
       11   99.792   sg13g2_nand3_1
        2   25.402   sg13g2_nand3b_1
       15  163.296   sg13g2_nand4_1
       46   333.85   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
       19  172.368   sg13g2_nor2b_1
       14  127.008   sg13g2_nor3_1
        1    16.33   sg13g2_nor3_2
        7   76.205   sg13g2_nor4_1
        3   65.318   sg13g2_nor4_2
       35   317.52   sg13g2_o21ai_1
        8   72.576   sg13g2_or2_1
        3   43.546   sg13g2_or4_1
       44  638.669   sg13g2_xnor2_1
       25   362.88   sg13g2_xor2_1

   Chip area for module '\timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i': 5344.957800
     of which used for sequential elements: 1616.630400 (30.25%)

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      474        - wires
      474        - wire bits
      474        - public wires
      474        - public wire bits
      102        - ports
      102        - port bits
      405 5.35E+03 cells
        4   50.803   sg13g2_a21o_1
       24  217.728   sg13g2_a21oi_1
        4   58.061   sg13g2_a221oi_1
        6   65.092   sg13g2_a22oi_1
       17  154.224   sg13g2_and2_1
        3   38.102   sg13g2_and3_1
        6   87.091   sg13g2_and4_1
       21   152.41   sg13g2_buf_1
        1    9.072   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
       33  1616.63   sg13g2_dfrbpq_1
       18   97.978   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
       29   210.47   sg13g2_nand2_1
       11   99.792   sg13g2_nand2b_1
       16  145.152   sg13g2_nand3_1
        3   38.102   sg13g2_nand3b_1
       13  141.523   sg13g2_nand4_1
       43  312.077   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       20   181.44   sg13g2_nor3_1
        9   97.978   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       33  299.376   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        4   58.061   sg13g2_or4_1
       48   696.73   sg13g2_xnor2_1
       20  290.304   sg13g2_xor2_1

   Chip area for module '\timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i': 5352.253200
     of which used for sequential elements: 1616.630400 (30.20%)

=== timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      474        - wires
      474        - wire bits
      474        - public wires
      474        - public wire bits
      102        - ports
      102        - port bits
      405 5.35E+03 cells
        4   50.803   sg13g2_a21o_1
       24  217.728   sg13g2_a21oi_1
        4   58.061   sg13g2_a221oi_1
        6   65.092   sg13g2_a22oi_1
       17  154.224   sg13g2_and2_1
        3   38.102   sg13g2_and3_1
        6   87.091   sg13g2_and4_1
       21   152.41   sg13g2_buf_1
        1    9.072   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
       33  1616.63   sg13g2_dfrbpq_1
       18   97.978   sg13g2_inv_1
        4   72.576   sg13g2_mux2_1
       29   210.47   sg13g2_nand2_1
       11   99.792   sg13g2_nand2b_1
       16  145.152   sg13g2_nand3_1
        3   38.102   sg13g2_nand3b_1
       13  141.523   sg13g2_nand4_1
       43  312.077   sg13g2_nor2_1
        7   63.504   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       20   181.44   sg13g2_nor3_1
        9   97.978   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
       33  299.376   sg13g2_o21ai_1
        4   36.288   sg13g2_or2_1
        1   12.701   sg13g2_or3_1
        4   58.061   sg13g2_or4_1
       48   696.73   sg13g2_xnor2_1
       20  290.304   sg13g2_xor2_1

   Chip area for module '\timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i': 5352.253200
     of which used for sequential elements: 1616.630400 (30.20%)

=== uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      166        - wires
      166        - wire bits
      166        - public wires
      166        - public wire bits
       21        - ports
       21        - port bits
      146 2.14E+03 cells
       11  139.709   sg13g2_a21o_1
        9   81.648   sg13g2_a21oi_1
        4    29.03   sg13g2_buf_1
        2   18.144   sg13g2_buf_2
       17   832.81   sg13g2_dfrbpq_1
       19  103.421   sg13g2_inv_1
        3   21.773   sg13g2_nand2_1
        3   27.216   sg13g2_nand2b_1
        2   18.144   sg13g2_nand3_1
        2   21.773   sg13g2_nand4_1
        9   65.318   sg13g2_nor2_1
        3   27.216   sg13g2_nor2b_1
        1   12.701   sg13g2_nor2b_2
       21  190.512   sg13g2_nor3_1
        2   32.659   sg13g2_nor3_2
        2   21.773   sg13g2_nor4_1
        1   21.773   sg13g2_nor4_2
        4   36.288   sg13g2_o21ai_1
        2   18.144   sg13g2_or2_1
        1   10.886   sg13g2_or2_2
        1   12.701   sg13g2_or3_1
        1   14.515   sg13g2_or4_1
       17  246.758   sg13g2_xnor2_1
        9  130.637   sg13g2_xor2_1

   Chip area for module '\uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16': 2135.548800
     of which used for sequential elements: 832.809600 (39.00%)

=== uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
       41        - wires
       41        - wire bits
       41        - public wires
       41        - public wire bits
       24        - ports
       24        - port bits
       22  361.028 cells
        1   10.849   sg13g2_a22oi_1
        1   12.701   sg13g2_and3_1
        1    7.258   sg13g2_buf_1
        4  195.955   sg13g2_dfrbpq_1
        5   27.216   sg13g2_inv_1
        2   14.515   sg13g2_nand2_1
        1    9.072   sg13g2_nand2b_1
        1   14.515   sg13g2_nand2b_2
        1    9.072   sg13g2_nand3_1
        1   10.886   sg13g2_nand4_1
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        1   21.773   sg13g2_nor4_2
        1    9.072   sg13g2_o21ai_1

   Chip area for module '\uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC': 361.027800
     of which used for sequential elements: 195.955200 (54.28%)

=== uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      162        - wires
      162        - wire bits
      161        - public wires
      161        - public wire bits
       23        - ports
       23        - port bits
      144  2099.11 cells
        1   12.701   sg13g2_a21o_1
        1    9.072   sg13g2_a21oi_1
        2    29.03   sg13g2_a221oi_1
        4   43.394   sg13g2_a22oi_1
        4   36.288   sg13g2_and2_1
        1   14.515   sg13g2_and4_1
        8   58.061   sg13g2_buf_1
        1    9.072   sg13g2_buf_2
        1   14.515   sg13g2_buf_4
       18  881.798   sg13g2_dfrbpq_1
       24  130.637   sg13g2_inv_1
        9  163.296   sg13g2_mux2_1
        4    29.03   sg13g2_nand2_1
        2   18.144   sg13g2_nand2b_1
        6   54.432   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
        7   76.205   sg13g2_nand4_1
       13   94.349   sg13g2_nor2_1
       10    90.72   sg13g2_nor2b_1
        7   63.504   sg13g2_nor3_1
        4   43.546   sg13g2_nor4_1
        1    9.072   sg13g2_o21ai_1
        1    9.072   sg13g2_or2_1
        1    7.258   sg13g2_tielo
       12  174.182   sg13g2_xnor2_1
        1   14.515   sg13g2_xor2_1
        3        - submodules
        1        -   slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC
        1        -   slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB
        1        -   slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF

   Chip area for module '\uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX': 2099.109600
     of which used for sequential elements: 881.798400 (42.01%)

=== uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      129        - wires
      129        - wire bits
      129        - public wires
      129        - public wire bits
       22        - ports
       22        - port bits
      109 1.32E+03 cells
        4   50.803   sg13g2_a21o_1
        5    45.36   sg13g2_a21oi_1
        2    29.03   sg13g2_a21oi_2
        2    29.03   sg13g2_a221oi_1
        6   65.092   sg13g2_a22oi_1
        2   18.144   sg13g2_and2_1
        1   12.701   sg13g2_and3_1
        3   27.216   sg13g2_buf_2
        1   23.587   sg13g2_buf_8
        7  342.922   sg13g2_dfrbpq_1
       12   65.318   sg13g2_inv_1
        1    7.258   sg13g2_inv_2
        1   10.886   sg13g2_inv_4
        2   36.288   sg13g2_mux2_1
       12   87.091   sg13g2_nand2_1
        1   10.886   sg13g2_nand2_2
        2   18.144   sg13g2_nand2b_1
        4   36.288   sg13g2_nand3_1
        1   12.701   sg13g2_nand3b_1
        1   10.886   sg13g2_nand4_1
       15  108.864   sg13g2_nor2_1
        1   10.886   sg13g2_nor2_2
        1    9.072   sg13g2_nor2b_1
        1    9.072   sg13g2_nor3_1
        2   21.773   sg13g2_nor4_1
       11   99.792   sg13g2_o21ai_1
        6   87.091   sg13g2_xnor2_1
        2    29.03   sg13g2_xor2_1

   Chip area for module '\uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX': 1315.213200
     of which used for sequential elements: 342.921600 (26.07%)

=== user_domain$croc_chip.i_croc_soc.i_user ===

        +----------Local Count, excluding submodules.
        |        +-Local Area, excluding submodules.
        |        | 
      378        - wires
      378        - wire bits
      376        - public wires
      376        - public wire bits
      262        - ports
      262        - port bits
        2   14.515 cells
        1    7.258   sg13g2_tiehi
        1    7.258   sg13g2_tielo
        3        - submodules
        1        -   addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs
        1        -   obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux
        1        -   obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err

   Chip area for module '\user_domain$croc_chip.i_croc_soc.i_user': 14.515200
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
    42142 6.96E+05 croc_chip
        6   39.917   croc_domain$croc_chip.i_croc_soc.i_croc
        1    7.258     addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs
     1259 1.21E+04       addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync
        1    7.258     core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap
       17  170.554       cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex
     1489 1.63E+04         cve2_cs_registers$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i
      426 6.87E+03           cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.mcycle_counter_i
      567 8.52E+03           cve2_counter$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.minstret_counter_i
        3    74.39           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr
        3    74.39           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.gen_trigger_regs.u_tselect_csr
       75 2.27E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dcsr_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_depc_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch0_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_dscratch1_csr
       16  500.774           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mcause_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mepc_csr
       41 1.37E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mie_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mscratch_csr
       16  500.774           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_cause_csr
        9  212.285           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstack_epc_csr
       18  431.827           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mstatus_csr
       69 2.25E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtval_csr
       71 2.26E+03           cve2_csr$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.cs_registers_i.u_mtvec_csr
        2   14.515         cve2_ex_block$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i
     1357 1.52E+04           cve2_alu$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.ex_block_i.alu_i
      706 1.08E+04         cve2_id_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i
      477 5.06E+03           cve2_controller$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.controller_i
      269  2.5E+03           cve2_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.id_stage_i.decoder_i
      497  8830.42         cve2_if_stage$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i
      479 4.35E+03           cve2_compressed_decoder$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.compressed_decoder_i
      414 7.18E+03           cve2_prefetch_buffer$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i
      756 1.45E+04             cve2_fetch_fifo$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.if_stage_i.prefetch_buffer_i.fifo_i
      598 9.77E+03         cve2_load_store_unit$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.load_store_unit_i
     3925 9.85E+04         cve2_register_file_ff$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.register_file_i
       75  702.778         cve2_wb$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex.wb_i
        9  264.902     dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top
     3107  5.1E+04         dm_csrs$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs
      209 5.76E+03           fifo_v3$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_csrs.i_fifo
      936 1.45E+04         dm_mem$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem
      247 2.45E+03           debug_rom$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_mem.gen_rom_snd_scratch.i_debug_rom
      381 4.11E+03         dm_sba$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top.i_dm_sba
      871  1.3E+04     dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag
        5   119.75       dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc
        8  232.243         cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req
      143 3.98E+03           cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst
        3  146.966             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync
      141 4.03E+03           cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src
        3  146.966             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync
       85  1043.28             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
       12  228.614               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
       23  435.456               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
       76  965.185             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
       12  228.614               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
       23  435.456               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
        8  232.243         cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp
      121 3.35E+03           cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst
        3  146.966             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync
      119 3.29E+03           cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src
        3  146.966             sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync
       88 1.08E+03             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a
       12  228.614               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync
       23  435.456               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync
       80  981.553             cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b
       12  228.614               cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync
       23  435.456               cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src
        2   97.978                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync
      240 4.29E+03       dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap
        1    5.443         tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv
        1   18.144         tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux
      363 4.83E+03     gpio$croc_chip.i_croc_soc.i_croc.i_gpio
      934 2.08E+04       gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync
        2   97.978       sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync
      830  8.7E+03     obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux
       11  190.512       delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter
        5   34.474     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err
       25  475.335       fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo
        5   34.474     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err
       25  475.335       fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo
        6  212.285     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim
        6  212.285     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim
        1    7.258       addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode
     1053 1.02E+04         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync
        1    7.258       addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode
     1053 1.02E+04         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync
        1    7.258       addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode
     1053 1.02E+04         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync
        1    7.258       addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode
     1053 1.02E+04         addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync
      689 6.88E+03       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux
       11  190.512         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter
      689 6.88E+03       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux
       11  190.512         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter
      689 6.88E+03       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux
       11  190.512         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter
      689 6.88E+03       obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux
       11  190.512         delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter
      165  1.5E+03       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux
       38   742.09         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo
      295 5.26E+03         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
      165  1.5E+03       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux
       38   742.09         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo
      295 5.26E+03         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
      165  1.5E+03       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux
       38   742.09         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo
      295 5.26E+03         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
      165  1.5E+03       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux
       38   742.09         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo
      295 5.26E+03         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
      165  1.5E+03       obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux
       38   742.09         fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo
      295 5.26E+03         rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower
        4   32.659           lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper
       39 1.83E+03     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate
       39 1.83E+03     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate
      486 9.58E+03       apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart
       15  290.304         slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET
        4   72.576         slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK
     2889 6.62E+04         slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF
     2146 4.86E+04         slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF
       18  279.418         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS
       18  279.418         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD
       18  279.418         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR
       18  279.418         slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI
        4  108.864         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS
        4  108.864         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD
        4  108.864         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR
        4  108.864         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI
        4  108.864         slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN
      146 2.14E+03         uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16
       22  361.028         uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC
      144  2099.11         uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX
       43  600.529           slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC
       30  419.126           slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB
       33   527.99           slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF
      109 1.32E+03         uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX
        6   87.091       reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb
      126 1.15E+03     soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl
       71  2.3E+03       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr
       37  689.472         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb
        3  116.122       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode
        2    29.03         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb
       69  2.3E+03       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus
       37  689.472         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb
        3  116.122       prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen
        2    29.03         prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb
       51  849.139     tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram
       51  849.139     tc_sram$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram
      602 1.31E+04     timer_unit$croc_chip.i_croc_soc.i_croc.i_timer
      397 5.34E+03       timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_hi_i
      397 5.34E+03       timer_unit_counter$croc_chip.i_croc_soc.i_croc.i_timer.counter_lo_i
      405 5.35E+03       timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_hi_i
      405 5.35E+03       timer_unit_counter_presc$croc_chip.i_croc_soc.i_croc.i_timer.prescaler_lo_i
        5  203.213     rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass
        1   18.144       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no
        1   18.144       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n
        1   18.144       tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no
        2   97.978   sync$croc_chip.i_croc_soc.i_ext_intr_sync
        2   14.515   user_domain$croc_chip.i_croc_soc.i_user
        1    7.258     addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs
        3   21.773       addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync
       98 1.09E+03     obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux
       11  190.512       delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter
        5   34.474     obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err
       25  475.335       fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo

        +----------Count including submodules.
        |        +-Area including submodules.
        |        | 
    72617        - wires
    72617        - wire bits
    72522        - public wires
    72522        - public wire bits
    28936        - ports
    28936        - port bits
        -        - memories
        -        - memory bits
        -        - processes
    42142 6.96E+05 cells
        2        -   RM_IHPSG13_1P_256x64_c2_bm_bist
        4        -   sg13g2_IOPadIOVdd
        4        -   sg13g2_IOPadIOVss
        9        -   sg13g2_IOPadIn
       32        -   sg13g2_IOPadInOut30mA
        7        -   sg13g2_IOPadOut16mA
        4        -   sg13g2_IOPadVdd
        4        -   sg13g2_IOPadVss
      367 4.66E+03   sg13g2_a21o_1
        2    29.03   sg13g2_a21o_2
     2034 1.85E+04   sg13g2_a21oi_1
       35  508.032   sg13g2_a21oi_2
      411 5.97E+03   sg13g2_a221oi_1
     1314 1.43E+04   sg13g2_a22oi_1
     2077 1.88E+04   sg13g2_and2_1
        1   10.886   sg13g2_and2_2
      165  2.1E+03   sg13g2_and3_1
        1   12.701   sg13g2_and3_2
      132 1.92E+03   sg13g2_and4_1
        2   32.659   sg13g2_and4_2
     1878 1.36E+04   sg13g2_buf_1
       54  2449.44   sg13g2_buf_16
      806 7.31E+03   sg13g2_buf_2
      203 2.95E+03   sg13g2_buf_4
      296 6.98E+03   sg13g2_buf_8
     5379 2.64E+05   sg13g2_dfrbpq_1
     2792 1.52E+04   sg13g2_inv_1
       45  326.592   sg13g2_inv_2
        8   87.091   sg13g2_inv_4
        2   36.288   sg13g2_inv_8
     7058 1.28E+05   sg13g2_mux2_1
      128 2.55E+03   sg13g2_mux2_2
     1058 4.03E+04   sg13g2_mux4_1
     2445 1.77E+04   sg13g2_nand2_1
       57  620.525   sg13g2_nand2_2
     1592 1.44E+04   sg13g2_nand2b_1
       19  275.789   sg13g2_nand2b_2
      800   7257.6   sg13g2_nand3_1
      283 3.59E+03   sg13g2_nand3b_1
      518 5.64E+03   sg13g2_nand4_1
     3381 2.45E+04   sg13g2_nor2_1
       95 1.03E+03   sg13g2_nor2_2
      989 8.97E+03   sg13g2_nor2b_1
       45  571.536   sg13g2_nor2b_2
      615  5579.28   sg13g2_nor3_1
       67 1.09E+03   sg13g2_nor3_2
      450  4898.88   sg13g2_nor4_1
       61 1.33E+03   sg13g2_nor4_2
     2593 2.35E+04   sg13g2_o21ai_1
      197 1.79E+03   sg13g2_or2_1
        9   97.978   sg13g2_or2_2
       54  685.843   sg13g2_or3_1
       43  624.154   sg13g2_or4_1
       23  166.925   sg13g2_tiehi
       72  522.547   sg13g2_tielo
      892 1.29E+04   sg13g2_xnor2_1
      528 7.66E+03   sg13g2_xor2_1
        1 6.96E+05 submodules
        1 6.96E+05   croc_soc$croc_chip.i_croc_soc

   Area for cell type \RM_IHPSG13_1P_256x64_c2_bm_bist is unknown!
   Area for cell type \sg13g2_IOPadIOVdd is unknown!
   Area for cell type \sg13g2_IOPadIOVss is unknown!
   Area for cell type \sg13g2_IOPadIn is unknown!
   Area for cell type \sg13g2_IOPadInOut30mA is unknown!
   Area for cell type \sg13g2_IOPadOut16mA is unknown!
   Area for cell type \sg13g2_IOPadVdd is unknown!
   Area for cell type \sg13g2_IOPadVss is unknown!

   Chip area for top module '\croc_chip': 695798.132400
     of which used for sequential elements: 263510.755200 (37.87%)

