
stm32_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f404  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023cc  0800f5a8  0800f5a8  0001f5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011974  08011974  00030a6c  2**0
                  CONTENTS
  4 .ARM          00000008  08011974  08011974  00021974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801197c  0801197c  00030a6c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801197c  0801197c  0002197c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011980  08011980  00021980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a6c  20000000  08011984  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001946c  20000a6c  080123f0  00030a6c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019ed8  080123f0  00039ed8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030a6c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030a9c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d417  00000000  00000000  00030adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004622  00000000  00000000  0004def6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ad0  00000000  00000000  00052518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014d5  00000000  00000000  00053fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e794  00000000  00000000  000554bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000257ba  00000000  00000000  00073c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a90f1  00000000  00000000  0009940b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000082bc  00000000  00000000  001424fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0014a7b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000a6c 	.word	0x20000a6c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f58c 	.word	0x0800f58c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000a70 	.word	0x20000a70
 80001dc:	0800f58c 	.word	0x0800f58c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b970 	b.w	8000f10 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9e08      	ldr	r6, [sp, #32]
 8000c4e:	460d      	mov	r5, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	460f      	mov	r7, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4694      	mov	ip, r2
 8000c5c:	d965      	bls.n	8000d2a <__udivmoddi4+0xe2>
 8000c5e:	fab2 f382 	clz	r3, r2
 8000c62:	b143      	cbz	r3, 8000c76 <__udivmoddi4+0x2e>
 8000c64:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c68:	f1c3 0220 	rsb	r2, r3, #32
 8000c6c:	409f      	lsls	r7, r3
 8000c6e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c72:	4317      	orrs	r7, r2
 8000c74:	409c      	lsls	r4, r3
 8000c76:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c7a:	fa1f f58c 	uxth.w	r5, ip
 8000c7e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c82:	0c22      	lsrs	r2, r4, #16
 8000c84:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c88:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c8c:	fb01 f005 	mul.w	r0, r1, r5
 8000c90:	4290      	cmp	r0, r2
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c94:	eb1c 0202 	adds.w	r2, ip, r2
 8000c98:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c9c:	f080 811c 	bcs.w	8000ed8 <__udivmoddi4+0x290>
 8000ca0:	4290      	cmp	r0, r2
 8000ca2:	f240 8119 	bls.w	8000ed8 <__udivmoddi4+0x290>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	4462      	add	r2, ip
 8000caa:	1a12      	subs	r2, r2, r0
 8000cac:	b2a4      	uxth	r4, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cba:	fb00 f505 	mul.w	r5, r0, r5
 8000cbe:	42a5      	cmp	r5, r4
 8000cc0:	d90a      	bls.n	8000cd8 <__udivmoddi4+0x90>
 8000cc2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cca:	f080 8107 	bcs.w	8000edc <__udivmoddi4+0x294>
 8000cce:	42a5      	cmp	r5, r4
 8000cd0:	f240 8104 	bls.w	8000edc <__udivmoddi4+0x294>
 8000cd4:	4464      	add	r4, ip
 8000cd6:	3802      	subs	r0, #2
 8000cd8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cdc:	1b64      	subs	r4, r4, r5
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11e      	cbz	r6, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40dc      	lsrs	r4, r3
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0xbc>
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	f000 80ed 	beq.w	8000ed2 <__udivmoddi4+0x28a>
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cfe:	4608      	mov	r0, r1
 8000d00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d04:	fab3 f183 	clz	r1, r3
 8000d08:	2900      	cmp	r1, #0
 8000d0a:	d149      	bne.n	8000da0 <__udivmoddi4+0x158>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	d302      	bcc.n	8000d16 <__udivmoddi4+0xce>
 8000d10:	4282      	cmp	r2, r0
 8000d12:	f200 80f8 	bhi.w	8000f06 <__udivmoddi4+0x2be>
 8000d16:	1a84      	subs	r4, r0, r2
 8000d18:	eb65 0203 	sbc.w	r2, r5, r3
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	4617      	mov	r7, r2
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d0e2      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	e9c6 4700 	strd	r4, r7, [r6]
 8000d28:	e7df      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d2a:	b902      	cbnz	r2, 8000d2e <__udivmoddi4+0xe6>
 8000d2c:	deff      	udf	#255	; 0xff
 8000d2e:	fab2 f382 	clz	r3, r2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f040 8090 	bne.w	8000e58 <__udivmoddi4+0x210>
 8000d38:	1a8a      	subs	r2, r1, r2
 8000d3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d3e:	fa1f fe8c 	uxth.w	lr, ip
 8000d42:	2101      	movs	r1, #1
 8000d44:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d48:	fb07 2015 	mls	r0, r7, r5, r2
 8000d4c:	0c22      	lsrs	r2, r4, #16
 8000d4e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d52:	fb0e f005 	mul.w	r0, lr, r5
 8000d56:	4290      	cmp	r0, r2
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x124>
 8000d5a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d5e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x122>
 8000d64:	4290      	cmp	r0, r2
 8000d66:	f200 80cb 	bhi.w	8000f00 <__udivmoddi4+0x2b8>
 8000d6a:	4645      	mov	r5, r8
 8000d6c:	1a12      	subs	r2, r2, r0
 8000d6e:	b2a4      	uxth	r4, r4
 8000d70:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d74:	fb07 2210 	mls	r2, r7, r0, r2
 8000d78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d7c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d80:	45a6      	cmp	lr, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x14e>
 8000d84:	eb1c 0404 	adds.w	r4, ip, r4
 8000d88:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x14c>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f200 80bb 	bhi.w	8000f0a <__udivmoddi4+0x2c2>
 8000d94:	4610      	mov	r0, r2
 8000d96:	eba4 040e 	sub.w	r4, r4, lr
 8000d9a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d9e:	e79f      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000da0:	f1c1 0720 	rsb	r7, r1, #32
 8000da4:	408b      	lsls	r3, r1
 8000da6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000daa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dae:	fa05 f401 	lsl.w	r4, r5, r1
 8000db2:	fa20 f307 	lsr.w	r3, r0, r7
 8000db6:	40fd      	lsrs	r5, r7
 8000db8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dbc:	4323      	orrs	r3, r4
 8000dbe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dc2:	fa1f fe8c 	uxth.w	lr, ip
 8000dc6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dca:	0c1c      	lsrs	r4, r3, #16
 8000dcc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dd0:	fb08 f50e 	mul.w	r5, r8, lr
 8000dd4:	42a5      	cmp	r5, r4
 8000dd6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dda:	fa00 f001 	lsl.w	r0, r0, r1
 8000dde:	d90b      	bls.n	8000df8 <__udivmoddi4+0x1b0>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000de8:	f080 8088 	bcs.w	8000efc <__udivmoddi4+0x2b4>
 8000dec:	42a5      	cmp	r5, r4
 8000dee:	f240 8085 	bls.w	8000efc <__udivmoddi4+0x2b4>
 8000df2:	f1a8 0802 	sub.w	r8, r8, #2
 8000df6:	4464      	add	r4, ip
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	b29d      	uxth	r5, r3
 8000dfc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e00:	fb09 4413 	mls	r4, r9, r3, r4
 8000e04:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e08:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x1da>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e18:	d26c      	bcs.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	d96a      	bls.n	8000ef4 <__udivmoddi4+0x2ac>
 8000e1e:	3b02      	subs	r3, #2
 8000e20:	4464      	add	r4, ip
 8000e22:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e26:	fba3 9502 	umull	r9, r5, r3, r2
 8000e2a:	eba4 040e 	sub.w	r4, r4, lr
 8000e2e:	42ac      	cmp	r4, r5
 8000e30:	46c8      	mov	r8, r9
 8000e32:	46ae      	mov	lr, r5
 8000e34:	d356      	bcc.n	8000ee4 <__udivmoddi4+0x29c>
 8000e36:	d053      	beq.n	8000ee0 <__udivmoddi4+0x298>
 8000e38:	b156      	cbz	r6, 8000e50 <__udivmoddi4+0x208>
 8000e3a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e3e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e42:	fa04 f707 	lsl.w	r7, r4, r7
 8000e46:	40ca      	lsrs	r2, r1
 8000e48:	40cc      	lsrs	r4, r1
 8000e4a:	4317      	orrs	r7, r2
 8000e4c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e50:	4618      	mov	r0, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e58:	f1c3 0120 	rsb	r1, r3, #32
 8000e5c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e60:	fa20 f201 	lsr.w	r2, r0, r1
 8000e64:	fa25 f101 	lsr.w	r1, r5, r1
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	432a      	orrs	r2, r5
 8000e6c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1510 	mls	r5, r7, r0, r1
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e82:	fb00 f50e 	mul.w	r5, r0, lr
 8000e86:	428d      	cmp	r5, r1
 8000e88:	fa04 f403 	lsl.w	r4, r4, r3
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x258>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e96:	d22f      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e98:	428d      	cmp	r5, r1
 8000e9a:	d92d      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1b49      	subs	r1, r1, r5
 8000ea2:	b292      	uxth	r2, r2
 8000ea4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ea8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	fb05 f10e 	mul.w	r1, r5, lr
 8000eb4:	4291      	cmp	r1, r2
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x282>
 8000eb8:	eb1c 0202 	adds.w	r2, ip, r2
 8000ebc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ec0:	d216      	bcs.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec2:	4291      	cmp	r1, r2
 8000ec4:	d914      	bls.n	8000ef0 <__udivmoddi4+0x2a8>
 8000ec6:	3d02      	subs	r5, #2
 8000ec8:	4462      	add	r2, ip
 8000eca:	1a52      	subs	r2, r2, r1
 8000ecc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ed0:	e738      	b.n	8000d44 <__udivmoddi4+0xfc>
 8000ed2:	4631      	mov	r1, r6
 8000ed4:	4630      	mov	r0, r6
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xa2>
 8000ed8:	4639      	mov	r1, r7
 8000eda:	e6e6      	b.n	8000caa <__udivmoddi4+0x62>
 8000edc:	4610      	mov	r0, r2
 8000ede:	e6fb      	b.n	8000cd8 <__udivmoddi4+0x90>
 8000ee0:	4548      	cmp	r0, r9
 8000ee2:	d2a9      	bcs.n	8000e38 <__udivmoddi4+0x1f0>
 8000ee4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000eec:	3b01      	subs	r3, #1
 8000eee:	e7a3      	b.n	8000e38 <__udivmoddi4+0x1f0>
 8000ef0:	4645      	mov	r5, r8
 8000ef2:	e7ea      	b.n	8000eca <__udivmoddi4+0x282>
 8000ef4:	462b      	mov	r3, r5
 8000ef6:	e794      	b.n	8000e22 <__udivmoddi4+0x1da>
 8000ef8:	4640      	mov	r0, r8
 8000efa:	e7d1      	b.n	8000ea0 <__udivmoddi4+0x258>
 8000efc:	46d0      	mov	r8, sl
 8000efe:	e77b      	b.n	8000df8 <__udivmoddi4+0x1b0>
 8000f00:	3d02      	subs	r5, #2
 8000f02:	4462      	add	r2, ip
 8000f04:	e732      	b.n	8000d6c <__udivmoddi4+0x124>
 8000f06:	4608      	mov	r0, r1
 8000f08:	e70a      	b.n	8000d20 <__udivmoddi4+0xd8>
 8000f0a:	4464      	add	r4, ip
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	e742      	b.n	8000d96 <__udivmoddi4+0x14e>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <adc_int_init>:
#include "encoder.h"

ADC_HandleTypeDef *hadc1_new;
I2C_HandleTypeDef *hi2c2_new;

void adc_int_init(ADC_HandleTypeDef *hadc1) {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	hadc1_new=hadc1;
 8000f1c:	4a04      	ldr	r2, [pc, #16]	; (8000f30 <adc_int_init+0x1c>)
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6013      	str	r3, [r2, #0]
}
 8000f22:	bf00      	nop
 8000f24:	370c      	adds	r7, #12
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	20000a88 	.word	0x20000a88

08000f34 <adc_ext_init>:

void adc_ext_init(I2C_HandleTypeDef *hi2c2) {
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
	hi2c2_new=hi2c2;
 8000f3c:	4a04      	ldr	r2, [pc, #16]	; (8000f50 <adc_ext_init+0x1c>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6013      	str	r3, [r2, #0]
}
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000a8c 	.word	0x20000a8c

08000f54 <adc_select_ch>:


void adc_select_ch(uint32_t channel) { //trzeba wywolywac za kazdym razem przed konwersj adc bo inaczej bdzie tylko ch0!!!!!!!!
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	//wartoci channel = ADC_CHANNEL_0, 1, 2, 3
	ADC_ChannelConfTypeDef sConfig = {0};
 8000f5c:	f107 0308 	add.w	r3, r7, #8
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
	sConfig.Channel = channel;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
	if (HAL_ADC_ConfigChannel(hadc1_new, &sConfig) != HAL_OK)
 8000f76:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <adc_select_ch+0x44>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f107 0208 	add.w	r2, r7, #8
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f004 f821 	bl	8004fc8 <HAL_ADC_ConfigChannel>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <adc_select_ch+0x3c>
	{
	Error_Handler();
 8000f8c:	f001 fa80 	bl	8002490 <Error_Handler>
	}
}
 8000f90:	bf00      	nop
 8000f92:	3718      	adds	r7, #24
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000a88 	.word	0x20000a88

08000f9c <getValueAdcExtCh0>:
    //send_uart(adcStr);
}



float getValueAdcExtCh0(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b088      	sub	sp, #32
 8000fa0:	af02      	add	r7, sp, #8
	#define ADS1115_ADDRESS 0x48
	unsigned char ADSwrite[6];
	int16_t reading;
	volatile float voltage;
	const float voltageConv = 6.114 / 32768.0;
 8000fa2:	4b24      	ldr	r3, [pc, #144]	; (8001034 <getValueAdcExtCh0+0x98>)
 8000fa4:	613b      	str	r3, [r7, #16]
	ADSwrite[0] = 0x01;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	723b      	strb	r3, [r7, #8]
	ADSwrite[1] = 0xC1; //11000001
 8000faa:	23c1      	movs	r3, #193	; 0xc1
 8000fac:	727b      	strb	r3, [r7, #9]
	ADSwrite[2] = 0x83; //10000011 LSB
 8000fae:	2383      	movs	r3, #131	; 0x83
 8000fb0:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1, ADSwrite, 3, 100);
 8000fb2:	4b21      	ldr	r3, [pc, #132]	; (8001038 <getValueAdcExtCh0+0x9c>)
 8000fb4:	6818      	ldr	r0, [r3, #0]
 8000fb6:	f107 0208 	add.w	r2, r7, #8
 8000fba:	2364      	movs	r3, #100	; 0x64
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	2190      	movs	r1, #144	; 0x90
 8000fc2:	f004 fe53 	bl	8005c6c <HAL_I2C_Master_Transmit>
	ADSwrite[0] = 0x00;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1 , ADSwrite, 1 ,100);
 8000fca:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <getValueAdcExtCh0+0x9c>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	f107 0208 	add.w	r2, r7, #8
 8000fd2:	2364      	movs	r3, #100	; 0x64
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	2190      	movs	r1, #144	; 0x90
 8000fda:	f004 fe47 	bl	8005c6c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 8000fde:	2014      	movs	r0, #20
 8000fe0:	f003 fe3e 	bl	8004c60 <HAL_Delay>

	HAL_I2C_Master_Receive(hi2c2_new, ADS1115_ADDRESS <<1, ADSwrite, 2, 100);
 8000fe4:	4b14      	ldr	r3, [pc, #80]	; (8001038 <getValueAdcExtCh0+0x9c>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	f107 0208 	add.w	r2, r7, #8
 8000fec:	2364      	movs	r3, #100	; 0x64
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	2190      	movs	r1, #144	; 0x90
 8000ff4:	f004 ff38 	bl	8005e68 <HAL_I2C_Master_Receive>
	reading = (ADSwrite[0] << 8 | ADSwrite[1] );
 8000ff8:	7a3b      	ldrb	r3, [r7, #8]
 8000ffa:	021b      	lsls	r3, r3, #8
 8000ffc:	b21a      	sxth	r2, r3
 8000ffe:	7a7b      	ldrb	r3, [r7, #9]
 8001000:	b21b      	sxth	r3, r3
 8001002:	4313      	orrs	r3, r2
 8001004:	82fb      	strh	r3, [r7, #22]
	if(reading < 0) {
 8001006:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800100a:	2b00      	cmp	r3, #0
 800100c:	da01      	bge.n	8001012 <getValueAdcExtCh0+0x76>
		reading = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	82fb      	strh	r3, [r7, #22]
	}
	return voltage = reading * voltageConv;
 8001012:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001016:	ee07 3a90 	vmov	s15, r3
 800101a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800101e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001026:	edc7 7a01 	vstr	s15, [r7, #4]
//	char str[20];
//	sprintf(str, "ext_ch0=%.3f V\n\r", voltage);
//	send_uart(str);

}
 800102a:	eeb0 0a67 	vmov.f32	s0, s15
 800102e:	3718      	adds	r7, #24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	3943a5e3 	.word	0x3943a5e3
 8001038:	20000a8c 	.word	0x20000a8c

0800103c <getValueAdcExtCh1>:
float getValueAdcExtCh1(void) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af02      	add	r7, sp, #8
#define ADS1115_ADDRESS 0x48
	unsigned char ADSwrite[6];
	int16_t reading;
	volatile float voltage;
	const float voltageConv = 6.114 / 32768.0;
 8001042:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <getValueAdcExtCh1+0x98>)
 8001044:	613b      	str	r3, [r7, #16]
	ADSwrite[0] = 0x01;
 8001046:	2301      	movs	r3, #1
 8001048:	723b      	strb	r3, [r7, #8]
	ADSwrite[1] =  0xD1; //11000001
 800104a:	23d1      	movs	r3, #209	; 0xd1
 800104c:	727b      	strb	r3, [r7, #9]
	ADSwrite[2] = 0x83; //10000011 LSB
 800104e:	2383      	movs	r3, #131	; 0x83
 8001050:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1, ADSwrite, 3, 100);
 8001052:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <getValueAdcExtCh1+0x9c>)
 8001054:	6818      	ldr	r0, [r3, #0]
 8001056:	f107 0208 	add.w	r2, r7, #8
 800105a:	2364      	movs	r3, #100	; 0x64
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2303      	movs	r3, #3
 8001060:	2190      	movs	r1, #144	; 0x90
 8001062:	f004 fe03 	bl	8005c6c <HAL_I2C_Master_Transmit>
	ADSwrite[0] = 0x00;
 8001066:	2300      	movs	r3, #0
 8001068:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1 , ADSwrite, 1 ,100);
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <getValueAdcExtCh1+0x9c>)
 800106c:	6818      	ldr	r0, [r3, #0]
 800106e:	f107 0208 	add.w	r2, r7, #8
 8001072:	2364      	movs	r3, #100	; 0x64
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	2190      	movs	r1, #144	; 0x90
 800107a:	f004 fdf7 	bl	8005c6c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 800107e:	2014      	movs	r0, #20
 8001080:	f003 fdee 	bl	8004c60 <HAL_Delay>

	HAL_I2C_Master_Receive(hi2c2_new, ADS1115_ADDRESS <<1, ADSwrite, 2, 100);
 8001084:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <getValueAdcExtCh1+0x9c>)
 8001086:	6818      	ldr	r0, [r3, #0]
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	2364      	movs	r3, #100	; 0x64
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2302      	movs	r3, #2
 8001092:	2190      	movs	r1, #144	; 0x90
 8001094:	f004 fee8 	bl	8005e68 <HAL_I2C_Master_Receive>
	reading = (ADSwrite[0] << 8 | ADSwrite[1] );
 8001098:	7a3b      	ldrb	r3, [r7, #8]
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	b21a      	sxth	r2, r3
 800109e:	7a7b      	ldrb	r3, [r7, #9]
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	4313      	orrs	r3, r2
 80010a4:	82fb      	strh	r3, [r7, #22]
	if(reading < 0) {
 80010a6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	da01      	bge.n	80010b2 <getValueAdcExtCh1+0x76>
		reading = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	82fb      	strh	r3, [r7, #22]
	}
	return voltage = reading * voltageConv;
 80010b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010be:	edd7 7a04 	vldr	s15, [r7, #16]
 80010c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c6:	edc7 7a01 	vstr	s15, [r7, #4]
}
 80010ca:	eeb0 0a67 	vmov.f32	s0, s15
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	3943a5e3 	.word	0x3943a5e3
 80010d8:	20000a8c 	.word	0x20000a8c

080010dc <getValueAdcExtCh2>:
float getValueAdcExtCh2(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af02      	add	r7, sp, #8
#define ADS1115_ADDRESS 0x48
	unsigned char ADSwrite[6];
	int16_t reading;
	volatile float voltage;
	const float voltageConv = 6.114 / 32768.0;
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <getValueAdcExtCh2+0x98>)
 80010e4:	613b      	str	r3, [r7, #16]
	ADSwrite[0] = 0x01;
 80010e6:	2301      	movs	r3, #1
 80010e8:	723b      	strb	r3, [r7, #8]
	ADSwrite[1] = 0xE1; //11000001
 80010ea:	23e1      	movs	r3, #225	; 0xe1
 80010ec:	727b      	strb	r3, [r7, #9]
	ADSwrite[2] = 0x83; //10000011 LSB
 80010ee:	2383      	movs	r3, #131	; 0x83
 80010f0:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1, ADSwrite, 3, 100);
 80010f2:	4b21      	ldr	r3, [pc, #132]	; (8001178 <getValueAdcExtCh2+0x9c>)
 80010f4:	6818      	ldr	r0, [r3, #0]
 80010f6:	f107 0208 	add.w	r2, r7, #8
 80010fa:	2364      	movs	r3, #100	; 0x64
 80010fc:	9300      	str	r3, [sp, #0]
 80010fe:	2303      	movs	r3, #3
 8001100:	2190      	movs	r1, #144	; 0x90
 8001102:	f004 fdb3 	bl	8005c6c <HAL_I2C_Master_Transmit>
	ADSwrite[0] = 0x00;
 8001106:	2300      	movs	r3, #0
 8001108:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1 , ADSwrite, 1 ,100);
 800110a:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <getValueAdcExtCh2+0x9c>)
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	f107 0208 	add.w	r2, r7, #8
 8001112:	2364      	movs	r3, #100	; 0x64
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2301      	movs	r3, #1
 8001118:	2190      	movs	r1, #144	; 0x90
 800111a:	f004 fda7 	bl	8005c6c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 800111e:	2014      	movs	r0, #20
 8001120:	f003 fd9e 	bl	8004c60 <HAL_Delay>

	HAL_I2C_Master_Receive(hi2c2_new, ADS1115_ADDRESS <<1, ADSwrite, 2, 100);
 8001124:	4b14      	ldr	r3, [pc, #80]	; (8001178 <getValueAdcExtCh2+0x9c>)
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	f107 0208 	add.w	r2, r7, #8
 800112c:	2364      	movs	r3, #100	; 0x64
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2302      	movs	r3, #2
 8001132:	2190      	movs	r1, #144	; 0x90
 8001134:	f004 fe98 	bl	8005e68 <HAL_I2C_Master_Receive>
	reading = (ADSwrite[0] << 8 | ADSwrite[1] );
 8001138:	7a3b      	ldrb	r3, [r7, #8]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	b21a      	sxth	r2, r3
 800113e:	7a7b      	ldrb	r3, [r7, #9]
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	82fb      	strh	r3, [r7, #22]
	if(reading < 0) {
 8001146:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	da01      	bge.n	8001152 <getValueAdcExtCh2+0x76>
		reading = 0;
 800114e:	2300      	movs	r3, #0
 8001150:	82fb      	strh	r3, [r7, #22]
	}
	return voltage = reading * voltageConv;
 8001152:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001156:	ee07 3a90 	vmov	s15, r3
 800115a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800115e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001166:	edc7 7a01 	vstr	s15, [r7, #4]
}
 800116a:	eeb0 0a67 	vmov.f32	s0, s15
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	3943a5e3 	.word	0x3943a5e3
 8001178:	20000a8c 	.word	0x20000a8c

0800117c <getValueAdcExtCh3>:
float getValueAdcExtCh3(void) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af02      	add	r7, sp, #8
#define ADS1115_ADDRESS 0x48
	unsigned char ADSwrite[6];
	int16_t reading;
	volatile float voltage;
	const float voltageConv = 6.114 / 32768.0;
 8001182:	4b24      	ldr	r3, [pc, #144]	; (8001214 <getValueAdcExtCh3+0x98>)
 8001184:	613b      	str	r3, [r7, #16]
	ADSwrite[0] = 0x01;
 8001186:	2301      	movs	r3, #1
 8001188:	723b      	strb	r3, [r7, #8]
	ADSwrite[1] = 0xF1; //11000001
 800118a:	23f1      	movs	r3, #241	; 0xf1
 800118c:	727b      	strb	r3, [r7, #9]
	ADSwrite[2] = 0x83; //10000011 LSB
 800118e:	2383      	movs	r3, #131	; 0x83
 8001190:	72bb      	strb	r3, [r7, #10]

	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1, ADSwrite, 3, 100);
 8001192:	4b21      	ldr	r3, [pc, #132]	; (8001218 <getValueAdcExtCh3+0x9c>)
 8001194:	6818      	ldr	r0, [r3, #0]
 8001196:	f107 0208 	add.w	r2, r7, #8
 800119a:	2364      	movs	r3, #100	; 0x64
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2303      	movs	r3, #3
 80011a0:	2190      	movs	r1, #144	; 0x90
 80011a2:	f004 fd63 	bl	8005c6c <HAL_I2C_Master_Transmit>
	ADSwrite[0] = 0x00;
 80011a6:	2300      	movs	r3, #0
 80011a8:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c2_new, ADS1115_ADDRESS << 1 , ADSwrite, 1 ,100);
 80011aa:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <getValueAdcExtCh3+0x9c>)
 80011ac:	6818      	ldr	r0, [r3, #0]
 80011ae:	f107 0208 	add.w	r2, r7, #8
 80011b2:	2364      	movs	r3, #100	; 0x64
 80011b4:	9300      	str	r3, [sp, #0]
 80011b6:	2301      	movs	r3, #1
 80011b8:	2190      	movs	r1, #144	; 0x90
 80011ba:	f004 fd57 	bl	8005c6c <HAL_I2C_Master_Transmit>
	HAL_Delay(20);
 80011be:	2014      	movs	r0, #20
 80011c0:	f003 fd4e 	bl	8004c60 <HAL_Delay>

	HAL_I2C_Master_Receive(hi2c2_new, ADS1115_ADDRESS <<1, ADSwrite, 2, 100);
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <getValueAdcExtCh3+0x9c>)
 80011c6:	6818      	ldr	r0, [r3, #0]
 80011c8:	f107 0208 	add.w	r2, r7, #8
 80011cc:	2364      	movs	r3, #100	; 0x64
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2302      	movs	r3, #2
 80011d2:	2190      	movs	r1, #144	; 0x90
 80011d4:	f004 fe48 	bl	8005e68 <HAL_I2C_Master_Receive>
	reading = (ADSwrite[0] << 8 | ADSwrite[1] );
 80011d8:	7a3b      	ldrb	r3, [r7, #8]
 80011da:	021b      	lsls	r3, r3, #8
 80011dc:	b21a      	sxth	r2, r3
 80011de:	7a7b      	ldrb	r3, [r7, #9]
 80011e0:	b21b      	sxth	r3, r3
 80011e2:	4313      	orrs	r3, r2
 80011e4:	82fb      	strh	r3, [r7, #22]
	if(reading < 0) {
 80011e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	da01      	bge.n	80011f2 <getValueAdcExtCh3+0x76>
		reading = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	82fb      	strh	r3, [r7, #22]
	}
	return voltage = reading * voltageConv;
 80011f2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011f6:	ee07 3a90 	vmov	s15, r3
 80011fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001206:	edc7 7a01 	vstr	s15, [r7, #4]
}
 800120a:	eeb0 0a67 	vmov.f32	s0, s15
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	3943a5e3 	.word	0x3943a5e3
 8001218:	20000a8c 	.word	0x20000a8c

0800121c <getValueAdcIntCh0>:
float getValueAdcIntCh0(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
	uint32_t value;
	adc_select_ch(ADC_CHANNEL_0);
 8001222:	2000      	movs	r0, #0
 8001224:	f7ff fe96 	bl	8000f54 <adc_select_ch>
	HAL_ADC_Start(hadc1_new);
 8001228:	4b14      	ldr	r3, [pc, #80]	; (800127c <getValueAdcIntCh0+0x60>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f003 fd7f 	bl	8004d30 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 8001232:	4b12      	ldr	r3, [pc, #72]	; (800127c <getValueAdcIntCh0+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f04f 31ff 	mov.w	r1, #4294967295
 800123a:	4618      	mov	r0, r3
 800123c:	f003 fe2c 	bl	8004e98 <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(hadc1_new);
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <getValueAdcIntCh0+0x60>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f003 feb2 	bl	8004fae <HAL_ADC_GetValue>
 800124a:	6078      	str	r0, [r7, #4]
	float voltage = 3.3f * value / 4096.0f;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	ee07 3a90 	vmov	s15, r3
 8001252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001256:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001280 <getValueAdcIntCh0+0x64>
 800125a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800125e:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001284 <getValueAdcIntCh0+0x68>
 8001262:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001266:	edc7 7a00 	vstr	s15, [r7]
	//sprintf(adcStr, "a3=%lu (%.3f V)\n\r", value, voltage);
	return voltage;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	ee07 3a90 	vmov	s15, r3
	//send_uart(adcStr);
}
 8001270:	eeb0 0a67 	vmov.f32	s0, s15
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000a88 	.word	0x20000a88
 8001280:	40533333 	.word	0x40533333
 8001284:	45800000 	.word	0x45800000

08001288 <getValueAdcIntCh1>:
float getValueAdcIntCh1(void) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
	uint32_t value;
	adc_select_ch(ADC_CHANNEL_1);
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff fe60 	bl	8000f54 <adc_select_ch>
	HAL_ADC_Start(hadc1_new);
 8001294:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <getValueAdcIntCh1+0x60>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f003 fd49 	bl	8004d30 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <getValueAdcIntCh1+0x60>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f04f 31ff 	mov.w	r1, #4294967295
 80012a6:	4618      	mov	r0, r3
 80012a8:	f003 fdf6 	bl	8004e98 <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(hadc1_new);
 80012ac:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <getValueAdcIntCh1+0x60>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f003 fe7c 	bl	8004fae <HAL_ADC_GetValue>
 80012b6:	6078      	str	r0, [r7, #4]
	float voltage = 3.3f * value / 4096.0f;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	ee07 3a90 	vmov	s15, r3
 80012be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012c2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80012ec <getValueAdcIntCh1+0x64>
 80012c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ca:	eddf 6a09 	vldr	s13, [pc, #36]	; 80012f0 <getValueAdcIntCh1+0x68>
 80012ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d2:	edc7 7a00 	vstr	s15, [r7]
	//sprintf(adcStr, "a3=%lu (%.3f V)\n\r", value, voltage);
	return voltage;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	ee07 3a90 	vmov	s15, r3
	//send_uart(adcStr);
}
 80012dc:	eeb0 0a67 	vmov.f32	s0, s15
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000a88 	.word	0x20000a88
 80012ec:	40533333 	.word	0x40533333
 80012f0:	45800000 	.word	0x45800000

080012f4 <getValueAdcIntCh2>:
float getValueAdcIntCh2(void) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
	uint32_t value;
	adc_select_ch(ADC_CHANNEL_2);
 80012fa:	2002      	movs	r0, #2
 80012fc:	f7ff fe2a 	bl	8000f54 <adc_select_ch>
	HAL_ADC_Start(hadc1_new);
 8001300:	4b14      	ldr	r3, [pc, #80]	; (8001354 <getValueAdcIntCh2+0x60>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4618      	mov	r0, r3
 8001306:	f003 fd13 	bl	8004d30 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <getValueAdcIntCh2+0x60>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f04f 31ff 	mov.w	r1, #4294967295
 8001312:	4618      	mov	r0, r3
 8001314:	f003 fdc0 	bl	8004e98 <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(hadc1_new);
 8001318:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <getValueAdcIntCh2+0x60>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f003 fe46 	bl	8004fae <HAL_ADC_GetValue>
 8001322:	6078      	str	r0, [r7, #4]
	float voltage = 3.3f * value / 4096.0f;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	ee07 3a90 	vmov	s15, r3
 800132a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800132e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001358 <getValueAdcIntCh2+0x64>
 8001332:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001336:	eddf 6a09 	vldr	s13, [pc, #36]	; 800135c <getValueAdcIntCh2+0x68>
 800133a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800133e:	edc7 7a00 	vstr	s15, [r7]
	//sprintf(adcStr, "a3=%lu (%.3f V)\n\r", value, voltage);
	return voltage;
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	ee07 3a90 	vmov	s15, r3
	//send_uart(adcStr);
}
 8001348:	eeb0 0a67 	vmov.f32	s0, s15
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000a88 	.word	0x20000a88
 8001358:	40533333 	.word	0x40533333
 800135c:	45800000 	.word	0x45800000

08001360 <getValueAdcIntCh3>:
float getValueAdcIntCh3(void) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
	uint32_t value;
	adc_select_ch(ADC_CHANNEL_3);
 8001366:	2003      	movs	r0, #3
 8001368:	f7ff fdf4 	bl	8000f54 <adc_select_ch>
	HAL_ADC_Start(hadc1_new);
 800136c:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <getValueAdcIntCh3+0x60>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f003 fcdd 	bl	8004d30 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1_new, HAL_MAX_DELAY);
 8001376:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <getValueAdcIntCh3+0x60>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f04f 31ff 	mov.w	r1, #4294967295
 800137e:	4618      	mov	r0, r3
 8001380:	f003 fd8a 	bl	8004e98 <HAL_ADC_PollForConversion>
	value = HAL_ADC_GetValue(hadc1_new);
 8001384:	4b0e      	ldr	r3, [pc, #56]	; (80013c0 <getValueAdcIntCh3+0x60>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f003 fe10 	bl	8004fae <HAL_ADC_GetValue>
 800138e:	6078      	str	r0, [r7, #4]
	float voltage = 3.3f * value / 4096.0f;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800139a:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80013c4 <getValueAdcIntCh3+0x64>
 800139e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013a2:	eddf 6a09 	vldr	s13, [pc, #36]	; 80013c8 <getValueAdcIntCh3+0x68>
 80013a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013aa:	edc7 7a00 	vstr	s15, [r7]
	//sprintf(adcStr, "a3=%lu (%.3f V)\n\r", value, voltage);
	return voltage;
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	ee07 3a90 	vmov	s15, r3
	//send_uart(adcStr);
}
 80013b4:	eeb0 0a67 	vmov.f32	s0, s15
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000a88 	.word	0x20000a88
 80013c4:	40533333 	.word	0x40533333
 80013c8:	45800000 	.word	0x45800000

080013cc <getValueDs1>:
#include "encoder.h"

TIM_HandleTypeDef *htim10_new;


float getValueDs1(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
	wire_reset();
 80013d2:	f000 f8eb 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 80013d6:	20cc      	movs	r0, #204	; 0xcc
 80013d8:	f000 f964 	bl	80016a4 <wire_write>
		wire_write(0x44);
 80013dc:	2044      	movs	r0, #68	; 0x44
 80013de:	f000 f961 	bl	80016a4 <wire_write>
		HAL_Delay(95);
 80013e2:	205f      	movs	r0, #95	; 0x5f
 80013e4:	f003 fc3c 	bl	8004c60 <HAL_Delay>
		wire_reset();
 80013e8:	f000 f8e0 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 80013ec:	20cc      	movs	r0, #204	; 0xcc
 80013ee:	f000 f959 	bl	80016a4 <wire_write>
		wire_write(0xbe);
 80013f2:	20be      	movs	r0, #190	; 0xbe
 80013f4:	f000 f956 	bl	80016a4 <wire_write>
		int i;
		uint8_t rom_code[9];
		for (i = 0; i < 9; i++)
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	e00b      	b.n	8001416 <getValueDs1+0x4a>
		  rom_code[i] = wire_read();
 80013fe:	f000 f96d 	bl	80016dc <wire_read>
 8001402:	4603      	mov	r3, r0
 8001404:	4619      	mov	r1, r3
 8001406:	1d3a      	adds	r2, r7, #4
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	4413      	add	r3, r2
 800140c:	460a      	mov	r2, r1
 800140e:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 9; i++)
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	3301      	adds	r3, #1
 8001414:	617b      	str	r3, [r7, #20]
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	2b08      	cmp	r3, #8
 800141a:	ddf0      	ble.n	80013fe <getValueDs1+0x32>
		float temp= ((rom_code[1]<<8) | (rom_code[0]));
 800141c:	797b      	ldrb	r3, [r7, #5]
 800141e:	021b      	lsls	r3, r3, #8
 8001420:	793a      	ldrb	r2, [r7, #4]
 8001422:	4313      	orrs	r3, r2
 8001424:	ee07 3a90 	vmov	s15, r3
 8001428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800142c:	edc7 7a04 	vstr	s15, [r7, #16]

		//send_uart_float(temp);
		return temp = temp/16.0f;
 8001430:	ed97 7a04 	vldr	s14, [r7, #16]
 8001434:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001438:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800143c:	edc7 7a04 	vstr	s15, [r7, #16]
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	ee07 3a90 	vmov	s15, r3
}
 8001446:	eeb0 0a67 	vmov.f32	s0, s15
 800144a:	3718      	adds	r7, #24
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <getValueDs2>:

float getValueDs2(void) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
	wire_reset();
 8001456:	f000 f8a9 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 800145a:	20cc      	movs	r0, #204	; 0xcc
 800145c:	f000 f922 	bl	80016a4 <wire_write>
		wire_write(0x44);
 8001460:	2044      	movs	r0, #68	; 0x44
 8001462:	f000 f91f 	bl	80016a4 <wire_write>
		HAL_Delay(95);
 8001466:	205f      	movs	r0, #95	; 0x5f
 8001468:	f003 fbfa 	bl	8004c60 <HAL_Delay>
		wire_reset();
 800146c:	f000 f89e 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 8001470:	20cc      	movs	r0, #204	; 0xcc
 8001472:	f000 f917 	bl	80016a4 <wire_write>
		wire_write(0xbe);
 8001476:	20be      	movs	r0, #190	; 0xbe
 8001478:	f000 f914 	bl	80016a4 <wire_write>
		int i;
		uint8_t rom_code[9];
		for (i = 0; i < 9; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e00b      	b.n	800149a <getValueDs2+0x4a>
		  rom_code[i] = wire_read();
 8001482:	f000 f92b 	bl	80016dc <wire_read>
 8001486:	4603      	mov	r3, r0
 8001488:	4619      	mov	r1, r3
 800148a:	1d3a      	adds	r2, r7, #4
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	4413      	add	r3, r2
 8001490:	460a      	mov	r2, r1
 8001492:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 9; i++)
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	3301      	adds	r3, #1
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	2b08      	cmp	r3, #8
 800149e:	ddf0      	ble.n	8001482 <getValueDs2+0x32>
		float temp= ((rom_code[1]<<8) | (rom_code[0]));
 80014a0:	797b      	ldrb	r3, [r7, #5]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	793a      	ldrb	r2, [r7, #4]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	ee07 3a90 	vmov	s15, r3
 80014ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b0:	edc7 7a04 	vstr	s15, [r7, #16]


		return temp = temp/16.0f;
 80014b4:	ed97 7a04 	vldr	s14, [r7, #16]
 80014b8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80014bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c0:	edc7 7a04 	vstr	s15, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	ee07 3a90 	vmov	s15, r3

}
 80014ca:	eeb0 0a67 	vmov.f32	s0, s15
 80014ce:	3718      	adds	r7, #24
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <getValueDs3>:

float getValueDs3(void) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
	wire_reset();
 80014da:	f000 f867 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 80014de:	20cc      	movs	r0, #204	; 0xcc
 80014e0:	f000 f8e0 	bl	80016a4 <wire_write>
		wire_write(0x44);
 80014e4:	2044      	movs	r0, #68	; 0x44
 80014e6:	f000 f8dd 	bl	80016a4 <wire_write>
		HAL_Delay(95);
 80014ea:	205f      	movs	r0, #95	; 0x5f
 80014ec:	f003 fbb8 	bl	8004c60 <HAL_Delay>
		wire_reset();
 80014f0:	f000 f85c 	bl	80015ac <wire_reset>
		wire_write(0xcc);
 80014f4:	20cc      	movs	r0, #204	; 0xcc
 80014f6:	f000 f8d5 	bl	80016a4 <wire_write>
		wire_write(0xbe);
 80014fa:	20be      	movs	r0, #190	; 0xbe
 80014fc:	f000 f8d2 	bl	80016a4 <wire_write>
		int i;
		uint8_t rom_code[9];
		for (i = 0; i < 9; i++)
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	e00b      	b.n	800151e <getValueDs3+0x4a>
		  rom_code[i] = wire_read();
 8001506:	f000 f8e9 	bl	80016dc <wire_read>
 800150a:	4603      	mov	r3, r0
 800150c:	4619      	mov	r1, r3
 800150e:	1d3a      	adds	r2, r7, #4
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	4413      	add	r3, r2
 8001514:	460a      	mov	r2, r1
 8001516:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 9; i++)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	3301      	adds	r3, #1
 800151c:	617b      	str	r3, [r7, #20]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	2b08      	cmp	r3, #8
 8001522:	ddf0      	ble.n	8001506 <getValueDs3+0x32>
		float temp= ((rom_code[1]<<8) | (rom_code[0]));
 8001524:	797b      	ldrb	r3, [r7, #5]
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	793a      	ldrb	r2, [r7, #4]
 800152a:	4313      	orrs	r3, r2
 800152c:	ee07 3a90 	vmov	s15, r3
 8001530:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001534:	edc7 7a04 	vstr	s15, [r7, #16]


		return temp = temp/16.0f;
 8001538:	ed97 7a04 	vldr	s14, [r7, #16]
 800153c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001540:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001544:	edc7 7a04 	vstr	s15, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	ee07 3a90 	vmov	s15, r3
}
 800154e:	eeb0 0a67 	vmov.f32	s0, s15
 8001552:	3718      	adds	r7, #24
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <ds18_init>:


void ds18_init(TIM_HandleTypeDef *htim10) {
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	htim10_new=htim10;
 8001560:	4a04      	ldr	r2, [pc, #16]	; (8001574 <ds18_init+0x1c>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6013      	str	r3, [r2, #0]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20000a90 	.word	0x20000a90

08001578 <delay_us>:


void delay_us(uint32_t us)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(htim10_new, 0);
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <delay_us+0x30>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
	  while (__HAL_TIM_GET_COUNTER(htim10_new) < us) {}
 800158a:	bf00      	nop
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <delay_us+0x30>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	687a      	ldr	r2, [r7, #4]
 8001596:	429a      	cmp	r2, r3
 8001598:	d8f8      	bhi.n	800158c <delay_us+0x14>
}
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	20000a90 	.word	0x20000a90

080015ac <wire_reset>:

HAL_StatusTypeDef wire_reset(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
  int rc;

  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2102      	movs	r1, #2
 80015b6:	4811      	ldr	r0, [pc, #68]	; (80015fc <wire_reset+0x50>)
 80015b8:	f004 f9e2 	bl	8005980 <HAL_GPIO_WritePin>
  delay_us(480);
 80015bc:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80015c0:	f7ff ffda 	bl	8001578 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2102      	movs	r1, #2
 80015c8:	480c      	ldr	r0, [pc, #48]	; (80015fc <wire_reset+0x50>)
 80015ca:	f004 f9d9 	bl	8005980 <HAL_GPIO_WritePin>
  delay_us(70);
 80015ce:	2046      	movs	r0, #70	; 0x46
 80015d0:	f7ff ffd2 	bl	8001578 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 80015d4:	2102      	movs	r1, #2
 80015d6:	4809      	ldr	r0, [pc, #36]	; (80015fc <wire_reset+0x50>)
 80015d8:	f004 f9ba 	bl	8005950 <HAL_GPIO_ReadPin>
 80015dc:	4603      	mov	r3, r0
 80015de:	607b      	str	r3, [r7, #4]
  delay_us(410);
 80015e0:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80015e4:	f7ff ffc8 	bl	8001578 <delay_us>

  if (rc == 0)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d101      	bne.n	80015f2 <wire_reset+0x46>
    return HAL_OK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	e000      	b.n	80015f4 <wire_reset+0x48>
  else
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40020400 	.word	0x40020400

08001600 <write_bit>:

void write_bit(int value)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if (value) {
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d010      	beq.n	8001630 <write_bit+0x30>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 800160e:	2200      	movs	r2, #0
 8001610:	2102      	movs	r1, #2
 8001612:	4811      	ldr	r0, [pc, #68]	; (8001658 <write_bit+0x58>)
 8001614:	f004 f9b4 	bl	8005980 <HAL_GPIO_WritePin>
    delay_us(6);
 8001618:	2006      	movs	r0, #6
 800161a:	f7ff ffad 	bl	8001578 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 800161e:	2201      	movs	r2, #1
 8001620:	2102      	movs	r1, #2
 8001622:	480d      	ldr	r0, [pc, #52]	; (8001658 <write_bit+0x58>)
 8001624:	f004 f9ac 	bl	8005980 <HAL_GPIO_WritePin>
    delay_us(64);
 8001628:	2040      	movs	r0, #64	; 0x40
 800162a:	f7ff ffa5 	bl	8001578 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
    delay_us(60);
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
    delay_us(10);
  }
}
 800162e:	e00f      	b.n	8001650 <write_bit+0x50>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	2102      	movs	r1, #2
 8001634:	4808      	ldr	r0, [pc, #32]	; (8001658 <write_bit+0x58>)
 8001636:	f004 f9a3 	bl	8005980 <HAL_GPIO_WritePin>
    delay_us(60);
 800163a:	203c      	movs	r0, #60	; 0x3c
 800163c:	f7ff ff9c 	bl	8001578 <delay_us>
    HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001640:	2201      	movs	r2, #1
 8001642:	2102      	movs	r1, #2
 8001644:	4804      	ldr	r0, [pc, #16]	; (8001658 <write_bit+0x58>)
 8001646:	f004 f99b 	bl	8005980 <HAL_GPIO_WritePin>
    delay_us(10);
 800164a:	200a      	movs	r0, #10
 800164c:	f7ff ff94 	bl	8001578 <delay_us>
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40020400 	.word	0x40020400

0800165c <read_bit>:


int read_bit(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
  int rc;
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	2102      	movs	r1, #2
 8001666:	480e      	ldr	r0, [pc, #56]	; (80016a0 <read_bit+0x44>)
 8001668:	f004 f98a 	bl	8005980 <HAL_GPIO_WritePin>
  delay_us(6);
 800166c:	2006      	movs	r0, #6
 800166e:	f7ff ff83 	bl	8001578 <delay_us>
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 8001672:	2201      	movs	r2, #1
 8001674:	2102      	movs	r1, #2
 8001676:	480a      	ldr	r0, [pc, #40]	; (80016a0 <read_bit+0x44>)
 8001678:	f004 f982 	bl	8005980 <HAL_GPIO_WritePin>
  delay_us(9);
 800167c:	2009      	movs	r0, #9
 800167e:	f7ff ff7b 	bl	8001578 <delay_us>
  rc = HAL_GPIO_ReadPin(DSO_DATA_GPIO_Port, DSO_DATA_Pin);
 8001682:	2102      	movs	r1, #2
 8001684:	4806      	ldr	r0, [pc, #24]	; (80016a0 <read_bit+0x44>)
 8001686:	f004 f963 	bl	8005950 <HAL_GPIO_ReadPin>
 800168a:	4603      	mov	r3, r0
 800168c:	607b      	str	r3, [r7, #4]
  delay_us(55);
 800168e:	2037      	movs	r0, #55	; 0x37
 8001690:	f7ff ff72 	bl	8001578 <delay_us>
  return rc;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40020400 	.word	0x40020400

080016a4 <wire_write>:

void wire_write(uint8_t byte)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80016ae:	2300      	movs	r3, #0
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	e00b      	b.n	80016cc <wire_write+0x28>
    write_bit(byte & 0x01);
 80016b4:	79fb      	ldrb	r3, [r7, #7]
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffa0 	bl	8001600 <write_bit>
    byte >>= 1;
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	085b      	lsrs	r3, r3, #1
 80016c4:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	3301      	adds	r3, #1
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2b07      	cmp	r3, #7
 80016d0:	ddf0      	ble.n	80016b4 <wire_write+0x10>
  }
}
 80016d2:	bf00      	nop
 80016d4:	bf00      	nop
 80016d6:	3710      	adds	r7, #16
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <wire_read>:

uint8_t wire_read(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	71fb      	strb	r3, [r7, #7]
  int i;
  for (i = 0; i < 8; i++) {
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]
 80016ea:	e00e      	b.n	800170a <wire_read+0x2e>
    value >>= 1;
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	085b      	lsrs	r3, r3, #1
 80016f0:	71fb      	strb	r3, [r7, #7]
    if (read_bit())
 80016f2:	f7ff ffb3 	bl	800165c <read_bit>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <wire_read+0x28>
      value |= 0x80;
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001702:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	3301      	adds	r3, #1
 8001708:	603b      	str	r3, [r7, #0]
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	2b07      	cmp	r3, #7
 800170e:	dded      	ble.n	80016ec <wire_read+0x10>
  }
  return value;
 8001710:	79fb      	ldrb	r3, [r7, #7]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <encSetRange>:


TIM_HandleTypeDef *htim1_new;


void encSetRange(uint16_t min, uint16_t max) {
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	460a      	mov	r2, r1
 8001726:	80fb      	strh	r3, [r7, #6]
 8001728:	4613      	mov	r3, r2
 800172a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(htim1_new, max);
 800172c:	4b07      	ldr	r3, [pc, #28]	; (800174c <encSetRange+0x30>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	88ba      	ldrh	r2, [r7, #4]
 8001734:	62da      	str	r2, [r3, #44]	; 0x2c
 8001736:	4b05      	ldr	r3, [pc, #20]	; (800174c <encSetRange+0x30>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	88ba      	ldrh	r2, [r7, #4]
 800173c:	60da      	str	r2, [r3, #12]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	20000a94 	.word	0x20000a94

08001750 <encSetPos>:

void encSetPos(uint16_t encPos) {
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(htim1_new, encPos);
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <encSetPos+0x20>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	88fa      	ldrh	r2, [r7, #6]
 8001762:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	20000a94 	.word	0x20000a94

08001774 <encoderGet>:

uint32_t encoderGet(void) {
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(htim1_new);
 8001778:	4b04      	ldr	r3, [pc, #16]	; (800178c <encoderGet+0x18>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	20000a94 	.word	0x20000a94

08001790 <encoderInit>:

void encoderInit(TIM_HandleTypeDef *htim1) {
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	htim1_new=htim1;
 8001798:	4a04      	ldr	r2, [pc, #16]	; (80017ac <encoderInit+0x1c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
}
 800179e:	bf00      	nop
 80017a0:	370c      	adds	r7, #12
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000a94 	.word	0x20000a94

080017b0 <entrySelected>:

bool entrySelected(int16_t id) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id) {
 80017ba:	f7ff ffdb 	bl	8001774 <encoderGet>
 80017be:	4602      	mov	r2, r0
 80017c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d101      	bne.n	80017cc <entrySelected+0x1c>
        return true;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e000      	b.n	80017ce <entrySelected+0x1e>
    }
    return false;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	3708      	adds	r7, #8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <entryClicked>:

bool entryClicked(int16_t id) {
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	4603      	mov	r3, r0
 80017de:	80fb      	strh	r3, [r7, #6]
    if (encoderGet() == id && isClicked()) {
 80017e0:	f7ff ffc8 	bl	8001774 <encoderGet>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d106      	bne.n	80017fc <entryClicked+0x26>
 80017ee:	f000 f8b3 	bl	8001958 <isClicked>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <entryClicked+0x26>
        return true;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e000      	b.n	80017fe <entryClicked+0x28>
    }
    return false;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <send_uart>:
int8_t ch2przerwanie=0;
int8_t ch3przerwanie=0;
int8_t ch4przerwanie=0;


void send_uart(char *string) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	f7fe fd45 	bl	80002a0 <strlen>
 8001816:	4603      	mov	r3, r0
 8001818:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart6, (uint8_t *)string, len, HAL_MAX_DELAY);
 800181a:	7bfb      	ldrb	r3, [r7, #15]
 800181c:	b29a      	uxth	r2, r3
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	4803      	ldr	r0, [pc, #12]	; (8001834 <send_uart+0x2c>)
 8001826:	f008 f88a 	bl	800993e <HAL_UART_Transmit>
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000d20 	.word	0x20000d20

08001838 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM11) {
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d10d      	bne.n	8001866 <HAL_TIM_PeriodElapsedCallback+0x2e>
		HAL_TIM_Base_Stop_IT(htim);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f006 ff74 	bl	8008738 <HAL_TIM_Base_Stop_IT>
		if(HAL_GPIO_ReadPin(ENC_BTN_GPIO_Port, ENC_BTN_Pin)==GPIO_PIN_RESET) {
 8001850:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001854:	4807      	ldr	r0, [pc, #28]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001856:	f004 f87b 	bl	8005950 <HAL_GPIO_ReadPin>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <HAL_TIM_PeriodElapsedCallback+0x2e>
			sendToUart=1;
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001862:	2201      	movs	r2, #1
 8001864:	701a      	strb	r2, [r3, #0]

			}
		}
	}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40014800 	.word	0x40014800
 8001874:	40020400 	.word	0x40020400
 8001878:	20000d64 	.word	0x20000d64

0800187c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t pulse;
  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7f1b      	ldrb	r3, [r3, #28]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d10d      	bne.n	80018a8 <HAL_TIM_OC_DelayElapsedCallback+0x2c>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800188c:	2100      	movs	r1, #0
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f007 fc58 	bl	8009144 <HAL_TIM_ReadCapturedValue>
 8001894:	60f8      	str	r0, [r7, #12]
    ch1przerwanie=1;
 8001896:	4b23      	ldr	r3, [pc, #140]	; (8001924 <HAL_TIM_OC_DelayElapsedCallback+0xa8>)
 8001898:	2201      	movs	r2, #1
 800189a:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, (pulse + 999)); //to wartosc pulse dla kazdego timera
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	f202 32e7 	addw	r2, r2, #999	; 0x3e7
 80018a6:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	7f1b      	ldrb	r3, [r3, #28]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d10e      	bne.n	80018ce <HAL_TIM_OC_DelayElapsedCallback+0x52>
  pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80018b0:	2104      	movs	r1, #4
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f007 fc46 	bl	8009144 <HAL_TIM_ReadCapturedValue>
 80018b8:	60f8      	str	r0, [r7, #12]
  ch2przerwanie=1;
 80018ba:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <HAL_TIM_OC_DelayElapsedCallback+0xac>)
 80018bc:	2201      	movs	r2, #1
 80018be:	701a      	strb	r2, [r3, #0]
  /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, (pulse + 9318));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f503 5311 	add.w	r3, r3, #9280	; 0x2440
 80018ca:	3326      	adds	r3, #38	; 0x26
 80018cc:	6393      	str	r3, [r2, #56]	; 0x38
  }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	7f1b      	ldrb	r3, [r3, #28]
 80018d2:	2b04      	cmp	r3, #4
 80018d4:	d10e      	bne.n	80018f4 <HAL_TIM_OC_DelayElapsedCallback+0x78>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 80018d6:	2108      	movs	r1, #8
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f007 fc33 	bl	8009144 <HAL_TIM_ReadCapturedValue>
 80018de:	60f8      	str	r0, [r7, #12]
    ch3przerwanie=1;
 80018e0:	4b12      	ldr	r3, [pc, #72]	; (800192c <HAL_TIM_OC_DelayElapsedCallback+0xb0>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, (pulse + 36000));
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	f503 430c 	add.w	r3, r3, #35840	; 0x8c00
 80018f0:	33a0      	adds	r3, #160	; 0xa0
 80018f2:	63d3      	str	r3, [r2, #60]	; 0x3c
    }

  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7f1b      	ldrb	r3, [r3, #28]
 80018f8:	2b08      	cmp	r3, #8
 80018fa:	d10f      	bne.n	800191c <HAL_TIM_OC_DelayElapsedCallback+0xa0>
    pulse = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);
 80018fc:	210c      	movs	r1, #12
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f007 fc20 	bl	8009144 <HAL_TIM_ReadCapturedValue>
 8001904:	60f8      	str	r0, [r7, #12]
    ch4przerwanie=1;
 8001906:	4b0a      	ldr	r3, [pc, #40]	; (8001930 <HAL_TIM_OC_DelayElapsedCallback+0xb4>)
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
    /* Set the Capture Compare Register value */ //z github https://github.com/cnoviello/mastering-stm32-2nd/blame/2183a2c5fe25fd9229abd21dab4f23658036dd3f/Nucleo-L476RG/CH11/Core/Src/main-ex7.c#L61
      __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, (pulse + 67000));
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8001916:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800191a:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 800191c:	bf00      	nop
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000d65 	.word	0x20000d65
 8001928:	20000d66 	.word	0x20000d66
 800192c:	20000d67 	.word	0x20000d67
 8001930:	20000d68 	.word	0x20000d68

08001934 <HAL_GPIO_EXTI_Callback>:


char charAr[50];


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	80fb      	strh	r3, [r7, #6]
	  if(GPIO_Pin == ENC_BTN_Pin) {
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001944:	d102      	bne.n	800194c <HAL_GPIO_EXTI_Callback+0x18>
		  HAL_TIM_Base_Start_IT(&htim11);
 8001946:	4803      	ldr	r0, [pc, #12]	; (8001954 <HAL_GPIO_EXTI_Callback+0x20>)
 8001948:	f006 fe94 	bl	8008674 <HAL_TIM_Base_Start_IT>
	  }
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000cd8 	.word	0x20000cd8

08001958 <isClicked>:


bool isClicked(void) {
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
	if(sendToUart==1) {
 800195c:	4b07      	ldr	r3, [pc, #28]	; (800197c <isClicked+0x24>)
 800195e:	f993 3000 	ldrsb.w	r3, [r3]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d104      	bne.n	8001970 <isClicked+0x18>
		sendToUart=0;
 8001966:	4b05      	ldr	r3, [pc, #20]	; (800197c <isClicked+0x24>)
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
		return true;
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <isClicked+0x1a>
	}
	else {
		return false;
 8001970:	2300      	movs	r3, #0
	}
}
 8001972:	4618      	mov	r0, r3
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	20000d64 	.word	0x20000d64

08001980 <send_uart_uint32>:

void send_uart_uint32(uint32_t value) {
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
    char buffer[20];
    snprintf(buffer, sizeof(buffer), "%lu \n\r", value);
 8001988:	f107 000c 	add.w	r0, r7, #12
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a0b      	ldr	r2, [pc, #44]	; (80019bc <send_uart_uint32+0x3c>)
 8001990:	2114      	movs	r1, #20
 8001992:	f00b fc47 	bl	800d224 <sniprintf>
    HAL_UART_Transmit(&huart6, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fc80 	bl	80002a0 <strlen>
 80019a0:	4603      	mov	r3, r0
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	f107 010c 	add.w	r1, r7, #12
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
 80019ac:	4804      	ldr	r0, [pc, #16]	; (80019c0 <send_uart_uint32+0x40>)
 80019ae:	f007 ffc6 	bl	800993e <HAL_UART_Transmit>
}
 80019b2:	bf00      	nop
 80019b4:	3720      	adds	r7, #32
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	0800f5a8 	.word	0x0800f5a8
 80019c0:	20000d20 	.word	0x20000d20

080019c4 <getRtcString>:
    snprintf(buffer, sizeof(buffer), "%0.2f \n\r", value);
    HAL_UART_Transmit(&huart6, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
}
RTC_TimeTypeDef time;
RTC_DateTypeDef date;
char* getRtcString(void)  {
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b09c      	sub	sp, #112	; 0x70
 80019c8:	af02      	add	r7, sp, #8
	static char dateTime[100];
	char rtcTimeStr[50];
	char rtcDateStr[50];
	HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80019ca:	2200      	movs	r2, #0
 80019cc:	4918      	ldr	r1, [pc, #96]	; (8001a30 <getRtcString+0x6c>)
 80019ce:	4819      	ldr	r0, [pc, #100]	; (8001a34 <getRtcString+0x70>)
 80019d0:	f005 ff86 	bl	80078e0 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 80019d4:	2200      	movs	r2, #0
 80019d6:	4918      	ldr	r1, [pc, #96]	; (8001a38 <getRtcString+0x74>)
 80019d8:	4816      	ldr	r0, [pc, #88]	; (8001a34 <getRtcString+0x70>)
 80019da:	f006 f863 	bl	8007aa4 <HAL_RTC_GetDate>
	sprintf(rtcTimeStr, "%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 80019de:	4b14      	ldr	r3, [pc, #80]	; (8001a30 <getRtcString+0x6c>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <getRtcString+0x6c>)
 80019e6:	785b      	ldrb	r3, [r3, #1]
 80019e8:	4619      	mov	r1, r3
 80019ea:	4b11      	ldr	r3, [pc, #68]	; (8001a30 <getRtcString+0x6c>)
 80019ec:	789b      	ldrb	r3, [r3, #2]
 80019ee:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	460b      	mov	r3, r1
 80019f6:	4911      	ldr	r1, [pc, #68]	; (8001a3c <getRtcString+0x78>)
 80019f8:	f00b fc48 	bl	800d28c <siprintf>
	sprintf(rtcDateStr, "%02d/%02d/%02d", date.Date, date.Month, date.Year);
 80019fc:	4b0e      	ldr	r3, [pc, #56]	; (8001a38 <getRtcString+0x74>)
 80019fe:	789b      	ldrb	r3, [r3, #2]
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <getRtcString+0x74>)
 8001a04:	785b      	ldrb	r3, [r3, #1]
 8001a06:	4619      	mov	r1, r3
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <getRtcString+0x74>)
 8001a0a:	78db      	ldrb	r3, [r3, #3]
 8001a0c:	4638      	mov	r0, r7
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	460b      	mov	r3, r1
 8001a12:	490b      	ldr	r1, [pc, #44]	; (8001a40 <getRtcString+0x7c>)
 8001a14:	f00b fc3a 	bl	800d28c <siprintf>
	sprintf(dateTime, "%s %s", rtcTimeStr, rtcDateStr);
 8001a18:	463b      	mov	r3, r7
 8001a1a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001a1e:	4909      	ldr	r1, [pc, #36]	; (8001a44 <getRtcString+0x80>)
 8001a20:	4809      	ldr	r0, [pc, #36]	; (8001a48 <getRtcString+0x84>)
 8001a22:	f00b fc33 	bl	800d28c <siprintf>

	return dateTime;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <getRtcString+0x84>)
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3768      	adds	r7, #104	; 0x68
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000d6c 	.word	0x20000d6c
 8001a34:	20000b88 	.word	0x20000b88
 8001a38:	20000d80 	.word	0x20000d80
 8001a3c:	0800f5bc 	.word	0x0800f5bc
 8001a40:	0800f5cc 	.word	0x0800f5cc
 8001a44:	0800f5dc 	.word	0x0800f5dc
 8001a48:	20000d8c 	.word	0x20000d8c

08001a4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	f6ad 0d78 	subw	sp, sp, #2168	; 0x878
 8001a52:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a54:	f003 f892 	bl	8004b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a58:	f000 f97a 	bl	8001d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a5c:	f000 fc88 	bl	8002370 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001a60:	f000 f9e0 	bl	8001e24 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001a64:	f000 fa30 	bl	8001ec8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001a68:	f000 fa5c 	bl	8001f24 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001a6c:	f000 fae2 	bl	8002034 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001a70:	f000 fb16 	bl	80020a0 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 8001a74:	f000 fc52 	bl	800231c <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8001a78:	f000 fc08 	bl	800228c <MX_TIM10_Init>
  MX_TIM11_Init();
 8001a7c:	f000 fc2a 	bl	80022d4 <MX_TIM11_Init>
  MX_TIM2_Init();
 8001a80:	f000 fb64 	bl	800214c <MX_TIM2_Init>
  MX_FATFS_Init();
 8001a84:	f008 fad0 	bl	800a028 <MX_FATFS_Init>
  MX_RTC_Init();
 8001a88:	f000 fa7a 	bl	8001f80 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  encoderInit(&htim1);
 8001a8c:	4899      	ldr	r0, [pc, #612]	; (8001cf4 <main+0x2a8>)
 8001a8e:	f7ff fe7f 	bl	8001790 <encoderInit>

  ds18_init(&htim10);
 8001a92:	4899      	ldr	r0, [pc, #612]	; (8001cf8 <main+0x2ac>)
 8001a94:	f7ff fd60 	bl	8001558 <ds18_init>
  adc_int_init(&hadc1);
 8001a98:	4898      	ldr	r0, [pc, #608]	; (8001cfc <main+0x2b0>)
 8001a9a:	f7ff fa3b 	bl	8000f14 <adc_int_init>
  adc_ext_init(&hi2c2);
 8001a9e:	4898      	ldr	r0, [pc, #608]	; (8001d00 <main+0x2b4>)
 8001aa0:	f7ff fa48 	bl	8000f34 <adc_ext_init>
  huart_ds_init(&huart6);
 8001aa4:	4897      	ldr	r0, [pc, #604]	; (8001d04 <main+0x2b8>)
 8001aa6:	f000 fcfd 	bl	80024a4 <huart_ds_init>
  sendRtcHandler(&hrtc);
 8001aaa:	4897      	ldr	r0, [pc, #604]	; (8001d08 <main+0x2bc>)
 8001aac:	f000 fd0a 	bl	80024c4 <sendRtcHandler>
  HAL_TIM_Base_Start(&htim10);
 8001ab0:	4891      	ldr	r0, [pc, #580]	; (8001cf8 <main+0x2ac>)
 8001ab2:	f006 fd85 	bl	80085c0 <HAL_TIM_Base_Start>
  displayInit();
 8001ab6:	f001 faf9 	bl	80030ac <displayInit>
  wire_reset();
 8001aba:	f7ff fd77 	bl	80015ac <wire_reset>

  CircularBuffer_Init(&cb);
 8001abe:	4893      	ldr	r0, [pc, #588]	; (8001d0c <main+0x2c0>)
 8001ac0:	f001 fafa 	bl	80030b8 <CircularBuffer_Init>
  sd_init();
 8001ac4:	f001 fbb4 	bl	8003230 <sd_init>
  send_uart("total: ");
 8001ac8:	4891      	ldr	r0, [pc, #580]	; (8001d10 <main+0x2c4>)
 8001aca:	f7ff fe9d 	bl	8001808 <send_uart>
  send_uart_uint32(sd_totalspace());
 8001ace:	f001 fc11 	bl	80032f4 <sd_totalspace>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff53 	bl	8001980 <send_uart_uint32>
  send_uart("\n\rfree: ");
 8001ada:	488e      	ldr	r0, [pc, #568]	; (8001d14 <main+0x2c8>)
 8001adc:	f7ff fe94 	bl	8001808 <send_uart>
  send_uart_uint32(sd_freespace());
 8001ae0:	f001 fbd2 	bl	8003288 <sd_freespace>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff ff4a 	bl	8001980 <send_uart_uint32>
  send_uart("\n\r");
 8001aec:	488a      	ldr	r0, [pc, #552]	; (8001d18 <main+0x2cc>)
 8001aee:	f7ff fe8b 	bl	8001808 <send_uart>

  debug=false;
 8001af2:	4b8a      	ldr	r3, [pc, #552]	; (8001d1c <main+0x2d0>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8001af8:	213c      	movs	r1, #60	; 0x3c
 8001afa:	487e      	ldr	r0, [pc, #504]	; (8001cf4 <main+0x2a8>)
 8001afc:	f007 f848 	bl	8008b90 <HAL_TIM_Encoder_Start_IT>

  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001b00:	2100      	movs	r1, #0
 8001b02:	4887      	ldr	r0, [pc, #540]	; (8001d20 <main+0x2d4>)
 8001b04:	f006 fea0 	bl	8008848 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001b08:	2104      	movs	r1, #4
 8001b0a:	4885      	ldr	r0, [pc, #532]	; (8001d20 <main+0x2d4>)
 8001b0c:	f006 fe9c 	bl	8008848 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001b10:	2108      	movs	r1, #8
 8001b12:	4883      	ldr	r0, [pc, #524]	; (8001d20 <main+0x2d4>)
 8001b14:	f006 fe98 	bl	8008848 <HAL_TIM_OC_Start_IT>
  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8001b18:	210c      	movs	r1, #12
 8001b1a:	4881      	ldr	r0, [pc, #516]	; (8001d20 <main+0x2d4>)
 8001b1c:	f006 fe94 	bl	8008848 <HAL_TIM_OC_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(debug) {
 8001b20:	4b7e      	ldr	r3, [pc, #504]	; (8001d1c <main+0x2d0>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 80e2 	beq.w	8001cee <main+0x2a2>
		  bool needToWrite=false;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f887 386f 	strb.w	r3, [r7, #2159]	; 0x86f
		  if(ch1przerwanie==1) {
 8001b30:	4b7c      	ldr	r3, [pc, #496]	; (8001d24 <main+0x2d8>)
 8001b32:	f993 3000 	ldrsb.w	r3, [r3]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d107      	bne.n	8001b4a <main+0xfe>
			  ch1Enable();
 8001b3a:	f000 ff59 	bl	80029f0 <ch1Enable>
			  ch1przerwanie=0;
 8001b3e:	4b79      	ldr	r3, [pc, #484]	; (8001d24 <main+0x2d8>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
			  needToWrite=true;
 8001b44:	2301      	movs	r3, #1
 8001b46:	f887 386f 	strb.w	r3, [r7, #2159]	; 0x86f
		  }
		  if(ch2przerwanie==1) {
 8001b4a:	4b77      	ldr	r3, [pc, #476]	; (8001d28 <main+0x2dc>)
 8001b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d107      	bne.n	8001b64 <main+0x118>
			  ch2przerwanie=0;
 8001b54:	4b74      	ldr	r3, [pc, #464]	; (8001d28 <main+0x2dc>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	701a      	strb	r2, [r3, #0]
			  ch2Enable();
 8001b5a:	f000 ffa9 	bl	8002ab0 <ch2Enable>
			  needToWrite=true;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	f887 386f 	strb.w	r3, [r7, #2159]	; 0x86f
		  }
		  if(ch3przerwanie==1) {
 8001b64:	4b71      	ldr	r3, [pc, #452]	; (8001d2c <main+0x2e0>)
 8001b66:	f993 3000 	ldrsb.w	r3, [r3]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d107      	bne.n	8001b7e <main+0x132>
			  ch3przerwanie=0;
 8001b6e:	4b6f      	ldr	r3, [pc, #444]	; (8001d2c <main+0x2e0>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]
			  ch3Enable();
 8001b74:	f000 fffc 	bl	8002b70 <ch3Enable>
			  needToWrite=true;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	f887 386f 	strb.w	r3, [r7, #2159]	; 0x86f
			  }
		  if(ch4przerwanie==1) {
 8001b7e:	4b6c      	ldr	r3, [pc, #432]	; (8001d30 <main+0x2e4>)
 8001b80:	f993 3000 	ldrsb.w	r3, [r3]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d107      	bne.n	8001b98 <main+0x14c>
			  ch4przerwanie=0;
 8001b88:	4b69      	ldr	r3, [pc, #420]	; (8001d30 <main+0x2e4>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]
			  ch4Enable();
 8001b8e:	f001 f84f 	bl	8002c30 <ch4Enable>
			  needToWrite=true;
 8001b92:	2301      	movs	r3, #1
 8001b94:	f887 386f 	strb.w	r3, [r7, #2159]	; 0x86f
		  }
		  if(needToWrite) {
 8001b98:	f897 386f 	ldrb.w	r3, [r7, #2159]	; 0x86f
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 80a6 	beq.w	8001cee <main+0x2a2>
			  char* dateTimeStr = getRtcString();
 8001ba2:	f7ff ff0f 	bl	80019c4 <getRtcString>
 8001ba6:	f8c7 0864 	str.w	r0, [r7, #2148]	; 0x864
			  char finalResults[2048] = "";
 8001baa:	f507 6307 	add.w	r3, r7, #2160	; 0x870
 8001bae:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	3304      	adds	r3, #4
 8001bb8:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f00b fc76 	bl	800d4b0 <memset>
			  char temp[100];
			  bool allNulls=true;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	f887 386e 	strb.w	r3, [r7, #2158]	; 0x86e
			  snprintf(finalResults, sizeof(finalResults), "%s,", dateTimeStr);
 8001bca:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001bce:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
 8001bd2:	4a58      	ldr	r2, [pc, #352]	; (8001d34 <main+0x2e8>)
 8001bd4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bd8:	f00b fb24 	bl	800d224 <sniprintf>

			  for (int i = 0; i < 11; i++) {
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c7 3868 	str.w	r3, [r7, #2152]	; 0x868
 8001be2:	e054      	b.n	8001c8e <main+0x242>
				  if (sensors[i].hasValue) {
 8001be4:	4a54      	ldr	r2, [pc, #336]	; (8001d38 <main+0x2ec>)
 8001be6:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001bea:	015b      	lsls	r3, r3, #5
 8001bec:	4413      	add	r3, r2
 8001bee:	331c      	adds	r3, #28
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d016      	beq.n	8001c24 <main+0x1d8>
					  snprintf(temp, sizeof(temp), "%f", sensors[i].lastValue);
 8001bf6:	4a50      	ldr	r2, [pc, #320]	; (8001d38 <main+0x2ec>)
 8001bf8:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001bfc:	015b      	lsls	r3, r3, #5
 8001bfe:	4413      	add	r3, r2
 8001c00:	3318      	adds	r3, #24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fcb7 	bl	8000578 <__aeabi_f2d>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4638      	mov	r0, r7
 8001c10:	e9cd 2300 	strd	r2, r3, [sp]
 8001c14:	4a49      	ldr	r2, [pc, #292]	; (8001d3c <main+0x2f0>)
 8001c16:	2164      	movs	r1, #100	; 0x64
 8001c18:	f00b fb04 	bl	800d224 <sniprintf>
					  allNulls=false;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	f887 386e 	strb.w	r3, [r7, #2158]	; 0x86e
 8001c22:	e005      	b.n	8001c30 <main+0x1e4>
				  } else {
					  snprintf(temp, sizeof(temp), "");
 8001c24:	463b      	mov	r3, r7
 8001c26:	4a46      	ldr	r2, [pc, #280]	; (8001d40 <main+0x2f4>)
 8001c28:	2164      	movs	r1, #100	; 0x64
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f00b fafa 	bl	800d224 <sniprintf>
				  }
				  strncat(finalResults, temp, sizeof(finalResults) - strlen(finalResults) - 1);
 8001c30:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7fe fb33 	bl	80002a0 <strlen>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 8001c40:	3307      	adds	r3, #7
 8001c42:	4639      	mov	r1, r7
 8001c44:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f00b fc39 	bl	800d4c0 <strncat>

				  // Dodaj przecinek, chyba e to ostatni element
				  if (i < 10) {
 8001c4e:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001c52:	2b09      	cmp	r3, #9
 8001c54:	dc0e      	bgt.n	8001c74 <main+0x228>
					  strncat(finalResults, ",", sizeof(finalResults) - strlen(finalResults) - 1);
 8001c56:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7fe fb20 	bl	80002a0 <strlen>
 8001c60:	4603      	mov	r3, r0
 8001c62:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 8001c66:	3307      	adds	r3, #7
 8001c68:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4935      	ldr	r1, [pc, #212]	; (8001d44 <main+0x2f8>)
 8001c70:	f00b fc26 	bl	800d4c0 <strncat>
				  }
				  sensors[i].hasValue = false; // Resetowanie flagi
 8001c74:	4a30      	ldr	r2, [pc, #192]	; (8001d38 <main+0x2ec>)
 8001c76:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001c7a:	015b      	lsls	r3, r3, #5
 8001c7c:	4413      	add	r3, r2
 8001c7e:	331c      	adds	r3, #28
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
			  for (int i = 0; i < 11; i++) {
 8001c84:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001c88:	3301      	adds	r3, #1
 8001c8a:	f8c7 3868 	str.w	r3, [r7, #2152]	; 0x868
 8001c8e:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
 8001c92:	2b0a      	cmp	r3, #10
 8001c94:	dda6      	ble.n	8001be4 <main+0x198>
			  }
			      strncat(finalResults, "\n", sizeof(finalResults) - strlen(finalResults) - 1);
 8001c96:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7fe fb00 	bl	80002a0 <strlen>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 8001ca6:	3307      	adds	r3, #7
 8001ca8:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8001cac:	461a      	mov	r2, r3
 8001cae:	4926      	ldr	r1, [pc, #152]	; (8001d48 <main+0x2fc>)
 8001cb0:	f00b fc06 	bl	800d4c0 <strncat>
			      if(!allNulls) {
 8001cb4:	f897 386e 	ldrb.w	r3, [r7, #2158]	; 0x86e
 8001cb8:	f083 0301 	eor.w	r3, r3, #1
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <main+0x282>
			    	  CircularBuffer_Add(&cb, finalResults);
 8001cc2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4810      	ldr	r0, [pc, #64]	; (8001d0c <main+0x2c0>)
 8001cca:	f001 fa0d 	bl	80030e8 <CircularBuffer_Add>
			      }

			      dataFromBuff = CircularBuffer_Read(&cb);
 8001cce:	480f      	ldr	r0, [pc, #60]	; (8001d0c <main+0x2c0>)
 8001cd0:	f001 fa5c 	bl	800318c <CircularBuffer_Read>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4a1d      	ldr	r2, [pc, #116]	; (8001d4c <main+0x300>)
 8001cd8:	6013      	str	r3, [r2, #0]
				  send_uart(dataFromBuff);
 8001cda:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <main+0x300>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fd92 	bl	8001808 <send_uart>
				  sd_writefile(dataFromBuff);
 8001ce4:	4b19      	ldr	r3, [pc, #100]	; (8001d4c <main+0x300>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 fb3b 	bl	8003364 <sd_writefile>
			      //send_uart(finalResults);
		  }
	  }
	displayMenu();
 8001cee:	f001 f9b5 	bl	800305c <displayMenu>
	  if(debug) {
 8001cf2:	e715      	b.n	8001b20 <main+0xd4>
 8001cf4:	20000c00 	.word	0x20000c00
 8001cf8:	20000c90 	.word	0x20000c90
 8001cfc:	20000a98 	.word	0x20000a98
 8001d00:	20000b34 	.word	0x20000b34
 8001d04:	20000d20 	.word	0x20000d20
 8001d08:	20000b88 	.word	0x20000b88
 8001d0c:	20000e10 	.word	0x20000e10
 8001d10:	0800f5e4 	.word	0x0800f5e4
 8001d14:	0800f5ec 	.word	0x0800f5ec
 8001d18:	0800f5f8 	.word	0x0800f5f8
 8001d1c:	20000d84 	.word	0x20000d84
 8001d20:	20000c48 	.word	0x20000c48
 8001d24:	20000d65 	.word	0x20000d65
 8001d28:	20000d66 	.word	0x20000d66
 8001d2c:	20000d67 	.word	0x20000d67
 8001d30:	20000d68 	.word	0x20000d68
 8001d34:	0800f5fc 	.word	0x0800f5fc
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	0800f600 	.word	0x0800f600
 8001d40:	0800f604 	.word	0x0800f604
 8001d44:	0800f608 	.word	0x0800f608
 8001d48:	0800f60c 	.word	0x0800f60c
 8001d4c:	20000d88 	.word	0x20000d88

08001d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b094      	sub	sp, #80	; 0x50
 8001d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d56:	f107 0320 	add.w	r3, r7, #32
 8001d5a:	2230      	movs	r2, #48	; 0x30
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f00b fba6 	bl	800d4b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d64:	f107 030c 	add.w	r3, r7, #12
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d74:	2300      	movs	r3, #0
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	4b28      	ldr	r3, [pc, #160]	; (8001e1c <SystemClock_Config+0xcc>)
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	4a27      	ldr	r2, [pc, #156]	; (8001e1c <SystemClock_Config+0xcc>)
 8001d7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d82:	6413      	str	r3, [r2, #64]	; 0x40
 8001d84:	4b25      	ldr	r3, [pc, #148]	; (8001e1c <SystemClock_Config+0xcc>)
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d90:	2300      	movs	r3, #0
 8001d92:	607b      	str	r3, [r7, #4]
 8001d94:	4b22      	ldr	r3, [pc, #136]	; (8001e20 <SystemClock_Config+0xd0>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a21      	ldr	r2, [pc, #132]	; (8001e20 <SystemClock_Config+0xd0>)
 8001d9a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <SystemClock_Config+0xd0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001da8:	607b      	str	r3, [r7, #4]
 8001daa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001dac:	230a      	movs	r3, #10
 8001dae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001db0:	2301      	movs	r3, #1
 8001db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001db4:	2310      	movs	r3, #16
 8001db6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001db8:	2301      	movs	r3, #1
 8001dba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001dc4:	2308      	movs	r3, #8
 8001dc6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001dc8:	2364      	movs	r3, #100	; 0x64
 8001dca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001dd0:	2304      	movs	r3, #4
 8001dd2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dd4:	f107 0320 	add.w	r3, r7, #32
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f004 ff29 	bl	8006c30 <HAL_RCC_OscConfig>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001de4:	f000 fb54 	bl	8002490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001de8:	230f      	movs	r3, #15
 8001dea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dec:	2302      	movs	r3, #2
 8001dee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001df4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2103      	movs	r1, #3
 8001e04:	4618      	mov	r0, r3
 8001e06:	f005 f98b 	bl	8007120 <HAL_RCC_ClockConfig>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001e10:	f000 fb3e 	bl	8002490 <Error_Handler>
  }
}
 8001e14:	bf00      	nop
 8001e16:	3750      	adds	r7, #80	; 0x50
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40007000 	.word	0x40007000

08001e24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	605a      	str	r2, [r3, #4]
 8001e32:	609a      	str	r2, [r3, #8]
 8001e34:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001e36:	4b21      	ldr	r3, [pc, #132]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e38:	4a21      	ldr	r2, [pc, #132]	; (8001ec0 <MX_ADC1_Init+0x9c>)
 8001e3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e44:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001e4a:	4b1c      	ldr	r3, [pc, #112]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e50:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e56:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e64:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e66:	4a17      	ldr	r2, [pc, #92]	; (8001ec4 <MX_ADC1_Init+0xa0>)
 8001e68:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e6a:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e84:	480d      	ldr	r0, [pc, #52]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001e86:	f002 ff0f 	bl	8004ca8 <HAL_ADC_Init>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001e90:	f000 fafe 	bl	8002490 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ea0:	463b      	mov	r3, r7
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_ADC1_Init+0x98>)
 8001ea6:	f003 f88f 	bl	8004fc8 <HAL_ADC_ConfigChannel>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001eb0:	f000 faee 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001eb4:	bf00      	nop
 8001eb6:	3710      	adds	r7, #16
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	20000a98 	.word	0x20000a98
 8001ec0:	40012000 	.word	0x40012000
 8001ec4:	0f000001 	.word	0x0f000001

08001ec8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001ece:	4a13      	ldr	r2, [pc, #76]	; (8001f1c <MX_I2C1_Init+0x54>)
 8001ed0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001ed4:	4a12      	ldr	r2, [pc, #72]	; (8001f20 <MX_I2C1_Init+0x58>)
 8001ed6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001ee6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f04:	4804      	ldr	r0, [pc, #16]	; (8001f18 <MX_I2C1_Init+0x50>)
 8001f06:	f003 fd6d 	bl	80059e4 <HAL_I2C_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f10:	f000 fabe 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000ae0 	.word	0x20000ae0
 8001f1c:	40005400 	.word	0x40005400
 8001f20:	000186a0 	.word	0x000186a0

08001f24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001f28:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f2a:	4a13      	ldr	r2, [pc, #76]	; (8001f78 <MX_I2C2_Init+0x54>)
 8001f2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001f2e:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f30:	4a12      	ldr	r2, [pc, #72]	; (8001f7c <MX_I2C2_Init+0x58>)
 8001f32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f34:	4b0f      	ldr	r3, [pc, #60]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001f3a:	4b0e      	ldr	r3, [pc, #56]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f48:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001f4e:	4b09      	ldr	r3, [pc, #36]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f54:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f5a:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001f60:	4804      	ldr	r0, [pc, #16]	; (8001f74 <MX_I2C2_Init+0x50>)
 8001f62:	f003 fd3f 	bl	80059e4 <HAL_I2C_Init>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001f6c:	f000 fa90 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000b34 	.word	0x20000b34
 8001f78:	40005800 	.word	0x40005800
 8001f7c:	000186a0 	.word	0x000186a0

08001f80 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001f86:	1d3b      	adds	r3, r7, #4
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f94:	2300      	movs	r3, #0
 8001f96:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f98:	4b24      	ldr	r3, [pc, #144]	; (800202c <MX_RTC_Init+0xac>)
 8001f9a:	4a25      	ldr	r2, [pc, #148]	; (8002030 <MX_RTC_Init+0xb0>)
 8001f9c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f9e:	4b23      	ldr	r3, [pc, #140]	; (800202c <MX_RTC_Init+0xac>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001fa4:	4b21      	ldr	r3, [pc, #132]	; (800202c <MX_RTC_Init+0xac>)
 8001fa6:	227f      	movs	r2, #127	; 0x7f
 8001fa8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001faa:	4b20      	ldr	r3, [pc, #128]	; (800202c <MX_RTC_Init+0xac>)
 8001fac:	22ff      	movs	r2, #255	; 0xff
 8001fae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001fb0:	4b1e      	ldr	r3, [pc, #120]	; (800202c <MX_RTC_Init+0xac>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <MX_RTC_Init+0xac>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001fbc:	4b1b      	ldr	r3, [pc, #108]	; (800202c <MX_RTC_Init+0xac>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fc2:	481a      	ldr	r0, [pc, #104]	; (800202c <MX_RTC_Init+0xac>)
 8001fc4:	f005 fb7c 	bl	80076c0 <HAL_RTC_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001fce:	f000 fa5f 	bl	8002490 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x1;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	2201      	movs	r2, #1
 8001fea:	4619      	mov	r1, r3
 8001fec:	480f      	ldr	r0, [pc, #60]	; (800202c <MX_RTC_Init+0xac>)
 8001fee:	f005 fbdd 	bl	80077ac <HAL_RTC_SetTime>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001ff8:	f000 fa4a 	bl	8002490 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8002000:	2312      	movs	r3, #18
 8002002:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 8002004:	2306      	movs	r3, #6
 8002006:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8002008:	2323      	movs	r3, #35	; 0x23
 800200a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800200c:	463b      	mov	r3, r7
 800200e:	2201      	movs	r2, #1
 8002010:	4619      	mov	r1, r3
 8002012:	4806      	ldr	r0, [pc, #24]	; (800202c <MX_RTC_Init+0xac>)
 8002014:	f005 fcc2 	bl	800799c <HAL_RTC_SetDate>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800201e:	f000 fa37 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000b88 	.word	0x20000b88
 8002030:	40002800 	.word	0x40002800

08002034 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002038:	4b17      	ldr	r3, [pc, #92]	; (8002098 <MX_SPI1_Init+0x64>)
 800203a:	4a18      	ldr	r2, [pc, #96]	; (800209c <MX_SPI1_Init+0x68>)
 800203c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800203e:	4b16      	ldr	r3, [pc, #88]	; (8002098 <MX_SPI1_Init+0x64>)
 8002040:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002044:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <MX_SPI1_Init+0x64>)
 8002048:	2200      	movs	r2, #0
 800204a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <MX_SPI1_Init+0x64>)
 800204e:	2200      	movs	r2, #0
 8002050:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002052:	4b11      	ldr	r3, [pc, #68]	; (8002098 <MX_SPI1_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <MX_SPI1_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800205e:	4b0e      	ldr	r3, [pc, #56]	; (8002098 <MX_SPI1_Init+0x64>)
 8002060:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002064:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002066:	4b0c      	ldr	r3, [pc, #48]	; (8002098 <MX_SPI1_Init+0x64>)
 8002068:	2220      	movs	r2, #32
 800206a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800206c:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <MX_SPI1_Init+0x64>)
 800206e:	2200      	movs	r2, #0
 8002070:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002072:	4b09      	ldr	r3, [pc, #36]	; (8002098 <MX_SPI1_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <MX_SPI1_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800207e:	4b06      	ldr	r3, [pc, #24]	; (8002098 <MX_SPI1_Init+0x64>)
 8002080:	220a      	movs	r2, #10
 8002082:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002084:	4804      	ldr	r0, [pc, #16]	; (8002098 <MX_SPI1_Init+0x64>)
 8002086:	f005 fe19 	bl	8007cbc <HAL_SPI_Init>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002090:	f000 f9fe 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000ba8 	.word	0x20000ba8
 800209c:	40013000 	.word	0x40013000

080020a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	; 0x30
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020a6:	f107 030c 	add.w	r3, r7, #12
 80020aa:	2224      	movs	r2, #36	; 0x24
 80020ac:	2100      	movs	r1, #0
 80020ae:	4618      	mov	r0, r3
 80020b0:	f00b f9fe 	bl	800d4b0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020b4:	1d3b      	adds	r3, r7, #4
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020bc:	4b21      	ldr	r3, [pc, #132]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020be:	4a22      	ldr	r2, [pc, #136]	; (8002148 <MX_TIM1_Init+0xa8>)
 80020c0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80020c2:	4b20      	ldr	r3, [pc, #128]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c8:	4b1e      	ldr	r3, [pc, #120]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 40;
 80020ce:	4b1d      	ldr	r3, [pc, #116]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020d0:	2228      	movs	r2, #40	; 0x28
 80020d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d4:	4b1b      	ldr	r3, [pc, #108]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80020da:	4b1a      	ldr	r3, [pc, #104]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020e0:	4b18      	ldr	r3, [pc, #96]	; (8002144 <MX_TIM1_Init+0xa4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020e6:	2301      	movs	r3, #1
 80020e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020ee:	2301      	movs	r3, #1
 80020f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80020f6:	230f      	movs	r3, #15
 80020f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020fa:	2300      	movs	r3, #0
 80020fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020fe:	2301      	movs	r3, #1
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002102:	2300      	movs	r3, #0
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8002106:	230f      	movs	r3, #15
 8002108:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800210a:	f107 030c 	add.w	r3, r7, #12
 800210e:	4619      	mov	r1, r3
 8002110:	480c      	ldr	r0, [pc, #48]	; (8002144 <MX_TIM1_Init+0xa4>)
 8002112:	f006 fc97 	bl	8008a44 <HAL_TIM_Encoder_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 800211c:	f000 f9b8 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002120:	2300      	movs	r3, #0
 8002122:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002128:	1d3b      	adds	r3, r7, #4
 800212a:	4619      	mov	r1, r3
 800212c:	4805      	ldr	r0, [pc, #20]	; (8002144 <MX_TIM1_Init+0xa4>)
 800212e:	f007 fb37 	bl	80097a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8002138:	f000 f9aa 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800213c:	bf00      	nop
 800213e:	3730      	adds	r7, #48	; 0x30
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20000c00 	.word	0x20000c00
 8002148:	40010000 	.word	0x40010000

0800214c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08e      	sub	sp, #56	; 0x38
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002152:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]
 800215e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002160:	f107 0320 	add.w	r3, r7, #32
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	611a      	str	r2, [r3, #16]
 8002178:	615a      	str	r2, [r3, #20]
 800217a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800217c:	4b41      	ldr	r3, [pc, #260]	; (8002284 <MX_TIM2_Init+0x138>)
 800217e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002182:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 12000;
 8002184:	4b3f      	ldr	r3, [pc, #252]	; (8002284 <MX_TIM2_Init+0x138>)
 8002186:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800218a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800218c:	4b3d      	ldr	r3, [pc, #244]	; (8002284 <MX_TIM2_Init+0x138>)
 800218e:	2200      	movs	r2, #0
 8002190:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002192:	4b3c      	ldr	r3, [pc, #240]	; (8002284 <MX_TIM2_Init+0x138>)
 8002194:	f04f 32ff 	mov.w	r2, #4294967295
 8002198:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800219a:	4b3a      	ldr	r3, [pc, #232]	; (8002284 <MX_TIM2_Init+0x138>)
 800219c:	2200      	movs	r2, #0
 800219e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021a0:	4b38      	ldr	r3, [pc, #224]	; (8002284 <MX_TIM2_Init+0x138>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021a6:	4837      	ldr	r0, [pc, #220]	; (8002284 <MX_TIM2_Init+0x138>)
 80021a8:	f006 f9ba 	bl	8008520 <HAL_TIM_Base_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80021b2:	f000 f96d 	bl	8002490 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021c0:	4619      	mov	r1, r3
 80021c2:	4830      	ldr	r0, [pc, #192]	; (8002284 <MX_TIM2_Init+0x138>)
 80021c4:	f006 fef6 	bl	8008fb4 <HAL_TIM_ConfigClockSource>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80021ce:	f000 f95f 	bl	8002490 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80021d2:	482c      	ldr	r0, [pc, #176]	; (8002284 <MX_TIM2_Init+0x138>)
 80021d4:	f006 fadf 	bl	8008796 <HAL_TIM_OC_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80021de:	f000 f957 	bl	8002490 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e2:	2300      	movs	r3, #0
 80021e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021ea:	f107 0320 	add.w	r3, r7, #32
 80021ee:	4619      	mov	r1, r3
 80021f0:	4824      	ldr	r0, [pc, #144]	; (8002284 <MX_TIM2_Init+0x138>)
 80021f2:	f007 fad5 	bl	80097a0 <HAL_TIMEx_MasterConfigSynchronization>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80021fc:	f000 f948 	bl	8002490 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002200:	2330      	movs	r3, #48	; 0x30
 8002202:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 6659;
 8002204:	f641 2303 	movw	r3, #6659	; 0x1a03
 8002208:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002212:	1d3b      	adds	r3, r7, #4
 8002214:	2200      	movs	r2, #0
 8002216:	4619      	mov	r1, r3
 8002218:	481a      	ldr	r0, [pc, #104]	; (8002284 <MX_TIM2_Init+0x138>)
 800221a:	f006 fe6f 	bl	8008efc <HAL_TIM_OC_ConfigChannel>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002224:	f000 f934 	bl	8002490 <Error_Handler>
  }
  sConfigOC.Pulse = 13500;
 8002228:	f243 43bc 	movw	r3, #13500	; 0x34bc
 800222c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800222e:	1d3b      	adds	r3, r7, #4
 8002230:	2204      	movs	r2, #4
 8002232:	4619      	mov	r1, r3
 8002234:	4813      	ldr	r0, [pc, #76]	; (8002284 <MX_TIM2_Init+0x138>)
 8002236:	f006 fe61 	bl	8008efc <HAL_TIM_OC_ConfigChannel>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 8002240:	f000 f926 	bl	8002490 <Error_Handler>
  }
  sConfigOC.Pulse = 36000;
 8002244:	f648 43a0 	movw	r3, #36000	; 0x8ca0
 8002248:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800224a:	1d3b      	adds	r3, r7, #4
 800224c:	2208      	movs	r2, #8
 800224e:	4619      	mov	r1, r3
 8002250:	480c      	ldr	r0, [pc, #48]	; (8002284 <MX_TIM2_Init+0x138>)
 8002252:	f006 fe53 	bl	8008efc <HAL_TIM_OC_ConfigChannel>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM2_Init+0x114>
  {
    Error_Handler();
 800225c:	f000 f918 	bl	8002490 <Error_Handler>
  }
  sConfigOC.Pulse = 67000;
 8002260:	4b09      	ldr	r3, [pc, #36]	; (8002288 <MX_TIM2_Init+0x13c>)
 8002262:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	220c      	movs	r2, #12
 8002268:	4619      	mov	r1, r3
 800226a:	4806      	ldr	r0, [pc, #24]	; (8002284 <MX_TIM2_Init+0x138>)
 800226c:	f006 fe46 	bl	8008efc <HAL_TIM_OC_ConfigChannel>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM2_Init+0x12e>
  {
    Error_Handler();
 8002276:	f000 f90b 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800227a:	bf00      	nop
 800227c:	3738      	adds	r7, #56	; 0x38
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000c48 	.word	0x20000c48
 8002288:	000105b8 	.word	0x000105b8

0800228c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002290:	4b0e      	ldr	r3, [pc, #56]	; (80022cc <MX_TIM10_Init+0x40>)
 8002292:	4a0f      	ldr	r2, [pc, #60]	; (80022d0 <MX_TIM10_Init+0x44>)
 8002294:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 79;
 8002296:	4b0d      	ldr	r3, [pc, #52]	; (80022cc <MX_TIM10_Init+0x40>)
 8002298:	224f      	movs	r2, #79	; 0x4f
 800229a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229c:	4b0b      	ldr	r3, [pc, #44]	; (80022cc <MX_TIM10_Init+0x40>)
 800229e:	2200      	movs	r2, #0
 80022a0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 80022a2:	4b0a      	ldr	r3, [pc, #40]	; (80022cc <MX_TIM10_Init+0x40>)
 80022a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022aa:	4b08      	ldr	r3, [pc, #32]	; (80022cc <MX_TIM10_Init+0x40>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <MX_TIM10_Init+0x40>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80022b6:	4805      	ldr	r0, [pc, #20]	; (80022cc <MX_TIM10_Init+0x40>)
 80022b8:	f006 f932 	bl	8008520 <HAL_TIM_Base_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80022c2:	f000 f8e5 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80022c6:	bf00      	nop
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000c90 	.word	0x20000c90
 80022d0:	40014400 	.word	0x40014400

080022d4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80022d8:	4b0e      	ldr	r3, [pc, #56]	; (8002314 <MX_TIM11_Init+0x40>)
 80022da:	4a0f      	ldr	r2, [pc, #60]	; (8002318 <MX_TIM11_Init+0x44>)
 80022dc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 10;
 80022de:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <MX_TIM11_Init+0x40>)
 80022e0:	220a      	movs	r2, #10
 80022e2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e4:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <MX_TIM11_Init+0x40>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80022ea:	4b0a      	ldr	r3, [pc, #40]	; (8002314 <MX_TIM11_Init+0x40>)
 80022ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022f0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f2:	4b08      	ldr	r3, [pc, #32]	; (8002314 <MX_TIM11_Init+0x40>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <MX_TIM11_Init+0x40>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80022fe:	4805      	ldr	r0, [pc, #20]	; (8002314 <MX_TIM11_Init+0x40>)
 8002300:	f006 f90e 	bl	8008520 <HAL_TIM_Base_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800230a:	f000 f8c1 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800230e:	bf00      	nop
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000cd8 	.word	0x20000cd8
 8002318:	40014800 	.word	0x40014800

0800231c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002320:	4b11      	ldr	r3, [pc, #68]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002322:	4a12      	ldr	r2, [pc, #72]	; (800236c <MX_USART6_UART_Init+0x50>)
 8002324:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002326:	4b10      	ldr	r3, [pc, #64]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002328:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800232c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002334:	4b0c      	ldr	r3, [pc, #48]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800233a:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002340:	4b09      	ldr	r3, [pc, #36]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002342:	220c      	movs	r2, #12
 8002344:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002346:	4b08      	ldr	r3, [pc, #32]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <MX_USART6_UART_Init+0x4c>)
 8002354:	f007 faa6 	bl	80098a4 <HAL_UART_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800235e:	f000 f897 	bl	8002490 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000d20 	.word	0x20000d20
 800236c:	40011400 	.word	0x40011400

08002370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b088      	sub	sp, #32
 8002374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002376:	f107 030c 	add.w	r3, r7, #12
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]
 8002384:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	4b3e      	ldr	r3, [pc, #248]	; (8002484 <MX_GPIO_Init+0x114>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238e:	4a3d      	ldr	r2, [pc, #244]	; (8002484 <MX_GPIO_Init+0x114>)
 8002390:	f043 0301 	orr.w	r3, r3, #1
 8002394:	6313      	str	r3, [r2, #48]	; 0x30
 8002396:	4b3b      	ldr	r3, [pc, #236]	; (8002484 <MX_GPIO_Init+0x114>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	607b      	str	r3, [r7, #4]
 80023a6:	4b37      	ldr	r3, [pc, #220]	; (8002484 <MX_GPIO_Init+0x114>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a36      	ldr	r2, [pc, #216]	; (8002484 <MX_GPIO_Init+0x114>)
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b34      	ldr	r3, [pc, #208]	; (8002484 <MX_GPIO_Init+0x114>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	607b      	str	r3, [r7, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_SD_Pin|LED5_Pin, GPIO_PIN_RESET);
 80023be:	2200      	movs	r2, #0
 80023c0:	f248 0110 	movw	r1, #32784	; 0x8010
 80023c4:	4830      	ldr	r0, [pc, #192]	; (8002488 <MX_GPIO_Init+0x118>)
 80023c6:	f003 fadb 	bl	8005980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DSO_DATA_GPIO_Port, DSO_DATA_Pin, GPIO_PIN_SET);
 80023ca:	2201      	movs	r2, #1
 80023cc:	2102      	movs	r1, #2
 80023ce:	482f      	ldr	r0, [pc, #188]	; (800248c <MX_GPIO_Init+0x11c>)
 80023d0:	f003 fad6 	bl	8005980 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin, GPIO_PIN_RESET);
 80023d4:	2200      	movs	r2, #0
 80023d6:	f243 0118 	movw	r1, #12312	; 0x3018
 80023da:	482c      	ldr	r0, [pc, #176]	; (800248c <MX_GPIO_Init+0x11c>)
 80023dc:	f003 fad0 	bl	8005980 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_SD_Pin LED5_Pin */
  GPIO_InitStruct.Pin = CS_SD_Pin|LED5_Pin;
 80023e0:	f248 0310 	movw	r3, #32784	; 0x8010
 80023e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e6:	2301      	movs	r3, #1
 80023e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f2:	f107 030c 	add.w	r3, r7, #12
 80023f6:	4619      	mov	r1, r3
 80023f8:	4823      	ldr	r0, [pc, #140]	; (8002488 <MX_GPIO_Init+0x118>)
 80023fa:	f003 f925 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSO_DATA_Pin */
  GPIO_InitStruct.Pin = DSO_DATA_Pin;
 80023fe:	2302      	movs	r3, #2
 8002400:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002402:	2311      	movs	r3, #17
 8002404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002406:	2301      	movs	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DSO_DATA_GPIO_Port, &GPIO_InitStruct);
 800240e:	f107 030c 	add.w	r3, r7, #12
 8002412:	4619      	mov	r1, r3
 8002414:	481d      	ldr	r0, [pc, #116]	; (800248c <MX_GPIO_Init+0x11c>)
 8002416:	f003 f917 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pin : DET_SD_Pin */
  GPIO_InitStruct.Pin = DET_SD_Pin;
 800241a:	2304      	movs	r3, #4
 800241c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800241e:	2300      	movs	r3, #0
 8002420:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002422:	2302      	movs	r3, #2
 8002424:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DET_SD_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 030c 	add.w	r3, r7, #12
 800242a:	4619      	mov	r1, r3
 800242c:	4817      	ldr	r0, [pc, #92]	; (800248c <MX_GPIO_Init+0x11c>)
 800242e:	f003 f90b 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin LED4_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|LED4_Pin|LED3_Pin;
 8002432:	f243 0318 	movw	r3, #12312	; 0x3018
 8002436:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002438:	2301      	movs	r3, #1
 800243a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002440:	2300      	movs	r3, #0
 8002442:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002444:	f107 030c 	add.w	r3, r7, #12
 8002448:	4619      	mov	r1, r3
 800244a:	4810      	ldr	r0, [pc, #64]	; (800248c <MX_GPIO_Init+0x11c>)
 800244c:	f003 f8fc 	bl	8005648 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_BTN_Pin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8002450:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002454:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002456:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800245a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8002460:	f107 030c 	add.w	r3, r7, #12
 8002464:	4619      	mov	r1, r3
 8002466:	4809      	ldr	r0, [pc, #36]	; (800248c <MX_GPIO_Init+0x11c>)
 8002468:	f003 f8ee 	bl	8005648 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800246c:	2200      	movs	r2, #0
 800246e:	2100      	movs	r1, #0
 8002470:	2017      	movs	r0, #23
 8002472:	f003 f8b2 	bl	80055da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002476:	2017      	movs	r0, #23
 8002478:	f003 f8cb 	bl	8005612 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800247c:	bf00      	nop
 800247e:	3720      	adds	r7, #32
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40023800 	.word	0x40023800
 8002488:	40020000 	.word	0x40020000
 800248c:	40020400 	.word	0x40020400

08002490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002494:	b672      	cpsid	i
}
 8002496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  send_uart("error handler loop"); //dodane
 8002498:	4801      	ldr	r0, [pc, #4]	; (80024a0 <Error_Handler+0x10>)
 800249a:	f7ff f9b5 	bl	8001808 <send_uart>
 800249e:	e7fb      	b.n	8002498 <Error_Handler+0x8>
 80024a0:	0800f610 	.word	0x0800f610

080024a4 <huart_ds_init>:
volatile Screen screen = MAIN_MENU; //instancja enuma Screen, aktualny stan menu
int sensorAdcExt=0;
UART_HandleTypeDef *huart6_new;
RTC_HandleTypeDef *hrtc_new;

void huart_ds_init(UART_HandleTypeDef *huart6) {
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	huart6_new=huart6;
 80024ac:	4a04      	ldr	r2, [pc, #16]	; (80024c0 <huart_ds_init+0x1c>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6013      	str	r3, [r2, #0]
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	20000df4 	.word	0x20000df4

080024c4 <sendRtcHandler>:

void sendRtcHandler(RTC_HandleTypeDef *hrtc) {
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
	hrtc_new=hrtc;
 80024cc:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <sendRtcHandler+0x1c>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6013      	str	r3, [r2, #0]
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000df8 	.word	0x20000df8

080024e4 <backButton>:

void backButton(uint8_t back_pos, uint8_t target_screen, uint16_t encoder_pos) { //usunac encoder_pos bo nieuzywane
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	71fb      	strb	r3, [r7, #7]
 80024ee:	460b      	mov	r3, r1
 80024f0:	71bb      	strb	r3, [r7, #6]
 80024f2:	4613      	mov	r3, r2
 80024f4:	80bb      	strh	r3, [r7, #4]
	ssd1306_SetCursor(0, 56);
 80024f6:	2138      	movs	r1, #56	; 0x38
 80024f8:	2000      	movs	r0, #0
 80024fa:	f002 faf5 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString("COFNIJ", Font_6x8, entrySelected(back_pos) ? Black : White);
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	b21b      	sxth	r3, r3
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff f954 	bl	80017b0 <entrySelected>
 8002508:	4603      	mov	r3, r0
 800250a:	f083 0301 	eor.w	r3, r3, #1
 800250e:	b2db      	uxtb	r3, r3
 8002510:	4a0b      	ldr	r2, [pc, #44]	; (8002540 <backButton+0x5c>)
 8002512:	ca06      	ldmia	r2, {r1, r2}
 8002514:	480b      	ldr	r0, [pc, #44]	; (8002544 <backButton+0x60>)
 8002516:	f002 fac1 	bl	8004a9c <ssd1306_WriteString>
	if(entryClicked(back_pos)) {
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	b21b      	sxth	r3, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f7ff f959 	bl	80017d6 <entryClicked>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d005      	beq.n	8002536 <backButton+0x52>
		encSetPos(0);
 800252a:	2000      	movs	r0, #0
 800252c:	f7ff f910 	bl	8001750 <encSetPos>
		//confirm=true;
		screen = target_screen;
 8002530:	4a05      	ldr	r2, [pc, #20]	; (8002548 <backButton+0x64>)
 8002532:	79bb      	ldrb	r3, [r7, #6]
 8002534:	7013      	strb	r3, [r2, #0]
	}
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000870 	.word	0x20000870
 8002544:	0800f624 	.word	0x0800f624
 8002548:	20000df0 	.word	0x20000df0

0800254c <listAllItemsFromMenu>:

void listAllItemsFromMenu(Menu *menu) {
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	e031      	b.n	80025be <listAllItemsFromMenu+0x72>
			ssd1306_SetCursor(0, i*10);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	b2db      	uxtb	r3, r3
 800255e:	461a      	mov	r2, r3
 8002560:	0092      	lsls	r2, r2, #2
 8002562:	4413      	add	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	b2db      	uxtb	r3, r3
 8002568:	4619      	mov	r1, r3
 800256a:	2000      	movs	r0, #0
 800256c:	f002 fabc 	bl	8004ae8 <ssd1306_SetCursor>
			if(entryClicked(i)) {
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	b21b      	sxth	r3, r3
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff f92e 	bl	80017d6 <entryClicked>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d007      	beq.n	8002590 <listAllItemsFromMenu+0x44>
				screen = menu->entries[i].entry;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	3201      	adds	r2, #1
 8002586:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800258a:	4b12      	ldr	r3, [pc, #72]	; (80025d4 <listAllItemsFromMenu+0x88>)
 800258c:	701a      	strb	r2, [r3, #0]
				break;
 800258e:	e01c      	b.n	80025ca <listAllItemsFromMenu+0x7e>
			}
			ssd1306_WriteString(menu->entries[i].entry_string, Font_7x10, entrySelected(i) ? Black : White);
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	3301      	adds	r3, #1
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	4413      	add	r3, r2
 800259a:	685c      	ldr	r4, [r3, #4]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	b21b      	sxth	r3, r3
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff f905 	bl	80017b0 <entrySelected>
 80025a6:	4603      	mov	r3, r0
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	4a0a      	ldr	r2, [pc, #40]	; (80025d8 <listAllItemsFromMenu+0x8c>)
 80025b0:	ca06      	ldmia	r2, {r1, r2}
 80025b2:	4620      	mov	r0, r4
 80025b4:	f002 fa72 	bl	8004a9c <ssd1306_WriteString>
	for (int i = 0; i < menu->entry_count; ++i) { //-> bo entry_count na stercie cpu jest (heap)
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	3301      	adds	r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	dbc8      	blt.n	800255a <listAllItemsFromMenu+0xe>
		  }
}
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd90      	pop	{r4, r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000df0 	.word	0x20000df0
 80025d8:	20000878 	.word	0x20000878

080025dc <drawMainMenu>:

void drawMainMenu(Menu *menu) {
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 80025e4:	2104      	movs	r1, #4
 80025e6:	2000      	movs	r0, #0
 80025e8:	f7ff f898 	bl	800171c <encSetRange>
	listAllItemsFromMenu(menu);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ffad 	bl	800254c <listAllItemsFromMenu>
	uint32_t encVal = encoderGet();
 80025f2:	f7ff f8bf 	bl	8001774 <encoderGet>
 80025f6:	60f8      	str	r0, [r7, #12]
	char charArVal[4];
	sprintf(charArVal, "%lu", encVal);
 80025f8:	f107 0308 	add.w	r3, r7, #8
 80025fc:	68fa      	ldr	r2, [r7, #12]
 80025fe:	490f      	ldr	r1, [pc, #60]	; (800263c <drawMainMenu+0x60>)
 8002600:	4618      	mov	r0, r3
 8002602:	f00a fe43 	bl	800d28c <siprintf>
	ssd1306_SetCursor(0, 44);
 8002606:	212c      	movs	r1, #44	; 0x2c
 8002608:	2000      	movs	r0, #0
 800260a:	f002 fa6d 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString(charArVal, Font_7x10, White);
 800260e:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <drawMainMenu+0x64>)
 8002610:	f107 0008 	add.w	r0, r7, #8
 8002614:	2301      	movs	r3, #1
 8002616:	ca06      	ldmia	r2, {r1, r2}
 8002618:	f002 fa40 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 54);
 800261c:	2136      	movs	r1, #54	; 0x36
 800261e:	2000      	movs	r0, #0
 8002620:	f002 fa62 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString(getRtcString(), Font_7x10, White);
 8002624:	f7ff f9ce 	bl	80019c4 <getRtcString>
 8002628:	4a05      	ldr	r2, [pc, #20]	; (8002640 <drawMainMenu+0x64>)
 800262a:	2301      	movs	r3, #1
 800262c:	ca06      	ldmia	r2, {r1, r2}
 800262e:	f002 fa35 	bl	8004a9c <ssd1306_WriteString>

}
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	0800f62c 	.word	0x0800f62c
 8002640:	20000878 	.word	0x20000878

08002644 <drawSensorConfig>:

void drawSensorConfig(Menu *menu) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	encSetRange(0, 3);
 800264c:	2103      	movs	r1, #3
 800264e:	2000      	movs	r0, #0
 8002650:	f7ff f864 	bl	800171c <encSetRange>
	listAllItemsFromMenu(menu);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff ff79 	bl	800254c <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 1);
 800265a:	2201      	movs	r2, #1
 800265c:	2100      	movs	r1, #0
 800265e:	2003      	movs	r0, #3
 8002660:	f7ff ff40 	bl	80024e4 <backButton>
}
 8002664:	bf00      	nop
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <drawSdConfig>:


volatile bool dataOverwrite=false;
char strDataOverwrite[6];
void drawSdConfig(Menu *menu) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
//	detSd();
	encSetRange(0, 1);
 8002674:	2101      	movs	r1, #1
 8002676:	2000      	movs	r0, #0
 8002678:	f7ff f850 	bl	800171c <encSetRange>
	ssd1306_SetCursor(0, 0);
 800267c:	2100      	movs	r1, #0
 800267e:	2000      	movs	r0, #0
 8002680:	f002 fa32 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString("SD status:", Font_7x10, White);
 8002684:	4a42      	ldr	r2, [pc, #264]	; (8002790 <drawSdConfig+0x124>)
 8002686:	2301      	movs	r3, #1
 8002688:	ca06      	ldmia	r2, {r1, r2}
 800268a:	4842      	ldr	r0, [pc, #264]	; (8002794 <drawSdConfig+0x128>)
 800268c:	f002 fa06 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(70, 0);
 8002690:	2100      	movs	r1, #0
 8002692:	2046      	movs	r0, #70	; 0x46
 8002694:	f002 fa28 	bl	8004ae8 <ssd1306_SetCursor>
	if(!sdReady) {
 8002698:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <drawSdConfig+0x12c>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	f083 0301 	eor.w	r3, r3, #1
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d023      	beq.n	80026ee <drawSdConfig+0x82>
		ssd1306_WriteString(" ERROR", Font_7x10, White);
 80026a6:	4a3a      	ldr	r2, [pc, #232]	; (8002790 <drawSdConfig+0x124>)
 80026a8:	2301      	movs	r3, #1
 80026aa:	ca06      	ldmia	r2, {r1, r2}
 80026ac:	483b      	ldr	r0, [pc, #236]	; (800279c <drawSdConfig+0x130>)
 80026ae:	f002 f9f5 	bl	8004a9c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 10);
 80026b2:	210a      	movs	r1, #10
 80026b4:	2000      	movs	r0, #0
 80026b6:	f002 fa17 	bl	8004ae8 <ssd1306_SetCursor>
		ssd1306_WriteString(getFresultString(fresult), Font_7x10, White);
 80026ba:	4b39      	ldr	r3, [pc, #228]	; (80027a0 <drawSdConfig+0x134>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f000 fea7 	bl	8003414 <getFresultString>
 80026c6:	4a32      	ldr	r2, [pc, #200]	; (8002790 <drawSdConfig+0x124>)
 80026c8:	2301      	movs	r3, #1
 80026ca:	ca06      	ldmia	r2, {r1, r2}
 80026cc:	f002 f9e6 	bl	8004a9c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 20);
 80026d0:	2114      	movs	r1, #20
 80026d2:	2000      	movs	r0, #0
 80026d4:	f002 fa08 	bl	8004ae8 <ssd1306_SetCursor>
		ssd1306_WriteString("Start forbidden", Font_7x10, White);
 80026d8:	4a2d      	ldr	r2, [pc, #180]	; (8002790 <drawSdConfig+0x124>)
 80026da:	2301      	movs	r3, #1
 80026dc:	ca06      	ldmia	r2, {r1, r2}
 80026de:	4831      	ldr	r0, [pc, #196]	; (80027a4 <drawSdConfig+0x138>)
 80026e0:	f002 f9dc 	bl	8004a9c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 30);
 80026e4:	211e      	movs	r1, #30
 80026e6:	2000      	movs	r0, #0
 80026e8:	f002 f9fe 	bl	8004ae8 <ssd1306_SetCursor>
 80026ec:	e047      	b.n	800277e <drawSdConfig+0x112>
	}
	else {
		ssd1306_WriteString(" OK", Font_7x10, White);
 80026ee:	4a28      	ldr	r2, [pc, #160]	; (8002790 <drawSdConfig+0x124>)
 80026f0:	2301      	movs	r3, #1
 80026f2:	ca06      	ldmia	r2, {r1, r2}
 80026f4:	482c      	ldr	r0, [pc, #176]	; (80027a8 <drawSdConfig+0x13c>)
 80026f6:	f002 f9d1 	bl	8004a9c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 10);
 80026fa:	210a      	movs	r1, #10
 80026fc:	2000      	movs	r0, #0
 80026fe:	f002 f9f3 	bl	8004ae8 <ssd1306_SetCursor>
		ssd1306_WriteString("Overwrite: ", Font_7x10, White);
 8002702:	4a23      	ldr	r2, [pc, #140]	; (8002790 <drawSdConfig+0x124>)
 8002704:	2301      	movs	r3, #1
 8002706:	ca06      	ldmia	r2, {r1, r2}
 8002708:	4828      	ldr	r0, [pc, #160]	; (80027ac <drawSdConfig+0x140>)
 800270a:	f002 f9c7 	bl	8004a9c <ssd1306_WriteString>
			if(entrySelected(0) && entryClicked(0)) {
 800270e:	2000      	movs	r0, #0
 8002710:	f7ff f84e 	bl	80017b0 <entrySelected>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d014      	beq.n	8002744 <drawSdConfig+0xd8>
 800271a:	2000      	movs	r0, #0
 800271c:	f7ff f85b 	bl	80017d6 <entryClicked>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00e      	beq.n	8002744 <drawSdConfig+0xd8>
						if(dataOverwrite==false) {
 8002726:	4b22      	ldr	r3, [pc, #136]	; (80027b0 <drawSdConfig+0x144>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	f083 0301 	eor.w	r3, r3, #1
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <drawSdConfig+0xd2>
							dataOverwrite=true;
 8002736:	4b1e      	ldr	r3, [pc, #120]	; (80027b0 <drawSdConfig+0x144>)
 8002738:	2201      	movs	r2, #1
 800273a:	701a      	strb	r2, [r3, #0]
 800273c:	e002      	b.n	8002744 <drawSdConfig+0xd8>
						}
						else {
							dataOverwrite=false;
 800273e:	4b1c      	ldr	r3, [pc, #112]	; (80027b0 <drawSdConfig+0x144>)
 8002740:	2200      	movs	r2, #0
 8002742:	701a      	strb	r2, [r3, #0]
						}
			}
			ssd1306_SetCursor(75, 10);
 8002744:	210a      	movs	r1, #10
 8002746:	204b      	movs	r0, #75	; 0x4b
 8002748:	f002 f9ce 	bl	8004ae8 <ssd1306_SetCursor>
			sprintf(strDataOverwrite, "%s", dataOverwrite ? "true" : "false");
 800274c:	4b18      	ldr	r3, [pc, #96]	; (80027b0 <drawSdConfig+0x144>)
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <drawSdConfig+0xee>
 8002756:	4b17      	ldr	r3, [pc, #92]	; (80027b4 <drawSdConfig+0x148>)
 8002758:	e000      	b.n	800275c <drawSdConfig+0xf0>
 800275a:	4b17      	ldr	r3, [pc, #92]	; (80027b8 <drawSdConfig+0x14c>)
 800275c:	461a      	mov	r2, r3
 800275e:	4917      	ldr	r1, [pc, #92]	; (80027bc <drawSdConfig+0x150>)
 8002760:	4817      	ldr	r0, [pc, #92]	; (80027c0 <drawSdConfig+0x154>)
 8002762:	f00a fd93 	bl	800d28c <siprintf>
			ssd1306_WriteString(strDataOverwrite, Font_7x10, entrySelected(0) ? Black : White);
 8002766:	2000      	movs	r0, #0
 8002768:	f7ff f822 	bl	80017b0 <entrySelected>
 800276c:	4603      	mov	r3, r0
 800276e:	f083 0301 	eor.w	r3, r3, #1
 8002772:	b2db      	uxtb	r3, r3
 8002774:	4a06      	ldr	r2, [pc, #24]	; (8002790 <drawSdConfig+0x124>)
 8002776:	ca06      	ldmia	r2, {r1, r2}
 8002778:	4811      	ldr	r0, [pc, #68]	; (80027c0 <drawSdConfig+0x154>)
 800277a:	f002 f98f 	bl	8004a9c <ssd1306_WriteString>
	}


	backButton(1, MAIN_MENU, 0);
 800277e:	2200      	movs	r2, #0
 8002780:	2100      	movs	r1, #0
 8002782:	2001      	movs	r0, #1
 8002784:	f7ff feae 	bl	80024e4 <backButton>
}
 8002788:	bf00      	nop
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000878 	.word	0x20000878
 8002794:	0800f630 	.word	0x0800f630
 8002798:	2001992c 	.word	0x2001992c
 800279c:	0800f63c 	.word	0x0800f63c
 80027a0:	20019918 	.word	0x20019918
 80027a4:	0800f644 	.word	0x0800f644
 80027a8:	0800f654 	.word	0x0800f654
 80027ac:	0800f658 	.word	0x0800f658
 80027b0:	20000dfc 	.word	0x20000dfc
 80027b4:	0800f664 	.word	0x0800f664
 80027b8:	0800f66c 	.word	0x0800f66c
 80027bc:	0800f674 	.word	0x0800f674
 80027c0:	20000e00 	.word	0x20000e00

080027c4 <drawSensorConfigAdcExt>:




void drawSensorConfigAdcExt(Menu *menu) {
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 80027cc:	2104      	movs	r1, #4
 80027ce:	2000      	movs	r0, #0
 80027d0:	f7fe ffa4 	bl	800171c <encSetRange>
	listAllItemsFromMenu(menu);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff feb9 	bl	800254c <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 80027da:	2204      	movs	r2, #4
 80027dc:	2100      	movs	r1, #0
 80027de:	2004      	movs	r0, #4
 80027e0:	f7ff fe80 	bl	80024e4 <backButton>
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <drawSensorConfigAdcInt>:
void drawSensorConfigAdcInt(Menu *menu) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	encSetRange(0, 4);
 80027f4:	2104      	movs	r1, #4
 80027f6:	2000      	movs	r0, #0
 80027f8:	f7fe ff90 	bl	800171c <encSetRange>
	listAllItemsFromMenu(menu);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff fea5 	bl	800254c <listAllItemsFromMenu>
	backButton(4, MAIN_MENU, 4);
 8002802:	2204      	movs	r2, #4
 8002804:	2100      	movs	r1, #0
 8002806:	2004      	movs	r0, #4
 8002808:	f7ff fe6c 	bl	80024e4 <backButton>
}
 800280c:	bf00      	nop
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <drawSensorConfigDS18>:
void drawSensorConfigDS18(Menu *menu) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	encSetRange(0, 1);
 800281c:	2101      	movs	r1, #1
 800281e:	2000      	movs	r0, #0
 8002820:	f7fe ff7c 	bl	800171c <encSetRange>
	listAllItemsFromMenu(menu);
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff fe91 	bl	800254c <listAllItemsFromMenu>
	backButton(3, MAIN_MENU, 3);
 800282a:	2203      	movs	r2, #3
 800282c:	2100      	movs	r1, #0
 800282e:	2003      	movs	r0, #3
 8002830:	f7ff fe58 	bl	80024e4 <backButton>
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <drawSensorOptions>:
uint16_t samplingRates[] = {10,50,100,500};
volatile uint8_t  samplingIndex = 0;
volatile int counter=0;
char sampl1str[10]="???";

void drawSensorOptions(uint8_t index) {
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	71fb      	strb	r3, [r7, #7]
	ssd1306_WriteString(sensors[index].name, Font_11x18, White);
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	015b      	lsls	r3, r3, #5
 800284a:	4a4e      	ldr	r2, [pc, #312]	; (8002984 <drawSensorOptions+0x148>)
 800284c:	1898      	adds	r0, r3, r2
 800284e:	4a4e      	ldr	r2, [pc, #312]	; (8002988 <drawSensorOptions+0x14c>)
 8002850:	2301      	movs	r3, #1
 8002852:	ca06      	ldmia	r2, {r1, r2}
 8002854:	f002 f922 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8002858:	2112      	movs	r1, #18
 800285a:	2000      	movs	r0, #0
 800285c:	f002 f944 	bl	8004ae8 <ssd1306_SetCursor>
	char isEnabledStr[20];
	if(entrySelected(0) && entryClicked(0)) {
 8002860:	2000      	movs	r0, #0
 8002862:	f7fe ffa5 	bl	80017b0 <entrySelected>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d01f      	beq.n	80028ac <drawSensorOptions+0x70>
 800286c:	2000      	movs	r0, #0
 800286e:	f7fe ffb2 	bl	80017d6 <entryClicked>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d019      	beq.n	80028ac <drawSensorOptions+0x70>
		if(sensors[index].isEnabled==false) {
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	4a42      	ldr	r2, [pc, #264]	; (8002984 <drawSensorOptions+0x148>)
 800287c:	015b      	lsls	r3, r3, #5
 800287e:	4413      	add	r3, r2
 8002880:	3314      	adds	r3, #20
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	f083 0301 	eor.w	r3, r3, #1
 8002888:	b2db      	uxtb	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d007      	beq.n	800289e <drawSensorOptions+0x62>
			sensors[index].isEnabled=true;
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	4a3c      	ldr	r2, [pc, #240]	; (8002984 <drawSensorOptions+0x148>)
 8002892:	015b      	lsls	r3, r3, #5
 8002894:	4413      	add	r3, r2
 8002896:	3314      	adds	r3, #20
 8002898:	2201      	movs	r2, #1
 800289a:	701a      	strb	r2, [r3, #0]
 800289c:	e006      	b.n	80028ac <drawSensorOptions+0x70>
		}
		else {
			sensors[index].isEnabled=false;
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	4a38      	ldr	r2, [pc, #224]	; (8002984 <drawSensorOptions+0x148>)
 80028a2:	015b      	lsls	r3, r3, #5
 80028a4:	4413      	add	r3, r2
 80028a6:	3314      	adds	r3, #20
 80028a8:	2200      	movs	r2, #0
 80028aa:	701a      	strb	r2, [r3, #0]
		}
	}
	sprintf(isEnabledStr, "enabled: %s", sensors[index].isEnabled ? "true" : "false");
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	4a35      	ldr	r2, [pc, #212]	; (8002984 <drawSensorOptions+0x148>)
 80028b0:	015b      	lsls	r3, r3, #5
 80028b2:	4413      	add	r3, r2
 80028b4:	3314      	adds	r3, #20
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <drawSensorOptions+0x84>
 80028bc:	4a33      	ldr	r2, [pc, #204]	; (800298c <drawSensorOptions+0x150>)
 80028be:	e000      	b.n	80028c2 <drawSensorOptions+0x86>
 80028c0:	4a33      	ldr	r2, [pc, #204]	; (8002990 <drawSensorOptions+0x154>)
 80028c2:	f107 030c 	add.w	r3, r7, #12
 80028c6:	4933      	ldr	r1, [pc, #204]	; (8002994 <drawSensorOptions+0x158>)
 80028c8:	4618      	mov	r0, r3
 80028ca:	f00a fcdf 	bl	800d28c <siprintf>
	ssd1306_WriteString(isEnabledStr, Font_7x10, entrySelected(0) ? Black : White);
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7fe ff6e 	bl	80017b0 <entrySelected>
 80028d4:	4603      	mov	r3, r0
 80028d6:	f083 0301 	eor.w	r3, r3, #1
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	4a2e      	ldr	r2, [pc, #184]	; (8002998 <drawSensorOptions+0x15c>)
 80028de:	f107 000c 	add.w	r0, r7, #12
 80028e2:	ca06      	ldmia	r2, {r1, r2}
 80028e4:	f002 f8da 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 28);
 80028e8:	211c      	movs	r1, #28
 80028ea:	2000      	movs	r0, #0
 80028ec:	f002 f8fc 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString("period [ms]: ", Font_7x10, White);
 80028f0:	4a29      	ldr	r2, [pc, #164]	; (8002998 <drawSensorOptions+0x15c>)
 80028f2:	2301      	movs	r3, #1
 80028f4:	ca06      	ldmia	r2, {r1, r2}
 80028f6:	4829      	ldr	r0, [pc, #164]	; (800299c <drawSensorOptions+0x160>)
 80028f8:	f002 f8d0 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(90, 28);
 80028fc:	211c      	movs	r1, #28
 80028fe:	205a      	movs	r0, #90	; 0x5a
 8002900:	f002 f8f2 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(sampl1str, "%d\n\r", sensors[index].samplingRate);
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	4a1f      	ldr	r2, [pc, #124]	; (8002984 <drawSensorOptions+0x148>)
 8002908:	015b      	lsls	r3, r3, #5
 800290a:	4413      	add	r3, r2
 800290c:	3316      	adds	r3, #22
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	4923      	ldr	r1, [pc, #140]	; (80029a0 <drawSensorOptions+0x164>)
 8002914:	4823      	ldr	r0, [pc, #140]	; (80029a4 <drawSensorOptions+0x168>)
 8002916:	f00a fcb9 	bl	800d28c <siprintf>
	ssd1306_WriteString(sampl1str, Font_7x10, entrySelected(1) ? Black : White);
 800291a:	2001      	movs	r0, #1
 800291c:	f7fe ff48 	bl	80017b0 <entrySelected>
 8002920:	4603      	mov	r3, r0
 8002922:	f083 0301 	eor.w	r3, r3, #1
 8002926:	b2db      	uxtb	r3, r3
 8002928:	4a1b      	ldr	r2, [pc, #108]	; (8002998 <drawSensorOptions+0x15c>)
 800292a:	ca06      	ldmia	r2, {r1, r2}
 800292c:	481d      	ldr	r0, [pc, #116]	; (80029a4 <drawSensorOptions+0x168>)
 800292e:	f002 f8b5 	bl	8004a9c <ssd1306_WriteString>
	if(entrySelected(1) && entryClicked(1)) { //tu sie dzieje cos dziwnego
 8002932:	2001      	movs	r0, #1
 8002934:	f7fe ff3c 	bl	80017b0 <entrySelected>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d01e      	beq.n	800297c <drawSensorOptions+0x140>
 800293e:	2001      	movs	r0, #1
 8002940:	f7fe ff49 	bl	80017d6 <entryClicked>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d018      	beq.n	800297c <drawSensorOptions+0x140>
		//send_uart("klikniete\n\r");
		counter++;
 800294a:	4b17      	ldr	r3, [pc, #92]	; (80029a8 <drawSensorOptions+0x16c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	3301      	adds	r3, #1
 8002950:	4a15      	ldr	r2, [pc, #84]	; (80029a8 <drawSensorOptions+0x16c>)
 8002952:	6013      	str	r3, [r2, #0]
		if(counter>4) {
 8002954:	4b14      	ldr	r3, [pc, #80]	; (80029a8 <drawSensorOptions+0x16c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	2b04      	cmp	r3, #4
 800295a:	dd02      	ble.n	8002962 <drawSensorOptions+0x126>
			counter=1;
 800295c:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <drawSensorOptions+0x16c>)
 800295e:	2201      	movs	r2, #1
 8002960:	601a      	str	r2, [r3, #0]
		}
		sensors[index].samplingRate = samplingRates[counter-1];
 8002962:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <drawSensorOptions+0x16c>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	1e5a      	subs	r2, r3, #1
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	4910      	ldr	r1, [pc, #64]	; (80029ac <drawSensorOptions+0x170>)
 800296c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8002970:	4a04      	ldr	r2, [pc, #16]	; (8002984 <drawSensorOptions+0x148>)
 8002972:	015b      	lsls	r3, r3, #5
 8002974:	4413      	add	r3, r2
 8002976:	3316      	adds	r3, #22
 8002978:	460a      	mov	r2, r1
 800297a:	801a      	strh	r2, [r3, #0]
	}

}
 800297c:	bf00      	nop
 800297e:	3720      	adds	r7, #32
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	20000000 	.word	0x20000000
 8002988:	20000880 	.word	0x20000880
 800298c:	0800f664 	.word	0x0800f664
 8002990:	0800f66c 	.word	0x0800f66c
 8002994:	0800f678 	.word	0x0800f678
 8002998:	20000878 	.word	0x20000878
 800299c:	0800f684 	.word	0x0800f684
 80029a0:	0800f694 	.word	0x0800f694
 80029a4:	20000270 	.word	0x20000270
 80029a8:	20000e08 	.word	0x20000e08
 80029ac:	20000268 	.word	0x20000268

080029b0 <drawSensorConfigGeneric>:


void drawSensorConfigGeneric(Menu *menu) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
	encSetRange(0, 2);
 80029b8:	2102      	movs	r1, #2
 80029ba:	2000      	movs	r0, #0
 80029bc:	f7fe feae 	bl	800171c <encSetRange>
	ssd1306_SetCursor(0, 0);
 80029c0:	2100      	movs	r1, #0
 80029c2:	2000      	movs	r0, #0
 80029c4:	f002 f890 	bl	8004ae8 <ssd1306_SetCursor>
	drawSensorOptions(screen-SENSOR_CONFIG_ADC_EXT0);
 80029c8:	4b08      	ldr	r3, [pc, #32]	; (80029ec <drawSensorConfigGeneric+0x3c>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	3b0a      	subs	r3, #10
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff ff32 	bl	800283c <drawSensorOptions>
	backButton(2, MAIN_MENU, 2);
 80029d8:	2202      	movs	r2, #2
 80029da:	2100      	movs	r1, #0
 80029dc:	2002      	movs	r0, #2
 80029de:	f7ff fd81 	bl	80024e4 <backButton>
}
 80029e2:	bf00      	nop
 80029e4:	3708      	adds	r7, #8
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20000df0 	.word	0x20000df0

080029f0 <ch1Enable>:
volatile char result[1000]="";
volatile float value;
volatile char temp[50];
void ch1Enable(void) {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0


	for(int i=0; i<11; i++) {
 80029f6:	2300      	movs	r3, #0
 80029f8:	607b      	str	r3, [r7, #4]
 80029fa:	e04a      	b.n	8002a92 <ch1Enable+0xa2>
		if(sensors[i].samplingRate==10 && sensors[i].isEnabled) {
 80029fc:	4a29      	ldr	r2, [pc, #164]	; (8002aa4 <ch1Enable+0xb4>)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	015b      	lsls	r3, r3, #5
 8002a02:	4413      	add	r3, r2
 8002a04:	3316      	adds	r3, #22
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	2b0a      	cmp	r3, #10
 8002a0a:	d13f      	bne.n	8002a8c <ch1Enable+0x9c>
 8002a0c:	4a25      	ldr	r2, [pc, #148]	; (8002aa4 <ch1Enable+0xb4>)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	015b      	lsls	r3, r3, #5
 8002a12:	4413      	add	r3, r2
 8002a14:	3314      	adds	r3, #20
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d037      	beq.n	8002a8c <ch1Enable+0x9c>
			for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	e031      	b.n	8002a86 <ch1Enable+0x96>
				if(strcmp(sensors[i].name, mapSensors[j].sensorName)==0) { //zamiast tego
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	015b      	lsls	r3, r3, #5
 8002a26:	4a1f      	ldr	r2, [pc, #124]	; (8002aa4 <ch1Enable+0xb4>)
 8002a28:	1898      	adds	r0, r3, r2
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	4413      	add	r3, r2
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	4a1c      	ldr	r2, [pc, #112]	; (8002aa8 <ch1Enable+0xb8>)
 8002a36:	4413      	add	r3, r2
 8002a38:	4619      	mov	r1, r3
 8002a3a:	f7fd fbd1 	bl	80001e0 <strcmp>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d11d      	bne.n	8002a80 <ch1Enable+0x90>
					value = mapSensors[j].function();
 8002a44:	4918      	ldr	r1, [pc, #96]	; (8002aa8 <ch1Enable+0xb8>)
 8002a46:	683a      	ldr	r2, [r7, #0]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	4413      	add	r3, r2
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	440b      	add	r3, r1
 8002a52:	3314      	adds	r3, #20
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4798      	blx	r3
 8002a58:	eef0 7a40 	vmov.f32	s15, s0
 8002a5c:	4b13      	ldr	r3, [pc, #76]	; (8002aac <ch1Enable+0xbc>)
 8002a5e:	edc3 7a00 	vstr	s15, [r3]
					sensors[i].lastValue=value;
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <ch1Enable+0xbc>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	490f      	ldr	r1, [pc, #60]	; (8002aa4 <ch1Enable+0xb4>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	015b      	lsls	r3, r3, #5
 8002a6c:	440b      	add	r3, r1
 8002a6e:	3318      	adds	r3, #24
 8002a70:	601a      	str	r2, [r3, #0]
					sensors[i].hasValue=true;
 8002a72:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <ch1Enable+0xb4>)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	015b      	lsls	r3, r3, #5
 8002a78:	4413      	add	r3, r2
 8002a7a:	331c      	adds	r3, #28
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
			for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	603b      	str	r3, [r7, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b0a      	cmp	r3, #10
 8002a8a:	d9ca      	bls.n	8002a22 <ch1Enable+0x32>
	for(int i=0; i<11; i++) {
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	607b      	str	r3, [r7, #4]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b0a      	cmp	r3, #10
 8002a96:	ddb1      	ble.n	80029fc <ch1Enable+0xc>
			}
		}
		else {
		}
	}
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	20000160 	.word	0x20000160
 8002aac:	20000e0c 	.word	0x20000e0c

08002ab0 <ch2Enable>:

void ch2Enable(void) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
	for(int i=0; i<11; i++) {
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	607b      	str	r3, [r7, #4]
 8002aba:	e04a      	b.n	8002b52 <ch2Enable+0xa2>
			if(sensors[i].samplingRate==50 && sensors[i].isEnabled) {
 8002abc:	4a29      	ldr	r2, [pc, #164]	; (8002b64 <ch2Enable+0xb4>)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	015b      	lsls	r3, r3, #5
 8002ac2:	4413      	add	r3, r2
 8002ac4:	3316      	adds	r3, #22
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	2b32      	cmp	r3, #50	; 0x32
 8002aca:	d13f      	bne.n	8002b4c <ch2Enable+0x9c>
 8002acc:	4a25      	ldr	r2, [pc, #148]	; (8002b64 <ch2Enable+0xb4>)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	015b      	lsls	r3, r3, #5
 8002ad2:	4413      	add	r3, r2
 8002ad4:	3314      	adds	r3, #20
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d037      	beq.n	8002b4c <ch2Enable+0x9c>
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002adc:	2300      	movs	r3, #0
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	e031      	b.n	8002b46 <ch2Enable+0x96>
					if(strcmp(sensors[i].name, mapSensors[j].sensorName)==0) { //zamiast tego
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	015b      	lsls	r3, r3, #5
 8002ae6:	4a1f      	ldr	r2, [pc, #124]	; (8002b64 <ch2Enable+0xb4>)
 8002ae8:	1898      	adds	r0, r3, r2
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	4613      	mov	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4413      	add	r3, r2
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <ch2Enable+0xb8>)
 8002af6:	4413      	add	r3, r2
 8002af8:	4619      	mov	r1, r3
 8002afa:	f7fd fb71 	bl	80001e0 <strcmp>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d11d      	bne.n	8002b40 <ch2Enable+0x90>
						value = mapSensors[j].function();
 8002b04:	4918      	ldr	r1, [pc, #96]	; (8002b68 <ch2Enable+0xb8>)
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	4613      	mov	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4413      	add	r3, r2
 8002b0e:	00db      	lsls	r3, r3, #3
 8002b10:	440b      	add	r3, r1
 8002b12:	3314      	adds	r3, #20
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4798      	blx	r3
 8002b18:	eef0 7a40 	vmov.f32	s15, s0
 8002b1c:	4b13      	ldr	r3, [pc, #76]	; (8002b6c <ch2Enable+0xbc>)
 8002b1e:	edc3 7a00 	vstr	s15, [r3]
						sensors[i].lastValue=value;
 8002b22:	4b12      	ldr	r3, [pc, #72]	; (8002b6c <ch2Enable+0xbc>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	490f      	ldr	r1, [pc, #60]	; (8002b64 <ch2Enable+0xb4>)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	015b      	lsls	r3, r3, #5
 8002b2c:	440b      	add	r3, r1
 8002b2e:	3318      	adds	r3, #24
 8002b30:	601a      	str	r2, [r3, #0]
						sensors[i].hasValue=true;
 8002b32:	4a0c      	ldr	r2, [pc, #48]	; (8002b64 <ch2Enable+0xb4>)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	015b      	lsls	r3, r3, #5
 8002b38:	4413      	add	r3, r2
 8002b3a:	331c      	adds	r3, #28
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	701a      	strb	r2, [r3, #0]
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	3301      	adds	r3, #1
 8002b44:	603b      	str	r3, [r7, #0]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b0a      	cmp	r3, #10
 8002b4a:	d9ca      	bls.n	8002ae2 <ch2Enable+0x32>
	for(int i=0; i<11; i++) {
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	607b      	str	r3, [r7, #4]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b0a      	cmp	r3, #10
 8002b56:	ddb1      	ble.n	8002abc <ch2Enable+0xc>
			else {

			}

		}
}
 8002b58:	bf00      	nop
 8002b5a:	bf00      	nop
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000000 	.word	0x20000000
 8002b68:	20000160 	.word	0x20000160
 8002b6c:	20000e0c 	.word	0x20000e0c

08002b70 <ch3Enable>:

void ch3Enable(void) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
	for(int i=0; i<11; i++) {
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
 8002b7a:	e04a      	b.n	8002c12 <ch3Enable+0xa2>
			if(sensors[i].samplingRate==100 && sensors[i].isEnabled) {
 8002b7c:	4a29      	ldr	r2, [pc, #164]	; (8002c24 <ch3Enable+0xb4>)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	015b      	lsls	r3, r3, #5
 8002b82:	4413      	add	r3, r2
 8002b84:	3316      	adds	r3, #22
 8002b86:	881b      	ldrh	r3, [r3, #0]
 8002b88:	2b64      	cmp	r3, #100	; 0x64
 8002b8a:	d13f      	bne.n	8002c0c <ch3Enable+0x9c>
 8002b8c:	4a25      	ldr	r2, [pc, #148]	; (8002c24 <ch3Enable+0xb4>)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	015b      	lsls	r3, r3, #5
 8002b92:	4413      	add	r3, r2
 8002b94:	3314      	adds	r3, #20
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d037      	beq.n	8002c0c <ch3Enable+0x9c>
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	e031      	b.n	8002c06 <ch3Enable+0x96>
					if(strcmp(sensors[i].name, mapSensors[j].sensorName)==0) { //zamiast tego
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	015b      	lsls	r3, r3, #5
 8002ba6:	4a1f      	ldr	r2, [pc, #124]	; (8002c24 <ch3Enable+0xb4>)
 8002ba8:	1898      	adds	r0, r3, r2
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4a1c      	ldr	r2, [pc, #112]	; (8002c28 <ch3Enable+0xb8>)
 8002bb6:	4413      	add	r3, r2
 8002bb8:	4619      	mov	r1, r3
 8002bba:	f7fd fb11 	bl	80001e0 <strcmp>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d11d      	bne.n	8002c00 <ch3Enable+0x90>
						value = mapSensors[j].function();
 8002bc4:	4918      	ldr	r1, [pc, #96]	; (8002c28 <ch3Enable+0xb8>)
 8002bc6:	683a      	ldr	r2, [r7, #0]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	4413      	add	r3, r2
 8002bce:	00db      	lsls	r3, r3, #3
 8002bd0:	440b      	add	r3, r1
 8002bd2:	3314      	adds	r3, #20
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4798      	blx	r3
 8002bd8:	eef0 7a40 	vmov.f32	s15, s0
 8002bdc:	4b13      	ldr	r3, [pc, #76]	; (8002c2c <ch3Enable+0xbc>)
 8002bde:	edc3 7a00 	vstr	s15, [r3]
						sensors[i].lastValue=value;
 8002be2:	4b12      	ldr	r3, [pc, #72]	; (8002c2c <ch3Enable+0xbc>)
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	490f      	ldr	r1, [pc, #60]	; (8002c24 <ch3Enable+0xb4>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	015b      	lsls	r3, r3, #5
 8002bec:	440b      	add	r3, r1
 8002bee:	3318      	adds	r3, #24
 8002bf0:	601a      	str	r2, [r3, #0]
						sensors[i].hasValue=true;
 8002bf2:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <ch3Enable+0xb4>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	015b      	lsls	r3, r3, #5
 8002bf8:	4413      	add	r3, r2
 8002bfa:	331c      	adds	r3, #28
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	701a      	strb	r2, [r3, #0]
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	3301      	adds	r3, #1
 8002c04:	603b      	str	r3, [r7, #0]
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b0a      	cmp	r3, #10
 8002c0a:	d9ca      	bls.n	8002ba2 <ch3Enable+0x32>
	for(int i=0; i<11; i++) {
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	607b      	str	r3, [r7, #4]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b0a      	cmp	r3, #10
 8002c16:	ddb1      	ble.n	8002b7c <ch3Enable+0xc>
			else {

			}

		}
}
 8002c18:	bf00      	nop
 8002c1a:	bf00      	nop
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	20000000 	.word	0x20000000
 8002c28:	20000160 	.word	0x20000160
 8002c2c:	20000e0c 	.word	0x20000e0c

08002c30 <ch4Enable>:

void ch4Enable(void) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
	for(int i=0; i<11; i++) {
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	e04b      	b.n	8002cd4 <ch4Enable+0xa4>
			if(sensors[i].samplingRate==500 && sensors[i].isEnabled) {
 8002c3c:	4a29      	ldr	r2, [pc, #164]	; (8002ce4 <ch4Enable+0xb4>)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	015b      	lsls	r3, r3, #5
 8002c42:	4413      	add	r3, r2
 8002c44:	3316      	adds	r3, #22
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002c4c:	d13f      	bne.n	8002cce <ch4Enable+0x9e>
 8002c4e:	4a25      	ldr	r2, [pc, #148]	; (8002ce4 <ch4Enable+0xb4>)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	015b      	lsls	r3, r3, #5
 8002c54:	4413      	add	r3, r2
 8002c56:	3314      	adds	r3, #20
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d037      	beq.n	8002cce <ch4Enable+0x9e>
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002c5e:	2300      	movs	r3, #0
 8002c60:	603b      	str	r3, [r7, #0]
 8002c62:	e031      	b.n	8002cc8 <ch4Enable+0x98>
					if(strcmp(sensors[i].name, mapSensors[j].sensorName)==0) { //zamiast tego
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	015b      	lsls	r3, r3, #5
 8002c68:	4a1e      	ldr	r2, [pc, #120]	; (8002ce4 <ch4Enable+0xb4>)
 8002c6a:	1898      	adds	r0, r3, r2
 8002c6c:	683a      	ldr	r2, [r7, #0]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	4413      	add	r3, r2
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	4a1c      	ldr	r2, [pc, #112]	; (8002ce8 <ch4Enable+0xb8>)
 8002c78:	4413      	add	r3, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f7fd fab0 	bl	80001e0 <strcmp>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d11d      	bne.n	8002cc2 <ch4Enable+0x92>
						value = mapSensors[j].function();
 8002c86:	4918      	ldr	r1, [pc, #96]	; (8002ce8 <ch4Enable+0xb8>)
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4413      	add	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	440b      	add	r3, r1
 8002c94:	3314      	adds	r3, #20
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4798      	blx	r3
 8002c9a:	eef0 7a40 	vmov.f32	s15, s0
 8002c9e:	4b13      	ldr	r3, [pc, #76]	; (8002cec <ch4Enable+0xbc>)
 8002ca0:	edc3 7a00 	vstr	s15, [r3]
						sensors[i].lastValue=value;
 8002ca4:	4b11      	ldr	r3, [pc, #68]	; (8002cec <ch4Enable+0xbc>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	490e      	ldr	r1, [pc, #56]	; (8002ce4 <ch4Enable+0xb4>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	015b      	lsls	r3, r3, #5
 8002cae:	440b      	add	r3, r1
 8002cb0:	3318      	adds	r3, #24
 8002cb2:	601a      	str	r2, [r3, #0]
						sensors[i].hasValue=true;
 8002cb4:	4a0b      	ldr	r2, [pc, #44]	; (8002ce4 <ch4Enable+0xb4>)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	015b      	lsls	r3, r3, #5
 8002cba:	4413      	add	r3, r2
 8002cbc:	331c      	adds	r3, #28
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	701a      	strb	r2, [r3, #0]
				for(int j=0; j<sizeof(mapSensors)/sizeof(MapSensors); j++) {
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	2b0a      	cmp	r3, #10
 8002ccc:	d9ca      	bls.n	8002c64 <ch4Enable+0x34>
	for(int i=0; i<11; i++) {
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	607b      	str	r3, [r7, #4]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b0a      	cmp	r3, #10
 8002cd8:	ddb0      	ble.n	8002c3c <ch4Enable+0xc>
			else {

			}

		}
}
 8002cda:	bf00      	nop
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000000 	.word	0x20000000
 8002ce8:	20000160 	.word	0x20000160
 8002cec:	20000e0c 	.word	0x20000e0c

08002cf0 <debugAdcInt>:


void debugAdcInt(Menu *menu) {
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b08c      	sub	sp, #48	; 0x30
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
	encSetRange(0,1);
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7fe fd0e 	bl	800171c <encSetRange>
	ssd1306_SetCursor(0, 0);
 8002d00:	2100      	movs	r1, #0
 8002d02:	2000      	movs	r0, #0
 8002d04:	f001 fef0 	bl	8004ae8 <ssd1306_SetCursor>
	char str[40];
	sprintf(str, "int_ch0=%.3f V", getValueAdcIntCh0());
 8002d08:	f7fe fa88 	bl	800121c <getValueAdcIntCh0>
 8002d0c:	ee10 3a10 	vmov	r3, s0
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fd fc31 	bl	8000578 <__aeabi_f2d>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	f107 0008 	add.w	r0, r7, #8
 8002d1e:	493b      	ldr	r1, [pc, #236]	; (8002e0c <debugAdcInt+0x11c>)
 8002d20:	f00a fab4 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002d24:	4a3a      	ldr	r2, [pc, #232]	; (8002e10 <debugAdcInt+0x120>)
 8002d26:	f107 0008 	add.w	r0, r7, #8
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	ca06      	ldmia	r2, {r1, r2}
 8002d2e:	f001 feb5 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 10);
 8002d32:	210a      	movs	r1, #10
 8002d34:	2000      	movs	r0, #0
 8002d36:	f001 fed7 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "int_ch1=%.3f V", getValueAdcIntCh1());
 8002d3a:	f7fe faa5 	bl	8001288 <getValueAdcIntCh1>
 8002d3e:	ee10 3a10 	vmov	r3, s0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fd fc18 	bl	8000578 <__aeabi_f2d>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	f107 0008 	add.w	r0, r7, #8
 8002d50:	4930      	ldr	r1, [pc, #192]	; (8002e14 <debugAdcInt+0x124>)
 8002d52:	f00a fa9b 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002d56:	4a2e      	ldr	r2, [pc, #184]	; (8002e10 <debugAdcInt+0x120>)
 8002d58:	f107 0008 	add.w	r0, r7, #8
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	ca06      	ldmia	r2, {r1, r2}
 8002d60:	f001 fe9c 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 20);
 8002d64:	2114      	movs	r1, #20
 8002d66:	2000      	movs	r0, #0
 8002d68:	f001 febe 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "int_ch2=%.3f V", getValueAdcIntCh2());
 8002d6c:	f7fe fac2 	bl	80012f4 <getValueAdcIntCh2>
 8002d70:	ee10 3a10 	vmov	r3, s0
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fd fbff 	bl	8000578 <__aeabi_f2d>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	f107 0008 	add.w	r0, r7, #8
 8002d82:	4925      	ldr	r1, [pc, #148]	; (8002e18 <debugAdcInt+0x128>)
 8002d84:	f00a fa82 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002d88:	4a21      	ldr	r2, [pc, #132]	; (8002e10 <debugAdcInt+0x120>)
 8002d8a:	f107 0008 	add.w	r0, r7, #8
 8002d8e:	2301      	movs	r3, #1
 8002d90:	ca06      	ldmia	r2, {r1, r2}
 8002d92:	f001 fe83 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 30);
 8002d96:	211e      	movs	r1, #30
 8002d98:	2000      	movs	r0, #0
 8002d9a:	f001 fea5 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "int_ch3=%.3f V", getValueAdcIntCh3());
 8002d9e:	f7fe fadf 	bl	8001360 <getValueAdcIntCh3>
 8002da2:	ee10 3a10 	vmov	r3, s0
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd fbe6 	bl	8000578 <__aeabi_f2d>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	f107 0008 	add.w	r0, r7, #8
 8002db4:	4919      	ldr	r1, [pc, #100]	; (8002e1c <debugAdcInt+0x12c>)
 8002db6:	f00a fa69 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002dba:	4a15      	ldr	r2, [pc, #84]	; (8002e10 <debugAdcInt+0x120>)
 8002dbc:	f107 0008 	add.w	r0, r7, #8
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	ca06      	ldmia	r2, {r1, r2}
 8002dc4:	f001 fe6a 	bl	8004a9c <ssd1306_WriteString>

	ssd1306_SetCursor(0, 50);
 8002dc8:	2132      	movs	r1, #50	; 0x32
 8002dca:	2000      	movs	r0, #0
 8002dcc:	f001 fe8c 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "ds18_2=%.2f C", getValueDs2());
 8002dd0:	f7fe fb3e 	bl	8001450 <getValueDs2>
 8002dd4:	ee10 3a10 	vmov	r3, s0
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7fd fbcd 	bl	8000578 <__aeabi_f2d>
 8002dde:	4602      	mov	r2, r0
 8002de0:	460b      	mov	r3, r1
 8002de2:	f107 0008 	add.w	r0, r7, #8
 8002de6:	490e      	ldr	r1, [pc, #56]	; (8002e20 <debugAdcInt+0x130>)
 8002de8:	f00a fa50 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002dec:	4a08      	ldr	r2, [pc, #32]	; (8002e10 <debugAdcInt+0x120>)
 8002dee:	f107 0008 	add.w	r0, r7, #8
 8002df2:	2301      	movs	r3, #1
 8002df4:	ca06      	ldmia	r2, {r1, r2}
 8002df6:	f001 fe51 	bl	8004a9c <ssd1306_WriteString>
	backButton(1, MAIN_MENU, 1);
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	2001      	movs	r0, #1
 8002e00:	f7ff fb70 	bl	80024e4 <backButton>
}
 8002e04:	bf00      	nop
 8002e06:	3730      	adds	r7, #48	; 0x30
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	0800f69c 	.word	0x0800f69c
 8002e10:	20000878 	.word	0x20000878
 8002e14:	0800f6ac 	.word	0x0800f6ac
 8002e18:	0800f6bc 	.word	0x0800f6bc
 8002e1c:	0800f6cc 	.word	0x0800f6cc
 8002e20:	0800f6dc 	.word	0x0800f6dc

08002e24 <debugAdcExt>:

void debugAdcExt(Menu *menu) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b08c      	sub	sp, #48	; 0x30
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
	char str[40];
	sprintf(str, "ext_ch0=%.3f V", getValueAdcExtCh0());
 8002e2c:	f7fe f8b6 	bl	8000f9c <getValueAdcExtCh0>
 8002e30:	ee10 3a10 	vmov	r3, s0
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7fd fb9f 	bl	8000578 <__aeabi_f2d>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	f107 0008 	add.w	r0, r7, #8
 8002e42:	4931      	ldr	r1, [pc, #196]	; (8002f08 <debugAdcExt+0xe4>)
 8002e44:	f00a fa22 	bl	800d28c <siprintf>
	ssd1306_SetCursor(0, 0);
 8002e48:	2100      	movs	r1, #0
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	f001 fe4c 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_7x10, White);
 8002e50:	4a2e      	ldr	r2, [pc, #184]	; (8002f0c <debugAdcExt+0xe8>)
 8002e52:	f107 0008 	add.w	r0, r7, #8
 8002e56:	2301      	movs	r3, #1
 8002e58:	ca06      	ldmia	r2, {r1, r2}
 8002e5a:	f001 fe1f 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 10);
 8002e5e:	210a      	movs	r1, #10
 8002e60:	2000      	movs	r0, #0
 8002e62:	f001 fe41 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "ext_ch1=%.3f V", getValueAdcExtCh1());
 8002e66:	f7fe f8e9 	bl	800103c <getValueAdcExtCh1>
 8002e6a:	ee10 3a10 	vmov	r3, s0
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd fb82 	bl	8000578 <__aeabi_f2d>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	f107 0008 	add.w	r0, r7, #8
 8002e7c:	4924      	ldr	r1, [pc, #144]	; (8002f10 <debugAdcExt+0xec>)
 8002e7e:	f00a fa05 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002e82:	4a22      	ldr	r2, [pc, #136]	; (8002f0c <debugAdcExt+0xe8>)
 8002e84:	f107 0008 	add.w	r0, r7, #8
 8002e88:	2301      	movs	r3, #1
 8002e8a:	ca06      	ldmia	r2, {r1, r2}
 8002e8c:	f001 fe06 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 20);
 8002e90:	2114      	movs	r1, #20
 8002e92:	2000      	movs	r0, #0
 8002e94:	f001 fe28 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "ext_ch2=%.3f V", getValueAdcExtCh2());
 8002e98:	f7fe f920 	bl	80010dc <getValueAdcExtCh2>
 8002e9c:	ee10 3a10 	vmov	r3, s0
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd fb69 	bl	8000578 <__aeabi_f2d>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	f107 0008 	add.w	r0, r7, #8
 8002eae:	4919      	ldr	r1, [pc, #100]	; (8002f14 <debugAdcExt+0xf0>)
 8002eb0:	f00a f9ec 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002eb4:	4a15      	ldr	r2, [pc, #84]	; (8002f0c <debugAdcExt+0xe8>)
 8002eb6:	f107 0008 	add.w	r0, r7, #8
 8002eba:	2301      	movs	r3, #1
 8002ebc:	ca06      	ldmia	r2, {r1, r2}
 8002ebe:	f001 fded 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 30);
 8002ec2:	211e      	movs	r1, #30
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f001 fe0f 	bl	8004ae8 <ssd1306_SetCursor>
	sprintf(str, "ext_ch3=%.3f V", getValueAdcExtCh3());
 8002eca:	f7fe f957 	bl	800117c <getValueAdcExtCh3>
 8002ece:	ee10 3a10 	vmov	r3, s0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fd fb50 	bl	8000578 <__aeabi_f2d>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	460b      	mov	r3, r1
 8002edc:	f107 0008 	add.w	r0, r7, #8
 8002ee0:	490d      	ldr	r1, [pc, #52]	; (8002f18 <debugAdcExt+0xf4>)
 8002ee2:	f00a f9d3 	bl	800d28c <siprintf>
	ssd1306_WriteString(str, Font_7x10, White);
 8002ee6:	4a09      	ldr	r2, [pc, #36]	; (8002f0c <debugAdcExt+0xe8>)
 8002ee8:	f107 0008 	add.w	r0, r7, #8
 8002eec:	2301      	movs	r3, #1
 8002eee:	ca06      	ldmia	r2, {r1, r2}
 8002ef0:	f001 fdd4 	bl	8004a9c <ssd1306_WriteString>

	backButton(1, MAIN_MENU, 1);
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	2001      	movs	r0, #1
 8002efa:	f7ff faf3 	bl	80024e4 <backButton>
}
 8002efe:	bf00      	nop
 8002f00:	3730      	adds	r7, #48	; 0x30
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	0800f6ec 	.word	0x0800f6ec
 8002f0c:	20000878 	.word	0x20000878
 8002f10:	0800f6fc 	.word	0x0800f6fc
 8002f14:	0800f70c 	.word	0x0800f70c
 8002f18:	0800f71c 	.word	0x0800f71c

08002f1c <drawOnoffMeasure>:
	backButton(1, MAIN_MENU, 1);
}

char *measureStatusStr="";

void drawOnoffMeasure(Menu *menu) {
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	; 0x28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

	uint8_t currPos;
	if(!sdReady) {
 8002f24:	4b42      	ldr	r3, [pc, #264]	; (8003030 <drawOnoffMeasure+0x114>)
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	f083 0301 	eor.w	r3, r3, #1
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d011      	beq.n	8002f56 <drawOnoffMeasure+0x3a>
		ssd1306_SetCursor(0, 0);
 8002f32:	2100      	movs	r1, #0
 8002f34:	2000      	movs	r0, #0
 8002f36:	f001 fdd7 	bl	8004ae8 <ssd1306_SetCursor>
		ssd1306_WriteString("SD NOT READY!", Font_6x8, White);
 8002f3a:	4a3e      	ldr	r2, [pc, #248]	; (8003034 <drawOnoffMeasure+0x118>)
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	ca06      	ldmia	r2, {r1, r2}
 8002f40:	483d      	ldr	r0, [pc, #244]	; (8003038 <drawOnoffMeasure+0x11c>)
 8002f42:	f001 fdab 	bl	8004a9c <ssd1306_WriteString>
		ssd1306_SetCursor(0, 8);
 8002f46:	2108      	movs	r1, #8
 8002f48:	2000      	movs	r0, #0
 8002f4a:	f001 fdcd 	bl	8004ae8 <ssd1306_SetCursor>
		currPos=0;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002f54:	e006      	b.n	8002f64 <drawOnoffMeasure+0x48>
	}
	else {
		ssd1306_SetCursor(0, 0);
 8002f56:	2100      	movs	r1, #0
 8002f58:	2000      	movs	r0, #0
 8002f5a:	f001 fdc5 	bl	8004ae8 <ssd1306_SetCursor>
		currPos=-8;
 8002f5e:	23f8      	movs	r3, #248	; 0xf8
 8002f60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	char sensorDetailsStr[30];
	encSetRange(0,2);
 8002f64:	2102      	movs	r1, #2
 8002f66:	2000      	movs	r0, #0
 8002f68:	f7fe fbd8 	bl	800171c <encSetRange>
//			ssd1306_WriteString(sensorDetailsStr, Font_6x8, White); //za mao miejsca na ekranie -> (???)
//		}
//	}


	ssd1306_SetCursor(0, 16);
 8002f6c:	2110      	movs	r1, #16
 8002f6e:	2000      	movs	r0, #0
 8002f70:	f001 fdba 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString("START", Font_7x10, entrySelected(0) ? Black : White);
 8002f74:	2000      	movs	r0, #0
 8002f76:	f7fe fc1b 	bl	80017b0 <entrySelected>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	f083 0301 	eor.w	r3, r3, #1
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	4a2e      	ldr	r2, [pc, #184]	; (800303c <drawOnoffMeasure+0x120>)
 8002f84:	ca06      	ldmia	r2, {r1, r2}
 8002f86:	482e      	ldr	r0, [pc, #184]	; (8003040 <drawOnoffMeasure+0x124>)
 8002f88:	f001 fd88 	bl	8004a9c <ssd1306_WriteString>
	ssd1306_SetCursor(0, 26);
 8002f8c:	211a      	movs	r1, #26
 8002f8e:	2000      	movs	r0, #0
 8002f90:	f001 fdaa 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString("STOP", Font_7x10, entrySelected(1) ? Black : White);
 8002f94:	2001      	movs	r0, #1
 8002f96:	f7fe fc0b 	bl	80017b0 <entrySelected>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	f083 0301 	eor.w	r3, r3, #1
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	4a26      	ldr	r2, [pc, #152]	; (800303c <drawOnoffMeasure+0x120>)
 8002fa4:	ca06      	ldmia	r2, {r1, r2}
 8002fa6:	4827      	ldr	r0, [pc, #156]	; (8003044 <drawOnoffMeasure+0x128>)
 8002fa8:	f001 fd78 	bl	8004a9c <ssd1306_WriteString>


	if(entrySelected(0) && entryClicked(0)) {
 8002fac:	2000      	movs	r0, #0
 8002fae:	f7fe fbff 	bl	80017b0 <entrySelected>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00e      	beq.n	8002fd6 <drawOnoffMeasure+0xba>
 8002fb8:	2000      	movs	r0, #0
 8002fba:	f7fe fc0c 	bl	80017d6 <entryClicked>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d008      	beq.n	8002fd6 <drawOnoffMeasure+0xba>
		debug=true;
 8002fc4:	4b20      	ldr	r3, [pc, #128]	; (8003048 <drawOnoffMeasure+0x12c>)
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	701a      	strb	r2, [r3, #0]
		measureStatusStr="                ";
 8002fca:	4b20      	ldr	r3, [pc, #128]	; (800304c <drawOnoffMeasure+0x130>)
 8002fcc:	4a20      	ldr	r2, [pc, #128]	; (8003050 <drawOnoffMeasure+0x134>)
 8002fce:	601a      	str	r2, [r3, #0]
		measureStatusStr="Measure started";
 8002fd0:	4b1e      	ldr	r3, [pc, #120]	; (800304c <drawOnoffMeasure+0x130>)
 8002fd2:	4a20      	ldr	r2, [pc, #128]	; (8003054 <drawOnoffMeasure+0x138>)
 8002fd4:	601a      	str	r2, [r3, #0]
	}
	if(entrySelected(1) && entryClicked(1)) {
 8002fd6:	2001      	movs	r0, #1
 8002fd8:	f7fe fbea 	bl	80017b0 <entrySelected>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d012      	beq.n	8003008 <drawOnoffMeasure+0xec>
 8002fe2:	2001      	movs	r0, #1
 8002fe4:	f7fe fbf7 	bl	80017d6 <entryClicked>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00c      	beq.n	8003008 <drawOnoffMeasure+0xec>
		debug=false;
 8002fee:	4b16      	ldr	r3, [pc, #88]	; (8003048 <drawOnoffMeasure+0x12c>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]
		sd_closefile();
 8002ff4:	f000 f9f4 	bl	80033e0 <sd_closefile>
		sd_demount();
 8002ff8:	f000 f90a 	bl	8003210 <sd_demount>
		measureStatusStr="                ";
 8002ffc:	4b13      	ldr	r3, [pc, #76]	; (800304c <drawOnoffMeasure+0x130>)
 8002ffe:	4a14      	ldr	r2, [pc, #80]	; (8003050 <drawOnoffMeasure+0x134>)
 8003000:	601a      	str	r2, [r3, #0]
		measureStatusStr="Measure stopped";
 8003002:	4b12      	ldr	r3, [pc, #72]	; (800304c <drawOnoffMeasure+0x130>)
 8003004:	4a14      	ldr	r2, [pc, #80]	; (8003058 <drawOnoffMeasure+0x13c>)
 8003006:	601a      	str	r2, [r3, #0]
	}
	ssd1306_SetCursor(0, 36);
 8003008:	2124      	movs	r1, #36	; 0x24
 800300a:	2000      	movs	r0, #0
 800300c:	f001 fd6c 	bl	8004ae8 <ssd1306_SetCursor>
	ssd1306_WriteString(measureStatusStr, Font_6x8, White);
 8003010:	4b0e      	ldr	r3, [pc, #56]	; (800304c <drawOnoffMeasure+0x130>)
 8003012:	6818      	ldr	r0, [r3, #0]
 8003014:	4a07      	ldr	r2, [pc, #28]	; (8003034 <drawOnoffMeasure+0x118>)
 8003016:	2301      	movs	r3, #1
 8003018:	ca06      	ldmia	r2, {r1, r2}
 800301a:	f001 fd3f 	bl	8004a9c <ssd1306_WriteString>
//		sd_readfile();
//		sd_closefile();
	//}
	//ssd1306_WriteString(rtcDateStr, Font_7x10, White);

	backButton(2, MAIN_MENU, 2);
 800301e:	2202      	movs	r2, #2
 8003020:	2100      	movs	r1, #0
 8003022:	2002      	movs	r0, #2
 8003024:	f7ff fa5e 	bl	80024e4 <backButton>

}
 8003028:	bf00      	nop
 800302a:	3728      	adds	r7, #40	; 0x28
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	2001992c 	.word	0x2001992c
 8003034:	20000870 	.word	0x20000870
 8003038:	0800f730 	.word	0x0800f730
 800303c:	20000878 	.word	0x20000878
 8003040:	0800f740 	.word	0x0800f740
 8003044:	0800f748 	.word	0x0800f748
 8003048:	20000d84 	.word	0x20000d84
 800304c:	2000027c 	.word	0x2000027c
 8003050:	0800f750 	.word	0x0800f750
 8003054:	0800f764 	.word	0x0800f764
 8003058:	0800f774 	.word	0x0800f774

0800305c <displayMenu>:
	[ONOFF_MEASURE] = {drawOnoffMeasure, 0, {}},
	[DEBUG_ADC_INT] = {debugAdcInt, 0, {}},
	[DEBUG_ADC_EXT] = {debugAdcExt, 0, {}}
};

void displayMenu(void) {
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);
 8003060:	2000      	movs	r0, #0
 8003062:	f001 fbf3 	bl	800484c <ssd1306_Fill>

	menu[screen].function(&menu[screen]);
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <displayMenu+0x48>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	4619      	mov	r1, r3
 800306e:	4a0e      	ldr	r2, [pc, #56]	; (80030a8 <displayMenu+0x4c>)
 8003070:	460b      	mov	r3, r1
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	440b      	add	r3, r1
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	4413      	add	r3, r2
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <displayMenu+0x48>)
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	b2db      	uxtb	r3, r3
 8003082:	4619      	mov	r1, r3
 8003084:	460b      	mov	r3, r1
 8003086:	00db      	lsls	r3, r3, #3
 8003088:	440b      	add	r3, r1
 800308a:	00db      	lsls	r3, r3, #3
 800308c:	4906      	ldr	r1, [pc, #24]	; (80030a8 <displayMenu+0x4c>)
 800308e:	440b      	add	r3, r1
 8003090:	4618      	mov	r0, r3
 8003092:	4790      	blx	r2
	ssd1306_UpdateScreen();
 8003094:	f001 fbfe 	bl	8004894 <ssd1306_UpdateScreen>
	//clearEncButton();
	HAL_Delay(1);
 8003098:	2001      	movs	r0, #1
 800309a:	f001 fde1 	bl	8004c60 <HAL_Delay>

}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000df0 	.word	0x20000df0
 80030a8:	20000280 	.word	0x20000280

080030ac <displayInit>:
#include "ssd1306_tests.h"
#include "ssd1306.h"



void displayInit(void) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
	ssd1306_Init();
 80030b0:	f001 fb62 	bl	8004778 <ssd1306_Init>
}
 80030b4:	bf00      	nop
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <CircularBuffer_Init>:
    int tail;
} CircularBuffer;



void CircularBuffer_Init(CircularBuffer* cb) {
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
    cb->head = 0;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80030c6:	461a      	mov	r2, r3
 80030c8:	2300      	movs	r3, #0
 80030ca:	f8c2 36a0 	str.w	r3, [r2, #1696]	; 0x6a0
    cb->tail = 0;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80030d4:	461a      	mov	r2, r3
 80030d6:	2300      	movs	r3, #0
 80030d8:	f8c2 36a4 	str.w	r3, [r2, #1700]	; 0x6a4
}
 80030dc:	bf00      	nop
 80030de:	370c      	adds	r7, #12
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <CircularBuffer_Add>:

volatile CircularBuffer cb;

void CircularBuffer_Add(CircularBuffer* cb, char* str) {
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
    strncpy(cb->data[cb->head], str, STR_SIZE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80030f8:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	; 0x6a0
 80030fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003100:	fb02 f303 	mul.w	r3, r2, r3
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	4413      	add	r3, r2
 8003108:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800310c:	6839      	ldr	r1, [r7, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f00a f9e9 	bl	800d4e6 <strncpy>
    cb->head = (cb->head + 1) % BUF_SIZE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 800311a:	f8d3 36a0 	ldr.w	r3, [r3, #1696]	; 0x6a0
 800311e:	1c5a      	adds	r2, r3, #1
 8003120:	4b19      	ldr	r3, [pc, #100]	; (8003188 <CircularBuffer_Add+0xa0>)
 8003122:	fb83 1302 	smull	r1, r3, r3, r2
 8003126:	1159      	asrs	r1, r3, #5
 8003128:	17d3      	asrs	r3, r2, #31
 800312a:	1acb      	subs	r3, r1, r3
 800312c:	2164      	movs	r1, #100	; 0x64
 800312e:	fb01 f303 	mul.w	r3, r1, r3
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	f502 32c0 	add.w	r2, r2, #98304	; 0x18000
 800313a:	f8c2 36a0 	str.w	r3, [r2, #1696]	; 0x6a0
    if (cb->head == cb->tail) {
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8003144:	f8d3 26a0 	ldr.w	r2, [r3, #1696]	; 0x6a0
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 800314e:	f8d3 36a4 	ldr.w	r3, [r3, #1700]	; 0x6a4
 8003152:	429a      	cmp	r2, r3
 8003154:	d114      	bne.n	8003180 <CircularBuffer_Add+0x98>
        cb->tail = (cb->tail + 1) % BUF_SIZE;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 800315c:	f8d3 36a4 	ldr.w	r3, [r3, #1700]	; 0x6a4
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	4b09      	ldr	r3, [pc, #36]	; (8003188 <CircularBuffer_Add+0xa0>)
 8003164:	fb83 1302 	smull	r1, r3, r3, r2
 8003168:	1159      	asrs	r1, r3, #5
 800316a:	17d3      	asrs	r3, r2, #31
 800316c:	1acb      	subs	r3, r1, r3
 800316e:	2164      	movs	r1, #100	; 0x64
 8003170:	fb01 f303 	mul.w	r3, r1, r3
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	f502 32c0 	add.w	r2, r2, #98304	; 0x18000
 800317c:	f8c2 36a4 	str.w	r3, [r2, #1700]	; 0x6a4
    }
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	51eb851f 	.word	0x51eb851f

0800318c <CircularBuffer_Read>:

char* CircularBuffer_Read(CircularBuffer* cb) {
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
    if (cb->head == cb->tail) {
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 800319a:	f8d3 26a0 	ldr.w	r2, [r3, #1696]	; 0x6a0
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80031a4:	f8d3 36a4 	ldr.w	r3, [r3, #1700]	; 0x6a4
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d104      	bne.n	80031b6 <CircularBuffer_Read+0x2a>
        printf("bufor jest pusty\n");
 80031ac:	4815      	ldr	r0, [pc, #84]	; (8003204 <CircularBuffer_Read+0x78>)
 80031ae:	f00a f831 	bl	800d214 <puts>
        //return NULL;
        return "BUFF_EMPTY";
 80031b2:	4b15      	ldr	r3, [pc, #84]	; (8003208 <CircularBuffer_Read+0x7c>)
 80031b4:	e021      	b.n	80031fa <CircularBuffer_Read+0x6e>
    }
    char* str = cb->data[cb->tail];
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80031bc:	f8d3 36a4 	ldr.w	r3, [r3, #1700]	; 0x6a4
 80031c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80031c4:	fb02 f303 	mul.w	r3, r2, r3
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	4413      	add	r3, r2
 80031cc:	60fb      	str	r3, [r7, #12]
    cb->tail = (cb->tail + 1) % BUF_SIZE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 80031d4:	f8d3 36a4 	ldr.w	r3, [r3, #1700]	; 0x6a4
 80031d8:	1c5a      	adds	r2, r3, #1
 80031da:	4b0c      	ldr	r3, [pc, #48]	; (800320c <CircularBuffer_Read+0x80>)
 80031dc:	fb83 1302 	smull	r1, r3, r3, r2
 80031e0:	1159      	asrs	r1, r3, #5
 80031e2:	17d3      	asrs	r3, r2, #31
 80031e4:	1acb      	subs	r3, r1, r3
 80031e6:	2164      	movs	r1, #100	; 0x64
 80031e8:	fb01 f303 	mul.w	r3, r1, r3
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	687a      	ldr	r2, [r7, #4]
 80031f0:	f502 32c0 	add.w	r2, r2, #98304	; 0x18000
 80031f4:	f8c2 36a4 	str.w	r3, [r2, #1700]	; 0x6a4
    return str;
 80031f8:	68fb      	ldr	r3, [r7, #12]
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3710      	adds	r7, #16
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	0800f860 	.word	0x0800f860
 8003208:	0800f874 	.word	0x0800f874
 800320c:	51eb851f 	.word	0x51eb851f

08003210 <sd_demount>:
uint32_t total, free_space;

char buffer[128];
bool sdReady = false;
// functions
void sd_demount() {
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	f_mount(NULL, "", 0);
 8003214:	2200      	movs	r2, #0
 8003216:	4904      	ldr	r1, [pc, #16]	; (8003228 <sd_demount+0x18>)
 8003218:	2000      	movs	r0, #0
 800321a:	f008 fcb1 	bl	800bb80 <f_mount>
	send_uart("<drive unmounted>");
 800321e:	4803      	ldr	r0, [pc, #12]	; (800322c <sd_demount+0x1c>)
 8003220:	f7fe faf2 	bl	8001808 <send_uart>
}
 8003224:	bf00      	nop
 8003226:	bd80      	pop	{r7, pc}
 8003228:	0800f880 	.word	0x0800f880
 800322c:	0800f884 	.word	0x0800f884

08003230 <sd_init>:

void sd_init() {
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
	fresult = f_mount(&fs, "/", 1);
 8003234:	2201      	movs	r2, #1
 8003236:	490e      	ldr	r1, [pc, #56]	; (8003270 <sd_init+0x40>)
 8003238:	480e      	ldr	r0, [pc, #56]	; (8003274 <sd_init+0x44>)
 800323a:	f008 fca1 	bl	800bb80 <f_mount>
 800323e:	4603      	mov	r3, r0
 8003240:	461a      	mov	r2, r3
 8003242:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <sd_init+0x48>)
 8003244:	701a      	strb	r2, [r3, #0]

	if(fresult==FR_OK) {
 8003246:	4b0c      	ldr	r3, [pc, #48]	; (8003278 <sd_init+0x48>)
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b00      	cmp	r3, #0
 800324e:	d106      	bne.n	800325e <sd_init+0x2e>
		sdReady = true;
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <sd_init+0x4c>)
 8003252:	2201      	movs	r2, #1
 8003254:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: FR_OK\n\r");
 8003256:	480a      	ldr	r0, [pc, #40]	; (8003280 <sd_init+0x50>)
 8003258:	f7fe fad6 	bl	8001808 <send_uart>
	}
	else {
		sdReady = false;
		send_uart("sd status: SD ERR\n\r");
	}
}
 800325c:	e005      	b.n	800326a <sd_init+0x3a>
		sdReady = false;
 800325e:	4b07      	ldr	r3, [pc, #28]	; (800327c <sd_init+0x4c>)
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
		send_uart("sd status: SD ERR\n\r");
 8003264:	4807      	ldr	r0, [pc, #28]	; (8003284 <sd_init+0x54>)
 8003266:	f7fe facf 	bl	8001808 <send_uart>
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	0800f898 	.word	0x0800f898
 8003274:	200194b8 	.word	0x200194b8
 8003278:	20019918 	.word	0x20019918
 800327c:	2001992c 	.word	0x2001992c
 8003280:	0800f89c 	.word	0x0800f89c
 8003284:	0800f8b0 	.word	0x0800f8b0

08003288 <sd_freespace>:

uint32_t sd_freespace() {
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	if(sdReady) {
 800328c:	4b13      	ldr	r3, [pc, #76]	; (80032dc <sd_freespace+0x54>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d020      	beq.n	80032d6 <sd_freespace+0x4e>
		f_getfree("", &fre_clust, &pfs);
 8003294:	4a12      	ldr	r2, [pc, #72]	; (80032e0 <sd_freespace+0x58>)
 8003296:	4913      	ldr	r1, [pc, #76]	; (80032e4 <sd_freespace+0x5c>)
 8003298:	4813      	ldr	r0, [pc, #76]	; (80032e8 <sd_freespace+0x60>)
 800329a:	f009 f892 	bl	800c3c2 <f_getfree>
		return free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 800329e:	4b10      	ldr	r3, [pc, #64]	; (80032e0 <sd_freespace+0x58>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	895b      	ldrh	r3, [r3, #10]
 80032a4:	461a      	mov	r2, r3
 80032a6:	4b0f      	ldr	r3, [pc, #60]	; (80032e4 <sd_freespace+0x5c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	fb02 f303 	mul.w	r3, r2, r3
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fd f940 	bl	8000534 <__aeabi_ui2d>
 80032b4:	f04f 0200 	mov.w	r2, #0
 80032b8:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <sd_freespace+0x64>)
 80032ba:	f7fd f9b5 	bl	8000628 <__aeabi_dmul>
 80032be:	4602      	mov	r2, r0
 80032c0:	460b      	mov	r3, r1
 80032c2:	4610      	mov	r0, r2
 80032c4:	4619      	mov	r1, r3
 80032c6:	f7fd fc87 	bl	8000bd8 <__aeabi_d2uiz>
 80032ca:	4603      	mov	r3, r0
 80032cc:	4a08      	ldr	r2, [pc, #32]	; (80032f0 <sd_freespace+0x68>)
 80032ce:	6013      	str	r3, [r2, #0]
 80032d0:	4b07      	ldr	r3, [pc, #28]	; (80032f0 <sd_freespace+0x68>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	e000      	b.n	80032d8 <sd_freespace+0x50>
	}
	else {
		return 0;
 80032d6:	2300      	movs	r3, #0
	}

}
 80032d8:	4618      	mov	r0, r3
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	2001992c 	.word	0x2001992c
 80032e0:	2001991c 	.word	0x2001991c
 80032e4:	20019920 	.word	0x20019920
 80032e8:	0800f880 	.word	0x0800f880
 80032ec:	3fe00000 	.word	0x3fe00000
 80032f0:	20019928 	.word	0x20019928

080032f4 <sd_totalspace>:

uint32_t sd_totalspace() {
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
	if(sdReady) {
 80032f8:	4b14      	ldr	r3, [pc, #80]	; (800334c <sd_totalspace+0x58>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d021      	beq.n	8003344 <sd_totalspace+0x50>
		f_getfree("", &fre_clust, &pfs);
 8003300:	4a13      	ldr	r2, [pc, #76]	; (8003350 <sd_totalspace+0x5c>)
 8003302:	4914      	ldr	r1, [pc, #80]	; (8003354 <sd_totalspace+0x60>)
 8003304:	4814      	ldr	r0, [pc, #80]	; (8003358 <sd_totalspace+0x64>)
 8003306:	f009 f85c 	bl	800c3c2 <f_getfree>
		return total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800330a:	4b11      	ldr	r3, [pc, #68]	; (8003350 <sd_totalspace+0x5c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	3b02      	subs	r3, #2
 8003312:	4a0f      	ldr	r2, [pc, #60]	; (8003350 <sd_totalspace+0x5c>)
 8003314:	6812      	ldr	r2, [r2, #0]
 8003316:	8952      	ldrh	r2, [r2, #10]
 8003318:	fb02 f303 	mul.w	r3, r2, r3
 800331c:	4618      	mov	r0, r3
 800331e:	f7fd f909 	bl	8000534 <__aeabi_ui2d>
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	4b0d      	ldr	r3, [pc, #52]	; (800335c <sd_totalspace+0x68>)
 8003328:	f7fd f97e 	bl	8000628 <__aeabi_dmul>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4610      	mov	r0, r2
 8003332:	4619      	mov	r1, r3
 8003334:	f7fd fc50 	bl	8000bd8 <__aeabi_d2uiz>
 8003338:	4603      	mov	r3, r0
 800333a:	4a09      	ldr	r2, [pc, #36]	; (8003360 <sd_totalspace+0x6c>)
 800333c:	6013      	str	r3, [r2, #0]
 800333e:	4b08      	ldr	r3, [pc, #32]	; (8003360 <sd_totalspace+0x6c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	e000      	b.n	8003346 <sd_totalspace+0x52>
	}
	else {
		return 0;
 8003344:	2300      	movs	r3, #0
	}

}
 8003346:	4618      	mov	r0, r3
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	2001992c 	.word	0x2001992c
 8003350:	2001991c 	.word	0x2001991c
 8003354:	20019920 	.word	0x20019920
 8003358:	0800f880 	.word	0x0800f880
 800335c:	3fe00000 	.word	0x3fe00000
 8003360:	20019924 	.word	0x20019924

08003364 <sd_writefile>:
		}
	}
}
volatile BYTE SD_SAVEMODE;

void sd_writefile(char sdWriteBuff[500]) {
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
	if(dataOverwrite) { //to nie dziala poprawnie, przy kazdym zapisie czysci kart
 800336c:	4b15      	ldr	r3, [pc, #84]	; (80033c4 <sd_writefile+0x60>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <sd_writefile+0x1a>
		SD_SAVEMODE = FA_CREATE_ALWAYS | FA_READ | FA_WRITE;
 8003376:	4b14      	ldr	r3, [pc, #80]	; (80033c8 <sd_writefile+0x64>)
 8003378:	220b      	movs	r2, #11
 800337a:	701a      	strb	r2, [r3, #0]
 800337c:	e002      	b.n	8003384 <sd_writefile+0x20>
	}
	else {
		SD_SAVEMODE = FA_OPEN_APPEND | FA_READ | FA_WRITE;
 800337e:	4b12      	ldr	r3, [pc, #72]	; (80033c8 <sd_writefile+0x64>)
 8003380:	2233      	movs	r2, #51	; 0x33
 8003382:	701a      	strb	r2, [r3, #0]
	}
	if(sdReady) {
 8003384:	4b11      	ldr	r3, [pc, #68]	; (80033cc <sd_writefile+0x68>)
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d017      	beq.n	80033bc <sd_writefile+0x58>
		fresult = f_open(&fil, "file1.txt", SD_SAVEMODE);
 800338c:	4b0e      	ldr	r3, [pc, #56]	; (80033c8 <sd_writefile+0x64>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	490e      	ldr	r1, [pc, #56]	; (80033d0 <sd_writefile+0x6c>)
 8003396:	480f      	ldr	r0, [pc, #60]	; (80033d4 <sd_writefile+0x70>)
 8003398:	f008 fc38 	bl	800bc0c <f_open>
 800339c:	4603      	mov	r3, r0
 800339e:	461a      	mov	r2, r3
 80033a0:	4b0d      	ldr	r3, [pc, #52]	; (80033d8 <sd_writefile+0x74>)
 80033a2:	701a      	strb	r2, [r3, #0]
		f_puts(sdWriteBuff, &fil);
 80033a4:	490b      	ldr	r1, [pc, #44]	; (80033d4 <sd_writefile+0x70>)
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f009 f937 	bl	800c61a <f_puts>
		f_sync(&fil);
 80033ac:	4809      	ldr	r0, [pc, #36]	; (80033d4 <sd_writefile+0x70>)
 80033ae:	f008 ff60 	bl	800c272 <f_sync>
		sd_closefile();
 80033b2:	f000 f815 	bl	80033e0 <sd_closefile>
		send_uart("<file written>\n\r");
 80033b6:	4809      	ldr	r0, [pc, #36]	; (80033dc <sd_writefile+0x78>)
 80033b8:	f7fe fa26 	bl	8001808 <send_uart>
	}
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000dfc 	.word	0x20000dfc
 80033c8:	2001992d 	.word	0x2001992d
 80033cc:	2001992c 	.word	0x2001992c
 80033d0:	0800f8c4 	.word	0x0800f8c4
 80033d4:	200196e8 	.word	0x200196e8
 80033d8:	20019918 	.word	0x20019918
 80033dc:	0800f8f8 	.word	0x0800f8f8

080033e0 <sd_closefile>:

void sd_closefile() {
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
	if(sdReady) {
 80033e4:	4b07      	ldr	r3, [pc, #28]	; (8003404 <sd_closefile+0x24>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d009      	beq.n	8003400 <sd_closefile+0x20>
		fresult = f_close(&fil);
 80033ec:	4806      	ldr	r0, [pc, #24]	; (8003408 <sd_closefile+0x28>)
 80033ee:	f008 ffbe 	bl	800c36e <f_close>
 80033f2:	4603      	mov	r3, r0
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b05      	ldr	r3, [pc, #20]	; (800340c <sd_closefile+0x2c>)
 80033f8:	701a      	strb	r2, [r3, #0]
		send_uart("<closing file>\n\r");
 80033fa:	4805      	ldr	r0, [pc, #20]	; (8003410 <sd_closefile+0x30>)
 80033fc:	f7fe fa04 	bl	8001808 <send_uart>
	}
}
 8003400:	bf00      	nop
 8003402:	bd80      	pop	{r7, pc}
 8003404:	2001992c 	.word	0x2001992c
 8003408:	200196e8 	.word	0x200196e8
 800340c:	20019918 	.word	0x20019918
 8003410:	0800f90c 	.word	0x0800f90c

08003414 <getFresultString>:

const char* getFresultString(FRESULT fr)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
    switch (fr)
 800341e:	79fb      	ldrb	r3, [r7, #7]
 8003420:	2b13      	cmp	r3, #19
 8003422:	d853      	bhi.n	80034cc <getFresultString+0xb8>
 8003424:	a201      	add	r2, pc, #4	; (adr r2, 800342c <getFresultString+0x18>)
 8003426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342a:	bf00      	nop
 800342c:	0800347d 	.word	0x0800347d
 8003430:	08003481 	.word	0x08003481
 8003434:	08003485 	.word	0x08003485
 8003438:	08003489 	.word	0x08003489
 800343c:	0800348d 	.word	0x0800348d
 8003440:	08003491 	.word	0x08003491
 8003444:	08003495 	.word	0x08003495
 8003448:	08003499 	.word	0x08003499
 800344c:	0800349d 	.word	0x0800349d
 8003450:	080034a1 	.word	0x080034a1
 8003454:	080034a5 	.word	0x080034a5
 8003458:	080034a9 	.word	0x080034a9
 800345c:	080034ad 	.word	0x080034ad
 8003460:	080034b1 	.word	0x080034b1
 8003464:	080034b5 	.word	0x080034b5
 8003468:	080034b9 	.word	0x080034b9
 800346c:	080034bd 	.word	0x080034bd
 8003470:	080034c1 	.word	0x080034c1
 8003474:	080034c5 	.word	0x080034c5
 8003478:	080034c9 	.word	0x080034c9
    {
        case FR_OK:                   return "FR_OK";
 800347c:	4b17      	ldr	r3, [pc, #92]	; (80034dc <getFresultString+0xc8>)
 800347e:	e026      	b.n	80034ce <getFresultString+0xba>
        case FR_DISK_ERR:             return "FR_DISK_ERR";
 8003480:	4b17      	ldr	r3, [pc, #92]	; (80034e0 <getFresultString+0xcc>)
 8003482:	e024      	b.n	80034ce <getFresultString+0xba>
        case FR_INT_ERR:              return "FR_INT_ERR";
 8003484:	4b17      	ldr	r3, [pc, #92]	; (80034e4 <getFresultString+0xd0>)
 8003486:	e022      	b.n	80034ce <getFresultString+0xba>
        case FR_NOT_READY:            return "FR_NOT_READY";
 8003488:	4b17      	ldr	r3, [pc, #92]	; (80034e8 <getFresultString+0xd4>)
 800348a:	e020      	b.n	80034ce <getFresultString+0xba>
        case FR_NO_FILE:              return "FR_NO_FILE";
 800348c:	4b17      	ldr	r3, [pc, #92]	; (80034ec <getFresultString+0xd8>)
 800348e:	e01e      	b.n	80034ce <getFresultString+0xba>
        case FR_NO_PATH:              return "FR_NO_PATH";
 8003490:	4b17      	ldr	r3, [pc, #92]	; (80034f0 <getFresultString+0xdc>)
 8003492:	e01c      	b.n	80034ce <getFresultString+0xba>
        case FR_INVALID_NAME:         return "FR_INVALID_NAME";
 8003494:	4b17      	ldr	r3, [pc, #92]	; (80034f4 <getFresultString+0xe0>)
 8003496:	e01a      	b.n	80034ce <getFresultString+0xba>
        case FR_DENIED:               return "FR_DENIED";
 8003498:	4b17      	ldr	r3, [pc, #92]	; (80034f8 <getFresultString+0xe4>)
 800349a:	e018      	b.n	80034ce <getFresultString+0xba>
        case FR_EXIST:                return "FR_EXIST";
 800349c:	4b17      	ldr	r3, [pc, #92]	; (80034fc <getFresultString+0xe8>)
 800349e:	e016      	b.n	80034ce <getFresultString+0xba>
        case FR_INVALID_OBJECT:       return "FR_INVALID_OBJECT";
 80034a0:	4b17      	ldr	r3, [pc, #92]	; (8003500 <getFresultString+0xec>)
 80034a2:	e014      	b.n	80034ce <getFresultString+0xba>
        case FR_WRITE_PROTECTED:      return "FR_WRITE_PROTECTED";
 80034a4:	4b17      	ldr	r3, [pc, #92]	; (8003504 <getFresultString+0xf0>)
 80034a6:	e012      	b.n	80034ce <getFresultString+0xba>
        case FR_INVALID_DRIVE:        return "FR_INVALID_DRIVE";
 80034a8:	4b17      	ldr	r3, [pc, #92]	; (8003508 <getFresultString+0xf4>)
 80034aa:	e010      	b.n	80034ce <getFresultString+0xba>
        case FR_NOT_ENABLED:          return "FR_NOT_ENABLED";
 80034ac:	4b17      	ldr	r3, [pc, #92]	; (800350c <getFresultString+0xf8>)
 80034ae:	e00e      	b.n	80034ce <getFresultString+0xba>
        case FR_NO_FILESYSTEM:        return "FR_NO_FILESYSTEM";
 80034b0:	4b17      	ldr	r3, [pc, #92]	; (8003510 <getFresultString+0xfc>)
 80034b2:	e00c      	b.n	80034ce <getFresultString+0xba>
        case FR_MKFS_ABORTED:         return "FR_MKFS_ABORTED";
 80034b4:	4b17      	ldr	r3, [pc, #92]	; (8003514 <getFresultString+0x100>)
 80034b6:	e00a      	b.n	80034ce <getFresultString+0xba>
        case FR_TIMEOUT:              return "FR_TIMEOUT";
 80034b8:	4b17      	ldr	r3, [pc, #92]	; (8003518 <getFresultString+0x104>)
 80034ba:	e008      	b.n	80034ce <getFresultString+0xba>
        case FR_LOCKED:               return "FR_LOCKED";
 80034bc:	4b17      	ldr	r3, [pc, #92]	; (800351c <getFresultString+0x108>)
 80034be:	e006      	b.n	80034ce <getFresultString+0xba>
        case FR_NOT_ENOUGH_CORE:      return "FR_NOT_ENOUGH_CORE";
 80034c0:	4b17      	ldr	r3, [pc, #92]	; (8003520 <getFresultString+0x10c>)
 80034c2:	e004      	b.n	80034ce <getFresultString+0xba>
        case FR_TOO_MANY_OPEN_FILES:  return "FR_TOO_MANY_OPEN_FILES";
 80034c4:	4b17      	ldr	r3, [pc, #92]	; (8003524 <getFresultString+0x110>)
 80034c6:	e002      	b.n	80034ce <getFresultString+0xba>
        case FR_INVALID_PARAMETER:    return "FR_INVALID_PARAMETER";
 80034c8:	4b17      	ldr	r3, [pc, #92]	; (8003528 <getFresultString+0x114>)
 80034ca:	e000      	b.n	80034ce <getFresultString+0xba>
        default:                      return "Unknown Error";
 80034cc:	4b17      	ldr	r3, [pc, #92]	; (800352c <getFresultString+0x118>)
    }
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	0800f920 	.word	0x0800f920
 80034e0:	0800f928 	.word	0x0800f928
 80034e4:	0800f934 	.word	0x0800f934
 80034e8:	0800f940 	.word	0x0800f940
 80034ec:	0800f950 	.word	0x0800f950
 80034f0:	0800f95c 	.word	0x0800f95c
 80034f4:	0800f968 	.word	0x0800f968
 80034f8:	0800f978 	.word	0x0800f978
 80034fc:	0800f984 	.word	0x0800f984
 8003500:	0800f990 	.word	0x0800f990
 8003504:	0800f9a4 	.word	0x0800f9a4
 8003508:	0800f9b8 	.word	0x0800f9b8
 800350c:	0800f9cc 	.word	0x0800f9cc
 8003510:	0800f9dc 	.word	0x0800f9dc
 8003514:	0800f9f0 	.word	0x0800f9f0
 8003518:	0800fa00 	.word	0x0800fa00
 800351c:	0800fa0c 	.word	0x0800fa0c
 8003520:	0800fa18 	.word	0x0800fa18
 8003524:	0800fa2c 	.word	0x0800fa2c
 8003528:	0800fa44 	.word	0x0800fa44
 800352c:	0800fa5c 	.word	0x0800fa5c

08003530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003536:	2300      	movs	r3, #0
 8003538:	607b      	str	r3, [r7, #4]
 800353a:	4b10      	ldr	r3, [pc, #64]	; (800357c <HAL_MspInit+0x4c>)
 800353c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800353e:	4a0f      	ldr	r2, [pc, #60]	; (800357c <HAL_MspInit+0x4c>)
 8003540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003544:	6453      	str	r3, [r2, #68]	; 0x44
 8003546:	4b0d      	ldr	r3, [pc, #52]	; (800357c <HAL_MspInit+0x4c>)
 8003548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800354e:	607b      	str	r3, [r7, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003552:	2300      	movs	r3, #0
 8003554:	603b      	str	r3, [r7, #0]
 8003556:	4b09      	ldr	r3, [pc, #36]	; (800357c <HAL_MspInit+0x4c>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	4a08      	ldr	r2, [pc, #32]	; (800357c <HAL_MspInit+0x4c>)
 800355c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003560:	6413      	str	r3, [r2, #64]	; 0x40
 8003562:	4b06      	ldr	r3, [pc, #24]	; (800357c <HAL_MspInit+0x4c>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800356a:	603b      	str	r3, [r7, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800356e:	bf00      	nop
 8003570:	370c      	adds	r7, #12
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40023800 	.word	0x40023800

08003580 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b08a      	sub	sp, #40	; 0x28
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003588:	f107 0314 	add.w	r3, r7, #20
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
 8003590:	605a      	str	r2, [r3, #4]
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	60da      	str	r2, [r3, #12]
 8003596:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4a17      	ldr	r2, [pc, #92]	; (80035fc <HAL_ADC_MspInit+0x7c>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d127      	bne.n	80035f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
 80035a6:	4b16      	ldr	r3, [pc, #88]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	4a15      	ldr	r2, [pc, #84]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035b0:	6453      	str	r3, [r2, #68]	; 0x44
 80035b2:	4b13      	ldr	r3, [pc, #76]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ba:	613b      	str	r3, [r7, #16]
 80035bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
 80035c2:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	6313      	str	r3, [r2, #48]	; 0x30
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <HAL_ADC_MspInit+0x80>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	60fb      	str	r3, [r7, #12]
 80035d8:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN0_INT_Pin|ADC1_IN1_INT_Pin|ADC1_IN2_INT_Pin|ADC1_IN3_INT_Pin;
 80035da:	230f      	movs	r3, #15
 80035dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035de:	2303      	movs	r3, #3
 80035e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e6:	f107 0314 	add.w	r3, r7, #20
 80035ea:	4619      	mov	r1, r3
 80035ec:	4805      	ldr	r0, [pc, #20]	; (8003604 <HAL_ADC_MspInit+0x84>)
 80035ee:	f002 f82b 	bl	8005648 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80035f2:	bf00      	nop
 80035f4:	3728      	adds	r7, #40	; 0x28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40012000 	.word	0x40012000
 8003600:	40023800 	.word	0x40023800
 8003604:	40020000 	.word	0x40020000

08003608 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08c      	sub	sp, #48	; 0x30
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003610:	f107 031c 	add.w	r3, r7, #28
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	609a      	str	r2, [r3, #8]
 800361c:	60da      	str	r2, [r3, #12]
 800361e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a3b      	ldr	r2, [pc, #236]	; (8003714 <HAL_I2C_MspInit+0x10c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d12c      	bne.n	8003684 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800362a:	2300      	movs	r3, #0
 800362c:	61bb      	str	r3, [r7, #24]
 800362e:	4b3a      	ldr	r3, [pc, #232]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003632:	4a39      	ldr	r2, [pc, #228]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003634:	f043 0302 	orr.w	r3, r3, #2
 8003638:	6313      	str	r3, [r2, #48]	; 0x30
 800363a:	4b37      	ldr	r3, [pc, #220]	; (8003718 <HAL_I2C_MspInit+0x110>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	61bb      	str	r3, [r7, #24]
 8003644:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_OLED_Pin|SDA_OLED_Pin;
 8003646:	23c0      	movs	r3, #192	; 0xc0
 8003648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800364a:	2312      	movs	r3, #18
 800364c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800364e:	2300      	movs	r3, #0
 8003650:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003652:	2303      	movs	r3, #3
 8003654:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003656:	2304      	movs	r3, #4
 8003658:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800365a:	f107 031c 	add.w	r3, r7, #28
 800365e:	4619      	mov	r1, r3
 8003660:	482e      	ldr	r0, [pc, #184]	; (800371c <HAL_I2C_MspInit+0x114>)
 8003662:	f001 fff1 	bl	8005648 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
 800366a:	4b2b      	ldr	r3, [pc, #172]	; (8003718 <HAL_I2C_MspInit+0x110>)
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	4a2a      	ldr	r2, [pc, #168]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003670:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003674:	6413      	str	r3, [r2, #64]	; 0x40
 8003676:	4b28      	ldr	r3, [pc, #160]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367e:	617b      	str	r3, [r7, #20]
 8003680:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003682:	e042      	b.n	800370a <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a25      	ldr	r2, [pc, #148]	; (8003720 <HAL_I2C_MspInit+0x118>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d13d      	bne.n	800370a <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	4b21      	ldr	r3, [pc, #132]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003696:	4a20      	ldr	r2, [pc, #128]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	6313      	str	r3, [r2, #48]	; 0x30
 800369e:	4b1e      	ldr	r3, [pc, #120]	; (8003718 <HAL_I2C_MspInit+0x110>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SCL_ADS_Pin;
 80036aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036b0:	2312      	movs	r3, #18
 80036b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b4:	2300      	movs	r3, #0
 80036b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036b8:	2303      	movs	r3, #3
 80036ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80036bc:	2304      	movs	r3, #4
 80036be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCL_ADS_GPIO_Port, &GPIO_InitStruct);
 80036c0:	f107 031c 	add.w	r3, r7, #28
 80036c4:	4619      	mov	r1, r3
 80036c6:	4815      	ldr	r0, [pc, #84]	; (800371c <HAL_I2C_MspInit+0x114>)
 80036c8:	f001 ffbe 	bl	8005648 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SDA_ADS_Pin;
 80036cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036d2:	2312      	movs	r3, #18
 80036d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d6:	2300      	movs	r3, #0
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036da:	2303      	movs	r3, #3
 80036dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80036de:	2309      	movs	r3, #9
 80036e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SDA_ADS_GPIO_Port, &GPIO_InitStruct);
 80036e2:	f107 031c 	add.w	r3, r7, #28
 80036e6:	4619      	mov	r1, r3
 80036e8:	480c      	ldr	r0, [pc, #48]	; (800371c <HAL_I2C_MspInit+0x114>)
 80036ea:	f001 ffad 	bl	8005648 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	4b09      	ldr	r3, [pc, #36]	; (8003718 <HAL_I2C_MspInit+0x110>)
 80036f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f6:	4a08      	ldr	r2, [pc, #32]	; (8003718 <HAL_I2C_MspInit+0x110>)
 80036f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80036fc:	6413      	str	r3, [r2, #64]	; 0x40
 80036fe:	4b06      	ldr	r3, [pc, #24]	; (8003718 <HAL_I2C_MspInit+0x110>)
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
}
 800370a:	bf00      	nop
 800370c:	3730      	adds	r7, #48	; 0x30
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	40005400 	.word	0x40005400
 8003718:	40023800 	.word	0x40023800
 800371c:	40020400 	.word	0x40020400
 8003720:	40005800 	.word	0x40005800

08003724 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800372c:	f107 0308 	add.w	r3, r7, #8
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	605a      	str	r2, [r3, #4]
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	60da      	str	r2, [r3, #12]
 800373a:	611a      	str	r2, [r3, #16]
 800373c:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a0c      	ldr	r2, [pc, #48]	; (8003774 <HAL_RTC_MspInit+0x50>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d111      	bne.n	800376c <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003748:	2302      	movs	r3, #2
 800374a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800374c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003750:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003752:	f107 0308 	add.w	r3, r7, #8
 8003756:	4618      	mov	r0, r3
 8003758:	f003 fec2 	bl	80074e0 <HAL_RCCEx_PeriphCLKConfig>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003762:	f7fe fe95 	bl	8002490 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003766:	4b04      	ldr	r3, [pc, #16]	; (8003778 <HAL_RTC_MspInit+0x54>)
 8003768:	2201      	movs	r2, #1
 800376a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800376c:	bf00      	nop
 800376e:	3720      	adds	r7, #32
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40002800 	.word	0x40002800
 8003778:	42470e3c 	.word	0x42470e3c

0800377c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b08a      	sub	sp, #40	; 0x28
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003784:	f107 0314 	add.w	r3, r7, #20
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	605a      	str	r2, [r3, #4]
 800378e:	609a      	str	r2, [r3, #8]
 8003790:	60da      	str	r2, [r3, #12]
 8003792:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a21      	ldr	r2, [pc, #132]	; (8003820 <HAL_SPI_MspInit+0xa4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d13b      	bne.n	8003816 <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	4a1f      	ldr	r2, [pc, #124]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037ac:	6453      	str	r3, [r2, #68]	; 0x44
 80037ae:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ba:	2300      	movs	r3, #0
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	4b19      	ldr	r3, [pc, #100]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	4a18      	ldr	r2, [pc, #96]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	6313      	str	r3, [r2, #48]	; 0x30
 80037ca:	4b16      	ldr	r3, [pc, #88]	; (8003824 <HAL_SPI_MspInit+0xa8>)
 80037cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	60fb      	str	r3, [r7, #12]
 80037d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_SD_Pin;
 80037d6:	2320      	movs	r3, #32
 80037d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037da:	2302      	movs	r3, #2
 80037dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037de:	2300      	movs	r3, #0
 80037e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037e2:	2303      	movs	r3, #3
 80037e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037e6:	2305      	movs	r3, #5
 80037e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SCK_SD_GPIO_Port, &GPIO_InitStruct);
 80037ea:	f107 0314 	add.w	r3, r7, #20
 80037ee:	4619      	mov	r1, r3
 80037f0:	480d      	ldr	r0, [pc, #52]	; (8003828 <HAL_SPI_MspInit+0xac>)
 80037f2:	f001 ff29 	bl	8005648 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_SD_Pin|MOSI_SD_Pin;
 80037f6:	23c0      	movs	r3, #192	; 0xc0
 80037f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037fa:	2302      	movs	r3, #2
 80037fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037fe:	2301      	movs	r3, #1
 8003800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003802:	2303      	movs	r3, #3
 8003804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003806:	2305      	movs	r3, #5
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380a:	f107 0314 	add.w	r3, r7, #20
 800380e:	4619      	mov	r1, r3
 8003810:	4805      	ldr	r0, [pc, #20]	; (8003828 <HAL_SPI_MspInit+0xac>)
 8003812:	f001 ff19 	bl	8005648 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003816:	bf00      	nop
 8003818:	3728      	adds	r7, #40	; 0x28
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	40013000 	.word	0x40013000
 8003824:	40023800 	.word	0x40023800
 8003828:	40020000 	.word	0x40020000

0800382c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b08a      	sub	sp, #40	; 0x28
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	f107 0314 	add.w	r3, r7, #20
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	60da      	str	r2, [r3, #12]
 8003842:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a21      	ldr	r2, [pc, #132]	; (80038d0 <HAL_TIM_Encoder_MspInit+0xa4>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d13c      	bne.n	80038c8 <HAL_TIM_Encoder_MspInit+0x9c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	4b20      	ldr	r3, [pc, #128]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003856:	4a1f      	ldr	r2, [pc, #124]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	6453      	str	r3, [r2, #68]	; 0x44
 800385e:	4b1d      	ldr	r3, [pc, #116]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	613b      	str	r3, [r7, #16]
 8003868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
 800386e:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8003874:	f043 0301 	orr.w	r3, r3, #1
 8003878:	6313      	str	r3, [r2, #48]	; 0x30
 800387a:	4b16      	ldr	r3, [pc, #88]	; (80038d4 <HAL_TIM_Encoder_MspInit+0xa8>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8003886:	f44f 7340 	mov.w	r3, #768	; 0x300
 800388a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388c:	2302      	movs	r3, #2
 800388e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003894:	2300      	movs	r3, #0
 8003896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003898:	2301      	movs	r3, #1
 800389a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389c:	f107 0314 	add.w	r3, r7, #20
 80038a0:	4619      	mov	r1, r3
 80038a2:	480d      	ldr	r0, [pc, #52]	; (80038d8 <HAL_TIM_Encoder_MspInit+0xac>)
 80038a4:	f001 fed0 	bl	8005648 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80038a8:	2200      	movs	r2, #0
 80038aa:	2100      	movs	r1, #0
 80038ac:	2019      	movs	r0, #25
 80038ae:	f001 fe94 	bl	80055da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80038b2:	2019      	movs	r0, #25
 80038b4:	f001 fead 	bl	8005612 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80038b8:	2200      	movs	r2, #0
 80038ba:	2100      	movs	r1, #0
 80038bc:	201a      	movs	r0, #26
 80038be:	f001 fe8c 	bl	80055da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80038c2:	201a      	movs	r0, #26
 80038c4:	f001 fea5 	bl	8005612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80038c8:	bf00      	nop
 80038ca:	3728      	adds	r7, #40	; 0x28
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40010000 	.word	0x40010000
 80038d4:	40023800 	.word	0x40023800
 80038d8:	40020000 	.word	0x40020000

080038dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038ec:	d116      	bne.n	800391c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	4b28      	ldr	r3, [pc, #160]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	4a27      	ldr	r2, [pc, #156]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 80038f8:	f043 0301 	orr.w	r3, r3, #1
 80038fc:	6413      	str	r3, [r2, #64]	; 0x40
 80038fe:	4b25      	ldr	r3, [pc, #148]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800390a:	2200      	movs	r2, #0
 800390c:	2100      	movs	r1, #0
 800390e:	201c      	movs	r0, #28
 8003910:	f001 fe63 	bl	80055da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003914:	201c      	movs	r0, #28
 8003916:	f001 fe7c 	bl	8005612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800391a:	e036      	b.n	800398a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM10)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a1d      	ldr	r2, [pc, #116]	; (8003998 <HAL_TIM_Base_MspInit+0xbc>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d116      	bne.n	8003954 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003926:	2300      	movs	r3, #0
 8003928:	613b      	str	r3, [r7, #16]
 800392a:	4b1a      	ldr	r3, [pc, #104]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	4a19      	ldr	r2, [pc, #100]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003934:	6453      	str	r3, [r2, #68]	; 0x44
 8003936:	4b17      	ldr	r3, [pc, #92]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003942:	2200      	movs	r2, #0
 8003944:	2100      	movs	r1, #0
 8003946:	2019      	movs	r0, #25
 8003948:	f001 fe47 	bl	80055da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800394c:	2019      	movs	r0, #25
 800394e:	f001 fe60 	bl	8005612 <HAL_NVIC_EnableIRQ>
}
 8003952:	e01a      	b.n	800398a <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a10      	ldr	r2, [pc, #64]	; (800399c <HAL_TIM_Base_MspInit+0xc0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d115      	bne.n	800398a <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003966:	4a0b      	ldr	r2, [pc, #44]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800396c:	6453      	str	r3, [r2, #68]	; 0x44
 800396e:	4b09      	ldr	r3, [pc, #36]	; (8003994 <HAL_TIM_Base_MspInit+0xb8>)
 8003970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003972:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800397a:	2200      	movs	r2, #0
 800397c:	2100      	movs	r1, #0
 800397e:	201a      	movs	r0, #26
 8003980:	f001 fe2b 	bl	80055da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003984:	201a      	movs	r0, #26
 8003986:	f001 fe44 	bl	8005612 <HAL_NVIC_EnableIRQ>
}
 800398a:	bf00      	nop
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800
 8003998:	40014400 	.word	0x40014400
 800399c:	40014800 	.word	0x40014800

080039a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08a      	sub	sp, #40	; 0x28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	605a      	str	r2, [r3, #4]
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	60da      	str	r2, [r3, #12]
 80039b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a19      	ldr	r2, [pc, #100]	; (8003a24 <HAL_UART_MspInit+0x84>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d12c      	bne.n	8003a1c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	613b      	str	r3, [r7, #16]
 80039c6:	4b18      	ldr	r3, [pc, #96]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039cc:	f043 0320 	orr.w	r3, r3, #32
 80039d0:	6453      	str	r3, [r2, #68]	; 0x44
 80039d2:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	f003 0320 	and.w	r3, r3, #32
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039de:	2300      	movs	r3, #0
 80039e0:	60fb      	str	r3, [r7, #12]
 80039e2:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e6:	4a10      	ldr	r2, [pc, #64]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039e8:	f043 0301 	orr.w	r3, r3, #1
 80039ec:	6313      	str	r3, [r2, #48]	; 0x30
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <HAL_UART_MspInit+0x88>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	60fb      	str	r3, [r7, #12]
 80039f8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80039fa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80039fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003a0c:	2308      	movs	r3, #8
 8003a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a10:	f107 0314 	add.w	r3, r7, #20
 8003a14:	4619      	mov	r1, r3
 8003a16:	4805      	ldr	r0, [pc, #20]	; (8003a2c <HAL_UART_MspInit+0x8c>)
 8003a18:	f001 fe16 	bl	8005648 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003a1c:	bf00      	nop
 8003a1e:	3728      	adds	r7, #40	; 0x28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40011400 	.word	0x40011400
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40020000 	.word	0x40020000

08003a30 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8003a34:	4b0e      	ldr	r3, [pc, #56]	; (8003a70 <SDTimer_Handler+0x40>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d006      	beq.n	8003a4c <SDTimer_Handler+0x1c>
    Timer1--;
 8003a3e:	4b0c      	ldr	r3, [pc, #48]	; (8003a70 <SDTimer_Handler+0x40>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	3b01      	subs	r3, #1
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <SDTimer_Handler+0x40>)
 8003a4a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8003a4c:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <SDTimer_Handler+0x44>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d006      	beq.n	8003a64 <SDTimer_Handler+0x34>
    Timer2--;
 8003a56:	4b07      	ldr	r3, [pc, #28]	; (8003a74 <SDTimer_Handler+0x44>)
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	4b04      	ldr	r3, [pc, #16]	; (8003a74 <SDTimer_Handler+0x44>)
 8003a62:	701a      	strb	r2, [r3, #0]
}
 8003a64:	bf00      	nop
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	2001992f 	.word	0x2001992f
 8003a74:	20019930 	.word	0x20019930

08003a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a7c:	e7fe      	b.n	8003a7c <NMI_Handler+0x4>

08003a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a82:	e7fe      	b.n	8003a82 <HardFault_Handler+0x4>

08003a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a88:	e7fe      	b.n	8003a88 <MemManage_Handler+0x4>

08003a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a8e:	e7fe      	b.n	8003a8e <BusFault_Handler+0x4>

08003a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a94:	e7fe      	b.n	8003a94 <UsageFault_Handler+0x4>

08003a96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a96:	b480      	push	{r7}
 8003a98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003aa8:	bf00      	nop
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab0:	4770      	bx	lr

08003ab2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ab6:	bf00      	nop
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8003ac4:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <SysTick_Handler+0x30>)
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	3301      	adds	r3, #1
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	4b08      	ldr	r3, [pc, #32]	; (8003af0 <SysTick_Handler+0x30>)
 8003ad0:	701a      	strb	r2, [r3, #0]
	  if(FatFsCnt >= 10)
 8003ad2:	4b07      	ldr	r3, [pc, #28]	; (8003af0 <SysTick_Handler+0x30>)
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b09      	cmp	r3, #9
 8003ada:	d904      	bls.n	8003ae6 <SysTick_Handler+0x26>
	  {
	    FatFsCnt = 0;
 8003adc:	4b04      	ldr	r3, [pc, #16]	; (8003af0 <SysTick_Handler+0x30>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
	    SDTimer_Handler();
 8003ae2:	f7ff ffa5 	bl	8003a30 <SDTimer_Handler>
	  }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ae6:	f001 f89b 	bl	8004c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003aea:	bf00      	nop
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	2001992e 	.word	0x2001992e

08003af4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8003af8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003afc:	f001 ff5a 	bl	80059b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003b00:	bf00      	nop
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b08:	4803      	ldr	r0, [pc, #12]	; (8003b18 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8003b0a:	f005 f8ef 	bl	8008cec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8003b0e:	4803      	ldr	r0, [pc, #12]	; (8003b1c <TIM1_UP_TIM10_IRQHandler+0x18>)
 8003b10:	f005 f8ec 	bl	8008cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003b14:	bf00      	nop
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	20000c00 	.word	0x20000c00
 8003b1c:	20000c90 	.word	0x20000c90

08003b20 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b24:	4803      	ldr	r0, [pc, #12]	; (8003b34 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8003b26:	f005 f8e1 	bl	8008cec <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8003b2a:	4803      	ldr	r0, [pc, #12]	; (8003b38 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8003b2c:	f005 f8de 	bl	8008cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003b30:	bf00      	nop
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	20000c00 	.word	0x20000c00
 8003b38:	20000cd8 	.word	0x20000cd8

08003b3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003b40:	4802      	ldr	r0, [pc, #8]	; (8003b4c <TIM2_IRQHandler+0x10>)
 8003b42:	f005 f8d3 	bl	8008cec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003b46:	bf00      	nop
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	20000c48 	.word	0x20000c48

08003b50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  return 1;
 8003b54:	2301      	movs	r3, #1
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <_kill>:

int _kill(int pid, int sig)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003b6a:	f009 fd19 	bl	800d5a0 <__errno>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2216      	movs	r2, #22
 8003b72:	601a      	str	r2, [r3, #0]
  return -1;
 8003b74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <_exit>:

void _exit (int status)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003b88:	f04f 31ff 	mov.w	r1, #4294967295
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f7ff ffe7 	bl	8003b60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003b92:	e7fe      	b.n	8003b92 <_exit+0x12>

08003b94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	617b      	str	r3, [r7, #20]
 8003ba4:	e00a      	b.n	8003bbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003ba6:	f3af 8000 	nop.w
 8003baa:	4601      	mov	r1, r0
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	60ba      	str	r2, [r7, #8]
 8003bb2:	b2ca      	uxtb	r2, r1
 8003bb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	617b      	str	r3, [r7, #20]
 8003bbc:	697a      	ldr	r2, [r7, #20]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	dbf0      	blt.n	8003ba6 <_read+0x12>
  }

  return len;
 8003bc4:	687b      	ldr	r3, [r7, #4]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3718      	adds	r7, #24
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}

08003bce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	60f8      	str	r0, [r7, #12]
 8003bd6:	60b9      	str	r1, [r7, #8]
 8003bd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bda:	2300      	movs	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	e009      	b.n	8003bf4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003be0:	68bb      	ldr	r3, [r7, #8]
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	60ba      	str	r2, [r7, #8]
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	617b      	str	r3, [r7, #20]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	dbf1      	blt.n	8003be0 <_write+0x12>
  }
  return len;
 8003bfc:	687b      	ldr	r3, [r7, #4]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <_close>:

int _close(int file)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	b083      	sub	sp, #12
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	6078      	str	r0, [r7, #4]
 8003c26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003c2e:	605a      	str	r2, [r3, #4]
  return 0;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <_isatty>:

int _isatty(int file)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003c46:	2301      	movs	r3, #1
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b085      	sub	sp, #20
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3714      	adds	r7, #20
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
	...

08003c70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c78:	4a14      	ldr	r2, [pc, #80]	; (8003ccc <_sbrk+0x5c>)
 8003c7a:	4b15      	ldr	r3, [pc, #84]	; (8003cd0 <_sbrk+0x60>)
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c84:	4b13      	ldr	r3, [pc, #76]	; (8003cd4 <_sbrk+0x64>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d102      	bne.n	8003c92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c8c:	4b11      	ldr	r3, [pc, #68]	; (8003cd4 <_sbrk+0x64>)
 8003c8e:	4a12      	ldr	r2, [pc, #72]	; (8003cd8 <_sbrk+0x68>)
 8003c90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c92:	4b10      	ldr	r3, [pc, #64]	; (8003cd4 <_sbrk+0x64>)
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4413      	add	r3, r2
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d207      	bcs.n	8003cb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ca0:	f009 fc7e 	bl	800d5a0 <__errno>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	220c      	movs	r2, #12
 8003ca8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003caa:	f04f 33ff 	mov.w	r3, #4294967295
 8003cae:	e009      	b.n	8003cc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003cb0:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <_sbrk+0x64>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003cb6:	4b07      	ldr	r3, [pc, #28]	; (8003cd4 <_sbrk+0x64>)
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	4a05      	ldr	r2, [pc, #20]	; (8003cd4 <_sbrk+0x64>)
 8003cc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	20020000 	.word	0x20020000
 8003cd0:	00000400 	.word	0x00000400
 8003cd4:	20019934 	.word	0x20019934
 8003cd8:	20019ed8 	.word	0x20019ed8

08003cdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ce0:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <SystemInit+0x20>)
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce6:	4a05      	ldr	r2, [pc, #20]	; (8003cfc <SystemInit+0x20>)
 8003ce8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003cec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003cf0:	bf00      	nop
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8003d08:	f000 ff9e 	bl	8004c48 <HAL_GetTick>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	4a04      	ldr	r2, [pc, #16]	; (8003d20 <SPI_Timer_On+0x20>)
 8003d10:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8003d12:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <SPI_Timer_On+0x24>)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6013      	str	r3, [r2, #0]
}
 8003d18:	bf00      	nop
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	2001993c 	.word	0x2001993c
 8003d24:	20019940 	.word	0x20019940

08003d28 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8003d2c:	f000 ff8c 	bl	8004c48 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	4b06      	ldr	r3, [pc, #24]	; (8003d4c <SPI_Timer_Status+0x24>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	1ad2      	subs	r2, r2, r3
 8003d38:	4b05      	ldr	r3, [pc, #20]	; (8003d50 <SPI_Timer_Status+0x28>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	bf34      	ite	cc
 8003d40:	2301      	movcc	r3, #1
 8003d42:	2300      	movcs	r3, #0
 8003d44:	b2db      	uxtb	r3, r3
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	2001993c 	.word	0x2001993c
 8003d50:	20019940 	.word	0x20019940

08003d54 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af02      	add	r7, sp, #8
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8003d5e:	f107 020f 	add.w	r2, r7, #15
 8003d62:	1df9      	adds	r1, r7, #7
 8003d64:	2332      	movs	r3, #50	; 0x32
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	2301      	movs	r3, #1
 8003d6a:	4804      	ldr	r0, [pc, #16]	; (8003d7c <xchg_spi+0x28>)
 8003d6c:	f004 f96b 	bl	8008046 <HAL_SPI_TransmitReceive>
    return rxDat;
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20000ba8 	.word	0x20000ba8

08003d80 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8003d80:	b590      	push	{r4, r7, lr}
 8003d82:	b085      	sub	sp, #20
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	60fb      	str	r3, [r7, #12]
 8003d8e:	e00a      	b.n	8003da6 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	18d4      	adds	r4, r2, r3
 8003d96:	20ff      	movs	r0, #255	; 0xff
 8003d98:	f7ff ffdc 	bl	8003d54 <xchg_spi>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3301      	adds	r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d3f0      	bcc.n	8003d90 <rcvr_spi_multi+0x10>
	}
}
 8003dae:	bf00      	nop
 8003db0:	bf00      	nop
 8003db2:	3714      	adds	r7, #20
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd90      	pop	{r4, r7, pc}

08003db8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	4803      	ldr	r0, [pc, #12]	; (8003ddc <xmit_spi_multi+0x24>)
 8003dce:	f003 fffe 	bl	8007dce <HAL_SPI_Transmit>
}
 8003dd2:	bf00      	nop
 8003dd4:	3708      	adds	r7, #8
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000ba8 	.word	0x20000ba8

08003de0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b086      	sub	sp, #24
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8003de8:	f000 ff2e 	bl	8004c48 <HAL_GetTick>
 8003dec:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8003df2:	20ff      	movs	r0, #255	; 0xff
 8003df4:	f7ff ffae 	bl	8003d54 <xchg_spi>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	2bff      	cmp	r3, #255	; 0xff
 8003e00:	d007      	beq.n	8003e12 <wait_ready+0x32>
 8003e02:	f000 ff21 	bl	8004c48 <HAL_GetTick>
 8003e06:	4602      	mov	r2, r0
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	1ad3      	subs	r3, r2, r3
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d8ef      	bhi.n	8003df2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8003e12:	7bfb      	ldrb	r3, [r7, #15]
 8003e14:	2bff      	cmp	r3, #255	; 0xff
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	2110      	movs	r1, #16
 8003e30:	4803      	ldr	r0, [pc, #12]	; (8003e40 <despiselect+0x18>)
 8003e32:	f001 fda5 	bl	8005980 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8003e36:	20ff      	movs	r0, #255	; 0xff
 8003e38:	f7ff ff8c 	bl	8003d54 <xchg_spi>

}
 8003e3c:	bf00      	nop
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	40020000 	.word	0x40020000

08003e44 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8003e48:	2200      	movs	r2, #0
 8003e4a:	2110      	movs	r1, #16
 8003e4c:	4809      	ldr	r0, [pc, #36]	; (8003e74 <spiselect+0x30>)
 8003e4e:	f001 fd97 	bl	8005980 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8003e52:	20ff      	movs	r0, #255	; 0xff
 8003e54:	f7ff ff7e 	bl	8003d54 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8003e58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003e5c:	f7ff ffc0 	bl	8003de0 <wait_ready>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d001      	beq.n	8003e6a <spiselect+0x26>
 8003e66:	2301      	movs	r3, #1
 8003e68:	e002      	b.n	8003e70 <spiselect+0x2c>

	despiselect();
 8003e6a:	f7ff ffdd 	bl	8003e28 <despiselect>
	return 0;	/* Timeout */
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	bd80      	pop	{r7, pc}
 8003e74:	40020000 	.word	0x40020000

08003e78 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8003e82:	20c8      	movs	r0, #200	; 0xc8
 8003e84:	f7ff ff3c 	bl	8003d00 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8003e88:	20ff      	movs	r0, #255	; 0xff
 8003e8a:	f7ff ff63 	bl	8003d54 <xchg_spi>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
 8003e94:	2bff      	cmp	r3, #255	; 0xff
 8003e96:	d104      	bne.n	8003ea2 <rcvr_datablock+0x2a>
 8003e98:	f7ff ff46 	bl	8003d28 <SPI_Timer_Status>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1f2      	bne.n	8003e88 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	2bfe      	cmp	r3, #254	; 0xfe
 8003ea6:	d001      	beq.n	8003eac <rcvr_datablock+0x34>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	e00a      	b.n	8003ec2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8003eac:	6839      	ldr	r1, [r7, #0]
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ff66 	bl	8003d80 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8003eb4:	20ff      	movs	r0, #255	; 0xff
 8003eb6:	f7ff ff4d 	bl	8003d54 <xchg_spi>
 8003eba:	20ff      	movs	r0, #255	; 0xff
 8003ebc:	f7ff ff4a 	bl	8003d54 <xchg_spi>

	return 1;						/* Function succeeded */
 8003ec0:	2301      	movs	r3, #1
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8003ed6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003eda:	f7ff ff81 	bl	8003de0 <wait_ready>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d101      	bne.n	8003ee8 <xmit_datablock+0x1e>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	e01e      	b.n	8003f26 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8003ee8:	78fb      	ldrb	r3, [r7, #3]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff ff32 	bl	8003d54 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8003ef0:	78fb      	ldrb	r3, [r7, #3]
 8003ef2:	2bfd      	cmp	r3, #253	; 0xfd
 8003ef4:	d016      	beq.n	8003f24 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8003ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7ff ff5c 	bl	8003db8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8003f00:	20ff      	movs	r0, #255	; 0xff
 8003f02:	f7ff ff27 	bl	8003d54 <xchg_spi>
 8003f06:	20ff      	movs	r0, #255	; 0xff
 8003f08:	f7ff ff24 	bl	8003d54 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8003f0c:	20ff      	movs	r0, #255	; 0xff
 8003f0e:	f7ff ff21 	bl	8003d54 <xchg_spi>
 8003f12:	4603      	mov	r3, r0
 8003f14:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	f003 031f 	and.w	r3, r3, #31
 8003f1c:	2b05      	cmp	r3, #5
 8003f1e:	d001      	beq.n	8003f24 <xmit_datablock+0x5a>
 8003f20:	2300      	movs	r3, #0
 8003f22:	e000      	b.n	8003f26 <xmit_datablock+0x5c>
	}
	return 1;
 8003f24:	2301      	movs	r3, #1
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	4603      	mov	r3, r0
 8003f36:	6039      	str	r1, [r7, #0]
 8003f38:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8003f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da0e      	bge.n	8003f60 <send_cmd+0x32>
		cmd &= 0x7F;
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f48:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	2037      	movs	r0, #55	; 0x37
 8003f4e:	f7ff ffee 	bl	8003f2e <send_cmd>
 8003f52:	4603      	mov	r3, r0
 8003f54:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003f56:	7bbb      	ldrb	r3, [r7, #14]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d901      	bls.n	8003f60 <send_cmd+0x32>
 8003f5c:	7bbb      	ldrb	r3, [r7, #14]
 8003f5e:	e051      	b.n	8004004 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003f60:	79fb      	ldrb	r3, [r7, #7]
 8003f62:	2b0c      	cmp	r3, #12
 8003f64:	d008      	beq.n	8003f78 <send_cmd+0x4a>
		despiselect();
 8003f66:	f7ff ff5f 	bl	8003e28 <despiselect>
		if (!spiselect()) return 0xFF;
 8003f6a:	f7ff ff6b 	bl	8003e44 <spiselect>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <send_cmd+0x4a>
 8003f74:	23ff      	movs	r3, #255	; 0xff
 8003f76:	e045      	b.n	8004004 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003f78:	79fb      	ldrb	r3, [r7, #7]
 8003f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fee7 	bl	8003d54 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	0e1b      	lsrs	r3, r3, #24
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff fee1 	bl	8003d54 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7ff fedb 	bl	8003d54 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	0a1b      	lsrs	r3, r3, #8
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fed5 	bl	8003d54 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fed0 	bl	8003d54 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003fb8:	79fb      	ldrb	r3, [r7, #7]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d101      	bne.n	8003fc2 <send_cmd+0x94>
 8003fbe:	2395      	movs	r3, #149	; 0x95
 8003fc0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003fc2:	79fb      	ldrb	r3, [r7, #7]
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d101      	bne.n	8003fcc <send_cmd+0x9e>
 8003fc8:	2387      	movs	r3, #135	; 0x87
 8003fca:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7ff fec0 	bl	8003d54 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003fd4:	79fb      	ldrb	r3, [r7, #7]
 8003fd6:	2b0c      	cmp	r3, #12
 8003fd8:	d102      	bne.n	8003fe0 <send_cmd+0xb2>
 8003fda:	20ff      	movs	r0, #255	; 0xff
 8003fdc:	f7ff feba 	bl	8003d54 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8003fe0:	230a      	movs	r3, #10
 8003fe2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8003fe4:	20ff      	movs	r0, #255	; 0xff
 8003fe6:	f7ff feb5 	bl	8003d54 <xchg_spi>
 8003fea:	4603      	mov	r3, r0
 8003fec:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8003fee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	da05      	bge.n	8004002 <send_cmd+0xd4>
 8003ff6:	7bfb      	ldrb	r3, [r7, #15]
 8003ff8:	3b01      	subs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1f0      	bne.n	8003fe4 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004002:	7bbb      	ldrb	r3, [r7, #14]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800400c:	b590      	push	{r4, r7, lr}
 800400e:	b085      	sub	sp, #20
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <USER_SPI_initialize+0x14>
 800401c:	2301      	movs	r3, #1
 800401e:	e0d6      	b.n	80041ce <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004020:	4b6d      	ldr	r3, [pc, #436]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	b2db      	uxtb	r3, r3
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <USER_SPI_initialize+0x2a>
 800402e:	4b6a      	ldr	r3, [pc, #424]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	e0cb      	b.n	80041ce <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8004036:	4b69      	ldr	r3, [pc, #420]	; (80041dc <USER_SPI_initialize+0x1d0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8004040:	4b66      	ldr	r3, [pc, #408]	; (80041dc <USER_SPI_initialize+0x1d0>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8004048:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800404a:	230a      	movs	r3, #10
 800404c:	73fb      	strb	r3, [r7, #15]
 800404e:	e005      	b.n	800405c <USER_SPI_initialize+0x50>
 8004050:	20ff      	movs	r0, #255	; 0xff
 8004052:	f7ff fe7f 	bl	8003d54 <xchg_spi>
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	3b01      	subs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1f6      	bne.n	8004050 <USER_SPI_initialize+0x44>

	ty = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004066:	2100      	movs	r1, #0
 8004068:	2000      	movs	r0, #0
 800406a:	f7ff ff60 	bl	8003f2e <send_cmd>
 800406e:	4603      	mov	r3, r0
 8004070:	2b01      	cmp	r3, #1
 8004072:	f040 808b 	bne.w	800418c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004076:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800407a:	f7ff fe41 	bl	8003d00 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800407e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004082:	2008      	movs	r0, #8
 8004084:	f7ff ff53 	bl	8003f2e <send_cmd>
 8004088:	4603      	mov	r3, r0
 800408a:	2b01      	cmp	r3, #1
 800408c:	d151      	bne.n	8004132 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800408e:	2300      	movs	r3, #0
 8004090:	73fb      	strb	r3, [r7, #15]
 8004092:	e00d      	b.n	80040b0 <USER_SPI_initialize+0xa4>
 8004094:	7bfc      	ldrb	r4, [r7, #15]
 8004096:	20ff      	movs	r0, #255	; 0xff
 8004098:	f7ff fe5c 	bl	8003d54 <xchg_spi>
 800409c:	4603      	mov	r3, r0
 800409e:	461a      	mov	r2, r3
 80040a0:	f104 0310 	add.w	r3, r4, #16
 80040a4:	443b      	add	r3, r7
 80040a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80040aa:	7bfb      	ldrb	r3, [r7, #15]
 80040ac:	3301      	adds	r3, #1
 80040ae:	73fb      	strb	r3, [r7, #15]
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
 80040b2:	2b03      	cmp	r3, #3
 80040b4:	d9ee      	bls.n	8004094 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80040b6:	7abb      	ldrb	r3, [r7, #10]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d167      	bne.n	800418c <USER_SPI_initialize+0x180>
 80040bc:	7afb      	ldrb	r3, [r7, #11]
 80040be:	2baa      	cmp	r3, #170	; 0xaa
 80040c0:	d164      	bne.n	800418c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80040c2:	bf00      	nop
 80040c4:	f7ff fe30 	bl	8003d28 <SPI_Timer_Status>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d007      	beq.n	80040de <USER_SPI_initialize+0xd2>
 80040ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80040d2:	20a9      	movs	r0, #169	; 0xa9
 80040d4:	f7ff ff2b 	bl	8003f2e <send_cmd>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d1f2      	bne.n	80040c4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80040de:	f7ff fe23 	bl	8003d28 <SPI_Timer_Status>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d051      	beq.n	800418c <USER_SPI_initialize+0x180>
 80040e8:	2100      	movs	r1, #0
 80040ea:	203a      	movs	r0, #58	; 0x3a
 80040ec:	f7ff ff1f 	bl	8003f2e <send_cmd>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d14a      	bne.n	800418c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80040f6:	2300      	movs	r3, #0
 80040f8:	73fb      	strb	r3, [r7, #15]
 80040fa:	e00d      	b.n	8004118 <USER_SPI_initialize+0x10c>
 80040fc:	7bfc      	ldrb	r4, [r7, #15]
 80040fe:	20ff      	movs	r0, #255	; 0xff
 8004100:	f7ff fe28 	bl	8003d54 <xchg_spi>
 8004104:	4603      	mov	r3, r0
 8004106:	461a      	mov	r2, r3
 8004108:	f104 0310 	add.w	r3, r4, #16
 800410c:	443b      	add	r3, r7
 800410e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	3301      	adds	r3, #1
 8004116:	73fb      	strb	r3, [r7, #15]
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b03      	cmp	r3, #3
 800411c:	d9ee      	bls.n	80040fc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800411e:	7a3b      	ldrb	r3, [r7, #8]
 8004120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <USER_SPI_initialize+0x120>
 8004128:	230c      	movs	r3, #12
 800412a:	e000      	b.n	800412e <USER_SPI_initialize+0x122>
 800412c:	2304      	movs	r3, #4
 800412e:	737b      	strb	r3, [r7, #13]
 8004130:	e02c      	b.n	800418c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004132:	2100      	movs	r1, #0
 8004134:	20a9      	movs	r0, #169	; 0xa9
 8004136:	f7ff fefa 	bl	8003f2e <send_cmd>
 800413a:	4603      	mov	r3, r0
 800413c:	2b01      	cmp	r3, #1
 800413e:	d804      	bhi.n	800414a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004140:	2302      	movs	r3, #2
 8004142:	737b      	strb	r3, [r7, #13]
 8004144:	23a9      	movs	r3, #169	; 0xa9
 8004146:	73bb      	strb	r3, [r7, #14]
 8004148:	e003      	b.n	8004152 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800414a:	2301      	movs	r3, #1
 800414c:	737b      	strb	r3, [r7, #13]
 800414e:	2301      	movs	r3, #1
 8004150:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004152:	bf00      	nop
 8004154:	f7ff fde8 	bl	8003d28 <SPI_Timer_Status>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d007      	beq.n	800416e <USER_SPI_initialize+0x162>
 800415e:	7bbb      	ldrb	r3, [r7, #14]
 8004160:	2100      	movs	r1, #0
 8004162:	4618      	mov	r0, r3
 8004164:	f7ff fee3 	bl	8003f2e <send_cmd>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f2      	bne.n	8004154 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800416e:	f7ff fddb 	bl	8003d28 <SPI_Timer_Status>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d007      	beq.n	8004188 <USER_SPI_initialize+0x17c>
 8004178:	f44f 7100 	mov.w	r1, #512	; 0x200
 800417c:	2010      	movs	r0, #16
 800417e:	f7ff fed6 	bl	8003f2e <send_cmd>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <USER_SPI_initialize+0x180>
				ty = 0;
 8004188:	2300      	movs	r3, #0
 800418a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800418c:	4a14      	ldr	r2, [pc, #80]	; (80041e0 <USER_SPI_initialize+0x1d4>)
 800418e:	7b7b      	ldrb	r3, [r7, #13]
 8004190:	7013      	strb	r3, [r2, #0]
	despiselect();
 8004192:	f7ff fe49 	bl	8003e28 <despiselect>

	if (ty) {			/* OK */
 8004196:	7b7b      	ldrb	r3, [r7, #13]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d012      	beq.n	80041c2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800419c:	4b0f      	ldr	r3, [pc, #60]	; (80041dc <USER_SPI_initialize+0x1d0>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80041a6:	4b0d      	ldr	r3, [pc, #52]	; (80041dc <USER_SPI_initialize+0x1d0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0210 	orr.w	r2, r2, #16
 80041ae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80041b0:	4b09      	ldr	r3, [pc, #36]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	4b06      	ldr	r3, [pc, #24]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 80041be:	701a      	strb	r2, [r3, #0]
 80041c0:	e002      	b.n	80041c8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 80041c2:	4b05      	ldr	r3, [pc, #20]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 80041c4:	2201      	movs	r2, #1
 80041c6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80041c8:	4b03      	ldr	r3, [pc, #12]	; (80041d8 <USER_SPI_initialize+0x1cc>)
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	b2db      	uxtb	r3, r3
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd90      	pop	{r4, r7, pc}
 80041d6:	bf00      	nop
 80041d8:	2000086c 	.word	0x2000086c
 80041dc:	20000ba8 	.word	0x20000ba8
 80041e0:	20019938 	.word	0x20019938

080041e4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	4603      	mov	r3, r0
 80041ec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80041ee:	79fb      	ldrb	r3, [r7, #7]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <USER_SPI_status+0x14>
 80041f4:	2301      	movs	r3, #1
 80041f6:	e002      	b.n	80041fe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <USER_SPI_status+0x28>)
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	b2db      	uxtb	r3, r3
}
 80041fe:	4618      	mov	r0, r3
 8004200:	370c      	adds	r7, #12
 8004202:	46bd      	mov	sp, r7
 8004204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	2000086c 	.word	0x2000086c

08004210 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	60b9      	str	r1, [r7, #8]
 8004218:	607a      	str	r2, [r7, #4]
 800421a:	603b      	str	r3, [r7, #0]
 800421c:	4603      	mov	r3, r0
 800421e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d102      	bne.n	800422c <USER_SPI_read+0x1c>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <USER_SPI_read+0x20>
 800422c:	2304      	movs	r3, #4
 800422e:	e04d      	b.n	80042cc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004230:	4b28      	ldr	r3, [pc, #160]	; (80042d4 <USER_SPI_read+0xc4>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <USER_SPI_read+0x32>
 800423e:	2303      	movs	r3, #3
 8004240:	e044      	b.n	80042cc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004242:	4b25      	ldr	r3, [pc, #148]	; (80042d8 <USER_SPI_read+0xc8>)
 8004244:	781b      	ldrb	r3, [r3, #0]
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d102      	bne.n	8004254 <USER_SPI_read+0x44>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	025b      	lsls	r3, r3, #9
 8004252:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d111      	bne.n	800427e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	2011      	movs	r0, #17
 800425e:	f7ff fe66 	bl	8003f2e <send_cmd>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d129      	bne.n	80042bc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8004268:	f44f 7100 	mov.w	r1, #512	; 0x200
 800426c:	68b8      	ldr	r0, [r7, #8]
 800426e:	f7ff fe03 	bl	8003e78 <rcvr_datablock>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d021      	beq.n	80042bc <USER_SPI_read+0xac>
			count = 0;
 8004278:	2300      	movs	r3, #0
 800427a:	603b      	str	r3, [r7, #0]
 800427c:	e01e      	b.n	80042bc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800427e:	6879      	ldr	r1, [r7, #4]
 8004280:	2012      	movs	r0, #18
 8004282:	f7ff fe54 	bl	8003f2e <send_cmd>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d117      	bne.n	80042bc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800428c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004290:	68b8      	ldr	r0, [r7, #8]
 8004292:	f7ff fdf1 	bl	8003e78 <rcvr_datablock>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00a      	beq.n	80042b2 <USER_SPI_read+0xa2>
				buff += 512;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80042a2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	3b01      	subs	r3, #1
 80042a8:	603b      	str	r3, [r7, #0]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1ed      	bne.n	800428c <USER_SPI_read+0x7c>
 80042b0:	e000      	b.n	80042b4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 80042b2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 80042b4:	2100      	movs	r1, #0
 80042b6:	200c      	movs	r0, #12
 80042b8:	f7ff fe39 	bl	8003f2e <send_cmd>
		}
	}
	despiselect();
 80042bc:	f7ff fdb4 	bl	8003e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	bf14      	ite	ne
 80042c6:	2301      	movne	r3, #1
 80042c8:	2300      	moveq	r3, #0
 80042ca:	b2db      	uxtb	r3, r3
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	2000086c 	.word	0x2000086c
 80042d8:	20019938 	.word	0x20019938

080042dc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	607a      	str	r2, [r7, #4]
 80042e6:	603b      	str	r3, [r7, #0]
 80042e8:	4603      	mov	r3, r0
 80042ea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <USER_SPI_write+0x1c>
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d101      	bne.n	80042fc <USER_SPI_write+0x20>
 80042f8:	2304      	movs	r3, #4
 80042fa:	e063      	b.n	80043c4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80042fc:	4b33      	ldr	r3, [pc, #204]	; (80043cc <USER_SPI_write+0xf0>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	b2db      	uxtb	r3, r3
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <USER_SPI_write+0x32>
 800430a:	2303      	movs	r3, #3
 800430c:	e05a      	b.n	80043c4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800430e:	4b2f      	ldr	r3, [pc, #188]	; (80043cc <USER_SPI_write+0xf0>)
 8004310:	781b      	ldrb	r3, [r3, #0]
 8004312:	b2db      	uxtb	r3, r3
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d001      	beq.n	8004320 <USER_SPI_write+0x44>
 800431c:	2302      	movs	r3, #2
 800431e:	e051      	b.n	80043c4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8004320:	4b2b      	ldr	r3, [pc, #172]	; (80043d0 <USER_SPI_write+0xf4>)
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	f003 0308 	and.w	r3, r3, #8
 8004328:	2b00      	cmp	r3, #0
 800432a:	d102      	bne.n	8004332 <USER_SPI_write+0x56>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	025b      	lsls	r3, r3, #9
 8004330:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d110      	bne.n	800435a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	2018      	movs	r0, #24
 800433c:	f7ff fdf7 	bl	8003f2e <send_cmd>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d136      	bne.n	80043b4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8004346:	21fe      	movs	r1, #254	; 0xfe
 8004348:	68b8      	ldr	r0, [r7, #8]
 800434a:	f7ff fdbe 	bl	8003eca <xmit_datablock>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d02f      	beq.n	80043b4 <USER_SPI_write+0xd8>
			count = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	603b      	str	r3, [r7, #0]
 8004358:	e02c      	b.n	80043b4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800435a:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <USER_SPI_write+0xf4>)
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	f003 0306 	and.w	r3, r3, #6
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <USER_SPI_write+0x92>
 8004366:	6839      	ldr	r1, [r7, #0]
 8004368:	2097      	movs	r0, #151	; 0x97
 800436a:	f7ff fde0 	bl	8003f2e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800436e:	6879      	ldr	r1, [r7, #4]
 8004370:	2019      	movs	r0, #25
 8004372:	f7ff fddc 	bl	8003f2e <send_cmd>
 8004376:	4603      	mov	r3, r0
 8004378:	2b00      	cmp	r3, #0
 800437a:	d11b      	bne.n	80043b4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800437c:	21fc      	movs	r1, #252	; 0xfc
 800437e:	68b8      	ldr	r0, [r7, #8]
 8004380:	f7ff fda3 	bl	8003eca <xmit_datablock>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <USER_SPI_write+0xc4>
				buff += 512;
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004390:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	3b01      	subs	r3, #1
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1ee      	bne.n	800437c <USER_SPI_write+0xa0>
 800439e:	e000      	b.n	80043a2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 80043a0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80043a2:	21fd      	movs	r1, #253	; 0xfd
 80043a4:	2000      	movs	r0, #0
 80043a6:	f7ff fd90 	bl	8003eca <xmit_datablock>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <USER_SPI_write+0xd8>
 80043b0:	2301      	movs	r3, #1
 80043b2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80043b4:	f7ff fd38 	bl	8003e28 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	bf14      	ite	ne
 80043be:	2301      	movne	r3, #1
 80043c0:	2300      	moveq	r3, #0
 80043c2:	b2db      	uxtb	r3, r3
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	2000086c 	.word	0x2000086c
 80043d0:	20019938 	.word	0x20019938

080043d4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b08c      	sub	sp, #48	; 0x30
 80043d8:	af00      	add	r7, sp, #0
 80043da:	4603      	mov	r3, r0
 80043dc:	603a      	str	r2, [r7, #0]
 80043de:	71fb      	strb	r3, [r7, #7]
 80043e0:	460b      	mov	r3, r1
 80043e2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <USER_SPI_ioctl+0x1a>
 80043ea:	2304      	movs	r3, #4
 80043ec:	e15a      	b.n	80046a4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80043ee:	4baf      	ldr	r3, [pc, #700]	; (80046ac <USER_SPI_ioctl+0x2d8>)
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <USER_SPI_ioctl+0x2c>
 80043fc:	2303      	movs	r3, #3
 80043fe:	e151      	b.n	80046a4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8004406:	79bb      	ldrb	r3, [r7, #6]
 8004408:	2b04      	cmp	r3, #4
 800440a:	f200 8136 	bhi.w	800467a <USER_SPI_ioctl+0x2a6>
 800440e:	a201      	add	r2, pc, #4	; (adr r2, 8004414 <USER_SPI_ioctl+0x40>)
 8004410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004414:	08004429 	.word	0x08004429
 8004418:	0800443d 	.word	0x0800443d
 800441c:	0800467b 	.word	0x0800467b
 8004420:	080044e9 	.word	0x080044e9
 8004424:	080045df 	.word	0x080045df
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8004428:	f7ff fd0c 	bl	8003e44 <spiselect>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 8127 	beq.w	8004682 <USER_SPI_ioctl+0x2ae>
 8004434:	2300      	movs	r3, #0
 8004436:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800443a:	e122      	b.n	8004682 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800443c:	2100      	movs	r1, #0
 800443e:	2009      	movs	r0, #9
 8004440:	f7ff fd75 	bl	8003f2e <send_cmd>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	f040 811d 	bne.w	8004686 <USER_SPI_ioctl+0x2b2>
 800444c:	f107 030c 	add.w	r3, r7, #12
 8004450:	2110      	movs	r1, #16
 8004452:	4618      	mov	r0, r3
 8004454:	f7ff fd10 	bl	8003e78 <rcvr_datablock>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	f000 8113 	beq.w	8004686 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8004460:	7b3b      	ldrb	r3, [r7, #12]
 8004462:	099b      	lsrs	r3, r3, #6
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b01      	cmp	r3, #1
 8004468:	d111      	bne.n	800448e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800446a:	7d7b      	ldrb	r3, [r7, #21]
 800446c:	461a      	mov	r2, r3
 800446e:	7d3b      	ldrb	r3, [r7, #20]
 8004470:	021b      	lsls	r3, r3, #8
 8004472:	4413      	add	r3, r2
 8004474:	461a      	mov	r2, r3
 8004476:	7cfb      	ldrb	r3, [r7, #19]
 8004478:	041b      	lsls	r3, r3, #16
 800447a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800447e:	4413      	add	r3, r2
 8004480:	3301      	adds	r3, #1
 8004482:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	029a      	lsls	r2, r3, #10
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	e028      	b.n	80044e0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800448e:	7c7b      	ldrb	r3, [r7, #17]
 8004490:	f003 030f 	and.w	r3, r3, #15
 8004494:	b2da      	uxtb	r2, r3
 8004496:	7dbb      	ldrb	r3, [r7, #22]
 8004498:	09db      	lsrs	r3, r3, #7
 800449a:	b2db      	uxtb	r3, r3
 800449c:	4413      	add	r3, r2
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	7d7b      	ldrb	r3, [r7, #21]
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	f003 0306 	and.w	r3, r3, #6
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	4413      	add	r3, r2
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	3302      	adds	r3, #2
 80044b2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 80044b6:	7d3b      	ldrb	r3, [r7, #20]
 80044b8:	099b      	lsrs	r3, r3, #6
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	461a      	mov	r2, r3
 80044be:	7cfb      	ldrb	r3, [r7, #19]
 80044c0:	009b      	lsls	r3, r3, #2
 80044c2:	441a      	add	r2, r3
 80044c4:	7cbb      	ldrb	r3, [r7, #18]
 80044c6:	029b      	lsls	r3, r3, #10
 80044c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044cc:	4413      	add	r3, r2
 80044ce:	3301      	adds	r3, #1
 80044d0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80044d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80044d6:	3b09      	subs	r3, #9
 80044d8:	69fa      	ldr	r2, [r7, #28]
 80044da:	409a      	lsls	r2, r3
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80044e0:	2300      	movs	r3, #0
 80044e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80044e6:	e0ce      	b.n	8004686 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80044e8:	4b71      	ldr	r3, [pc, #452]	; (80046b0 <USER_SPI_ioctl+0x2dc>)
 80044ea:	781b      	ldrb	r3, [r3, #0]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d031      	beq.n	8004558 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80044f4:	2100      	movs	r1, #0
 80044f6:	208d      	movs	r0, #141	; 0x8d
 80044f8:	f7ff fd19 	bl	8003f2e <send_cmd>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f040 80c3 	bne.w	800468a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8004504:	20ff      	movs	r0, #255	; 0xff
 8004506:	f7ff fc25 	bl	8003d54 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800450a:	f107 030c 	add.w	r3, r7, #12
 800450e:	2110      	movs	r1, #16
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff fcb1 	bl	8003e78 <rcvr_datablock>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 80b6 	beq.w	800468a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800451e:	2330      	movs	r3, #48	; 0x30
 8004520:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8004524:	e007      	b.n	8004536 <USER_SPI_ioctl+0x162>
 8004526:	20ff      	movs	r0, #255	; 0xff
 8004528:	f7ff fc14 	bl	8003d54 <xchg_spi>
 800452c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004530:	3b01      	subs	r3, #1
 8004532:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8004536:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f3      	bne.n	8004526 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800453e:	7dbb      	ldrb	r3, [r7, #22]
 8004540:	091b      	lsrs	r3, r3, #4
 8004542:	b2db      	uxtb	r3, r3
 8004544:	461a      	mov	r2, r3
 8004546:	2310      	movs	r3, #16
 8004548:	fa03 f202 	lsl.w	r2, r3, r2
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8004556:	e098      	b.n	800468a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8004558:	2100      	movs	r1, #0
 800455a:	2009      	movs	r0, #9
 800455c:	f7ff fce7 	bl	8003f2e <send_cmd>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	f040 8091 	bne.w	800468a <USER_SPI_ioctl+0x2b6>
 8004568:	f107 030c 	add.w	r3, r7, #12
 800456c:	2110      	movs	r1, #16
 800456e:	4618      	mov	r0, r3
 8004570:	f7ff fc82 	bl	8003e78 <rcvr_datablock>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	f000 8087 	beq.w	800468a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800457c:	4b4c      	ldr	r3, [pc, #304]	; (80046b0 <USER_SPI_ioctl+0x2dc>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d012      	beq.n	80045ae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8004588:	7dbb      	ldrb	r3, [r7, #22]
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004590:	7dfa      	ldrb	r2, [r7, #23]
 8004592:	09d2      	lsrs	r2, r2, #7
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	4413      	add	r3, r2
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	7e7b      	ldrb	r3, [r7, #25]
 800459c:	099b      	lsrs	r3, r3, #6
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	fa02 f303 	lsl.w	r3, r2, r3
 80045a6:	461a      	mov	r2, r3
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	e013      	b.n	80045d6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 80045ae:	7dbb      	ldrb	r3, [r7, #22]
 80045b0:	109b      	asrs	r3, r3, #2
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	f003 031f 	and.w	r3, r3, #31
 80045b8:	3301      	adds	r3, #1
 80045ba:	7dfa      	ldrb	r2, [r7, #23]
 80045bc:	00d2      	lsls	r2, r2, #3
 80045be:	f002 0218 	and.w	r2, r2, #24
 80045c2:	7df9      	ldrb	r1, [r7, #23]
 80045c4:	0949      	lsrs	r1, r1, #5
 80045c6:	b2c9      	uxtb	r1, r1
 80045c8:	440a      	add	r2, r1
 80045ca:	3201      	adds	r2, #1
 80045cc:	fb02 f303 	mul.w	r3, r2, r3
 80045d0:	461a      	mov	r2, r3
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80045dc:	e055      	b.n	800468a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80045de:	4b34      	ldr	r3, [pc, #208]	; (80046b0 <USER_SPI_ioctl+0x2dc>)
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	f003 0306 	and.w	r3, r3, #6
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d051      	beq.n	800468e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80045ea:	f107 020c 	add.w	r2, r7, #12
 80045ee:	79fb      	ldrb	r3, [r7, #7]
 80045f0:	210b      	movs	r1, #11
 80045f2:	4618      	mov	r0, r3
 80045f4:	f7ff feee 	bl	80043d4 <USER_SPI_ioctl>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d149      	bne.n	8004692 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80045fe:	7b3b      	ldrb	r3, [r7, #12]
 8004600:	099b      	lsrs	r3, r3, #6
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d104      	bne.n	8004612 <USER_SPI_ioctl+0x23e>
 8004608:	7dbb      	ldrb	r3, [r7, #22]
 800460a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d041      	beq.n	8004696 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	623b      	str	r3, [r7, #32]
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	62bb      	str	r3, [r7, #40]	; 0x28
 800461c:	6a3b      	ldr	r3, [r7, #32]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8004622:	4b23      	ldr	r3, [pc, #140]	; (80046b0 <USER_SPI_ioctl+0x2dc>)
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	f003 0308 	and.w	r3, r3, #8
 800462a:	2b00      	cmp	r3, #0
 800462c:	d105      	bne.n	800463a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800462e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004630:	025b      	lsls	r3, r3, #9
 8004632:	62bb      	str	r3, [r7, #40]	; 0x28
 8004634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004636:	025b      	lsls	r3, r3, #9
 8004638:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800463a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800463c:	2020      	movs	r0, #32
 800463e:	f7ff fc76 	bl	8003f2e <send_cmd>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d128      	bne.n	800469a <USER_SPI_ioctl+0x2c6>
 8004648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800464a:	2021      	movs	r0, #33	; 0x21
 800464c:	f7ff fc6f 	bl	8003f2e <send_cmd>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d121      	bne.n	800469a <USER_SPI_ioctl+0x2c6>
 8004656:	2100      	movs	r1, #0
 8004658:	2026      	movs	r0, #38	; 0x26
 800465a:	f7ff fc68 	bl	8003f2e <send_cmd>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d11a      	bne.n	800469a <USER_SPI_ioctl+0x2c6>
 8004664:	f247 5030 	movw	r0, #30000	; 0x7530
 8004668:	f7ff fbba 	bl	8003de0 <wait_ready>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d013      	beq.n	800469a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8004672:	2300      	movs	r3, #0
 8004674:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8004678:	e00f      	b.n	800469a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800467a:	2304      	movs	r3, #4
 800467c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8004680:	e00c      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		break;
 8004682:	bf00      	nop
 8004684:	e00a      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		break;
 8004686:	bf00      	nop
 8004688:	e008      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		break;
 800468a:	bf00      	nop
 800468c:	e006      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800468e:	bf00      	nop
 8004690:	e004      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8004692:	bf00      	nop
 8004694:	e002      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8004696:	bf00      	nop
 8004698:	e000      	b.n	800469c <USER_SPI_ioctl+0x2c8>
		break;
 800469a:	bf00      	nop
	}

	despiselect();
 800469c:	f7ff fbc4 	bl	8003e28 <despiselect>

	return res;
 80046a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3730      	adds	r7, #48	; 0x30
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	2000086c 	.word	0x2000086c
 80046b0:	20019938 	.word	0x20019938

080046b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80046b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80046ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80046b8:	480d      	ldr	r0, [pc, #52]	; (80046f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80046ba:	490e      	ldr	r1, [pc, #56]	; (80046f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80046bc:	4a0e      	ldr	r2, [pc, #56]	; (80046f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80046be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80046c0:	e002      	b.n	80046c8 <LoopCopyDataInit>

080046c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80046c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80046c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80046c6:	3304      	adds	r3, #4

080046c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80046c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80046ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046cc:	d3f9      	bcc.n	80046c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046ce:	4a0b      	ldr	r2, [pc, #44]	; (80046fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80046d0:	4c0b      	ldr	r4, [pc, #44]	; (8004700 <LoopFillZerobss+0x26>)
  movs r3, #0
 80046d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046d4:	e001      	b.n	80046da <LoopFillZerobss>

080046d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046d8:	3204      	adds	r2, #4

080046da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046dc:	d3fb      	bcc.n	80046d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80046de:	f7ff fafd 	bl	8003cdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046e2:	f008 ff63 	bl	800d5ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80046e6:	f7fd f9b1 	bl	8001a4c <main>
  bx  lr    
 80046ea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80046ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80046f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046f4:	20000a6c 	.word	0x20000a6c
  ldr r2, =_sidata
 80046f8:	08011984 	.word	0x08011984
  ldr r2, =_sbss
 80046fc:	20000a6c 	.word	0x20000a6c
  ldr r4, =_ebss
 8004700:	20019ed8 	.word	0x20019ed8

08004704 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004704:	e7fe      	b.n	8004704 <ADC_IRQHandler>

08004706 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8004706:	b480      	push	{r7}
 8004708:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800470a:	bf00      	nop
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr

08004714 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af04      	add	r7, sp, #16
 800471a:	4603      	mov	r3, r0
 800471c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800471e:	f04f 33ff 	mov.w	r3, #4294967295
 8004722:	9302      	str	r3, [sp, #8]
 8004724:	2301      	movs	r3, #1
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	1dfb      	adds	r3, r7, #7
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	2301      	movs	r3, #1
 800472e:	2200      	movs	r2, #0
 8004730:	2178      	movs	r1, #120	; 0x78
 8004732:	4803      	ldr	r0, [pc, #12]	; (8004740 <ssd1306_WriteCommand+0x2c>)
 8004734:	f001 fdbe 	bl	80062b4 <HAL_I2C_Mem_Write>
}
 8004738:	bf00      	nop
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	20000ae0 	.word	0x20000ae0

08004744 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8004744:	b580      	push	{r7, lr}
 8004746:	b086      	sub	sp, #24
 8004748:	af04      	add	r7, sp, #16
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	b29b      	uxth	r3, r3
 8004752:	f04f 32ff 	mov.w	r2, #4294967295
 8004756:	9202      	str	r2, [sp, #8]
 8004758:	9301      	str	r3, [sp, #4]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	9300      	str	r3, [sp, #0]
 800475e:	2301      	movs	r3, #1
 8004760:	2240      	movs	r2, #64	; 0x40
 8004762:	2178      	movs	r1, #120	; 0x78
 8004764:	4803      	ldr	r0, [pc, #12]	; (8004774 <ssd1306_WriteData+0x30>)
 8004766:	f001 fda5 	bl	80062b4 <HAL_I2C_Mem_Write>
}
 800476a:	bf00      	nop
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	20000ae0 	.word	0x20000ae0

08004778 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800477c:	f7ff ffc3 	bl	8004706 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8004780:	2064      	movs	r0, #100	; 0x64
 8004782:	f000 fa6d 	bl	8004c60 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8004786:	2000      	movs	r0, #0
 8004788:	f000 f9da 	bl	8004b40 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800478c:	2020      	movs	r0, #32
 800478e:	f7ff ffc1 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8004792:	2000      	movs	r0, #0
 8004794:	f7ff ffbe 	bl	8004714 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004798:	20b0      	movs	r0, #176	; 0xb0
 800479a:	f7ff ffbb 	bl	8004714 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800479e:	20c8      	movs	r0, #200	; 0xc8
 80047a0:	f7ff ffb8 	bl	8004714 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80047a4:	2000      	movs	r0, #0
 80047a6:	f7ff ffb5 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80047aa:	2010      	movs	r0, #16
 80047ac:	f7ff ffb2 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80047b0:	2040      	movs	r0, #64	; 0x40
 80047b2:	f7ff ffaf 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80047b6:	20ff      	movs	r0, #255	; 0xff
 80047b8:	f000 f9ae 	bl	8004b18 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80047bc:	20a1      	movs	r0, #161	; 0xa1
 80047be:	f7ff ffa9 	bl	8004714 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80047c2:	20a6      	movs	r0, #166	; 0xa6
 80047c4:	f7ff ffa6 	bl	8004714 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80047c8:	20a8      	movs	r0, #168	; 0xa8
 80047ca:	f7ff ffa3 	bl	8004714 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80047ce:	203f      	movs	r0, #63	; 0x3f
 80047d0:	f7ff ffa0 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80047d4:	20a4      	movs	r0, #164	; 0xa4
 80047d6:	f7ff ff9d 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80047da:	20d3      	movs	r0, #211	; 0xd3
 80047dc:	f7ff ff9a 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80047e0:	2000      	movs	r0, #0
 80047e2:	f7ff ff97 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80047e6:	20d5      	movs	r0, #213	; 0xd5
 80047e8:	f7ff ff94 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80047ec:	20f0      	movs	r0, #240	; 0xf0
 80047ee:	f7ff ff91 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80047f2:	20d9      	movs	r0, #217	; 0xd9
 80047f4:	f7ff ff8e 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80047f8:	2022      	movs	r0, #34	; 0x22
 80047fa:	f7ff ff8b 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80047fe:	20da      	movs	r0, #218	; 0xda
 8004800:	f7ff ff88 	bl	8004714 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8004804:	2012      	movs	r0, #18
 8004806:	f7ff ff85 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800480a:	20db      	movs	r0, #219	; 0xdb
 800480c:	f7ff ff82 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004810:	2020      	movs	r0, #32
 8004812:	f7ff ff7f 	bl	8004714 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004816:	208d      	movs	r0, #141	; 0x8d
 8004818:	f7ff ff7c 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800481c:	2014      	movs	r0, #20
 800481e:	f7ff ff79 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004822:	2001      	movs	r0, #1
 8004824:	f000 f98c 	bl	8004b40 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8004828:	2000      	movs	r0, #0
 800482a:	f000 f80f 	bl	800484c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800482e:	f000 f831 	bl	8004894 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <ssd1306_Init+0xd0>)
 8004834:	2200      	movs	r2, #0
 8004836:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <ssd1306_Init+0xd0>)
 800483a:	2200      	movs	r2, #0
 800483c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800483e:	4b02      	ldr	r3, [pc, #8]	; (8004848 <ssd1306_Init+0xd0>)
 8004840:	2201      	movs	r2, #1
 8004842:	711a      	strb	r2, [r3, #4]
}
 8004844:	bf00      	nop
 8004846:	bd80      	pop	{r7, pc}
 8004848:	20019d44 	.word	0x20019d44

0800484c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004856:	2300      	movs	r3, #0
 8004858:	60fb      	str	r3, [r7, #12]
 800485a:	e00d      	b.n	8004878 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800485c:	79fb      	ldrb	r3, [r7, #7]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <ssd1306_Fill+0x1a>
 8004862:	2100      	movs	r1, #0
 8004864:	e000      	b.n	8004868 <ssd1306_Fill+0x1c>
 8004866:	21ff      	movs	r1, #255	; 0xff
 8004868:	4a09      	ldr	r2, [pc, #36]	; (8004890 <ssd1306_Fill+0x44>)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4413      	add	r3, r2
 800486e:	460a      	mov	r2, r1
 8004870:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	3301      	adds	r3, #1
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800487e:	d3ed      	bcc.n	800485c <ssd1306_Fill+0x10>
    }
}
 8004880:	bf00      	nop
 8004882:	bf00      	nop
 8004884:	3714      	adds	r7, #20
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop
 8004890:	20019944 	.word	0x20019944

08004894 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800489a:	2300      	movs	r3, #0
 800489c:	71fb      	strb	r3, [r7, #7]
 800489e:	e016      	b.n	80048ce <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80048a0:	79fb      	ldrb	r3, [r7, #7]
 80048a2:	3b50      	subs	r3, #80	; 0x50
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff ff34 	bl	8004714 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80048ac:	2000      	movs	r0, #0
 80048ae:	f7ff ff31 	bl	8004714 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80048b2:	2010      	movs	r0, #16
 80048b4:	f7ff ff2e 	bl	8004714 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80048b8:	79fb      	ldrb	r3, [r7, #7]
 80048ba:	01db      	lsls	r3, r3, #7
 80048bc:	4a08      	ldr	r2, [pc, #32]	; (80048e0 <ssd1306_UpdateScreen+0x4c>)
 80048be:	4413      	add	r3, r2
 80048c0:	2180      	movs	r1, #128	; 0x80
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7ff ff3e 	bl	8004744 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80048c8:	79fb      	ldrb	r3, [r7, #7]
 80048ca:	3301      	adds	r3, #1
 80048cc:	71fb      	strb	r3, [r7, #7]
 80048ce:	79fb      	ldrb	r3, [r7, #7]
 80048d0:	2b07      	cmp	r3, #7
 80048d2:	d9e5      	bls.n	80048a0 <ssd1306_UpdateScreen+0xc>
    }
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop
 80048d8:	3708      	adds	r7, #8
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	20019944 	.word	0x20019944

080048e4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	4603      	mov	r3, r0
 80048ec:	71fb      	strb	r3, [r7, #7]
 80048ee:	460b      	mov	r3, r1
 80048f0:	71bb      	strb	r3, [r7, #6]
 80048f2:	4613      	mov	r3, r2
 80048f4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80048f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	db3d      	blt.n	800497a <ssd1306_DrawPixel+0x96>
 80048fe:	79bb      	ldrb	r3, [r7, #6]
 8004900:	2b3f      	cmp	r3, #63	; 0x3f
 8004902:	d83a      	bhi.n	800497a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8004904:	797b      	ldrb	r3, [r7, #5]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d11a      	bne.n	8004940 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800490a:	79fa      	ldrb	r2, [r7, #7]
 800490c:	79bb      	ldrb	r3, [r7, #6]
 800490e:	08db      	lsrs	r3, r3, #3
 8004910:	b2d8      	uxtb	r0, r3
 8004912:	4603      	mov	r3, r0
 8004914:	01db      	lsls	r3, r3, #7
 8004916:	4413      	add	r3, r2
 8004918:	4a1b      	ldr	r2, [pc, #108]	; (8004988 <ssd1306_DrawPixel+0xa4>)
 800491a:	5cd3      	ldrb	r3, [r2, r3]
 800491c:	b25a      	sxtb	r2, r3
 800491e:	79bb      	ldrb	r3, [r7, #6]
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	2101      	movs	r1, #1
 8004926:	fa01 f303 	lsl.w	r3, r1, r3
 800492a:	b25b      	sxtb	r3, r3
 800492c:	4313      	orrs	r3, r2
 800492e:	b259      	sxtb	r1, r3
 8004930:	79fa      	ldrb	r2, [r7, #7]
 8004932:	4603      	mov	r3, r0
 8004934:	01db      	lsls	r3, r3, #7
 8004936:	4413      	add	r3, r2
 8004938:	b2c9      	uxtb	r1, r1
 800493a:	4a13      	ldr	r2, [pc, #76]	; (8004988 <ssd1306_DrawPixel+0xa4>)
 800493c:	54d1      	strb	r1, [r2, r3]
 800493e:	e01d      	b.n	800497c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004940:	79fa      	ldrb	r2, [r7, #7]
 8004942:	79bb      	ldrb	r3, [r7, #6]
 8004944:	08db      	lsrs	r3, r3, #3
 8004946:	b2d8      	uxtb	r0, r3
 8004948:	4603      	mov	r3, r0
 800494a:	01db      	lsls	r3, r3, #7
 800494c:	4413      	add	r3, r2
 800494e:	4a0e      	ldr	r2, [pc, #56]	; (8004988 <ssd1306_DrawPixel+0xa4>)
 8004950:	5cd3      	ldrb	r3, [r2, r3]
 8004952:	b25a      	sxtb	r2, r3
 8004954:	79bb      	ldrb	r3, [r7, #6]
 8004956:	f003 0307 	and.w	r3, r3, #7
 800495a:	2101      	movs	r1, #1
 800495c:	fa01 f303 	lsl.w	r3, r1, r3
 8004960:	b25b      	sxtb	r3, r3
 8004962:	43db      	mvns	r3, r3
 8004964:	b25b      	sxtb	r3, r3
 8004966:	4013      	ands	r3, r2
 8004968:	b259      	sxtb	r1, r3
 800496a:	79fa      	ldrb	r2, [r7, #7]
 800496c:	4603      	mov	r3, r0
 800496e:	01db      	lsls	r3, r3, #7
 8004970:	4413      	add	r3, r2
 8004972:	b2c9      	uxtb	r1, r1
 8004974:	4a04      	ldr	r2, [pc, #16]	; (8004988 <ssd1306_DrawPixel+0xa4>)
 8004976:	54d1      	strb	r1, [r2, r3]
 8004978:	e000      	b.n	800497c <ssd1306_DrawPixel+0x98>
        return;
 800497a:	bf00      	nop
    }
}
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	20019944 	.word	0x20019944

0800498c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800498c:	b590      	push	{r4, r7, lr}
 800498e:	b089      	sub	sp, #36	; 0x24
 8004990:	af00      	add	r7, sp, #0
 8004992:	4604      	mov	r4, r0
 8004994:	1d38      	adds	r0, r7, #4
 8004996:	e880 0006 	stmia.w	r0, {r1, r2}
 800499a:	461a      	mov	r2, r3
 800499c:	4623      	mov	r3, r4
 800499e:	73fb      	strb	r3, [r7, #15]
 80049a0:	4613      	mov	r3, r2
 80049a2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80049a4:	7bfb      	ldrb	r3, [r7, #15]
 80049a6:	2b1f      	cmp	r3, #31
 80049a8:	d902      	bls.n	80049b0 <ssd1306_WriteChar+0x24>
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
 80049ac:	2b7e      	cmp	r3, #126	; 0x7e
 80049ae:	d901      	bls.n	80049b4 <ssd1306_WriteChar+0x28>
        return 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	e06d      	b.n	8004a90 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80049b4:	4b38      	ldr	r3, [pc, #224]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 80049b6:	881b      	ldrh	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	793b      	ldrb	r3, [r7, #4]
 80049bc:	4413      	add	r3, r2
 80049be:	2b80      	cmp	r3, #128	; 0x80
 80049c0:	dc06      	bgt.n	80049d0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80049c2:	4b35      	ldr	r3, [pc, #212]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 80049c4:	885b      	ldrh	r3, [r3, #2]
 80049c6:	461a      	mov	r2, r3
 80049c8:	797b      	ldrb	r3, [r7, #5]
 80049ca:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80049cc:	2b40      	cmp	r3, #64	; 0x40
 80049ce:	dd01      	ble.n	80049d4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	e05d      	b.n	8004a90 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80049d4:	2300      	movs	r3, #0
 80049d6:	61fb      	str	r3, [r7, #28]
 80049d8:	e04c      	b.n	8004a74 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	7bfb      	ldrb	r3, [r7, #15]
 80049de:	3b20      	subs	r3, #32
 80049e0:	7979      	ldrb	r1, [r7, #5]
 80049e2:	fb01 f303 	mul.w	r3, r1, r3
 80049e6:	4619      	mov	r1, r3
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	440b      	add	r3, r1
 80049ec:	005b      	lsls	r3, r3, #1
 80049ee:	4413      	add	r3, r2
 80049f0:	881b      	ldrh	r3, [r3, #0]
 80049f2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80049f4:	2300      	movs	r3, #0
 80049f6:	61bb      	str	r3, [r7, #24]
 80049f8:	e034      	b.n	8004a64 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d012      	beq.n	8004a30 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a0a:	4b23      	ldr	r3, [pc, #140]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	69bb      	ldr	r3, [r7, #24]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	4413      	add	r3, r2
 8004a16:	b2d8      	uxtb	r0, r3
 8004a18:	4b1f      	ldr	r3, [pc, #124]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a1a:	885b      	ldrh	r3, [r3, #2]
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	4413      	add	r3, r2
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	7bba      	ldrb	r2, [r7, #14]
 8004a28:	4619      	mov	r1, r3
 8004a2a:	f7ff ff5b 	bl	80048e4 <ssd1306_DrawPixel>
 8004a2e:	e016      	b.n	8004a5e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004a30:	4b19      	ldr	r3, [pc, #100]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a32:	881b      	ldrh	r3, [r3, #0]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	4413      	add	r3, r2
 8004a3c:	b2d8      	uxtb	r0, r3
 8004a3e:	4b16      	ldr	r3, [pc, #88]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a40:	885b      	ldrh	r3, [r3, #2]
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	4413      	add	r3, r2
 8004a4a:	b2d9      	uxtb	r1, r3
 8004a4c:	7bbb      	ldrb	r3, [r7, #14]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	bf0c      	ite	eq
 8004a52:	2301      	moveq	r3, #1
 8004a54:	2300      	movne	r3, #0
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	461a      	mov	r2, r3
 8004a5a:	f7ff ff43 	bl	80048e4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	3301      	adds	r3, #1
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	793b      	ldrb	r3, [r7, #4]
 8004a66:	461a      	mov	r2, r3
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d3c5      	bcc.n	80049fa <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	3301      	adds	r3, #1
 8004a72:	61fb      	str	r3, [r7, #28]
 8004a74:	797b      	ldrb	r3, [r7, #5]
 8004a76:	461a      	mov	r2, r3
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d3ad      	bcc.n	80049da <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a80:	881a      	ldrh	r2, [r3, #0]
 8004a82:	793b      	ldrb	r3, [r7, #4]
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	4413      	add	r3, r2
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	4b03      	ldr	r3, [pc, #12]	; (8004a98 <ssd1306_WriteChar+0x10c>)
 8004a8c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3724      	adds	r7, #36	; 0x24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd90      	pop	{r4, r7, pc}
 8004a98:	20019d44 	.word	0x20019d44

08004a9c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	1d38      	adds	r0, r7, #4
 8004aa6:	e880 0006 	stmia.w	r0, {r1, r2}
 8004aaa:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004aac:	e012      	b.n	8004ad4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	7818      	ldrb	r0, [r3, #0]
 8004ab2:	78fb      	ldrb	r3, [r7, #3]
 8004ab4:	1d3a      	adds	r2, r7, #4
 8004ab6:	ca06      	ldmia	r2, {r1, r2}
 8004ab8:	f7ff ff68 	bl	800498c <ssd1306_WriteChar>
 8004abc:	4603      	mov	r3, r0
 8004abe:	461a      	mov	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d002      	beq.n	8004ace <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	e008      	b.n	8004ae0 <ssd1306_WriteString+0x44>
        }
        str++;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1e8      	bne.n	8004aae <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	781b      	ldrb	r3, [r3, #0]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	460a      	mov	r2, r1
 8004af2:	71fb      	strb	r3, [r7, #7]
 8004af4:	4613      	mov	r3, r2
 8004af6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <ssd1306_SetCursor+0x2c>)
 8004afe:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8004b00:	79bb      	ldrb	r3, [r7, #6]
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	4b03      	ldr	r3, [pc, #12]	; (8004b14 <ssd1306_SetCursor+0x2c>)
 8004b06:	805a      	strh	r2, [r3, #2]
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	20019d44 	.word	0x20019d44

08004b18 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4603      	mov	r3, r0
 8004b20:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8004b22:	2381      	movs	r3, #129	; 0x81
 8004b24:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004b26:	7bfb      	ldrb	r3, [r7, #15]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff fdf3 	bl	8004714 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	4618      	mov	r0, r3
 8004b32:	f7ff fdef 	bl	8004714 <ssd1306_WriteCommand>
}
 8004b36:	bf00      	nop
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
	...

08004b40 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	4603      	mov	r3, r0
 8004b48:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8004b4a:	79fb      	ldrb	r3, [r7, #7]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8004b50:	23af      	movs	r3, #175	; 0xaf
 8004b52:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8004b54:	4b08      	ldr	r3, [pc, #32]	; (8004b78 <ssd1306_SetDisplayOn+0x38>)
 8004b56:	2201      	movs	r2, #1
 8004b58:	715a      	strb	r2, [r3, #5]
 8004b5a:	e004      	b.n	8004b66 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8004b5c:	23ae      	movs	r3, #174	; 0xae
 8004b5e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8004b60:	4b05      	ldr	r3, [pc, #20]	; (8004b78 <ssd1306_SetDisplayOn+0x38>)
 8004b62:	2200      	movs	r2, #0
 8004b64:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7ff fdd3 	bl	8004714 <ssd1306_WriteCommand>
}
 8004b6e:	bf00      	nop
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	20019d44 	.word	0x20019d44

08004b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b80:	4b0e      	ldr	r3, [pc, #56]	; (8004bbc <HAL_Init+0x40>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a0d      	ldr	r2, [pc, #52]	; (8004bbc <HAL_Init+0x40>)
 8004b86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <HAL_Init+0x40>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a0a      	ldr	r2, [pc, #40]	; (8004bbc <HAL_Init+0x40>)
 8004b92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b98:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <HAL_Init+0x40>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a07      	ldr	r2, [pc, #28]	; (8004bbc <HAL_Init+0x40>)
 8004b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ba4:	2003      	movs	r0, #3
 8004ba6:	f000 fd0d 	bl	80055c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004baa:	200f      	movs	r0, #15
 8004bac:	f000 f808 	bl	8004bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004bb0:	f7fe fcbe 	bl	8003530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40023c00 	.word	0x40023c00

08004bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b082      	sub	sp, #8
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bc8:	4b12      	ldr	r3, [pc, #72]	; (8004c14 <HAL_InitTick+0x54>)
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4b12      	ldr	r3, [pc, #72]	; (8004c18 <HAL_InitTick+0x58>)
 8004bce:	781b      	ldrb	r3, [r3, #0]
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 fd25 	bl	800562e <HAL_SYSTICK_Config>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e00e      	b.n	8004c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b0f      	cmp	r3, #15
 8004bf2:	d80a      	bhi.n	8004c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfc:	f000 fced 	bl	80055da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c00:	4a06      	ldr	r2, [pc, #24]	; (8004c1c <HAL_InitTick+0x5c>)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
 8004c08:	e000      	b.n	8004c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3708      	adds	r7, #8
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20000868 	.word	0x20000868
 8004c18:	2000088c 	.word	0x2000088c
 8004c1c:	20000888 	.word	0x20000888

08004c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c24:	4b06      	ldr	r3, [pc, #24]	; (8004c40 <HAL_IncTick+0x20>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4b06      	ldr	r3, [pc, #24]	; (8004c44 <HAL_IncTick+0x24>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4413      	add	r3, r2
 8004c30:	4a04      	ldr	r2, [pc, #16]	; (8004c44 <HAL_IncTick+0x24>)
 8004c32:	6013      	str	r3, [r2, #0]
}
 8004c34:	bf00      	nop
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	2000088c 	.word	0x2000088c
 8004c44:	20019d4c 	.word	0x20019d4c

08004c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8004c4c:	4b03      	ldr	r3, [pc, #12]	; (8004c5c <HAL_GetTick+0x14>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	20019d4c 	.word	0x20019d4c

08004c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c68:	f7ff ffee 	bl	8004c48 <HAL_GetTick>
 8004c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c78:	d005      	beq.n	8004c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <HAL_Delay+0x44>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c86:	bf00      	nop
 8004c88:	f7ff ffde 	bl	8004c48 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d8f7      	bhi.n	8004c88 <HAL_Delay+0x28>
  {
  }
}
 8004c98:	bf00      	nop
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	2000088c 	.word	0x2000088c

08004ca8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e033      	b.n	8004d26 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d109      	bne.n	8004cda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fe fc5a 	bl	8003580 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	f003 0310 	and.w	r3, r3, #16
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d118      	bne.n	8004d18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004cee:	f023 0302 	bic.w	r3, r3, #2
 8004cf2:	f043 0202 	orr.w	r2, r3, #2
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fa96 	bl	800522c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f023 0303 	bic.w	r3, r3, #3
 8004d0e:	f043 0201 	orr.w	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
 8004d16:	e001      	b.n	8004d1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_ADC_Start+0x1a>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e097      	b.n	8004e7a <HAL_ADC_Start+0x14a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d018      	beq.n	8004d92 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d70:	4b45      	ldr	r3, [pc, #276]	; (8004e88 <HAL_ADC_Start+0x158>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a45      	ldr	r2, [pc, #276]	; (8004e8c <HAL_ADC_Start+0x15c>)
 8004d76:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7a:	0c9a      	lsrs	r2, r3, #18
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4413      	add	r3, r2
 8004d82:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d84:	e002      	b.n	8004d8c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f9      	bne.n	8004d86 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d15f      	bne.n	8004e60 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004da8:	f023 0301 	bic.w	r3, r3, #1
 8004dac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004dca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dde:	d106      	bne.n	8004dee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de4:	f023 0206 	bic.w	r2, r3, #6
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	645a      	str	r2, [r3, #68]	; 0x44
 8004dec:	e002      	b.n	8004df4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004dfc:	4b24      	ldr	r3, [pc, #144]	; (8004e90 <HAL_ADC_Start+0x160>)
 8004dfe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004e08:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f003 031f 	and.w	r3, r3, #31
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d10f      	bne.n	8004e36 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d129      	bne.n	8004e78 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e32:	609a      	str	r2, [r3, #8]
 8004e34:	e020      	b.n	8004e78 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a16      	ldr	r2, [pc, #88]	; (8004e94 <HAL_ADC_Start+0x164>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d11b      	bne.n	8004e78 <HAL_ADC_Start+0x148>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d114      	bne.n	8004e78 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e5c:	609a      	str	r2, [r3, #8]
 8004e5e:	e00b      	b.n	8004e78 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	f043 0210 	orr.w	r2, r3, #16
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e70:	f043 0201 	orr.w	r2, r3, #1
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	20000868 	.word	0x20000868
 8004e8c:	431bde83 	.word	0x431bde83
 8004e90:	40012300 	.word	0x40012300
 8004e94:	40012000 	.word	0x40012000

08004e98 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
 8004ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004eb4:	d113      	bne.n	8004ede <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689b      	ldr	r3, [r3, #8]
 8004ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004ec0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ec4:	d10b      	bne.n	8004ede <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	f043 0220 	orr.w	r2, r3, #32
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e063      	b.n	8004fa6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004ede:	f7ff feb3 	bl	8004c48 <HAL_GetTick>
 8004ee2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004ee4:	e021      	b.n	8004f2a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eec:	d01d      	beq.n	8004f2a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d007      	beq.n	8004f04 <HAL_ADC_PollForConversion+0x6c>
 8004ef4:	f7ff fea8 	bl	8004c48 <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d212      	bcs.n	8004f2a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d00b      	beq.n	8004f2a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f043 0204 	orr.w	r2, r3, #4
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e03d      	b.n	8004fa6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d1d6      	bne.n	8004ee6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f06f 0212 	mvn.w	r2, #18
 8004f40:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d123      	bne.n	8004fa4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d11f      	bne.n	8004fa4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d006      	beq.n	8004f80 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d111      	bne.n	8004fa4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d105      	bne.n	8004fa4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f043 0201 	orr.w	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3710      	adds	r7, #16
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}

08004fae <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004fae:	b480      	push	{r7}
 8004fb0:	b083      	sub	sp, #12
 8004fb2:	af00      	add	r7, sp, #0
 8004fb4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	370c      	adds	r7, #12
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr

08004fc8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d101      	bne.n	8004fe4 <HAL_ADC_ConfigChannel+0x1c>
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	e113      	b.n	800520c <HAL_ADC_ConfigChannel+0x244>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b09      	cmp	r3, #9
 8004ff2:	d925      	bls.n	8005040 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	68d9      	ldr	r1, [r3, #12]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	461a      	mov	r2, r3
 8005002:	4613      	mov	r3, r2
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	4413      	add	r3, r2
 8005008:	3b1e      	subs	r3, #30
 800500a:	2207      	movs	r2, #7
 800500c:	fa02 f303 	lsl.w	r3, r2, r3
 8005010:	43da      	mvns	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	400a      	ands	r2, r1
 8005018:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68d9      	ldr	r1, [r3, #12]
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	b29b      	uxth	r3, r3
 800502a:	4618      	mov	r0, r3
 800502c:	4603      	mov	r3, r0
 800502e:	005b      	lsls	r3, r3, #1
 8005030:	4403      	add	r3, r0
 8005032:	3b1e      	subs	r3, #30
 8005034:	409a      	lsls	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	60da      	str	r2, [r3, #12]
 800503e:	e022      	b.n	8005086 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	6919      	ldr	r1, [r3, #16]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	b29b      	uxth	r3, r3
 800504c:	461a      	mov	r2, r3
 800504e:	4613      	mov	r3, r2
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4413      	add	r3, r2
 8005054:	2207      	movs	r2, #7
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	43da      	mvns	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	400a      	ands	r2, r1
 8005062:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6919      	ldr	r1, [r3, #16]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	689a      	ldr	r2, [r3, #8]
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	b29b      	uxth	r3, r3
 8005074:	4618      	mov	r0, r3
 8005076:	4603      	mov	r3, r0
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	4403      	add	r3, r0
 800507c:	409a      	lsls	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	2b06      	cmp	r3, #6
 800508c:	d824      	bhi.n	80050d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	3b05      	subs	r3, #5
 80050a0:	221f      	movs	r2, #31
 80050a2:	fa02 f303 	lsl.w	r3, r2, r3
 80050a6:	43da      	mvns	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	400a      	ands	r2, r1
 80050ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	4618      	mov	r0, r3
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	4613      	mov	r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	4413      	add	r3, r2
 80050c8:	3b05      	subs	r3, #5
 80050ca:	fa00 f203 	lsl.w	r2, r0, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	635a      	str	r2, [r3, #52]	; 0x34
 80050d6:	e04c      	b.n	8005172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b0c      	cmp	r3, #12
 80050de:	d824      	bhi.n	800512a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	4613      	mov	r3, r2
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	3b23      	subs	r3, #35	; 0x23
 80050f2:	221f      	movs	r2, #31
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	43da      	mvns	r2, r3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	400a      	ands	r2, r1
 8005100:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	b29b      	uxth	r3, r3
 800510e:	4618      	mov	r0, r3
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	4613      	mov	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	3b23      	subs	r3, #35	; 0x23
 800511c:	fa00 f203 	lsl.w	r2, r0, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	430a      	orrs	r2, r1
 8005126:	631a      	str	r2, [r3, #48]	; 0x30
 8005128:	e023      	b.n	8005172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685a      	ldr	r2, [r3, #4]
 8005134:	4613      	mov	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4413      	add	r3, r2
 800513a:	3b41      	subs	r3, #65	; 0x41
 800513c:	221f      	movs	r2, #31
 800513e:	fa02 f303 	lsl.w	r3, r2, r3
 8005142:	43da      	mvns	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	400a      	ands	r2, r1
 800514a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	b29b      	uxth	r3, r3
 8005158:	4618      	mov	r0, r3
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685a      	ldr	r2, [r3, #4]
 800515e:	4613      	mov	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	3b41      	subs	r3, #65	; 0x41
 8005166:	fa00 f203 	lsl.w	r2, r0, r3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	430a      	orrs	r2, r1
 8005170:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005172:	4b29      	ldr	r3, [pc, #164]	; (8005218 <HAL_ADC_ConfigChannel+0x250>)
 8005174:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a28      	ldr	r2, [pc, #160]	; (800521c <HAL_ADC_ConfigChannel+0x254>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d10f      	bne.n	80051a0 <HAL_ADC_ConfigChannel+0x1d8>
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b12      	cmp	r3, #18
 8005186:	d10b      	bne.n	80051a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a1d      	ldr	r2, [pc, #116]	; (800521c <HAL_ADC_ConfigChannel+0x254>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d12b      	bne.n	8005202 <HAL_ADC_ConfigChannel+0x23a>
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a1c      	ldr	r2, [pc, #112]	; (8005220 <HAL_ADC_ConfigChannel+0x258>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d003      	beq.n	80051bc <HAL_ADC_ConfigChannel+0x1f4>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b11      	cmp	r3, #17
 80051ba:	d122      	bne.n	8005202 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a11      	ldr	r2, [pc, #68]	; (8005220 <HAL_ADC_ConfigChannel+0x258>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d111      	bne.n	8005202 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80051de:	4b11      	ldr	r3, [pc, #68]	; (8005224 <HAL_ADC_ConfigChannel+0x25c>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a11      	ldr	r2, [pc, #68]	; (8005228 <HAL_ADC_ConfigChannel+0x260>)
 80051e4:	fba2 2303 	umull	r2, r3, r2, r3
 80051e8:	0c9a      	lsrs	r2, r3, #18
 80051ea:	4613      	mov	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80051f4:	e002      	b.n	80051fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	3b01      	subs	r3, #1
 80051fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f9      	bne.n	80051f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	3714      	adds	r7, #20
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	40012300 	.word	0x40012300
 800521c:	40012000 	.word	0x40012000
 8005220:	10000012 	.word	0x10000012
 8005224:	20000868 	.word	0x20000868
 8005228:	431bde83 	.word	0x431bde83

0800522c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005234:	4b79      	ldr	r3, [pc, #484]	; (800541c <ADC_Init+0x1f0>)
 8005236:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	431a      	orrs	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005260:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6859      	ldr	r1, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	021a      	lsls	r2, r3, #8
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005284:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	6859      	ldr	r1, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	689a      	ldr	r2, [r3, #8]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689a      	ldr	r2, [r3, #8]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	6899      	ldr	r1, [r3, #8]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68da      	ldr	r2, [r3, #12]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052be:	4a58      	ldr	r2, [pc, #352]	; (8005420 <ADC_Init+0x1f4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d022      	beq.n	800530a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689a      	ldr	r2, [r3, #8]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6899      	ldr	r1, [r3, #8]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80052f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6899      	ldr	r1, [r3, #8]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	430a      	orrs	r2, r1
 8005306:	609a      	str	r2, [r3, #8]
 8005308:	e00f      	b.n	800532a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689a      	ldr	r2, [r3, #8]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005318:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	689a      	ldr	r2, [r3, #8]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005328:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	689a      	ldr	r2, [r3, #8]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0202 	bic.w	r2, r2, #2
 8005338:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6899      	ldr	r1, [r3, #8]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	7e1b      	ldrb	r3, [r3, #24]
 8005344:	005a      	lsls	r2, r3, #1
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d01b      	beq.n	8005390 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685a      	ldr	r2, [r3, #4]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005366:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005376:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6859      	ldr	r1, [r3, #4]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	3b01      	subs	r3, #1
 8005384:	035a      	lsls	r2, r3, #13
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	605a      	str	r2, [r3, #4]
 800538e:	e007      	b.n	80053a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800539e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80053ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	69db      	ldr	r3, [r3, #28]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	051a      	lsls	r2, r3, #20
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689a      	ldr	r2, [r3, #8]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80053d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6899      	ldr	r1, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80053e2:	025a      	lsls	r2, r3, #9
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689a      	ldr	r2, [r3, #8]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6899      	ldr	r1, [r3, #8]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	029a      	lsls	r2, r3, #10
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	609a      	str	r2, [r3, #8]
}
 8005410:	bf00      	nop
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	40012300 	.word	0x40012300
 8005420:	0f000001 	.word	0x0f000001

08005424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005424:	b480      	push	{r7}
 8005426:	b085      	sub	sp, #20
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f003 0307 	and.w	r3, r3, #7
 8005432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005434:	4b0c      	ldr	r3, [pc, #48]	; (8005468 <__NVIC_SetPriorityGrouping+0x44>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005440:	4013      	ands	r3, r2
 8005442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800544c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005456:	4a04      	ldr	r2, [pc, #16]	; (8005468 <__NVIC_SetPriorityGrouping+0x44>)
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	60d3      	str	r3, [r2, #12]
}
 800545c:	bf00      	nop
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005466:	4770      	bx	lr
 8005468:	e000ed00 	.word	0xe000ed00

0800546c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005470:	4b04      	ldr	r3, [pc, #16]	; (8005484 <__NVIC_GetPriorityGrouping+0x18>)
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	0a1b      	lsrs	r3, r3, #8
 8005476:	f003 0307 	and.w	r3, r3, #7
}
 800547a:	4618      	mov	r0, r3
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	e000ed00 	.word	0xe000ed00

08005488 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	4603      	mov	r3, r0
 8005490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005496:	2b00      	cmp	r3, #0
 8005498:	db0b      	blt.n	80054b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800549a:	79fb      	ldrb	r3, [r7, #7]
 800549c:	f003 021f 	and.w	r2, r3, #31
 80054a0:	4907      	ldr	r1, [pc, #28]	; (80054c0 <__NVIC_EnableIRQ+0x38>)
 80054a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054a6:	095b      	lsrs	r3, r3, #5
 80054a8:	2001      	movs	r0, #1
 80054aa:	fa00 f202 	lsl.w	r2, r0, r2
 80054ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80054b2:	bf00      	nop
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	e000e100 	.word	0xe000e100

080054c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	4603      	mov	r3, r0
 80054cc:	6039      	str	r1, [r7, #0]
 80054ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	db0a      	blt.n	80054ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	490c      	ldr	r1, [pc, #48]	; (8005510 <__NVIC_SetPriority+0x4c>)
 80054de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e2:	0112      	lsls	r2, r2, #4
 80054e4:	b2d2      	uxtb	r2, r2
 80054e6:	440b      	add	r3, r1
 80054e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054ec:	e00a      	b.n	8005504 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	4908      	ldr	r1, [pc, #32]	; (8005514 <__NVIC_SetPriority+0x50>)
 80054f4:	79fb      	ldrb	r3, [r7, #7]
 80054f6:	f003 030f 	and.w	r3, r3, #15
 80054fa:	3b04      	subs	r3, #4
 80054fc:	0112      	lsls	r2, r2, #4
 80054fe:	b2d2      	uxtb	r2, r2
 8005500:	440b      	add	r3, r1
 8005502:	761a      	strb	r2, [r3, #24]
}
 8005504:	bf00      	nop
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	e000e100 	.word	0xe000e100
 8005514:	e000ed00 	.word	0xe000ed00

08005518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005518:	b480      	push	{r7}
 800551a:	b089      	sub	sp, #36	; 0x24
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f003 0307 	and.w	r3, r3, #7
 800552a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f1c3 0307 	rsb	r3, r3, #7
 8005532:	2b04      	cmp	r3, #4
 8005534:	bf28      	it	cs
 8005536:	2304      	movcs	r3, #4
 8005538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	3304      	adds	r3, #4
 800553e:	2b06      	cmp	r3, #6
 8005540:	d902      	bls.n	8005548 <NVIC_EncodePriority+0x30>
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	3b03      	subs	r3, #3
 8005546:	e000      	b.n	800554a <NVIC_EncodePriority+0x32>
 8005548:	2300      	movs	r3, #0
 800554a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800554c:	f04f 32ff 	mov.w	r2, #4294967295
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	fa02 f303 	lsl.w	r3, r2, r3
 8005556:	43da      	mvns	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	401a      	ands	r2, r3
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005560:	f04f 31ff 	mov.w	r1, #4294967295
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	fa01 f303 	lsl.w	r3, r1, r3
 800556a:	43d9      	mvns	r1, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005570:	4313      	orrs	r3, r2
         );
}
 8005572:	4618      	mov	r0, r3
 8005574:	3724      	adds	r7, #36	; 0x24
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr
	...

08005580 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	3b01      	subs	r3, #1
 800558c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005590:	d301      	bcc.n	8005596 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005592:	2301      	movs	r3, #1
 8005594:	e00f      	b.n	80055b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005596:	4a0a      	ldr	r2, [pc, #40]	; (80055c0 <SysTick_Config+0x40>)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	3b01      	subs	r3, #1
 800559c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800559e:	210f      	movs	r1, #15
 80055a0:	f04f 30ff 	mov.w	r0, #4294967295
 80055a4:	f7ff ff8e 	bl	80054c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055a8:	4b05      	ldr	r3, [pc, #20]	; (80055c0 <SysTick_Config+0x40>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055ae:	4b04      	ldr	r3, [pc, #16]	; (80055c0 <SysTick_Config+0x40>)
 80055b0:	2207      	movs	r2, #7
 80055b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
 80055be:	bf00      	nop
 80055c0:	e000e010 	.word	0xe000e010

080055c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f7ff ff29 	bl	8005424 <__NVIC_SetPriorityGrouping>
}
 80055d2:	bf00      	nop
 80055d4:	3708      	adds	r7, #8
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80055da:	b580      	push	{r7, lr}
 80055dc:	b086      	sub	sp, #24
 80055de:	af00      	add	r7, sp, #0
 80055e0:	4603      	mov	r3, r0
 80055e2:	60b9      	str	r1, [r7, #8]
 80055e4:	607a      	str	r2, [r7, #4]
 80055e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80055e8:	2300      	movs	r3, #0
 80055ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80055ec:	f7ff ff3e 	bl	800546c <__NVIC_GetPriorityGrouping>
 80055f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	6978      	ldr	r0, [r7, #20]
 80055f8:	f7ff ff8e 	bl	8005518 <NVIC_EncodePriority>
 80055fc:	4602      	mov	r2, r0
 80055fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005602:	4611      	mov	r1, r2
 8005604:	4618      	mov	r0, r3
 8005606:	f7ff ff5d 	bl	80054c4 <__NVIC_SetPriority>
}
 800560a:	bf00      	nop
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}

08005612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005612:	b580      	push	{r7, lr}
 8005614:	b082      	sub	sp, #8
 8005616:	af00      	add	r7, sp, #0
 8005618:	4603      	mov	r3, r0
 800561a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800561c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005620:	4618      	mov	r0, r3
 8005622:	f7ff ff31 	bl	8005488 <__NVIC_EnableIRQ>
}
 8005626:	bf00      	nop
 8005628:	3708      	adds	r7, #8
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800562e:	b580      	push	{r7, lr}
 8005630:	b082      	sub	sp, #8
 8005632:	af00      	add	r7, sp, #0
 8005634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff ffa2 	bl	8005580 <SysTick_Config>
 800563c:	4603      	mov	r3, r0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3708      	adds	r7, #8
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005648:	b480      	push	{r7}
 800564a:	b089      	sub	sp, #36	; 0x24
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005656:	2300      	movs	r3, #0
 8005658:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800565a:	2300      	movs	r3, #0
 800565c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800565e:	2300      	movs	r3, #0
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	e159      	b.n	8005918 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005664:	2201      	movs	r2, #1
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	4013      	ands	r3, r2
 8005676:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	429a      	cmp	r2, r3
 800567e:	f040 8148 	bne.w	8005912 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	2b01      	cmp	r3, #1
 800568c:	d005      	beq.n	800569a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005696:	2b02      	cmp	r3, #2
 8005698:	d130      	bne.n	80056fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	2203      	movs	r2, #3
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	43db      	mvns	r3, r3
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	4013      	ands	r3, r2
 80056b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	005b      	lsls	r3, r3, #1
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056d0:	2201      	movs	r2, #1
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	fa02 f303 	lsl.w	r3, r2, r3
 80056d8:	43db      	mvns	r3, r3
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	4013      	ands	r3, r2
 80056de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	091b      	lsrs	r3, r3, #4
 80056e6:	f003 0201 	and.w	r2, r3, #1
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	fa02 f303 	lsl.w	r3, r2, r3
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f003 0303 	and.w	r3, r3, #3
 8005704:	2b03      	cmp	r3, #3
 8005706:	d017      	beq.n	8005738 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	005b      	lsls	r3, r3, #1
 8005712:	2203      	movs	r2, #3
 8005714:	fa02 f303 	lsl.w	r3, r2, r3
 8005718:	43db      	mvns	r3, r3
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4013      	ands	r3, r2
 800571e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	689a      	ldr	r2, [r3, #8]
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	fa02 f303 	lsl.w	r3, r2, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	4313      	orrs	r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f003 0303 	and.w	r3, r3, #3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d123      	bne.n	800578c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	08da      	lsrs	r2, r3, #3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	3208      	adds	r2, #8
 800574c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005750:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	f003 0307 	and.w	r3, r3, #7
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	220f      	movs	r2, #15
 800575c:	fa02 f303 	lsl.w	r3, r2, r3
 8005760:	43db      	mvns	r3, r3
 8005762:	69ba      	ldr	r2, [r7, #24]
 8005764:	4013      	ands	r3, r2
 8005766:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	691a      	ldr	r2, [r3, #16]
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	fa02 f303 	lsl.w	r3, r2, r3
 8005778:	69ba      	ldr	r2, [r7, #24]
 800577a:	4313      	orrs	r3, r2
 800577c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	08da      	lsrs	r2, r3, #3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	3208      	adds	r2, #8
 8005786:	69b9      	ldr	r1, [r7, #24]
 8005788:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	005b      	lsls	r3, r3, #1
 8005796:	2203      	movs	r2, #3
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	43db      	mvns	r3, r3
 800579e:	69ba      	ldr	r2, [r7, #24]
 80057a0:	4013      	ands	r3, r2
 80057a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f003 0203 	and.w	r2, r3, #3
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	005b      	lsls	r3, r3, #1
 80057b0:	fa02 f303 	lsl.w	r3, r2, r3
 80057b4:	69ba      	ldr	r2, [r7, #24]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	f000 80a2 	beq.w	8005912 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057ce:	2300      	movs	r3, #0
 80057d0:	60fb      	str	r3, [r7, #12]
 80057d2:	4b57      	ldr	r3, [pc, #348]	; (8005930 <HAL_GPIO_Init+0x2e8>)
 80057d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d6:	4a56      	ldr	r2, [pc, #344]	; (8005930 <HAL_GPIO_Init+0x2e8>)
 80057d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80057dc:	6453      	str	r3, [r2, #68]	; 0x44
 80057de:	4b54      	ldr	r3, [pc, #336]	; (8005930 <HAL_GPIO_Init+0x2e8>)
 80057e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057ea:	4a52      	ldr	r2, [pc, #328]	; (8005934 <HAL_GPIO_Init+0x2ec>)
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	089b      	lsrs	r3, r3, #2
 80057f0:	3302      	adds	r3, #2
 80057f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	220f      	movs	r2, #15
 8005802:	fa02 f303 	lsl.w	r3, r2, r3
 8005806:	43db      	mvns	r3, r3
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	4013      	ands	r3, r2
 800580c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a49      	ldr	r2, [pc, #292]	; (8005938 <HAL_GPIO_Init+0x2f0>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d019      	beq.n	800584a <HAL_GPIO_Init+0x202>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a48      	ldr	r2, [pc, #288]	; (800593c <HAL_GPIO_Init+0x2f4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d013      	beq.n	8005846 <HAL_GPIO_Init+0x1fe>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a47      	ldr	r2, [pc, #284]	; (8005940 <HAL_GPIO_Init+0x2f8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d00d      	beq.n	8005842 <HAL_GPIO_Init+0x1fa>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a46      	ldr	r2, [pc, #280]	; (8005944 <HAL_GPIO_Init+0x2fc>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d007      	beq.n	800583e <HAL_GPIO_Init+0x1f6>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	4a45      	ldr	r2, [pc, #276]	; (8005948 <HAL_GPIO_Init+0x300>)
 8005832:	4293      	cmp	r3, r2
 8005834:	d101      	bne.n	800583a <HAL_GPIO_Init+0x1f2>
 8005836:	2304      	movs	r3, #4
 8005838:	e008      	b.n	800584c <HAL_GPIO_Init+0x204>
 800583a:	2307      	movs	r3, #7
 800583c:	e006      	b.n	800584c <HAL_GPIO_Init+0x204>
 800583e:	2303      	movs	r3, #3
 8005840:	e004      	b.n	800584c <HAL_GPIO_Init+0x204>
 8005842:	2302      	movs	r3, #2
 8005844:	e002      	b.n	800584c <HAL_GPIO_Init+0x204>
 8005846:	2301      	movs	r3, #1
 8005848:	e000      	b.n	800584c <HAL_GPIO_Init+0x204>
 800584a:	2300      	movs	r3, #0
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	f002 0203 	and.w	r2, r2, #3
 8005852:	0092      	lsls	r2, r2, #2
 8005854:	4093      	lsls	r3, r2
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	4313      	orrs	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800585c:	4935      	ldr	r1, [pc, #212]	; (8005934 <HAL_GPIO_Init+0x2ec>)
 800585e:	69fb      	ldr	r3, [r7, #28]
 8005860:	089b      	lsrs	r3, r3, #2
 8005862:	3302      	adds	r3, #2
 8005864:	69ba      	ldr	r2, [r7, #24]
 8005866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800586a:	4b38      	ldr	r3, [pc, #224]	; (800594c <HAL_GPIO_Init+0x304>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	43db      	mvns	r3, r3
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	4013      	ands	r3, r2
 8005878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005886:	69ba      	ldr	r2, [r7, #24]
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4313      	orrs	r3, r2
 800588c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800588e:	4a2f      	ldr	r2, [pc, #188]	; (800594c <HAL_GPIO_Init+0x304>)
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005894:	4b2d      	ldr	r3, [pc, #180]	; (800594c <HAL_GPIO_Init+0x304>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	43db      	mvns	r3, r3
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4013      	ands	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80058b8:	4a24      	ldr	r2, [pc, #144]	; (800594c <HAL_GPIO_Init+0x304>)
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80058be:	4b23      	ldr	r3, [pc, #140]	; (800594c <HAL_GPIO_Init+0x304>)
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	43db      	mvns	r3, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	4013      	ands	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	4313      	orrs	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80058e2:	4a1a      	ldr	r2, [pc, #104]	; (800594c <HAL_GPIO_Init+0x304>)
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058e8:	4b18      	ldr	r3, [pc, #96]	; (800594c <HAL_GPIO_Init+0x304>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	43db      	mvns	r3, r3
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	4013      	ands	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	685b      	ldr	r3, [r3, #4]
 80058fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d003      	beq.n	800590c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005904:	69ba      	ldr	r2, [r7, #24]
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800590c:	4a0f      	ldr	r2, [pc, #60]	; (800594c <HAL_GPIO_Init+0x304>)
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	3301      	adds	r3, #1
 8005916:	61fb      	str	r3, [r7, #28]
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	2b0f      	cmp	r3, #15
 800591c:	f67f aea2 	bls.w	8005664 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005920:	bf00      	nop
 8005922:	bf00      	nop
 8005924:	3724      	adds	r7, #36	; 0x24
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	40023800 	.word	0x40023800
 8005934:	40013800 	.word	0x40013800
 8005938:	40020000 	.word	0x40020000
 800593c:	40020400 	.word	0x40020400
 8005940:	40020800 	.word	0x40020800
 8005944:	40020c00 	.word	0x40020c00
 8005948:	40021000 	.word	0x40021000
 800594c:	40013c00 	.word	0x40013c00

08005950 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005950:	b480      	push	{r7}
 8005952:	b085      	sub	sp, #20
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	460b      	mov	r3, r1
 800595a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	691a      	ldr	r2, [r3, #16]
 8005960:	887b      	ldrh	r3, [r7, #2]
 8005962:	4013      	ands	r3, r2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d002      	beq.n	800596e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005968:	2301      	movs	r3, #1
 800596a:	73fb      	strb	r3, [r7, #15]
 800596c:	e001      	b.n	8005972 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800596e:	2300      	movs	r3, #0
 8005970:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005972:	7bfb      	ldrb	r3, [r7, #15]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	460b      	mov	r3, r1
 800598a:	807b      	strh	r3, [r7, #2]
 800598c:	4613      	mov	r3, r2
 800598e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005990:	787b      	ldrb	r3, [r7, #1]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005996:	887a      	ldrh	r2, [r7, #2]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800599c:	e003      	b.n	80059a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800599e:	887b      	ldrh	r3, [r7, #2]
 80059a0:	041a      	lsls	r2, r3, #16
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	619a      	str	r2, [r3, #24]
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
	...

080059b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	4603      	mov	r3, r0
 80059bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80059be:	4b08      	ldr	r3, [pc, #32]	; (80059e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059c0:	695a      	ldr	r2, [r3, #20]
 80059c2:	88fb      	ldrh	r3, [r7, #6]
 80059c4:	4013      	ands	r3, r2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d006      	beq.n	80059d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059ca:	4a05      	ldr	r2, [pc, #20]	; (80059e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059cc:	88fb      	ldrh	r3, [r7, #6]
 80059ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f7fb ffae 	bl	8001934 <HAL_GPIO_EXTI_Callback>
  }
}
 80059d8:	bf00      	nop
 80059da:	3708      	adds	r7, #8
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40013c00 	.word	0x40013c00

080059e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e12b      	b.n	8005c4e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d106      	bne.n	8005a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f7fd fdfc 	bl	8003608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2224      	movs	r2, #36	; 0x24
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 0201 	bic.w	r2, r2, #1
 8005a26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681a      	ldr	r2, [r3, #0]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a48:	f001 fd22 	bl	8007490 <HAL_RCC_GetPCLK1Freq>
 8005a4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	4a81      	ldr	r2, [pc, #516]	; (8005c58 <HAL_I2C_Init+0x274>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d807      	bhi.n	8005a68 <HAL_I2C_Init+0x84>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4a80      	ldr	r2, [pc, #512]	; (8005c5c <HAL_I2C_Init+0x278>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	bf94      	ite	ls
 8005a60:	2301      	movls	r3, #1
 8005a62:	2300      	movhi	r3, #0
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	e006      	b.n	8005a76 <HAL_I2C_Init+0x92>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	4a7d      	ldr	r2, [pc, #500]	; (8005c60 <HAL_I2C_Init+0x27c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	bf94      	ite	ls
 8005a70:	2301      	movls	r3, #1
 8005a72:	2300      	movhi	r3, #0
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e0e7      	b.n	8005c4e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	4a78      	ldr	r2, [pc, #480]	; (8005c64 <HAL_I2C_Init+0x280>)
 8005a82:	fba2 2303 	umull	r2, r3, r2, r3
 8005a86:	0c9b      	lsrs	r3, r3, #18
 8005a88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	4a6a      	ldr	r2, [pc, #424]	; (8005c58 <HAL_I2C_Init+0x274>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d802      	bhi.n	8005ab8 <HAL_I2C_Init+0xd4>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	e009      	b.n	8005acc <HAL_I2C_Init+0xe8>
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005abe:	fb02 f303 	mul.w	r3, r2, r3
 8005ac2:	4a69      	ldr	r2, [pc, #420]	; (8005c68 <HAL_I2C_Init+0x284>)
 8005ac4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac8:	099b      	lsrs	r3, r3, #6
 8005aca:	3301      	adds	r3, #1
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6812      	ldr	r2, [r2, #0]
 8005ad0:	430b      	orrs	r3, r1
 8005ad2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005ade:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	495c      	ldr	r1, [pc, #368]	; (8005c58 <HAL_I2C_Init+0x274>)
 8005ae8:	428b      	cmp	r3, r1
 8005aea:	d819      	bhi.n	8005b20 <HAL_I2C_Init+0x13c>
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	1e59      	subs	r1, r3, #1
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	fbb1 f3f3 	udiv	r3, r1, r3
 8005afa:	1c59      	adds	r1, r3, #1
 8005afc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b00:	400b      	ands	r3, r1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <HAL_I2C_Init+0x138>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	1e59      	subs	r1, r3, #1
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	005b      	lsls	r3, r3, #1
 8005b10:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b14:	3301      	adds	r3, #1
 8005b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b1a:	e051      	b.n	8005bc0 <HAL_I2C_Init+0x1dc>
 8005b1c:	2304      	movs	r3, #4
 8005b1e:	e04f      	b.n	8005bc0 <HAL_I2C_Init+0x1dc>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	689b      	ldr	r3, [r3, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d111      	bne.n	8005b4c <HAL_I2C_Init+0x168>
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	1e58      	subs	r0, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6859      	ldr	r1, [r3, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	005b      	lsls	r3, r3, #1
 8005b34:	440b      	add	r3, r1
 8005b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	bf0c      	ite	eq
 8005b44:	2301      	moveq	r3, #1
 8005b46:	2300      	movne	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	e012      	b.n	8005b72 <HAL_I2C_Init+0x18e>
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	1e58      	subs	r0, r3, #1
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6859      	ldr	r1, [r3, #4]
 8005b54:	460b      	mov	r3, r1
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	440b      	add	r3, r1
 8005b5a:	0099      	lsls	r1, r3, #2
 8005b5c:	440b      	add	r3, r1
 8005b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b62:	3301      	adds	r3, #1
 8005b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	bf0c      	ite	eq
 8005b6c:	2301      	moveq	r3, #1
 8005b6e:	2300      	movne	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_I2C_Init+0x196>
 8005b76:	2301      	movs	r3, #1
 8005b78:	e022      	b.n	8005bc0 <HAL_I2C_Init+0x1dc>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10e      	bne.n	8005ba0 <HAL_I2C_Init+0x1bc>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	1e58      	subs	r0, r3, #1
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6859      	ldr	r1, [r3, #4]
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	005b      	lsls	r3, r3, #1
 8005b8e:	440b      	add	r3, r1
 8005b90:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b94:	3301      	adds	r3, #1
 8005b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b9e:	e00f      	b.n	8005bc0 <HAL_I2C_Init+0x1dc>
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	1e58      	subs	r0, r3, #1
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6859      	ldr	r1, [r3, #4]
 8005ba8:	460b      	mov	r3, r1
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	440b      	add	r3, r1
 8005bae:	0099      	lsls	r1, r3, #2
 8005bb0:	440b      	add	r3, r1
 8005bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005bc0:	6879      	ldr	r1, [r7, #4]
 8005bc2:	6809      	ldr	r1, [r1, #0]
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	69da      	ldr	r2, [r3, #28]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005bee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	6911      	ldr	r1, [r2, #16]
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	68d2      	ldr	r2, [r2, #12]
 8005bfa:	4311      	orrs	r1, r2
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	6812      	ldr	r2, [r2, #0]
 8005c00:	430b      	orrs	r3, r1
 8005c02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68db      	ldr	r3, [r3, #12]
 8005c0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	695a      	ldr	r2, [r3, #20]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	699b      	ldr	r3, [r3, #24]
 8005c16:	431a      	orrs	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f042 0201 	orr.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	000186a0 	.word	0x000186a0
 8005c5c:	001e847f 	.word	0x001e847f
 8005c60:	003d08ff 	.word	0x003d08ff
 8005c64:	431bde83 	.word	0x431bde83
 8005c68:	10624dd3 	.word	0x10624dd3

08005c6c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b088      	sub	sp, #32
 8005c70:	af02      	add	r7, sp, #8
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	607a      	str	r2, [r7, #4]
 8005c76:	461a      	mov	r2, r3
 8005c78:	460b      	mov	r3, r1
 8005c7a:	817b      	strh	r3, [r7, #10]
 8005c7c:	4613      	mov	r3, r2
 8005c7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c80:	f7fe ffe2 	bl	8004c48 <HAL_GetTick>
 8005c84:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c8c:	b2db      	uxtb	r3, r3
 8005c8e:	2b20      	cmp	r3, #32
 8005c90:	f040 80e0 	bne.w	8005e54 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	9300      	str	r3, [sp, #0]
 8005c98:	2319      	movs	r3, #25
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	4970      	ldr	r1, [pc, #448]	; (8005e60 <HAL_I2C_Master_Transmit+0x1f4>)
 8005c9e:	68f8      	ldr	r0, [r7, #12]
 8005ca0:	f000 fde8 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d001      	beq.n	8005cae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005caa:	2302      	movs	r3, #2
 8005cac:	e0d3      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_I2C_Master_Transmit+0x50>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e0cc      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2201      	movs	r2, #1
 8005cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0301 	and.w	r3, r3, #1
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d007      	beq.n	8005ce2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f042 0201 	orr.w	r2, r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2221      	movs	r2, #33	; 0x21
 8005cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2210      	movs	r2, #16
 8005cfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2200      	movs	r2, #0
 8005d06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	893a      	ldrh	r2, [r7, #8]
 8005d12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	4a50      	ldr	r2, [pc, #320]	; (8005e64 <HAL_I2C_Master_Transmit+0x1f8>)
 8005d22:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d24:	8979      	ldrh	r1, [r7, #10]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	6a3a      	ldr	r2, [r7, #32]
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 fbbc 	bl	80064a8 <I2C_MasterRequestWrite>
 8005d30:	4603      	mov	r3, r0
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d001      	beq.n	8005d3a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e08d      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	695b      	ldr	r3, [r3, #20]
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	613b      	str	r3, [r7, #16]
 8005d4e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005d50:	e066      	b.n	8005e20 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	6a39      	ldr	r1, [r7, #32]
 8005d56:	68f8      	ldr	r0, [r7, #12]
 8005d58:	f000 fe62 	bl	8006a20 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00d      	beq.n	8005d7e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d107      	bne.n	8005d7a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d78:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e06b      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	781a      	ldrb	r2, [r3, #0]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d8e:	1c5a      	adds	r2, r3, #1
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	b29a      	uxth	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	695b      	ldr	r3, [r3, #20]
 8005db4:	f003 0304 	and.w	r3, r3, #4
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d11b      	bne.n	8005df4 <HAL_I2C_Master_Transmit+0x188>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d017      	beq.n	8005df4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	781a      	ldrb	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd4:	1c5a      	adds	r2, r3, #1
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	3b01      	subs	r3, #1
 8005de2:	b29a      	uxth	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dec:	3b01      	subs	r3, #1
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	6a39      	ldr	r1, [r7, #32]
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 fe52 	bl	8006aa2 <I2C_WaitOnBTFFlagUntilTimeout>
 8005dfe:	4603      	mov	r3, r0
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00d      	beq.n	8005e20 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e08:	2b04      	cmp	r3, #4
 8005e0a:	d107      	bne.n	8005e1c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e1a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e01a      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d194      	bne.n	8005d52 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2200      	movs	r2, #0
 8005e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e50:	2300      	movs	r3, #0
 8005e52:	e000      	b.n	8005e56 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005e54:	2302      	movs	r3, #2
  }
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3718      	adds	r7, #24
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	00100002 	.word	0x00100002
 8005e64:	ffff0000 	.word	0xffff0000

08005e68 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08c      	sub	sp, #48	; 0x30
 8005e6c:	af02      	add	r7, sp, #8
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	607a      	str	r2, [r7, #4]
 8005e72:	461a      	mov	r2, r3
 8005e74:	460b      	mov	r3, r1
 8005e76:	817b      	strh	r3, [r7, #10]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e7c:	f7fe fee4 	bl	8004c48 <HAL_GetTick>
 8005e80:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e88:	b2db      	uxtb	r3, r3
 8005e8a:	2b20      	cmp	r3, #32
 8005e8c:	f040 820b 	bne.w	80062a6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	2319      	movs	r3, #25
 8005e96:	2201      	movs	r2, #1
 8005e98:	497c      	ldr	r1, [pc, #496]	; (800608c <HAL_I2C_Master_Receive+0x224>)
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 fcea 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	e1fe      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d101      	bne.n	8005eb8 <HAL_I2C_Master_Receive+0x50>
 8005eb4:	2302      	movs	r3, #2
 8005eb6:	e1f7      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d007      	beq.n	8005ede <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005eec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2222      	movs	r2, #34	; 0x22
 8005ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2210      	movs	r2, #16
 8005efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	893a      	ldrh	r2, [r7, #8]
 8005f0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	4a5c      	ldr	r2, [pc, #368]	; (8006090 <HAL_I2C_Master_Receive+0x228>)
 8005f1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f20:	8979      	ldrh	r1, [r7, #10]
 8005f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f000 fb40 	bl	80065ac <I2C_MasterRequestRead>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e1b8      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d113      	bne.n	8005f66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f3e:	2300      	movs	r3, #0
 8005f40:	623b      	str	r3, [r7, #32]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	695b      	ldr	r3, [r3, #20]
 8005f48:	623b      	str	r3, [r7, #32]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	699b      	ldr	r3, [r3, #24]
 8005f50:	623b      	str	r3, [r7, #32]
 8005f52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	e18c      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d11b      	bne.n	8005fa6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f7e:	2300      	movs	r3, #0
 8005f80:	61fb      	str	r3, [r7, #28]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	61fb      	str	r3, [r7, #28]
 8005f92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fa2:	601a      	str	r2, [r3, #0]
 8005fa4:	e16c      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d11b      	bne.n	8005fe6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fce:	2300      	movs	r3, #0
 8005fd0:	61bb      	str	r3, [r7, #24]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	61bb      	str	r3, [r7, #24]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	699b      	ldr	r3, [r3, #24]
 8005fe0:	61bb      	str	r3, [r7, #24]
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	e14c      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ff4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	617b      	str	r3, [r7, #20]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	699b      	ldr	r3, [r3, #24]
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800600c:	e138      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006012:	2b03      	cmp	r3, #3
 8006014:	f200 80f1 	bhi.w	80061fa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800601c:	2b01      	cmp	r3, #1
 800601e:	d123      	bne.n	8006068 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006022:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 fd7d 	bl	8006b24 <I2C_WaitOnRXNEFlagUntilTimeout>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d001      	beq.n	8006034 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e139      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	691a      	ldr	r2, [r3, #16]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	b2d2      	uxtb	r2, r2
 8006040:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	1c5a      	adds	r2, r3, #1
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006050:	3b01      	subs	r3, #1
 8006052:	b29a      	uxth	r2, r3
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29a      	uxth	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006066:	e10b      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800606c:	2b02      	cmp	r3, #2
 800606e:	d14e      	bne.n	800610e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	9300      	str	r3, [sp, #0]
 8006074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006076:	2200      	movs	r2, #0
 8006078:	4906      	ldr	r1, [pc, #24]	; (8006094 <HAL_I2C_Master_Receive+0x22c>)
 800607a:	68f8      	ldr	r0, [r7, #12]
 800607c:	f000 fbfa 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 8006080:	4603      	mov	r3, r0
 8006082:	2b00      	cmp	r3, #0
 8006084:	d008      	beq.n	8006098 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e10e      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
 800608a:	bf00      	nop
 800608c:	00100002 	.word	0x00100002
 8006090:	ffff0000 	.word	0xffff0000
 8006094:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	691a      	ldr	r2, [r3, #16]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b2:	b2d2      	uxtb	r2, r2
 80060b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ba:	1c5a      	adds	r2, r3, #1
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060c4:	3b01      	subs	r3, #1
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	3b01      	subs	r3, #1
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	691a      	ldr	r2, [r3, #16]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	b2d2      	uxtb	r2, r2
 80060e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	1c5a      	adds	r2, r3, #1
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f6:	3b01      	subs	r3, #1
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006102:	b29b      	uxth	r3, r3
 8006104:	3b01      	subs	r3, #1
 8006106:	b29a      	uxth	r2, r3
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800610c:	e0b8      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006114:	2200      	movs	r2, #0
 8006116:	4966      	ldr	r1, [pc, #408]	; (80062b0 <HAL_I2C_Master_Receive+0x448>)
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 fbab 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006124:	2301      	movs	r3, #1
 8006126:	e0bf      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681a      	ldr	r2, [r3, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006136:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	691a      	ldr	r2, [r3, #16]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006142:	b2d2      	uxtb	r2, r2
 8006144:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006154:	3b01      	subs	r3, #1
 8006156:	b29a      	uxth	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006160:	b29b      	uxth	r3, r3
 8006162:	3b01      	subs	r3, #1
 8006164:	b29a      	uxth	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800616a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006170:	2200      	movs	r2, #0
 8006172:	494f      	ldr	r1, [pc, #316]	; (80062b0 <HAL_I2C_Master_Receive+0x448>)
 8006174:	68f8      	ldr	r0, [r7, #12]
 8006176:	f000 fb7d 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e091      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006192:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	691a      	ldr	r2, [r3, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619e:	b2d2      	uxtb	r2, r2
 80061a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061a6:	1c5a      	adds	r2, r3, #1
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061b0:	3b01      	subs	r3, #1
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061bc:	b29b      	uxth	r3, r3
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	691a      	ldr	r2, [r3, #16]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d0:	b2d2      	uxtb	r2, r2
 80061d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	1c5a      	adds	r2, r3, #1
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e2:	3b01      	subs	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	3b01      	subs	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80061f8:	e042      	b.n	8006280 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f000 fc90 	bl	8006b24 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e04c      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	691a      	ldr	r2, [r3, #16]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006218:	b2d2      	uxtb	r2, r2
 800621a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006220:	1c5a      	adds	r2, r3, #1
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800622a:	3b01      	subs	r3, #1
 800622c:	b29a      	uxth	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b01      	subs	r3, #1
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	695b      	ldr	r3, [r3, #20]
 8006246:	f003 0304 	and.w	r3, r3, #4
 800624a:	2b04      	cmp	r3, #4
 800624c:	d118      	bne.n	8006280 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	691a      	ldr	r2, [r3, #16]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	b2d2      	uxtb	r2, r2
 800625a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800626a:	3b01      	subs	r3, #1
 800626c:	b29a      	uxth	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006284:	2b00      	cmp	r3, #0
 8006286:	f47f aec2 	bne.w	800600e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2220      	movs	r2, #32
 800628e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2200      	movs	r2, #0
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e000      	b.n	80062a8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80062a6:	2302      	movs	r3, #2
  }
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3728      	adds	r7, #40	; 0x28
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	00010004 	.word	0x00010004

080062b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af02      	add	r7, sp, #8
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	4608      	mov	r0, r1
 80062be:	4611      	mov	r1, r2
 80062c0:	461a      	mov	r2, r3
 80062c2:	4603      	mov	r3, r0
 80062c4:	817b      	strh	r3, [r7, #10]
 80062c6:	460b      	mov	r3, r1
 80062c8:	813b      	strh	r3, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062ce:	f7fe fcbb 	bl	8004c48 <HAL_GetTick>
 80062d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	2b20      	cmp	r3, #32
 80062de:	f040 80d9 	bne.w	8006494 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	2319      	movs	r3, #25
 80062e8:	2201      	movs	r2, #1
 80062ea:	496d      	ldr	r1, [pc, #436]	; (80064a0 <HAL_I2C_Mem_Write+0x1ec>)
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f000 fac1 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 80062f2:	4603      	mov	r3, r0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d001      	beq.n	80062fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80062f8:	2302      	movs	r3, #2
 80062fa:	e0cc      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006302:	2b01      	cmp	r3, #1
 8006304:	d101      	bne.n	800630a <HAL_I2C_Mem_Write+0x56>
 8006306:	2302      	movs	r3, #2
 8006308:	e0c5      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	2b01      	cmp	r3, #1
 800631e:	d007      	beq.n	8006330 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f042 0201 	orr.w	r2, r2, #1
 800632e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800633e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2221      	movs	r2, #33	; 0x21
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2240      	movs	r2, #64	; 0x40
 800634c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2200      	movs	r2, #0
 8006354:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6a3a      	ldr	r2, [r7, #32]
 800635a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006360:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	4a4d      	ldr	r2, [pc, #308]	; (80064a4 <HAL_I2C_Mem_Write+0x1f0>)
 8006370:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006372:	88f8      	ldrh	r0, [r7, #6]
 8006374:	893a      	ldrh	r2, [r7, #8]
 8006376:	8979      	ldrh	r1, [r7, #10]
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	9301      	str	r3, [sp, #4]
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	9300      	str	r3, [sp, #0]
 8006380:	4603      	mov	r3, r0
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 f9e0 	bl	8006748 <I2C_RequestMemoryWrite>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d052      	beq.n	8006434 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e081      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 fb42 	bl	8006a20 <I2C_WaitOnTXEFlagUntilTimeout>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00d      	beq.n	80063be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a6:	2b04      	cmp	r3, #4
 80063a8:	d107      	bne.n	80063ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e06b      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c2:	781a      	ldrb	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d8:	3b01      	subs	r3, #1
 80063da:	b29a      	uxth	r2, r3
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	f003 0304 	and.w	r3, r3, #4
 80063f8:	2b04      	cmp	r3, #4
 80063fa:	d11b      	bne.n	8006434 <HAL_I2C_Mem_Write+0x180>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006400:	2b00      	cmp	r3, #0
 8006402:	d017      	beq.n	8006434 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006408:	781a      	ldrb	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1aa      	bne.n	8006392 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 fb2e 	bl	8006aa2 <I2C_WaitOnBTFFlagUntilTimeout>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00d      	beq.n	8006468 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006450:	2b04      	cmp	r3, #4
 8006452:	d107      	bne.n	8006464 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006462:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006464:	2301      	movs	r3, #1
 8006466:	e016      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006476:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006490:	2300      	movs	r3, #0
 8006492:	e000      	b.n	8006496 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006494:	2302      	movs	r3, #2
  }
}
 8006496:	4618      	mov	r0, r3
 8006498:	3718      	adds	r7, #24
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}
 800649e:	bf00      	nop
 80064a0:	00100002 	.word	0x00100002
 80064a4:	ffff0000 	.word	0xffff0000

080064a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	607a      	str	r2, [r7, #4]
 80064b2:	603b      	str	r3, [r7, #0]
 80064b4:	460b      	mov	r3, r1
 80064b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2b08      	cmp	r3, #8
 80064c2:	d006      	beq.n	80064d2 <I2C_MasterRequestWrite+0x2a>
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d003      	beq.n	80064d2 <I2C_MasterRequestWrite+0x2a>
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064d0:	d108      	bne.n	80064e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	e00b      	b.n	80064fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e8:	2b12      	cmp	r3, #18
 80064ea:	d107      	bne.n	80064fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 f9b3 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00d      	beq.n	8006530 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800651e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006522:	d103      	bne.n	800652c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800652a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e035      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006538:	d108      	bne.n	800654c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800653a:	897b      	ldrh	r3, [r7, #10]
 800653c:	b2db      	uxtb	r3, r3
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006548:	611a      	str	r2, [r3, #16]
 800654a:	e01b      	b.n	8006584 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800654c:	897b      	ldrh	r3, [r7, #10]
 800654e:	11db      	asrs	r3, r3, #7
 8006550:	b2db      	uxtb	r3, r3
 8006552:	f003 0306 	and.w	r3, r3, #6
 8006556:	b2db      	uxtb	r3, r3
 8006558:	f063 030f 	orn	r3, r3, #15
 800655c:	b2da      	uxtb	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	490e      	ldr	r1, [pc, #56]	; (80065a4 <I2C_MasterRequestWrite+0xfc>)
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 f9d9 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e010      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800657a:	897b      	ldrh	r3, [r7, #10]
 800657c:	b2da      	uxtb	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	4907      	ldr	r1, [pc, #28]	; (80065a8 <I2C_MasterRequestWrite+0x100>)
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f9c9 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e000      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	00010008 	.word	0x00010008
 80065a8:	00010002 	.word	0x00010002

080065ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	607a      	str	r2, [r7, #4]
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	460b      	mov	r3, r1
 80065ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d006      	beq.n	80065e6 <I2C_MasterRequestRead+0x3a>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d003      	beq.n	80065e6 <I2C_MasterRequestRead+0x3a>
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065e4:	d108      	bne.n	80065f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	e00b      	b.n	8006610 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fc:	2b11      	cmp	r3, #17
 80065fe:	d107      	bne.n	8006610 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800660e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f929 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00d      	beq.n	8006644 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006636:	d103      	bne.n	8006640 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800663e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e079      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800664c:	d108      	bne.n	8006660 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800664e:	897b      	ldrh	r3, [r7, #10]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	f043 0301 	orr.w	r3, r3, #1
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	611a      	str	r2, [r3, #16]
 800665e:	e05f      	b.n	8006720 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006660:	897b      	ldrh	r3, [r7, #10]
 8006662:	11db      	asrs	r3, r3, #7
 8006664:	b2db      	uxtb	r3, r3
 8006666:	f003 0306 	and.w	r3, r3, #6
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f063 030f 	orn	r3, r3, #15
 8006670:	b2da      	uxtb	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	4930      	ldr	r1, [pc, #192]	; (8006740 <I2C_MasterRequestRead+0x194>)
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 f94f 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e054      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800668e:	897b      	ldrh	r3, [r7, #10]
 8006690:	b2da      	uxtb	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4929      	ldr	r1, [pc, #164]	; (8006744 <I2C_MasterRequestRead+0x198>)
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 f93f 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e044      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ae:	2300      	movs	r3, #0
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066d2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 f8c7 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00d      	beq.n	8006708 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066fa:	d103      	bne.n	8006704 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006702:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e017      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006708:	897b      	ldrh	r3, [r7, #10]
 800670a:	11db      	asrs	r3, r3, #7
 800670c:	b2db      	uxtb	r3, r3
 800670e:	f003 0306 	and.w	r3, r3, #6
 8006712:	b2db      	uxtb	r3, r3
 8006714:	f063 030e 	orn	r3, r3, #14
 8006718:	b2da      	uxtb	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	4907      	ldr	r1, [pc, #28]	; (8006744 <I2C_MasterRequestRead+0x198>)
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 f8fb 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3718      	adds	r7, #24
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	00010008 	.word	0x00010008
 8006744:	00010002 	.word	0x00010002

08006748 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b088      	sub	sp, #32
 800674c:	af02      	add	r7, sp, #8
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	4608      	mov	r0, r1
 8006752:	4611      	mov	r1, r2
 8006754:	461a      	mov	r2, r3
 8006756:	4603      	mov	r3, r0
 8006758:	817b      	strh	r3, [r7, #10]
 800675a:	460b      	mov	r3, r1
 800675c:	813b      	strh	r3, [r7, #8]
 800675e:	4613      	mov	r3, r2
 8006760:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006770:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	6a3b      	ldr	r3, [r7, #32]
 8006778:	2200      	movs	r2, #0
 800677a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f000 f878 	bl	8006874 <I2C_WaitOnFlagUntilTimeout>
 8006784:	4603      	mov	r3, r0
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00d      	beq.n	80067a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006798:	d103      	bne.n	80067a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e05f      	b.n	8006866 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067a6:	897b      	ldrh	r3, [r7, #10]
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80067b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b8:	6a3a      	ldr	r2, [r7, #32]
 80067ba:	492d      	ldr	r1, [pc, #180]	; (8006870 <I2C_RequestMemoryWrite+0x128>)
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 f8b0 	bl	8006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e04c      	b.n	8006866 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067cc:	2300      	movs	r3, #0
 80067ce:	617b      	str	r3, [r7, #20]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	617b      	str	r3, [r7, #20]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	617b      	str	r3, [r7, #20]
 80067e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067e4:	6a39      	ldr	r1, [r7, #32]
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	f000 f91a 	bl	8006a20 <I2C_WaitOnTXEFlagUntilTimeout>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d00d      	beq.n	800680e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067f6:	2b04      	cmp	r3, #4
 80067f8:	d107      	bne.n	800680a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006808:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e02b      	b.n	8006866 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800680e:	88fb      	ldrh	r3, [r7, #6]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d105      	bne.n	8006820 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006814:	893b      	ldrh	r3, [r7, #8]
 8006816:	b2da      	uxtb	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	611a      	str	r2, [r3, #16]
 800681e:	e021      	b.n	8006864 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006820:	893b      	ldrh	r3, [r7, #8]
 8006822:	0a1b      	lsrs	r3, r3, #8
 8006824:	b29b      	uxth	r3, r3
 8006826:	b2da      	uxtb	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800682e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006830:	6a39      	ldr	r1, [r7, #32]
 8006832:	68f8      	ldr	r0, [r7, #12]
 8006834:	f000 f8f4 	bl	8006a20 <I2C_WaitOnTXEFlagUntilTimeout>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00d      	beq.n	800685a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006842:	2b04      	cmp	r3, #4
 8006844:	d107      	bne.n	8006856 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006854:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e005      	b.n	8006866 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800685a:	893b      	ldrh	r3, [r7, #8]
 800685c:	b2da      	uxtb	r2, r3
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3718      	adds	r7, #24
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}
 800686e:	bf00      	nop
 8006870:	00010002 	.word	0x00010002

08006874 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	603b      	str	r3, [r7, #0]
 8006880:	4613      	mov	r3, r2
 8006882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006884:	e025      	b.n	80068d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800688c:	d021      	beq.n	80068d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688e:	f7fe f9db 	bl	8004c48 <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	69bb      	ldr	r3, [r7, #24]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	683a      	ldr	r2, [r7, #0]
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d116      	bne.n	80068d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2220      	movs	r2, #32
 80068ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068be:	f043 0220 	orr.w	r2, r3, #32
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	e023      	b.n	800691a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	0c1b      	lsrs	r3, r3, #16
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d10d      	bne.n	80068f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	43da      	mvns	r2, r3
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	4013      	ands	r3, r2
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	bf0c      	ite	eq
 80068ee:	2301      	moveq	r3, #1
 80068f0:	2300      	movne	r3, #0
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	461a      	mov	r2, r3
 80068f6:	e00c      	b.n	8006912 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	699b      	ldr	r3, [r3, #24]
 80068fe:	43da      	mvns	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4013      	ands	r3, r2
 8006904:	b29b      	uxth	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	bf0c      	ite	eq
 800690a:	2301      	moveq	r3, #1
 800690c:	2300      	movne	r3, #0
 800690e:	b2db      	uxtb	r3, r3
 8006910:	461a      	mov	r2, r3
 8006912:	79fb      	ldrb	r3, [r7, #7]
 8006914:	429a      	cmp	r2, r3
 8006916:	d0b6      	beq.n	8006886 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}

08006922 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006922:	b580      	push	{r7, lr}
 8006924:	b084      	sub	sp, #16
 8006926:	af00      	add	r7, sp, #0
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
 800692e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006930:	e051      	b.n	80069d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	695b      	ldr	r3, [r3, #20]
 8006938:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800693c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006940:	d123      	bne.n	800698a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006950:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800695a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2220      	movs	r2, #32
 8006966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006976:	f043 0204 	orr.w	r2, r3, #4
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006986:	2301      	movs	r3, #1
 8006988:	e046      	b.n	8006a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006990:	d021      	beq.n	80069d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006992:	f7fe f959 	bl	8004c48 <HAL_GetTick>
 8006996:	4602      	mov	r2, r0
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d302      	bcc.n	80069a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d116      	bne.n	80069d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2220      	movs	r2, #32
 80069b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	f043 0220 	orr.w	r2, r3, #32
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e020      	b.n	8006a18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	0c1b      	lsrs	r3, r3, #16
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d10c      	bne.n	80069fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	43da      	mvns	r2, r3
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	4013      	ands	r3, r2
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bf14      	ite	ne
 80069f2:	2301      	movne	r3, #1
 80069f4:	2300      	moveq	r3, #0
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	e00b      	b.n	8006a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	699b      	ldr	r3, [r3, #24]
 8006a00:	43da      	mvns	r2, r3
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	4013      	ands	r3, r2
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	bf14      	ite	ne
 8006a0c:	2301      	movne	r3, #1
 8006a0e:	2300      	moveq	r3, #0
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d18d      	bne.n	8006932 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	3710      	adds	r7, #16
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a2c:	e02d      	b.n	8006a8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 f8ce 	bl	8006bd0 <I2C_IsAcknowledgeFailed>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e02d      	b.n	8006a9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a44:	d021      	beq.n	8006a8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a46:	f7fe f8ff 	bl	8004c48 <HAL_GetTick>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	1ad3      	subs	r3, r2, r3
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d302      	bcc.n	8006a5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d116      	bne.n	8006a8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a76:	f043 0220 	orr.w	r2, r3, #32
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e007      	b.n	8006a9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a94:	2b80      	cmp	r3, #128	; 0x80
 8006a96:	d1ca      	bne.n	8006a2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b084      	sub	sp, #16
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	60f8      	str	r0, [r7, #12]
 8006aaa:	60b9      	str	r1, [r7, #8]
 8006aac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006aae:	e02d      	b.n	8006b0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 f88d 	bl	8006bd0 <I2C_IsAcknowledgeFailed>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d001      	beq.n	8006ac0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e02d      	b.n	8006b1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ac0:	68bb      	ldr	r3, [r7, #8]
 8006ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ac6:	d021      	beq.n	8006b0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ac8:	f7fe f8be 	bl	8004c48 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d302      	bcc.n	8006ade <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d116      	bne.n	8006b0c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2220      	movs	r2, #32
 8006ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af8:	f043 0220 	orr.w	r2, r3, #32
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e007      	b.n	8006b1c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	f003 0304 	and.w	r3, r3, #4
 8006b16:	2b04      	cmp	r3, #4
 8006b18:	d1ca      	bne.n	8006ab0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3710      	adds	r7, #16
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	60f8      	str	r0, [r7, #12]
 8006b2c:	60b9      	str	r1, [r7, #8]
 8006b2e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006b30:	e042      	b.n	8006bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	f003 0310 	and.w	r3, r3, #16
 8006b3c:	2b10      	cmp	r3, #16
 8006b3e:	d119      	bne.n	8006b74 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0210 	mvn.w	r2, #16
 8006b48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2220      	movs	r2, #32
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e029      	b.n	8006bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b74:	f7fe f868 	bl	8004c48 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	68ba      	ldr	r2, [r7, #8]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d302      	bcc.n	8006b8a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d116      	bne.n	8006bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba4:	f043 0220 	orr.w	r2, r3, #32
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e007      	b.n	8006bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	695b      	ldr	r3, [r3, #20]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc2:	2b40      	cmp	r3, #64	; 0x40
 8006bc4:	d1b5      	bne.n	8006b32 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006bc6:	2300      	movs	r3, #0
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}

08006bd0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006be6:	d11b      	bne.n	8006c20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006bf0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0c:	f043 0204 	orr.w	r2, r3, #4
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e000      	b.n	8006c22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr
	...

08006c30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b086      	sub	sp, #24
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e267      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d075      	beq.n	8006d3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c4e:	4b88      	ldr	r3, [pc, #544]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f003 030c 	and.w	r3, r3, #12
 8006c56:	2b04      	cmp	r3, #4
 8006c58:	d00c      	beq.n	8006c74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c5a:	4b85      	ldr	r3, [pc, #532]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d112      	bne.n	8006c8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c66:	4b82      	ldr	r3, [pc, #520]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c72:	d10b      	bne.n	8006c8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c74:	4b7e      	ldr	r3, [pc, #504]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d05b      	beq.n	8006d38 <HAL_RCC_OscConfig+0x108>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d157      	bne.n	8006d38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e242      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c94:	d106      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x74>
 8006c96:	4b76      	ldr	r3, [pc, #472]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a75      	ldr	r2, [pc, #468]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ca0:	6013      	str	r3, [r2, #0]
 8006ca2:	e01d      	b.n	8006ce0 <HAL_RCC_OscConfig+0xb0>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cac:	d10c      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x98>
 8006cae:	4b70      	ldr	r3, [pc, #448]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a6f      	ldr	r2, [pc, #444]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006cb8:	6013      	str	r3, [r2, #0]
 8006cba:	4b6d      	ldr	r3, [pc, #436]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a6c      	ldr	r2, [pc, #432]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cc4:	6013      	str	r3, [r2, #0]
 8006cc6:	e00b      	b.n	8006ce0 <HAL_RCC_OscConfig+0xb0>
 8006cc8:	4b69      	ldr	r3, [pc, #420]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a68      	ldr	r2, [pc, #416]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cd2:	6013      	str	r3, [r2, #0]
 8006cd4:	4b66      	ldr	r3, [pc, #408]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a65      	ldr	r2, [pc, #404]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d013      	beq.n	8006d10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ce8:	f7fd ffae 	bl	8004c48 <HAL_GetTick>
 8006cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cee:	e008      	b.n	8006d02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006cf0:	f7fd ffaa 	bl	8004c48 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	2b64      	cmp	r3, #100	; 0x64
 8006cfc:	d901      	bls.n	8006d02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e207      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d02:	4b5b      	ldr	r3, [pc, #364]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0f0      	beq.n	8006cf0 <HAL_RCC_OscConfig+0xc0>
 8006d0e:	e014      	b.n	8006d3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d10:	f7fd ff9a 	bl	8004c48 <HAL_GetTick>
 8006d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d16:	e008      	b.n	8006d2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d18:	f7fd ff96 	bl	8004c48 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	2b64      	cmp	r3, #100	; 0x64
 8006d24:	d901      	bls.n	8006d2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e1f3      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d2a:	4b51      	ldr	r3, [pc, #324]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1f0      	bne.n	8006d18 <HAL_RCC_OscConfig+0xe8>
 8006d36:	e000      	b.n	8006d3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f003 0302 	and.w	r3, r3, #2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d063      	beq.n	8006e0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d46:	4b4a      	ldr	r3, [pc, #296]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	f003 030c 	and.w	r3, r3, #12
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00b      	beq.n	8006d6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d52:	4b47      	ldr	r3, [pc, #284]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d5a:	2b08      	cmp	r3, #8
 8006d5c:	d11c      	bne.n	8006d98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d5e:	4b44      	ldr	r3, [pc, #272]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d116      	bne.n	8006d98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d6a:	4b41      	ldr	r3, [pc, #260]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0302 	and.w	r3, r3, #2
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d005      	beq.n	8006d82 <HAL_RCC_OscConfig+0x152>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d001      	beq.n	8006d82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e1c7      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d82:	4b3b      	ldr	r3, [pc, #236]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	00db      	lsls	r3, r3, #3
 8006d90:	4937      	ldr	r1, [pc, #220]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006d92:	4313      	orrs	r3, r2
 8006d94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d96:	e03a      	b.n	8006e0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d020      	beq.n	8006de2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da0:	4b34      	ldr	r3, [pc, #208]	; (8006e74 <HAL_RCC_OscConfig+0x244>)
 8006da2:	2201      	movs	r2, #1
 8006da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da6:	f7fd ff4f 	bl	8004c48 <HAL_GetTick>
 8006daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dac:	e008      	b.n	8006dc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dae:	f7fd ff4b 	bl	8004c48 <HAL_GetTick>
 8006db2:	4602      	mov	r2, r0
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d901      	bls.n	8006dc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e1a8      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dc0:	4b2b      	ldr	r3, [pc, #172]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d0f0      	beq.n	8006dae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dcc:	4b28      	ldr	r3, [pc, #160]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	691b      	ldr	r3, [r3, #16]
 8006dd8:	00db      	lsls	r3, r3, #3
 8006dda:	4925      	ldr	r1, [pc, #148]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	600b      	str	r3, [r1, #0]
 8006de0:	e015      	b.n	8006e0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006de2:	4b24      	ldr	r3, [pc, #144]	; (8006e74 <HAL_RCC_OscConfig+0x244>)
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de8:	f7fd ff2e 	bl	8004c48 <HAL_GetTick>
 8006dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006dee:	e008      	b.n	8006e02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006df0:	f7fd ff2a 	bl	8004c48 <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e187      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e02:	4b1b      	ldr	r3, [pc, #108]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0302 	and.w	r3, r3, #2
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1f0      	bne.n	8006df0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d036      	beq.n	8006e88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d016      	beq.n	8006e50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e22:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <HAL_RCC_OscConfig+0x248>)
 8006e24:	2201      	movs	r2, #1
 8006e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e28:	f7fd ff0e 	bl	8004c48 <HAL_GetTick>
 8006e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e2e:	e008      	b.n	8006e42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e30:	f7fd ff0a 	bl	8004c48 <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d901      	bls.n	8006e42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e167      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e42:	4b0b      	ldr	r3, [pc, #44]	; (8006e70 <HAL_RCC_OscConfig+0x240>)
 8006e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e46:	f003 0302 	and.w	r3, r3, #2
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d0f0      	beq.n	8006e30 <HAL_RCC_OscConfig+0x200>
 8006e4e:	e01b      	b.n	8006e88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e50:	4b09      	ldr	r3, [pc, #36]	; (8006e78 <HAL_RCC_OscConfig+0x248>)
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e56:	f7fd fef7 	bl	8004c48 <HAL_GetTick>
 8006e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e5c:	e00e      	b.n	8006e7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e5e:	f7fd fef3 	bl	8004c48 <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d907      	bls.n	8006e7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e150      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
 8006e70:	40023800 	.word	0x40023800
 8006e74:	42470000 	.word	0x42470000
 8006e78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e7c:	4b88      	ldr	r3, [pc, #544]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1ea      	bne.n	8006e5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f003 0304 	and.w	r3, r3, #4
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 8097 	beq.w	8006fc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e96:	2300      	movs	r3, #0
 8006e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e9a:	4b81      	ldr	r3, [pc, #516]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10f      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	60bb      	str	r3, [r7, #8]
 8006eaa:	4b7d      	ldr	r3, [pc, #500]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eae:	4a7c      	ldr	r2, [pc, #496]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8006eb6:	4b7a      	ldr	r3, [pc, #488]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ebe:	60bb      	str	r3, [r7, #8]
 8006ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ec6:	4b77      	ldr	r3, [pc, #476]	; (80070a4 <HAL_RCC_OscConfig+0x474>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d118      	bne.n	8006f04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ed2:	4b74      	ldr	r3, [pc, #464]	; (80070a4 <HAL_RCC_OscConfig+0x474>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a73      	ldr	r2, [pc, #460]	; (80070a4 <HAL_RCC_OscConfig+0x474>)
 8006ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ede:	f7fd feb3 	bl	8004c48 <HAL_GetTick>
 8006ee2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ee4:	e008      	b.n	8006ef8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ee6:	f7fd feaf 	bl	8004c48 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d901      	bls.n	8006ef8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e10c      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ef8:	4b6a      	ldr	r3, [pc, #424]	; (80070a4 <HAL_RCC_OscConfig+0x474>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d0f0      	beq.n	8006ee6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d106      	bne.n	8006f1a <HAL_RCC_OscConfig+0x2ea>
 8006f0c:	4b64      	ldr	r3, [pc, #400]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f10:	4a63      	ldr	r2, [pc, #396]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f12:	f043 0301 	orr.w	r3, r3, #1
 8006f16:	6713      	str	r3, [r2, #112]	; 0x70
 8006f18:	e01c      	b.n	8006f54 <HAL_RCC_OscConfig+0x324>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	2b05      	cmp	r3, #5
 8006f20:	d10c      	bne.n	8006f3c <HAL_RCC_OscConfig+0x30c>
 8006f22:	4b5f      	ldr	r3, [pc, #380]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f26:	4a5e      	ldr	r2, [pc, #376]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f28:	f043 0304 	orr.w	r3, r3, #4
 8006f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8006f2e:	4b5c      	ldr	r3, [pc, #368]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f32:	4a5b      	ldr	r2, [pc, #364]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f34:	f043 0301 	orr.w	r3, r3, #1
 8006f38:	6713      	str	r3, [r2, #112]	; 0x70
 8006f3a:	e00b      	b.n	8006f54 <HAL_RCC_OscConfig+0x324>
 8006f3c:	4b58      	ldr	r3, [pc, #352]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f40:	4a57      	ldr	r2, [pc, #348]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f42:	f023 0301 	bic.w	r3, r3, #1
 8006f46:	6713      	str	r3, [r2, #112]	; 0x70
 8006f48:	4b55      	ldr	r3, [pc, #340]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f4c:	4a54      	ldr	r2, [pc, #336]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f4e:	f023 0304 	bic.w	r3, r3, #4
 8006f52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d015      	beq.n	8006f88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f5c:	f7fd fe74 	bl	8004c48 <HAL_GetTick>
 8006f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f62:	e00a      	b.n	8006f7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f64:	f7fd fe70 	bl	8004c48 <HAL_GetTick>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d901      	bls.n	8006f7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e0cb      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f7a:	4b49      	ldr	r3, [pc, #292]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7e:	f003 0302 	and.w	r3, r3, #2
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d0ee      	beq.n	8006f64 <HAL_RCC_OscConfig+0x334>
 8006f86:	e014      	b.n	8006fb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f88:	f7fd fe5e 	bl	8004c48 <HAL_GetTick>
 8006f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006f8e:	e00a      	b.n	8006fa6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f90:	f7fd fe5a 	bl	8004c48 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e0b5      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fa6:	4b3e      	ldr	r3, [pc, #248]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006faa:	f003 0302 	and.w	r3, r3, #2
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1ee      	bne.n	8006f90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fb2:	7dfb      	ldrb	r3, [r7, #23]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d105      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fb8:	4b39      	ldr	r3, [pc, #228]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fbc:	4a38      	ldr	r2, [pc, #224]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006fbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006fc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 80a1 	beq.w	8007110 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006fce:	4b34      	ldr	r3, [pc, #208]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 030c 	and.w	r3, r3, #12
 8006fd6:	2b08      	cmp	r3, #8
 8006fd8:	d05c      	beq.n	8007094 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	699b      	ldr	r3, [r3, #24]
 8006fde:	2b02      	cmp	r3, #2
 8006fe0:	d141      	bne.n	8007066 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fe2:	4b31      	ldr	r3, [pc, #196]	; (80070a8 <HAL_RCC_OscConfig+0x478>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fe8:	f7fd fe2e 	bl	8004c48 <HAL_GetTick>
 8006fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006fee:	e008      	b.n	8007002 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ff0:	f7fd fe2a 	bl	8004c48 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e087      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007002:	4b27      	ldr	r3, [pc, #156]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1f0      	bne.n	8006ff0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	69da      	ldr	r2, [r3, #28]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	431a      	orrs	r2, r3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701c:	019b      	lsls	r3, r3, #6
 800701e:	431a      	orrs	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007024:	085b      	lsrs	r3, r3, #1
 8007026:	3b01      	subs	r3, #1
 8007028:	041b      	lsls	r3, r3, #16
 800702a:	431a      	orrs	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007030:	061b      	lsls	r3, r3, #24
 8007032:	491b      	ldr	r1, [pc, #108]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8007034:	4313      	orrs	r3, r2
 8007036:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007038:	4b1b      	ldr	r3, [pc, #108]	; (80070a8 <HAL_RCC_OscConfig+0x478>)
 800703a:	2201      	movs	r2, #1
 800703c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800703e:	f7fd fe03 	bl	8004c48 <HAL_GetTick>
 8007042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007044:	e008      	b.n	8007058 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007046:	f7fd fdff 	bl	8004c48 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b02      	cmp	r3, #2
 8007052:	d901      	bls.n	8007058 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	e05c      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007058:	4b11      	ldr	r3, [pc, #68]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d0f0      	beq.n	8007046 <HAL_RCC_OscConfig+0x416>
 8007064:	e054      	b.n	8007110 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007066:	4b10      	ldr	r3, [pc, #64]	; (80070a8 <HAL_RCC_OscConfig+0x478>)
 8007068:	2200      	movs	r2, #0
 800706a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800706c:	f7fd fdec 	bl	8004c48 <HAL_GetTick>
 8007070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007072:	e008      	b.n	8007086 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007074:	f7fd fde8 	bl	8004c48 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	2b02      	cmp	r3, #2
 8007080:	d901      	bls.n	8007086 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007082:	2303      	movs	r3, #3
 8007084:	e045      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007086:	4b06      	ldr	r3, [pc, #24]	; (80070a0 <HAL_RCC_OscConfig+0x470>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1f0      	bne.n	8007074 <HAL_RCC_OscConfig+0x444>
 8007092:	e03d      	b.n	8007110 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	2b01      	cmp	r3, #1
 800709a:	d107      	bne.n	80070ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e038      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
 80070a0:	40023800 	.word	0x40023800
 80070a4:	40007000 	.word	0x40007000
 80070a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070ac:	4b1b      	ldr	r3, [pc, #108]	; (800711c <HAL_RCC_OscConfig+0x4ec>)
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d028      	beq.n	800710c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d121      	bne.n	800710c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070d2:	429a      	cmp	r2, r3
 80070d4:	d11a      	bne.n	800710c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070d6:	68fa      	ldr	r2, [r7, #12]
 80070d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80070dc:	4013      	ands	r3, r2
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80070e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d111      	bne.n	800710c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f2:	085b      	lsrs	r3, r3, #1
 80070f4:	3b01      	subs	r3, #1
 80070f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d107      	bne.n	800710c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007106:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007108:	429a      	cmp	r2, r3
 800710a:	d001      	beq.n	8007110 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	e000      	b.n	8007112 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	3718      	adds	r7, #24
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}
 800711a:	bf00      	nop
 800711c:	40023800 	.word	0x40023800

08007120 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
 8007128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e0cc      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007134:	4b68      	ldr	r3, [pc, #416]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 0307 	and.w	r3, r3, #7
 800713c:	683a      	ldr	r2, [r7, #0]
 800713e:	429a      	cmp	r2, r3
 8007140:	d90c      	bls.n	800715c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007142:	4b65      	ldr	r3, [pc, #404]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007144:	683a      	ldr	r2, [r7, #0]
 8007146:	b2d2      	uxtb	r2, r2
 8007148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714a:	4b63      	ldr	r3, [pc, #396]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0307 	and.w	r3, r3, #7
 8007152:	683a      	ldr	r2, [r7, #0]
 8007154:	429a      	cmp	r2, r3
 8007156:	d001      	beq.n	800715c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007158:	2301      	movs	r3, #1
 800715a:	e0b8      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d020      	beq.n	80071aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0304 	and.w	r3, r3, #4
 8007170:	2b00      	cmp	r3, #0
 8007172:	d005      	beq.n	8007180 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007174:	4b59      	ldr	r3, [pc, #356]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	4a58      	ldr	r2, [pc, #352]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 800717a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800717e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b00      	cmp	r3, #0
 800718a:	d005      	beq.n	8007198 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800718c:	4b53      	ldr	r3, [pc, #332]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	4a52      	ldr	r2, [pc, #328]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007192:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007196:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007198:	4b50      	ldr	r3, [pc, #320]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	494d      	ldr	r1, [pc, #308]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d044      	beq.n	8007240 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d107      	bne.n	80071ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071be:	4b47      	ldr	r3, [pc, #284]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d119      	bne.n	80071fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e07f      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d003      	beq.n	80071de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071da:	2b03      	cmp	r3, #3
 80071dc:	d107      	bne.n	80071ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80071de:	4b3f      	ldr	r3, [pc, #252]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d109      	bne.n	80071fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e06f      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071ee:	4b3b      	ldr	r3, [pc, #236]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e067      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80071fe:	4b37      	ldr	r3, [pc, #220]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f023 0203 	bic.w	r2, r3, #3
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	4934      	ldr	r1, [pc, #208]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 800720c:	4313      	orrs	r3, r2
 800720e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007210:	f7fd fd1a 	bl	8004c48 <HAL_GetTick>
 8007214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007216:	e00a      	b.n	800722e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007218:	f7fd fd16 	bl	8004c48 <HAL_GetTick>
 800721c:	4602      	mov	r2, r0
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	f241 3288 	movw	r2, #5000	; 0x1388
 8007226:	4293      	cmp	r3, r2
 8007228:	d901      	bls.n	800722e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e04f      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800722e:	4b2b      	ldr	r3, [pc, #172]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f003 020c 	and.w	r2, r3, #12
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	429a      	cmp	r2, r3
 800723e:	d1eb      	bne.n	8007218 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007240:	4b25      	ldr	r3, [pc, #148]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0307 	and.w	r3, r3, #7
 8007248:	683a      	ldr	r2, [r7, #0]
 800724a:	429a      	cmp	r2, r3
 800724c:	d20c      	bcs.n	8007268 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800724e:	4b22      	ldr	r3, [pc, #136]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007250:	683a      	ldr	r2, [r7, #0]
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007256:	4b20      	ldr	r3, [pc, #128]	; (80072d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 0307 	and.w	r3, r3, #7
 800725e:	683a      	ldr	r2, [r7, #0]
 8007260:	429a      	cmp	r2, r3
 8007262:	d001      	beq.n	8007268 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e032      	b.n	80072ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0304 	and.w	r3, r3, #4
 8007270:	2b00      	cmp	r3, #0
 8007272:	d008      	beq.n	8007286 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007274:	4b19      	ldr	r3, [pc, #100]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007276:	689b      	ldr	r3, [r3, #8]
 8007278:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	68db      	ldr	r3, [r3, #12]
 8007280:	4916      	ldr	r1, [pc, #88]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007282:	4313      	orrs	r3, r2
 8007284:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0308 	and.w	r3, r3, #8
 800728e:	2b00      	cmp	r3, #0
 8007290:	d009      	beq.n	80072a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007292:	4b12      	ldr	r3, [pc, #72]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	00db      	lsls	r3, r3, #3
 80072a0:	490e      	ldr	r1, [pc, #56]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80072a2:	4313      	orrs	r3, r2
 80072a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80072a6:	f000 f821 	bl	80072ec <HAL_RCC_GetSysClockFreq>
 80072aa:	4602      	mov	r2, r0
 80072ac:	4b0b      	ldr	r3, [pc, #44]	; (80072dc <HAL_RCC_ClockConfig+0x1bc>)
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	091b      	lsrs	r3, r3, #4
 80072b2:	f003 030f 	and.w	r3, r3, #15
 80072b6:	490a      	ldr	r1, [pc, #40]	; (80072e0 <HAL_RCC_ClockConfig+0x1c0>)
 80072b8:	5ccb      	ldrb	r3, [r1, r3]
 80072ba:	fa22 f303 	lsr.w	r3, r2, r3
 80072be:	4a09      	ldr	r2, [pc, #36]	; (80072e4 <HAL_RCC_ClockConfig+0x1c4>)
 80072c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80072c2:	4b09      	ldr	r3, [pc, #36]	; (80072e8 <HAL_RCC_ClockConfig+0x1c8>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f7fd fc7a 	bl	8004bc0 <HAL_InitTick>

  return HAL_OK;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	40023c00 	.word	0x40023c00
 80072dc:	40023800 	.word	0x40023800
 80072e0:	0800fab0 	.word	0x0800fab0
 80072e4:	20000868 	.word	0x20000868
 80072e8:	20000888 	.word	0x20000888

080072ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80072ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f0:	b090      	sub	sp, #64	; 0x40
 80072f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80072f4:	2300      	movs	r3, #0
 80072f6:	637b      	str	r3, [r7, #52]	; 0x34
 80072f8:	2300      	movs	r3, #0
 80072fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072fc:	2300      	movs	r3, #0
 80072fe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007304:	4b59      	ldr	r3, [pc, #356]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 8007306:	689b      	ldr	r3, [r3, #8]
 8007308:	f003 030c 	and.w	r3, r3, #12
 800730c:	2b08      	cmp	r3, #8
 800730e:	d00d      	beq.n	800732c <HAL_RCC_GetSysClockFreq+0x40>
 8007310:	2b08      	cmp	r3, #8
 8007312:	f200 80a1 	bhi.w	8007458 <HAL_RCC_GetSysClockFreq+0x16c>
 8007316:	2b00      	cmp	r3, #0
 8007318:	d002      	beq.n	8007320 <HAL_RCC_GetSysClockFreq+0x34>
 800731a:	2b04      	cmp	r3, #4
 800731c:	d003      	beq.n	8007326 <HAL_RCC_GetSysClockFreq+0x3a>
 800731e:	e09b      	b.n	8007458 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007320:	4b53      	ldr	r3, [pc, #332]	; (8007470 <HAL_RCC_GetSysClockFreq+0x184>)
 8007322:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007324:	e09b      	b.n	800745e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007326:	4b53      	ldr	r3, [pc, #332]	; (8007474 <HAL_RCC_GetSysClockFreq+0x188>)
 8007328:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800732a:	e098      	b.n	800745e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800732c:	4b4f      	ldr	r3, [pc, #316]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007334:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007336:	4b4d      	ldr	r3, [pc, #308]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d028      	beq.n	8007394 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007342:	4b4a      	ldr	r3, [pc, #296]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	099b      	lsrs	r3, r3, #6
 8007348:	2200      	movs	r2, #0
 800734a:	623b      	str	r3, [r7, #32]
 800734c:	627a      	str	r2, [r7, #36]	; 0x24
 800734e:	6a3b      	ldr	r3, [r7, #32]
 8007350:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007354:	2100      	movs	r1, #0
 8007356:	4b47      	ldr	r3, [pc, #284]	; (8007474 <HAL_RCC_GetSysClockFreq+0x188>)
 8007358:	fb03 f201 	mul.w	r2, r3, r1
 800735c:	2300      	movs	r3, #0
 800735e:	fb00 f303 	mul.w	r3, r0, r3
 8007362:	4413      	add	r3, r2
 8007364:	4a43      	ldr	r2, [pc, #268]	; (8007474 <HAL_RCC_GetSysClockFreq+0x188>)
 8007366:	fba0 1202 	umull	r1, r2, r0, r2
 800736a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800736c:	460a      	mov	r2, r1
 800736e:	62ba      	str	r2, [r7, #40]	; 0x28
 8007370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007372:	4413      	add	r3, r2
 8007374:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007378:	2200      	movs	r2, #0
 800737a:	61bb      	str	r3, [r7, #24]
 800737c:	61fa      	str	r2, [r7, #28]
 800737e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007382:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007386:	f7f9 fc47 	bl	8000c18 <__aeabi_uldivmod>
 800738a:	4602      	mov	r2, r0
 800738c:	460b      	mov	r3, r1
 800738e:	4613      	mov	r3, r2
 8007390:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007392:	e053      	b.n	800743c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007394:	4b35      	ldr	r3, [pc, #212]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	099b      	lsrs	r3, r3, #6
 800739a:	2200      	movs	r2, #0
 800739c:	613b      	str	r3, [r7, #16]
 800739e:	617a      	str	r2, [r7, #20]
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80073a6:	f04f 0b00 	mov.w	fp, #0
 80073aa:	4652      	mov	r2, sl
 80073ac:	465b      	mov	r3, fp
 80073ae:	f04f 0000 	mov.w	r0, #0
 80073b2:	f04f 0100 	mov.w	r1, #0
 80073b6:	0159      	lsls	r1, r3, #5
 80073b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073bc:	0150      	lsls	r0, r2, #5
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	ebb2 080a 	subs.w	r8, r2, sl
 80073c6:	eb63 090b 	sbc.w	r9, r3, fp
 80073ca:	f04f 0200 	mov.w	r2, #0
 80073ce:	f04f 0300 	mov.w	r3, #0
 80073d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80073d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80073da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80073de:	ebb2 0408 	subs.w	r4, r2, r8
 80073e2:	eb63 0509 	sbc.w	r5, r3, r9
 80073e6:	f04f 0200 	mov.w	r2, #0
 80073ea:	f04f 0300 	mov.w	r3, #0
 80073ee:	00eb      	lsls	r3, r5, #3
 80073f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80073f4:	00e2      	lsls	r2, r4, #3
 80073f6:	4614      	mov	r4, r2
 80073f8:	461d      	mov	r5, r3
 80073fa:	eb14 030a 	adds.w	r3, r4, sl
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	eb45 030b 	adc.w	r3, r5, fp
 8007404:	607b      	str	r3, [r7, #4]
 8007406:	f04f 0200 	mov.w	r2, #0
 800740a:	f04f 0300 	mov.w	r3, #0
 800740e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007412:	4629      	mov	r1, r5
 8007414:	028b      	lsls	r3, r1, #10
 8007416:	4621      	mov	r1, r4
 8007418:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800741c:	4621      	mov	r1, r4
 800741e:	028a      	lsls	r2, r1, #10
 8007420:	4610      	mov	r0, r2
 8007422:	4619      	mov	r1, r3
 8007424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007426:	2200      	movs	r2, #0
 8007428:	60bb      	str	r3, [r7, #8]
 800742a:	60fa      	str	r2, [r7, #12]
 800742c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007430:	f7f9 fbf2 	bl	8000c18 <__aeabi_uldivmod>
 8007434:	4602      	mov	r2, r0
 8007436:	460b      	mov	r3, r1
 8007438:	4613      	mov	r3, r2
 800743a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800743c:	4b0b      	ldr	r3, [pc, #44]	; (800746c <HAL_RCC_GetSysClockFreq+0x180>)
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	0c1b      	lsrs	r3, r3, #16
 8007442:	f003 0303 	and.w	r3, r3, #3
 8007446:	3301      	adds	r3, #1
 8007448:	005b      	lsls	r3, r3, #1
 800744a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800744c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800744e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007450:	fbb2 f3f3 	udiv	r3, r2, r3
 8007454:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007456:	e002      	b.n	800745e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007458:	4b05      	ldr	r3, [pc, #20]	; (8007470 <HAL_RCC_GetSysClockFreq+0x184>)
 800745a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800745c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800745e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007460:	4618      	mov	r0, r3
 8007462:	3740      	adds	r7, #64	; 0x40
 8007464:	46bd      	mov	sp, r7
 8007466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800746a:	bf00      	nop
 800746c:	40023800 	.word	0x40023800
 8007470:	00f42400 	.word	0x00f42400
 8007474:	017d7840 	.word	0x017d7840

08007478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007478:	b480      	push	{r7}
 800747a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800747c:	4b03      	ldr	r3, [pc, #12]	; (800748c <HAL_RCC_GetHCLKFreq+0x14>)
 800747e:	681b      	ldr	r3, [r3, #0]
}
 8007480:	4618      	mov	r0, r3
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop
 800748c:	20000868 	.word	0x20000868

08007490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007494:	f7ff fff0 	bl	8007478 <HAL_RCC_GetHCLKFreq>
 8007498:	4602      	mov	r2, r0
 800749a:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	0a9b      	lsrs	r3, r3, #10
 80074a0:	f003 0307 	and.w	r3, r3, #7
 80074a4:	4903      	ldr	r1, [pc, #12]	; (80074b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074a6:	5ccb      	ldrb	r3, [r1, r3]
 80074a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40023800 	.word	0x40023800
 80074b4:	0800fac0 	.word	0x0800fac0

080074b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80074bc:	f7ff ffdc 	bl	8007478 <HAL_RCC_GetHCLKFreq>
 80074c0:	4602      	mov	r2, r0
 80074c2:	4b05      	ldr	r3, [pc, #20]	; (80074d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	0b5b      	lsrs	r3, r3, #13
 80074c8:	f003 0307 	and.w	r3, r3, #7
 80074cc:	4903      	ldr	r1, [pc, #12]	; (80074dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80074ce:	5ccb      	ldrb	r3, [r1, r3]
 80074d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	40023800 	.word	0x40023800
 80074dc:	0800fac0 	.word	0x0800fac0

080074e0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074e8:	2300      	movs	r3, #0
 80074ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80074ec:	2300      	movs	r3, #0
 80074ee:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f003 0301 	and.w	r3, r3, #1
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d105      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007504:	2b00      	cmp	r3, #0
 8007506:	d038      	beq.n	800757a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007508:	4b68      	ldr	r3, [pc, #416]	; (80076ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800750a:	2200      	movs	r2, #0
 800750c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800750e:	f7fd fb9b 	bl	8004c48 <HAL_GetTick>
 8007512:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007514:	e008      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007516:	f7fd fb97 	bl	8004c48 <HAL_GetTick>
 800751a:	4602      	mov	r2, r0
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	2b02      	cmp	r3, #2
 8007522:	d901      	bls.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007524:	2303      	movs	r3, #3
 8007526:	e0bd      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007528:	4b61      	ldr	r3, [pc, #388]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1f0      	bne.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685a      	ldr	r2, [r3, #4]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	019b      	lsls	r3, r3, #6
 800753e:	431a      	orrs	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	68db      	ldr	r3, [r3, #12]
 8007544:	071b      	lsls	r3, r3, #28
 8007546:	495a      	ldr	r1, [pc, #360]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007548:	4313      	orrs	r3, r2
 800754a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800754e:	4b57      	ldr	r3, [pc, #348]	; (80076ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007550:	2201      	movs	r2, #1
 8007552:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007554:	f7fd fb78 	bl	8004c48 <HAL_GetTick>
 8007558:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800755a:	e008      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800755c:	f7fd fb74 	bl	8004c48 <HAL_GetTick>
 8007560:	4602      	mov	r2, r0
 8007562:	697b      	ldr	r3, [r7, #20]
 8007564:	1ad3      	subs	r3, r2, r3
 8007566:	2b02      	cmp	r3, #2
 8007568:	d901      	bls.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e09a      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800756e:	4b50      	ldr	r3, [pc, #320]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0f0      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0302 	and.w	r3, r3, #2
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 8083 	beq.w	800768e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]
 800758c:	4b48      	ldr	r3, [pc, #288]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800758e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007590:	4a47      	ldr	r2, [pc, #284]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007592:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007596:	6413      	str	r3, [r2, #64]	; 0x40
 8007598:	4b45      	ldr	r3, [pc, #276]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800759a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800759c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075a0:	60fb      	str	r3, [r7, #12]
 80075a2:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80075a4:	4b43      	ldr	r3, [pc, #268]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a42      	ldr	r2, [pc, #264]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80075aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075ae:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075b0:	f7fd fb4a 	bl	8004c48 <HAL_GetTick>
 80075b4:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80075b6:	e008      	b.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80075b8:	f7fd fb46 	bl	8004c48 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d901      	bls.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e06c      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80075ca:	4b3a      	ldr	r3, [pc, #232]	; (80076b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d0f0      	beq.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80075d6:	4b36      	ldr	r3, [pc, #216]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075de:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d02f      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d028      	beq.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80075f4:	4b2e      	ldr	r3, [pc, #184]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80075f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075fc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80075fe:	4b2e      	ldr	r3, [pc, #184]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007600:	2201      	movs	r2, #1
 8007602:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007604:	4b2c      	ldr	r3, [pc, #176]	; (80076b8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007606:	2200      	movs	r2, #0
 8007608:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800760a:	4a29      	ldr	r2, [pc, #164]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007610:	4b27      	ldr	r3, [pc, #156]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b01      	cmp	r3, #1
 800761a:	d114      	bne.n	8007646 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800761c:	f7fd fb14 	bl	8004c48 <HAL_GetTick>
 8007620:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007622:	e00a      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007624:	f7fd fb10 	bl	8004c48 <HAL_GetTick>
 8007628:	4602      	mov	r2, r0
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	1ad3      	subs	r3, r2, r3
 800762e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007632:	4293      	cmp	r3, r2
 8007634:	d901      	bls.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	e034      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800763a:	4b1d      	ldr	r3, [pc, #116]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800763c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	2b00      	cmp	r3, #0
 8007644:	d0ee      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800764e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007652:	d10d      	bne.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8007654:	4b16      	ldr	r3, [pc, #88]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007656:	689b      	ldr	r3, [r3, #8]
 8007658:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007668:	4911      	ldr	r1, [pc, #68]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800766a:	4313      	orrs	r3, r2
 800766c:	608b      	str	r3, [r1, #8]
 800766e:	e005      	b.n	800767c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8007670:	4b0f      	ldr	r3, [pc, #60]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	4a0e      	ldr	r2, [pc, #56]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007676:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800767a:	6093      	str	r3, [r2, #8]
 800767c:	4b0c      	ldr	r3, [pc, #48]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800767e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007688:	4909      	ldr	r1, [pc, #36]	; (80076b0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800768a:	4313      	orrs	r3, r2
 800768c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f003 0308 	and.w	r3, r3, #8
 8007696:	2b00      	cmp	r3, #0
 8007698:	d003      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	7d1a      	ldrb	r2, [r3, #20]
 800769e:	4b07      	ldr	r3, [pc, #28]	; (80076bc <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80076a0:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3718      	adds	r7, #24
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	42470068 	.word	0x42470068
 80076b0:	40023800 	.word	0x40023800
 80076b4:	40007000 	.word	0x40007000
 80076b8:	42470e40 	.word	0x42470e40
 80076bc:	424711e0 	.word	0x424711e0

080076c0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d101      	bne.n	80076d6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e066      	b.n	80077a4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	7f5b      	ldrb	r3, [r3, #29]
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d105      	bne.n	80076ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f7fc f81c 	bl	8003724 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2202      	movs	r2, #2
 80076f0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	22ca      	movs	r2, #202	; 0xca
 80076f8:	625a      	str	r2, [r3, #36]	; 0x24
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2253      	movs	r2, #83	; 0x53
 8007700:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 fa45 	bl	8007b92 <RTC_EnterInitMode>
 8007708:	4603      	mov	r3, r0
 800770a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800770c:	7bfb      	ldrb	r3, [r7, #15]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d12c      	bne.n	800776c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	6812      	ldr	r2, [r2, #0]
 800771c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007720:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007724:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6899      	ldr	r1, [r3, #8]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	691b      	ldr	r3, [r3, #16]
 8007734:	431a      	orrs	r2, r3
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	431a      	orrs	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	430a      	orrs	r2, r1
 8007742:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	68d2      	ldr	r2, [r2, #12]
 800774c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6919      	ldr	r1, [r3, #16]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	041a      	lsls	r2, r3, #16
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	430a      	orrs	r2, r1
 8007760:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fa4c 	bl	8007c00 <RTC_ExitInitMode>
 8007768:	4603      	mov	r3, r0
 800776a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800776c:	7bfb      	ldrb	r3, [r7, #15]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d113      	bne.n	800779a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007780:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	699a      	ldr	r2, [r3, #24]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	430a      	orrs	r2, r1
 8007792:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	22ff      	movs	r2, #255	; 0xff
 80077a0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80077a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3710      	adds	r7, #16
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80077ac:	b590      	push	{r4, r7, lr}
 80077ae:	b087      	sub	sp, #28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80077b8:	2300      	movs	r3, #0
 80077ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	7f1b      	ldrb	r3, [r3, #28]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_RTC_SetTime+0x1c>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e087      	b.n	80078d8 <HAL_RTC_SetTime+0x12c>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2201      	movs	r2, #1
 80077cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2202      	movs	r2, #2
 80077d2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d126      	bne.n	8007828 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d102      	bne.n	80077ee <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	2200      	movs	r2, #0
 80077ec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	4618      	mov	r0, r3
 80077f4:	f000 fa29 	bl	8007c4a <RTC_ByteToBcd2>
 80077f8:	4603      	mov	r3, r0
 80077fa:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	785b      	ldrb	r3, [r3, #1]
 8007800:	4618      	mov	r0, r3
 8007802:	f000 fa22 	bl	8007c4a <RTC_ByteToBcd2>
 8007806:	4603      	mov	r3, r0
 8007808:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800780a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	789b      	ldrb	r3, [r3, #2]
 8007810:	4618      	mov	r0, r3
 8007812:	f000 fa1a 	bl	8007c4a <RTC_ByteToBcd2>
 8007816:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007818:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	78db      	ldrb	r3, [r3, #3]
 8007820:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007822:	4313      	orrs	r3, r2
 8007824:	617b      	str	r3, [r7, #20]
 8007826:	e018      	b.n	800785a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007832:	2b00      	cmp	r3, #0
 8007834:	d102      	bne.n	800783c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	2200      	movs	r2, #0
 800783a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	785b      	ldrb	r3, [r3, #1]
 8007846:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007848:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800784a:	68ba      	ldr	r2, [r7, #8]
 800784c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800784e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	78db      	ldrb	r3, [r3, #3]
 8007854:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007856:	4313      	orrs	r3, r2
 8007858:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	22ca      	movs	r2, #202	; 0xca
 8007860:	625a      	str	r2, [r3, #36]	; 0x24
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2253      	movs	r2, #83	; 0x53
 8007868:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 f991 	bl	8007b92 <RTC_EnterInitMode>
 8007870:	4603      	mov	r3, r0
 8007872:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007874:	7cfb      	ldrb	r3, [r7, #19]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d120      	bne.n	80078bc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007884:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007888:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689a      	ldr	r2, [r3, #8]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007898:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6899      	ldr	r1, [r3, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	68da      	ldr	r2, [r3, #12]
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	691b      	ldr	r3, [r3, #16]
 80078a8:	431a      	orrs	r2, r3
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f9a4 	bl	8007c00 <RTC_ExitInitMode>
 80078b8:	4603      	mov	r3, r0
 80078ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80078bc:	7cfb      	ldrb	r3, [r7, #19]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d102      	bne.n	80078c8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	22ff      	movs	r2, #255	; 0xff
 80078ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2200      	movs	r2, #0
 80078d4:	771a      	strb	r2, [r3, #28]

  return status;
 80078d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	371c      	adds	r7, #28
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd90      	pop	{r4, r7, pc}

080078e0 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80078ec:	2300      	movs	r3, #0
 80078ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007912:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007916:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	0c1b      	lsrs	r3, r3, #16
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007922:	b2da      	uxtb	r2, r3
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007928:	697b      	ldr	r3, [r7, #20]
 800792a:	0a1b      	lsrs	r3, r3, #8
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007932:	b2da      	uxtb	r2, r3
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	b2db      	uxtb	r3, r3
 800793c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007940:	b2da      	uxtb	r2, r3
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	0d9b      	lsrs	r3, r3, #22
 800794a:	b2db      	uxtb	r3, r3
 800794c:	f003 0301 	and.w	r3, r3, #1
 8007950:	b2da      	uxtb	r2, r3
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d11a      	bne.n	8007992 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	781b      	ldrb	r3, [r3, #0]
 8007960:	4618      	mov	r0, r3
 8007962:	f000 f98f 	bl	8007c84 <RTC_Bcd2ToByte>
 8007966:	4603      	mov	r3, r0
 8007968:	461a      	mov	r2, r3
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	4618      	mov	r0, r3
 8007974:	f000 f986 	bl	8007c84 <RTC_Bcd2ToByte>
 8007978:	4603      	mov	r3, r0
 800797a:	461a      	mov	r2, r3
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	789b      	ldrb	r3, [r3, #2]
 8007984:	4618      	mov	r0, r3
 8007986:	f000 f97d 	bl	8007c84 <RTC_Bcd2ToByte>
 800798a:	4603      	mov	r3, r0
 800798c:	461a      	mov	r2, r3
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007992:	2300      	movs	r3, #0
}
 8007994:	4618      	mov	r0, r3
 8007996:	3718      	adds	r7, #24
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}

0800799c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800799c:	b590      	push	{r4, r7, lr}
 800799e:	b087      	sub	sp, #28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	60f8      	str	r0, [r7, #12]
 80079a4:	60b9      	str	r1, [r7, #8]
 80079a6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80079a8:	2300      	movs	r3, #0
 80079aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	7f1b      	ldrb	r3, [r3, #28]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d101      	bne.n	80079b8 <HAL_RTC_SetDate+0x1c>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e071      	b.n	8007a9c <HAL_RTC_SetDate+0x100>
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2202      	movs	r2, #2
 80079c2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d10e      	bne.n	80079e8 <HAL_RTC_SetDate+0x4c>
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	785b      	ldrb	r3, [r3, #1]
 80079ce:	f003 0310 	and.w	r3, r3, #16
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d008      	beq.n	80079e8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	785b      	ldrb	r3, [r3, #1]
 80079da:	f023 0310 	bic.w	r3, r3, #16
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	330a      	adds	r3, #10
 80079e2:	b2da      	uxtb	r2, r3
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d11c      	bne.n	8007a28 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	78db      	ldrb	r3, [r3, #3]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f000 f929 	bl	8007c4a <RTC_ByteToBcd2>
 80079f8:	4603      	mov	r3, r0
 80079fa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	785b      	ldrb	r3, [r3, #1]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f000 f922 	bl	8007c4a <RTC_ByteToBcd2>
 8007a06:	4603      	mov	r3, r0
 8007a08:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a0a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	789b      	ldrb	r3, [r3, #2]
 8007a10:	4618      	mov	r0, r3
 8007a12:	f000 f91a 	bl	8007c4a <RTC_ByteToBcd2>
 8007a16:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007a18:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	781b      	ldrb	r3, [r3, #0]
 8007a20:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]
 8007a26:	e00e      	b.n	8007a46 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	78db      	ldrb	r3, [r3, #3]
 8007a2c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	785b      	ldrb	r3, [r3, #1]
 8007a32:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a34:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007a36:	68ba      	ldr	r2, [r7, #8]
 8007a38:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007a3a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007a42:	4313      	orrs	r3, r2
 8007a44:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	22ca      	movs	r2, #202	; 0xca
 8007a4c:	625a      	str	r2, [r3, #36]	; 0x24
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2253      	movs	r2, #83	; 0x53
 8007a54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f000 f89b 	bl	8007b92 <RTC_EnterInitMode>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007a60:	7cfb      	ldrb	r3, [r7, #19]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d10c      	bne.n	8007a80 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a70:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a74:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007a76:	68f8      	ldr	r0, [r7, #12]
 8007a78:	f000 f8c2 	bl	8007c00 <RTC_ExitInitMode>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007a80:	7cfb      	ldrb	r3, [r7, #19]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d102      	bne.n	8007a8c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	22ff      	movs	r2, #255	; 0xff
 8007a92:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2200      	movs	r2, #0
 8007a98:	771a      	strb	r2, [r3, #28]

  return status;
 8007a9a:	7cfb      	ldrb	r3, [r7, #19]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	371c      	adds	r7, #28
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd90      	pop	{r4, r7, pc}

08007aa4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b086      	sub	sp, #24
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007abe:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007ac2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007ac4:	697b      	ldr	r3, [r7, #20]
 8007ac6:	0c1b      	lsrs	r3, r3, #16
 8007ac8:	b2da      	uxtb	r2, r3
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	0a1b      	lsrs	r3, r3, #8
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	f003 031f 	and.w	r3, r3, #31
 8007ad8:	b2da      	uxtb	r2, r3
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ae6:	b2da      	uxtb	r2, r3
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	0b5b      	lsrs	r3, r3, #13
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	f003 0307 	and.w	r3, r3, #7
 8007af6:	b2da      	uxtb	r2, r3
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d11a      	bne.n	8007b38 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	78db      	ldrb	r3, [r3, #3]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f000 f8bc 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	461a      	mov	r2, r3
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	785b      	ldrb	r3, [r3, #1]
 8007b18:	4618      	mov	r0, r3
 8007b1a:	f000 f8b3 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	461a      	mov	r2, r3
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	789b      	ldrb	r3, [r3, #2]
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 f8aa 	bl	8007c84 <RTC_Bcd2ToByte>
 8007b30:	4603      	mov	r3, r0
 8007b32:	461a      	mov	r2, r3
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}

08007b42 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007b42:	b580      	push	{r7, lr}
 8007b44:	b084      	sub	sp, #16
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68da      	ldr	r2, [r3, #12]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b5c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007b5e:	f7fd f873 	bl	8004c48 <HAL_GetTick>
 8007b62:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b64:	e009      	b.n	8007b7a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007b66:	f7fd f86f 	bl	8004c48 <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b74:	d901      	bls.n	8007b7a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e007      	b.n	8007b8a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	f003 0320 	and.w	r3, r3, #32
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d0ee      	beq.n	8007b66 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3710      	adds	r7, #16
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}

08007b92 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007b92:	b580      	push	{r7, lr}
 8007b94:	b084      	sub	sp, #16
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d122      	bne.n	8007bf6 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68da      	ldr	r2, [r3, #12]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007bbe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007bc0:	f7fd f842 	bl	8004c48 <HAL_GetTick>
 8007bc4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007bc6:	e00c      	b.n	8007be2 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007bc8:	f7fd f83e 	bl	8004c48 <HAL_GetTick>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	1ad3      	subs	r3, r2, r3
 8007bd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bd6:	d904      	bls.n	8007be2 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2204      	movs	r2, #4
 8007bdc:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d102      	bne.n	8007bf6 <RTC_EnterInitMode+0x64>
 8007bf0:	7bfb      	ldrb	r3, [r7, #15]
 8007bf2:	2b01      	cmp	r3, #1
 8007bf4:	d1e8      	bne.n	8007bc8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	3710      	adds	r7, #16
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	bd80      	pop	{r7, pc}

08007c00 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b084      	sub	sp, #16
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68da      	ldr	r2, [r3, #12]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c1a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	f003 0320 	and.w	r3, r3, #32
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10a      	bne.n	8007c40 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7ff ff89 	bl	8007b42 <HAL_RTC_WaitForSynchro>
 8007c30:	4603      	mov	r3, r0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d004      	beq.n	8007c40 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2204      	movs	r2, #4
 8007c3a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	b085      	sub	sp, #20
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	4603      	mov	r3, r0
 8007c52:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8007c54:	2300      	movs	r3, #0
 8007c56:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8007c58:	e005      	b.n	8007c66 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007c5a:	7bfb      	ldrb	r3, [r7, #15]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8007c60:	79fb      	ldrb	r3, [r7, #7]
 8007c62:	3b0a      	subs	r3, #10
 8007c64:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8007c66:	79fb      	ldrb	r3, [r7, #7]
 8007c68:	2b09      	cmp	r3, #9
 8007c6a:	d8f6      	bhi.n	8007c5a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007c6c:	7bfb      	ldrb	r3, [r7, #15]
 8007c6e:	011b      	lsls	r3, r3, #4
 8007c70:	b2da      	uxtb	r2, r3
 8007c72:	79fb      	ldrb	r3, [r7, #7]
 8007c74:	4313      	orrs	r3, r2
 8007c76:	b2db      	uxtb	r3, r3
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3714      	adds	r7, #20
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b085      	sub	sp, #20
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	091b      	lsrs	r3, r3, #4
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	461a      	mov	r2, r3
 8007c9a:	0092      	lsls	r2, r2, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	005b      	lsls	r3, r3, #1
 8007ca0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8007ca2:	79fb      	ldrb	r3, [r7, #7]
 8007ca4:	f003 030f 	and.w	r3, r3, #15
 8007ca8:	b2da      	uxtb	r2, r3
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	4413      	add	r3, r2
 8007cae:	b2db      	uxtb	r3, r3
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3714      	adds	r7, #20
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr

08007cbc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b082      	sub	sp, #8
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e07b      	b.n	8007dc6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d108      	bne.n	8007ce8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cde:	d009      	beq.n	8007cf4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	61da      	str	r2, [r3, #28]
 8007ce6:	e005      	b.n	8007cf4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2200      	movs	r2, #0
 8007cec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d106      	bne.n	8007d14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f7fb fd34 	bl	800377c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2202      	movs	r2, #2
 8007d18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	68db      	ldr	r3, [r3, #12]
 8007d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d46:	431a      	orrs	r2, r3
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	431a      	orrs	r2, r3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	695b      	ldr	r3, [r3, #20]
 8007d56:	f003 0301 	and.w	r3, r3, #1
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d64:	431a      	orrs	r2, r3
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	69db      	ldr	r3, [r3, #28]
 8007d6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d6e:	431a      	orrs	r2, r3
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a1b      	ldr	r3, [r3, #32]
 8007d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d78:	ea42 0103 	orr.w	r1, r2, r3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d80:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	430a      	orrs	r2, r1
 8007d8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	699b      	ldr	r3, [r3, #24]
 8007d90:	0c1b      	lsrs	r3, r3, #16
 8007d92:	f003 0104 	and.w	r1, r3, #4
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9a:	f003 0210 	and.w	r2, r3, #16
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	430a      	orrs	r2, r1
 8007da4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69da      	ldr	r2, [r3, #28]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007db4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2200      	movs	r2, #0
 8007dba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3708      	adds	r7, #8
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}

08007dce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dce:	b580      	push	{r7, lr}
 8007dd0:	b088      	sub	sp, #32
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	60f8      	str	r0, [r7, #12]
 8007dd6:	60b9      	str	r1, [r7, #8]
 8007dd8:	603b      	str	r3, [r7, #0]
 8007dda:	4613      	mov	r3, r2
 8007ddc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007dde:	2300      	movs	r3, #0
 8007de0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_SPI_Transmit+0x22>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e126      	b.n	800803e <HAL_SPI_Transmit+0x270>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007df8:	f7fc ff26 	bl	8004c48 <HAL_GetTick>
 8007dfc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007dfe:	88fb      	ldrh	r3, [r7, #6]
 8007e00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d002      	beq.n	8007e14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007e0e:	2302      	movs	r3, #2
 8007e10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e12:	e10b      	b.n	800802c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d002      	beq.n	8007e20 <HAL_SPI_Transmit+0x52>
 8007e1a:	88fb      	ldrh	r3, [r7, #6]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d102      	bne.n	8007e26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e24:	e102      	b.n	800802c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2203      	movs	r2, #3
 8007e2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2200      	movs	r2, #0
 8007e32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	68ba      	ldr	r2, [r7, #8]
 8007e38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	88fa      	ldrh	r2, [r7, #6]
 8007e3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	88fa      	ldrh	r2, [r7, #6]
 8007e44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2200      	movs	r2, #0
 8007e62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e6c:	d10f      	bne.n	8007e8e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e8c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e98:	2b40      	cmp	r3, #64	; 0x40
 8007e9a:	d007      	beq.n	8007eac <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007eaa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007eb4:	d14b      	bne.n	8007f4e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d002      	beq.n	8007ec4 <HAL_SPI_Transmit+0xf6>
 8007ebe:	8afb      	ldrh	r3, [r7, #22]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d13e      	bne.n	8007f42 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec8:	881a      	ldrh	r2, [r3, #0]
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed4:	1c9a      	adds	r2, r3, #2
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	3b01      	subs	r3, #1
 8007ee2:	b29a      	uxth	r2, r3
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ee8:	e02b      	b.n	8007f42 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f003 0302 	and.w	r3, r3, #2
 8007ef4:	2b02      	cmp	r3, #2
 8007ef6:	d112      	bne.n	8007f1e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efc:	881a      	ldrh	r2, [r3, #0]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f08:	1c9a      	adds	r2, r3, #2
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	3b01      	subs	r3, #1
 8007f16:	b29a      	uxth	r2, r3
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	86da      	strh	r2, [r3, #54]	; 0x36
 8007f1c:	e011      	b.n	8007f42 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f1e:	f7fc fe93 	bl	8004c48 <HAL_GetTick>
 8007f22:	4602      	mov	r2, r0
 8007f24:	69bb      	ldr	r3, [r7, #24]
 8007f26:	1ad3      	subs	r3, r2, r3
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d803      	bhi.n	8007f36 <HAL_SPI_Transmit+0x168>
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f34:	d102      	bne.n	8007f3c <HAL_SPI_Transmit+0x16e>
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d102      	bne.n	8007f42 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007f40:	e074      	b.n	800802c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1ce      	bne.n	8007eea <HAL_SPI_Transmit+0x11c>
 8007f4c:	e04c      	b.n	8007fe8 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d002      	beq.n	8007f5c <HAL_SPI_Transmit+0x18e>
 8007f56:	8afb      	ldrh	r3, [r7, #22]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d140      	bne.n	8007fde <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	330c      	adds	r3, #12
 8007f66:	7812      	ldrb	r2, [r2, #0]
 8007f68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f6e:	1c5a      	adds	r2, r3, #1
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007f82:	e02c      	b.n	8007fde <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f003 0302 	and.w	r3, r3, #2
 8007f8e:	2b02      	cmp	r3, #2
 8007f90:	d113      	bne.n	8007fba <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	330c      	adds	r3, #12
 8007f9c:	7812      	ldrb	r2, [r2, #0]
 8007f9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	86da      	strh	r2, [r3, #54]	; 0x36
 8007fb8:	e011      	b.n	8007fde <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fba:	f7fc fe45 	bl	8004c48 <HAL_GetTick>
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	69bb      	ldr	r3, [r7, #24]
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	683a      	ldr	r2, [r7, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d803      	bhi.n	8007fd2 <HAL_SPI_Transmit+0x204>
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd0:	d102      	bne.n	8007fd8 <HAL_SPI_Transmit+0x20a>
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d102      	bne.n	8007fde <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007fdc:	e026      	b.n	800802c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d1cd      	bne.n	8007f84 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	6839      	ldr	r1, [r7, #0]
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 fa55 	bl	800849c <SPI_EndRxTxTransaction>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d002      	beq.n	8007ffe <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10a      	bne.n	800801c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008006:	2300      	movs	r3, #0
 8008008:	613b      	str	r3, [r7, #16]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	613b      	str	r3, [r7, #16]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	689b      	ldr	r3, [r3, #8]
 8008018:	613b      	str	r3, [r7, #16]
 800801a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	77fb      	strb	r3, [r7, #31]
 8008028:	e000      	b.n	800802c <HAL_SPI_Transmit+0x25e>
  }

error:
 800802a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	2201      	movs	r2, #1
 8008030:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800803c:	7ffb      	ldrb	r3, [r7, #31]
}
 800803e:	4618      	mov	r0, r3
 8008040:	3720      	adds	r7, #32
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b08c      	sub	sp, #48	; 0x30
 800804a:	af00      	add	r7, sp, #0
 800804c:	60f8      	str	r0, [r7, #12]
 800804e:	60b9      	str	r1, [r7, #8]
 8008050:	607a      	str	r2, [r7, #4]
 8008052:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008054:	2301      	movs	r3, #1
 8008056:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008058:	2300      	movs	r3, #0
 800805a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008064:	2b01      	cmp	r3, #1
 8008066:	d101      	bne.n	800806c <HAL_SPI_TransmitReceive+0x26>
 8008068:	2302      	movs	r3, #2
 800806a:	e18a      	b.n	8008382 <HAL_SPI_TransmitReceive+0x33c>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2201      	movs	r2, #1
 8008070:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008074:	f7fc fde8 	bl	8004c48 <HAL_GetTick>
 8008078:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008080:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800808a:	887b      	ldrh	r3, [r7, #2]
 800808c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800808e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008092:	2b01      	cmp	r3, #1
 8008094:	d00f      	beq.n	80080b6 <HAL_SPI_TransmitReceive+0x70>
 8008096:	69fb      	ldr	r3, [r7, #28]
 8008098:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800809c:	d107      	bne.n	80080ae <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d103      	bne.n	80080ae <HAL_SPI_TransmitReceive+0x68>
 80080a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	d003      	beq.n	80080b6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80080ae:	2302      	movs	r3, #2
 80080b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80080b4:	e15b      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d005      	beq.n	80080c8 <HAL_SPI_TransmitReceive+0x82>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <HAL_SPI_TransmitReceive+0x82>
 80080c2:	887b      	ldrh	r3, [r7, #2]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d103      	bne.n	80080d0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80080ce:	e14e      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	2b04      	cmp	r3, #4
 80080da:	d003      	beq.n	80080e4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2205      	movs	r2, #5
 80080e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2200      	movs	r2, #0
 80080e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	887a      	ldrh	r2, [r7, #2]
 80080f4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	887a      	ldrh	r2, [r7, #2]
 80080fa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	68ba      	ldr	r2, [r7, #8]
 8008100:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	887a      	ldrh	r2, [r7, #2]
 8008106:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	887a      	ldrh	r2, [r7, #2]
 800810c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2200      	movs	r2, #0
 8008112:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008124:	2b40      	cmp	r3, #64	; 0x40
 8008126:	d007      	beq.n	8008138 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008136:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008140:	d178      	bne.n	8008234 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d002      	beq.n	8008150 <HAL_SPI_TransmitReceive+0x10a>
 800814a:	8b7b      	ldrh	r3, [r7, #26]
 800814c:	2b01      	cmp	r3, #1
 800814e:	d166      	bne.n	800821e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008154:	881a      	ldrh	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008160:	1c9a      	adds	r2, r3, #2
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800816a:	b29b      	uxth	r3, r3
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008174:	e053      	b.n	800821e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b02      	cmp	r3, #2
 8008182:	d11b      	bne.n	80081bc <HAL_SPI_TransmitReceive+0x176>
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008188:	b29b      	uxth	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d016      	beq.n	80081bc <HAL_SPI_TransmitReceive+0x176>
 800818e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008190:	2b01      	cmp	r3, #1
 8008192:	d113      	bne.n	80081bc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008198:	881a      	ldrh	r2, [r3, #0]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081a4:	1c9a      	adds	r2, r3, #2
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	3b01      	subs	r3, #1
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80081b8:	2300      	movs	r3, #0
 80081ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d119      	bne.n	80081fe <HAL_SPI_TransmitReceive+0x1b8>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ce:	b29b      	uxth	r3, r3
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d014      	beq.n	80081fe <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68da      	ldr	r2, [r3, #12]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081de:	b292      	uxth	r2, r2
 80081e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e6:	1c9a      	adds	r2, r3, #2
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	3b01      	subs	r3, #1
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081fa:	2301      	movs	r3, #1
 80081fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80081fe:	f7fc fd23 	bl	8004c48 <HAL_GetTick>
 8008202:	4602      	mov	r2, r0
 8008204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008206:	1ad3      	subs	r3, r2, r3
 8008208:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800820a:	429a      	cmp	r2, r3
 800820c:	d807      	bhi.n	800821e <HAL_SPI_TransmitReceive+0x1d8>
 800820e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008214:	d003      	beq.n	800821e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800821c:	e0a7      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008222:	b29b      	uxth	r3, r3
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1a6      	bne.n	8008176 <HAL_SPI_TransmitReceive+0x130>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1a1      	bne.n	8008176 <HAL_SPI_TransmitReceive+0x130>
 8008232:	e07c      	b.n	800832e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d002      	beq.n	8008242 <HAL_SPI_TransmitReceive+0x1fc>
 800823c:	8b7b      	ldrh	r3, [r7, #26]
 800823e:	2b01      	cmp	r3, #1
 8008240:	d16b      	bne.n	800831a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	330c      	adds	r3, #12
 800824c:	7812      	ldrb	r2, [r2, #0]
 800824e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008254:	1c5a      	adds	r2, r3, #1
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800825e:	b29b      	uxth	r3, r3
 8008260:	3b01      	subs	r3, #1
 8008262:	b29a      	uxth	r2, r3
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008268:	e057      	b.n	800831a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	f003 0302 	and.w	r3, r3, #2
 8008274:	2b02      	cmp	r3, #2
 8008276:	d11c      	bne.n	80082b2 <HAL_SPI_TransmitReceive+0x26c>
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800827c:	b29b      	uxth	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d017      	beq.n	80082b2 <HAL_SPI_TransmitReceive+0x26c>
 8008282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008284:	2b01      	cmp	r3, #1
 8008286:	d114      	bne.n	80082b2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	7812      	ldrb	r2, [r2, #0]
 8008294:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829a:	1c5a      	adds	r2, r3, #1
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	3b01      	subs	r3, #1
 80082a8:	b29a      	uxth	r2, r3
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80082ae:	2300      	movs	r3, #0
 80082b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f003 0301 	and.w	r3, r3, #1
 80082bc:	2b01      	cmp	r3, #1
 80082be:	d119      	bne.n	80082f4 <HAL_SPI_TransmitReceive+0x2ae>
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d014      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68da      	ldr	r2, [r3, #12]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d4:	b2d2      	uxtb	r2, r2
 80082d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082dc:	1c5a      	adds	r2, r3, #1
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	3b01      	subs	r3, #1
 80082ea:	b29a      	uxth	r2, r3
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082f0:	2301      	movs	r3, #1
 80082f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80082f4:	f7fc fca8 	bl	8004c48 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008300:	429a      	cmp	r2, r3
 8008302:	d803      	bhi.n	800830c <HAL_SPI_TransmitReceive+0x2c6>
 8008304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800830a:	d102      	bne.n	8008312 <HAL_SPI_TransmitReceive+0x2cc>
 800830c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800830e:	2b00      	cmp	r3, #0
 8008310:	d103      	bne.n	800831a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008312:	2303      	movs	r3, #3
 8008314:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008318:	e029      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800831e:	b29b      	uxth	r3, r3
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1a2      	bne.n	800826a <HAL_SPI_TransmitReceive+0x224>
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008328:	b29b      	uxth	r3, r3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d19d      	bne.n	800826a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800832e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008330:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 f8b2 	bl	800849c <SPI_EndRxTxTransaction>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d006      	beq.n	800834c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2220      	movs	r2, #32
 8008348:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800834a:	e010      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10b      	bne.n	800836c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008354:	2300      	movs	r3, #0
 8008356:	617b      	str	r3, [r7, #20]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	68db      	ldr	r3, [r3, #12]
 800835e:	617b      	str	r3, [r7, #20]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	617b      	str	r3, [r7, #20]
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	e000      	b.n	800836e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800836c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2201      	movs	r2, #1
 8008372:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2200      	movs	r2, #0
 800837a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800837e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008382:	4618      	mov	r0, r3
 8008384:	3730      	adds	r7, #48	; 0x30
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
	...

0800838c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b088      	sub	sp, #32
 8008390:	af00      	add	r7, sp, #0
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	60b9      	str	r1, [r7, #8]
 8008396:	603b      	str	r3, [r7, #0]
 8008398:	4613      	mov	r3, r2
 800839a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800839c:	f7fc fc54 	bl	8004c48 <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a4:	1a9b      	subs	r3, r3, r2
 80083a6:	683a      	ldr	r2, [r7, #0]
 80083a8:	4413      	add	r3, r2
 80083aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80083ac:	f7fc fc4c 	bl	8004c48 <HAL_GetTick>
 80083b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80083b2:	4b39      	ldr	r3, [pc, #228]	; (8008498 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	015b      	lsls	r3, r3, #5
 80083b8:	0d1b      	lsrs	r3, r3, #20
 80083ba:	69fa      	ldr	r2, [r7, #28]
 80083bc:	fb02 f303 	mul.w	r3, r2, r3
 80083c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80083c2:	e054      	b.n	800846e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ca:	d050      	beq.n	800846e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083cc:	f7fc fc3c 	bl	8004c48 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d902      	bls.n	80083e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d13d      	bne.n	800845e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	685a      	ldr	r2, [r3, #4]
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083fa:	d111      	bne.n	8008420 <SPI_WaitFlagStateUntilTimeout+0x94>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008404:	d004      	beq.n	8008410 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	689b      	ldr	r3, [r3, #8]
 800840a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800840e:	d107      	bne.n	8008420 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800841e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008424:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008428:	d10f      	bne.n	800844a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008438:	601a      	str	r2, [r3, #0]
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	681a      	ldr	r2, [r3, #0]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008448:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800845a:	2303      	movs	r3, #3
 800845c:	e017      	b.n	800848e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008464:	2300      	movs	r3, #0
 8008466:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	3b01      	subs	r3, #1
 800846c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689a      	ldr	r2, [r3, #8]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	4013      	ands	r3, r2
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	429a      	cmp	r2, r3
 800847c:	bf0c      	ite	eq
 800847e:	2301      	moveq	r3, #1
 8008480:	2300      	movne	r3, #0
 8008482:	b2db      	uxtb	r3, r3
 8008484:	461a      	mov	r2, r3
 8008486:	79fb      	ldrb	r3, [r7, #7]
 8008488:	429a      	cmp	r2, r3
 800848a:	d19b      	bne.n	80083c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3720      	adds	r7, #32
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	20000868 	.word	0x20000868

0800849c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b088      	sub	sp, #32
 80084a0:	af02      	add	r7, sp, #8
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80084a8:	4b1b      	ldr	r3, [pc, #108]	; (8008518 <SPI_EndRxTxTransaction+0x7c>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a1b      	ldr	r2, [pc, #108]	; (800851c <SPI_EndRxTxTransaction+0x80>)
 80084ae:	fba2 2303 	umull	r2, r3, r2, r3
 80084b2:	0d5b      	lsrs	r3, r3, #21
 80084b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80084b8:	fb02 f303 	mul.w	r3, r2, r3
 80084bc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084c6:	d112      	bne.n	80084ee <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	9300      	str	r3, [sp, #0]
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	2200      	movs	r2, #0
 80084d0:	2180      	movs	r1, #128	; 0x80
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f7ff ff5a 	bl	800838c <SPI_WaitFlagStateUntilTimeout>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d016      	beq.n	800850c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084e2:	f043 0220 	orr.w	r2, r3, #32
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80084ea:	2303      	movs	r3, #3
 80084ec:	e00f      	b.n	800850e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00a      	beq.n	800850a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	3b01      	subs	r3, #1
 80084f8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008504:	2b80      	cmp	r3, #128	; 0x80
 8008506:	d0f2      	beq.n	80084ee <SPI_EndRxTxTransaction+0x52>
 8008508:	e000      	b.n	800850c <SPI_EndRxTxTransaction+0x70>
        break;
 800850a:	bf00      	nop
  }

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3718      	adds	r7, #24
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	20000868 	.word	0x20000868
 800851c:	165e9f81 	.word	0x165e9f81

08008520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e041      	b.n	80085b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	d106      	bne.n	800854c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f7fb f9c8 	bl	80038dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2202      	movs	r2, #2
 8008550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3304      	adds	r3, #4
 800855c:	4619      	mov	r1, r3
 800855e:	4610      	mov	r0, r2
 8008560:	f000 fe52 	bl	8009208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
	...

080085c0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085ce:	b2db      	uxtb	r3, r3
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d001      	beq.n	80085d8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e03c      	b.n	8008652 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2202      	movs	r2, #2
 80085dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a1e      	ldr	r2, [pc, #120]	; (8008660 <HAL_TIM_Base_Start+0xa0>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d018      	beq.n	800861c <HAL_TIM_Base_Start+0x5c>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085f2:	d013      	beq.n	800861c <HAL_TIM_Base_Start+0x5c>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a1a      	ldr	r2, [pc, #104]	; (8008664 <HAL_TIM_Base_Start+0xa4>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d00e      	beq.n	800861c <HAL_TIM_Base_Start+0x5c>
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a19      	ldr	r2, [pc, #100]	; (8008668 <HAL_TIM_Base_Start+0xa8>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d009      	beq.n	800861c <HAL_TIM_Base_Start+0x5c>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a17      	ldr	r2, [pc, #92]	; (800866c <HAL_TIM_Base_Start+0xac>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d004      	beq.n	800861c <HAL_TIM_Base_Start+0x5c>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a16      	ldr	r2, [pc, #88]	; (8008670 <HAL_TIM_Base_Start+0xb0>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d111      	bne.n	8008640 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	f003 0307 	and.w	r3, r3, #7
 8008626:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2b06      	cmp	r3, #6
 800862c:	d010      	beq.n	8008650 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f042 0201 	orr.w	r2, r2, #1
 800863c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800863e:	e007      	b.n	8008650 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f042 0201 	orr.w	r2, r2, #1
 800864e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008650:	2300      	movs	r3, #0
}
 8008652:	4618      	mov	r0, r3
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	40010000 	.word	0x40010000
 8008664:	40000400 	.word	0x40000400
 8008668:	40000800 	.word	0x40000800
 800866c:	40000c00 	.word	0x40000c00
 8008670:	40014000 	.word	0x40014000

08008674 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008674:	b480      	push	{r7}
 8008676:	b085      	sub	sp, #20
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b01      	cmp	r3, #1
 8008686:	d001      	beq.n	800868c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e044      	b.n	8008716 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2202      	movs	r2, #2
 8008690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	68da      	ldr	r2, [r3, #12]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f042 0201 	orr.w	r2, r2, #1
 80086a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a1e      	ldr	r2, [pc, #120]	; (8008724 <HAL_TIM_Base_Start_IT+0xb0>)
 80086aa:	4293      	cmp	r3, r2
 80086ac:	d018      	beq.n	80086e0 <HAL_TIM_Base_Start_IT+0x6c>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086b6:	d013      	beq.n	80086e0 <HAL_TIM_Base_Start_IT+0x6c>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4a1a      	ldr	r2, [pc, #104]	; (8008728 <HAL_TIM_Base_Start_IT+0xb4>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d00e      	beq.n	80086e0 <HAL_TIM_Base_Start_IT+0x6c>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a19      	ldr	r2, [pc, #100]	; (800872c <HAL_TIM_Base_Start_IT+0xb8>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d009      	beq.n	80086e0 <HAL_TIM_Base_Start_IT+0x6c>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	4a17      	ldr	r2, [pc, #92]	; (8008730 <HAL_TIM_Base_Start_IT+0xbc>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d004      	beq.n	80086e0 <HAL_TIM_Base_Start_IT+0x6c>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a16      	ldr	r2, [pc, #88]	; (8008734 <HAL_TIM_Base_Start_IT+0xc0>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d111      	bne.n	8008704 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2b06      	cmp	r3, #6
 80086f0:	d010      	beq.n	8008714 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f042 0201 	orr.w	r2, r2, #1
 8008700:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008702:	e007      	b.n	8008714 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f042 0201 	orr.w	r2, r2, #1
 8008712:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3714      	adds	r7, #20
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr
 8008722:	bf00      	nop
 8008724:	40010000 	.word	0x40010000
 8008728:	40000400 	.word	0x40000400
 800872c:	40000800 	.word	0x40000800
 8008730:	40000c00 	.word	0x40000c00
 8008734:	40014000 	.word	0x40014000

08008738 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008738:	b480      	push	{r7}
 800873a:	b083      	sub	sp, #12
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	68da      	ldr	r2, [r3, #12]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f022 0201 	bic.w	r2, r2, #1
 800874e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6a1a      	ldr	r2, [r3, #32]
 8008756:	f241 1311 	movw	r3, #4369	; 0x1111
 800875a:	4013      	ands	r3, r2
 800875c:	2b00      	cmp	r3, #0
 800875e:	d10f      	bne.n	8008780 <HAL_TIM_Base_Stop_IT+0x48>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	6a1a      	ldr	r2, [r3, #32]
 8008766:	f240 4344 	movw	r3, #1092	; 0x444
 800876a:	4013      	ands	r3, r2
 800876c:	2b00      	cmp	r3, #0
 800876e:	d107      	bne.n	8008780 <HAL_TIM_Base_Stop_IT+0x48>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	681a      	ldr	r2, [r3, #0]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f022 0201 	bic.w	r2, r2, #1
 800877e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	370c      	adds	r7, #12
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr

08008796 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b082      	sub	sp, #8
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d101      	bne.n	80087a8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80087a4:	2301      	movs	r3, #1
 80087a6:	e041      	b.n	800882c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087ae:	b2db      	uxtb	r3, r3
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d106      	bne.n	80087c2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f000 f839 	bl	8008834 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	2202      	movs	r2, #2
 80087c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	3304      	adds	r3, #4
 80087d2:	4619      	mov	r1, r3
 80087d4:	4610      	mov	r0, r2
 80087d6:	f000 fd17 	bl	8009208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2201      	movs	r2, #1
 80087e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2201      	movs	r2, #1
 80087ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2201      	movs	r2, #1
 80087f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2201      	movs	r2, #1
 80087fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2201      	movs	r2, #1
 8008806:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2201      	movs	r2, #1
 800880e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2201      	movs	r2, #1
 800881e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2201      	movs	r2, #1
 8008826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	3708      	adds	r7, #8
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b084      	sub	sp, #16
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008852:	2300      	movs	r3, #0
 8008854:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d109      	bne.n	8008870 <HAL_TIM_OC_Start_IT+0x28>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008862:	b2db      	uxtb	r3, r3
 8008864:	2b01      	cmp	r3, #1
 8008866:	bf14      	ite	ne
 8008868:	2301      	movne	r3, #1
 800886a:	2300      	moveq	r3, #0
 800886c:	b2db      	uxtb	r3, r3
 800886e:	e022      	b.n	80088b6 <HAL_TIM_OC_Start_IT+0x6e>
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	2b04      	cmp	r3, #4
 8008874:	d109      	bne.n	800888a <HAL_TIM_OC_Start_IT+0x42>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800887c:	b2db      	uxtb	r3, r3
 800887e:	2b01      	cmp	r3, #1
 8008880:	bf14      	ite	ne
 8008882:	2301      	movne	r3, #1
 8008884:	2300      	moveq	r3, #0
 8008886:	b2db      	uxtb	r3, r3
 8008888:	e015      	b.n	80088b6 <HAL_TIM_OC_Start_IT+0x6e>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	2b08      	cmp	r3, #8
 800888e:	d109      	bne.n	80088a4 <HAL_TIM_OC_Start_IT+0x5c>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008896:	b2db      	uxtb	r3, r3
 8008898:	2b01      	cmp	r3, #1
 800889a:	bf14      	ite	ne
 800889c:	2301      	movne	r3, #1
 800889e:	2300      	moveq	r3, #0
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	e008      	b.n	80088b6 <HAL_TIM_OC_Start_IT+0x6e>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	bf14      	ite	ne
 80088b0:	2301      	movne	r3, #1
 80088b2:	2300      	moveq	r3, #0
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d001      	beq.n	80088be <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80088ba:	2301      	movs	r3, #1
 80088bc:	e0b3      	b.n	8008a26 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d104      	bne.n	80088ce <HAL_TIM_OC_Start_IT+0x86>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2202      	movs	r2, #2
 80088c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088cc:	e013      	b.n	80088f6 <HAL_TIM_OC_Start_IT+0xae>
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2b04      	cmp	r3, #4
 80088d2:	d104      	bne.n	80088de <HAL_TIM_OC_Start_IT+0x96>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088dc:	e00b      	b.n	80088f6 <HAL_TIM_OC_Start_IT+0xae>
 80088de:	683b      	ldr	r3, [r7, #0]
 80088e0:	2b08      	cmp	r3, #8
 80088e2:	d104      	bne.n	80088ee <HAL_TIM_OC_Start_IT+0xa6>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2202      	movs	r2, #2
 80088e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088ec:	e003      	b.n	80088f6 <HAL_TIM_OC_Start_IT+0xae>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2202      	movs	r2, #2
 80088f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	2b0c      	cmp	r3, #12
 80088fa:	d841      	bhi.n	8008980 <HAL_TIM_OC_Start_IT+0x138>
 80088fc:	a201      	add	r2, pc, #4	; (adr r2, 8008904 <HAL_TIM_OC_Start_IT+0xbc>)
 80088fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008902:	bf00      	nop
 8008904:	08008939 	.word	0x08008939
 8008908:	08008981 	.word	0x08008981
 800890c:	08008981 	.word	0x08008981
 8008910:	08008981 	.word	0x08008981
 8008914:	0800894b 	.word	0x0800894b
 8008918:	08008981 	.word	0x08008981
 800891c:	08008981 	.word	0x08008981
 8008920:	08008981 	.word	0x08008981
 8008924:	0800895d 	.word	0x0800895d
 8008928:	08008981 	.word	0x08008981
 800892c:	08008981 	.word	0x08008981
 8008930:	08008981 	.word	0x08008981
 8008934:	0800896f 	.word	0x0800896f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68da      	ldr	r2, [r3, #12]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f042 0202 	orr.w	r2, r2, #2
 8008946:	60da      	str	r2, [r3, #12]
      break;
 8008948:	e01d      	b.n	8008986 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	68da      	ldr	r2, [r3, #12]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f042 0204 	orr.w	r2, r2, #4
 8008958:	60da      	str	r2, [r3, #12]
      break;
 800895a:	e014      	b.n	8008986 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68da      	ldr	r2, [r3, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f042 0208 	orr.w	r2, r2, #8
 800896a:	60da      	str	r2, [r3, #12]
      break;
 800896c:	e00b      	b.n	8008986 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68da      	ldr	r2, [r3, #12]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f042 0210 	orr.w	r2, r2, #16
 800897c:	60da      	str	r2, [r3, #12]
      break;
 800897e:	e002      	b.n	8008986 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	73fb      	strb	r3, [r7, #15]
      break;
 8008984:	bf00      	nop
  }

  if (status == HAL_OK)
 8008986:	7bfb      	ldrb	r3, [r7, #15]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d14b      	bne.n	8008a24 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2201      	movs	r2, #1
 8008992:	6839      	ldr	r1, [r7, #0]
 8008994:	4618      	mov	r0, r3
 8008996:	f000 fedd 	bl	8009754 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a24      	ldr	r2, [pc, #144]	; (8008a30 <HAL_TIM_OC_Start_IT+0x1e8>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d107      	bne.n	80089b4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089b2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a1d      	ldr	r2, [pc, #116]	; (8008a30 <HAL_TIM_OC_Start_IT+0x1e8>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d018      	beq.n	80089f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089c6:	d013      	beq.n	80089f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a19      	ldr	r2, [pc, #100]	; (8008a34 <HAL_TIM_OC_Start_IT+0x1ec>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d00e      	beq.n	80089f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a18      	ldr	r2, [pc, #96]	; (8008a38 <HAL_TIM_OC_Start_IT+0x1f0>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d009      	beq.n	80089f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4a16      	ldr	r2, [pc, #88]	; (8008a3c <HAL_TIM_OC_Start_IT+0x1f4>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d004      	beq.n	80089f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a15      	ldr	r2, [pc, #84]	; (8008a40 <HAL_TIM_OC_Start_IT+0x1f8>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d111      	bne.n	8008a14 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	689b      	ldr	r3, [r3, #8]
 80089f6:	f003 0307 	and.w	r3, r3, #7
 80089fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	2b06      	cmp	r3, #6
 8008a00:	d010      	beq.n	8008a24 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	681a      	ldr	r2, [r3, #0]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f042 0201 	orr.w	r2, r2, #1
 8008a10:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a12:	e007      	b.n	8008a24 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0201 	orr.w	r2, r2, #1
 8008a22:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3710      	adds	r7, #16
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bd80      	pop	{r7, pc}
 8008a2e:	bf00      	nop
 8008a30:	40010000 	.word	0x40010000
 8008a34:	40000400 	.word	0x40000400
 8008a38:	40000800 	.word	0x40000800
 8008a3c:	40000c00 	.word	0x40000c00
 8008a40:	40014000 	.word	0x40014000

08008a44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b086      	sub	sp, #24
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
 8008a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d101      	bne.n	8008a58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	e097      	b.n	8008b88 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d106      	bne.n	8008a72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f7fa fedd 	bl	800382c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2202      	movs	r2, #2
 8008a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	6812      	ldr	r2, [r2, #0]
 8008a84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a88:	f023 0307 	bic.w	r3, r3, #7
 8008a8c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	3304      	adds	r3, #4
 8008a96:	4619      	mov	r1, r3
 8008a98:	4610      	mov	r0, r2
 8008a9a:	f000 fbb5 	bl	8009208 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	699b      	ldr	r3, [r3, #24]
 8008aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	697a      	ldr	r2, [r7, #20]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008ac0:	693b      	ldr	r3, [r7, #16]
 8008ac2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ac6:	f023 0303 	bic.w	r3, r3, #3
 8008aca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	689a      	ldr	r2, [r3, #8]
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	699b      	ldr	r3, [r3, #24]
 8008ad4:	021b      	lsls	r3, r3, #8
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008ade:	693b      	ldr	r3, [r7, #16]
 8008ae0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008ae4:	f023 030c 	bic.w	r3, r3, #12
 8008ae8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008aea:	693b      	ldr	r3, [r7, #16]
 8008aec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008af0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008af4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	69db      	ldr	r3, [r3, #28]
 8008afe:	021b      	lsls	r3, r3, #8
 8008b00:	4313      	orrs	r3, r2
 8008b02:	693a      	ldr	r2, [r7, #16]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	691b      	ldr	r3, [r3, #16]
 8008b0c:	011a      	lsls	r2, r3, #4
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	6a1b      	ldr	r3, [r3, #32]
 8008b12:	031b      	lsls	r3, r3, #12
 8008b14:	4313      	orrs	r3, r2
 8008b16:	693a      	ldr	r2, [r7, #16]
 8008b18:	4313      	orrs	r3, r2
 8008b1a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008b22:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008b2a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	685a      	ldr	r2, [r3, #4]
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	695b      	ldr	r3, [r3, #20]
 8008b34:	011b      	lsls	r3, r3, #4
 8008b36:	4313      	orrs	r3, r2
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	693a      	ldr	r2, [r7, #16]
 8008b4c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	68fa      	ldr	r2, [r7, #12]
 8008b54:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2201      	movs	r2, #1
 8008b6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ba0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ba8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008bb0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008bb8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d110      	bne.n	8008be2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bc0:	7bfb      	ldrb	r3, [r7, #15]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d102      	bne.n	8008bcc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bc6:	7b7b      	ldrb	r3, [r7, #13]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d001      	beq.n	8008bd0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e089      	b.n	8008ce4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2202      	movs	r2, #2
 8008bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008be0:	e031      	b.n	8008c46 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	2b04      	cmp	r3, #4
 8008be6:	d110      	bne.n	8008c0a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d102      	bne.n	8008bf4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bee:	7b3b      	ldrb	r3, [r7, #12]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d001      	beq.n	8008bf8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	e075      	b.n	8008ce4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c08:	e01d      	b.n	8008c46 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c0a:	7bfb      	ldrb	r3, [r7, #15]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d108      	bne.n	8008c22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c10:	7bbb      	ldrb	r3, [r7, #14]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d105      	bne.n	8008c22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008c16:	7b7b      	ldrb	r3, [r7, #13]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d102      	bne.n	8008c22 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008c1c:	7b3b      	ldrb	r3, [r7, #12]
 8008c1e:	2b01      	cmp	r3, #1
 8008c20:	d001      	beq.n	8008c26 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e05e      	b.n	8008ce4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2202      	movs	r2, #2
 8008c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2202      	movs	r2, #2
 8008c32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2202      	movs	r2, #2
 8008c3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2202      	movs	r2, #2
 8008c42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d003      	beq.n	8008c54 <HAL_TIM_Encoder_Start_IT+0xc4>
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	2b04      	cmp	r3, #4
 8008c50:	d010      	beq.n	8008c74 <HAL_TIM_Encoder_Start_IT+0xe4>
 8008c52:	e01f      	b.n	8008c94 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	2100      	movs	r1, #0
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f000 fd79 	bl	8009754 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68da      	ldr	r2, [r3, #12]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f042 0202 	orr.w	r2, r2, #2
 8008c70:	60da      	str	r2, [r3, #12]
      break;
 8008c72:	e02e      	b.n	8008cd2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2201      	movs	r2, #1
 8008c7a:	2104      	movs	r1, #4
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 fd69 	bl	8009754 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	68da      	ldr	r2, [r3, #12]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f042 0204 	orr.w	r2, r2, #4
 8008c90:	60da      	str	r2, [r3, #12]
      break;
 8008c92:	e01e      	b.n	8008cd2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2201      	movs	r2, #1
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f000 fd59 	bl	8009754 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	2104      	movs	r1, #4
 8008caa:	4618      	mov	r0, r3
 8008cac:	f000 fd52 	bl	8009754 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	68da      	ldr	r2, [r3, #12]
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f042 0202 	orr.w	r2, r2, #2
 8008cbe:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68da      	ldr	r2, [r3, #12]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f042 0204 	orr.w	r2, r2, #4
 8008cce:	60da      	str	r2, [r3, #12]
      break;
 8008cd0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f042 0201 	orr.w	r2, r2, #1
 8008ce0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008ce2:	2300      	movs	r3, #0
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b082      	sub	sp, #8
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	691b      	ldr	r3, [r3, #16]
 8008cfa:	f003 0302 	and.w	r3, r3, #2
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d122      	bne.n	8008d48 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f003 0302 	and.w	r3, r3, #2
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d11b      	bne.n	8008d48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f06f 0202 	mvn.w	r2, #2
 8008d18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2201      	movs	r2, #1
 8008d1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f003 0303 	and.w	r3, r3, #3
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d003      	beq.n	8008d36 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 fa4c 	bl	80091cc <HAL_TIM_IC_CaptureCallback>
 8008d34:	e005      	b.n	8008d42 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7f8 fda0 	bl	800187c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 fa4f 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	f003 0304 	and.w	r3, r3, #4
 8008d52:	2b04      	cmp	r3, #4
 8008d54:	d122      	bne.n	8008d9c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f003 0304 	and.w	r3, r3, #4
 8008d60:	2b04      	cmp	r3, #4
 8008d62:	d11b      	bne.n	8008d9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f06f 0204 	mvn.w	r2, #4
 8008d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2202      	movs	r2, #2
 8008d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d003      	beq.n	8008d8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fa22 	bl	80091cc <HAL_TIM_IC_CaptureCallback>
 8008d88:	e005      	b.n	8008d96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7f8 fd76 	bl	800187c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 fa25 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	f003 0308 	and.w	r3, r3, #8
 8008da6:	2b08      	cmp	r3, #8
 8008da8:	d122      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68db      	ldr	r3, [r3, #12]
 8008db0:	f003 0308 	and.w	r3, r3, #8
 8008db4:	2b08      	cmp	r3, #8
 8008db6:	d11b      	bne.n	8008df0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f06f 0208 	mvn.w	r2, #8
 8008dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2204      	movs	r2, #4
 8008dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	69db      	ldr	r3, [r3, #28]
 8008dce:	f003 0303 	and.w	r3, r3, #3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d003      	beq.n	8008dde <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f9f8 	bl	80091cc <HAL_TIM_IC_CaptureCallback>
 8008ddc:	e005      	b.n	8008dea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f7f8 fd4c 	bl	800187c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 f9fb 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	f003 0310 	and.w	r3, r3, #16
 8008dfa:	2b10      	cmp	r3, #16
 8008dfc:	d122      	bne.n	8008e44 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	f003 0310 	and.w	r3, r3, #16
 8008e08:	2b10      	cmp	r3, #16
 8008e0a:	d11b      	bne.n	8008e44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f06f 0210 	mvn.w	r2, #16
 8008e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2208      	movs	r2, #8
 8008e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	69db      	ldr	r3, [r3, #28]
 8008e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f9ce 	bl	80091cc <HAL_TIM_IC_CaptureCallback>
 8008e30:	e005      	b.n	8008e3e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7f8 fd22 	bl	800187c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 f9d1 	bl	80091e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d10e      	bne.n	8008e70 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f003 0301 	and.w	r3, r3, #1
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d107      	bne.n	8008e70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f06f 0201 	mvn.w	r2, #1
 8008e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7f8 fce4 	bl	8001838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	691b      	ldr	r3, [r3, #16]
 8008e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e7a:	2b80      	cmp	r3, #128	; 0x80
 8008e7c:	d10e      	bne.n	8008e9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e88:	2b80      	cmp	r3, #128	; 0x80
 8008e8a:	d107      	bne.n	8008e9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 fcfa 	bl	8009890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ea6:	2b40      	cmp	r3, #64	; 0x40
 8008ea8:	d10e      	bne.n	8008ec8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eb4:	2b40      	cmp	r3, #64	; 0x40
 8008eb6:	d107      	bne.n	8008ec8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 f996 	bl	80091f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	691b      	ldr	r3, [r3, #16]
 8008ece:	f003 0320 	and.w	r3, r3, #32
 8008ed2:	2b20      	cmp	r3, #32
 8008ed4:	d10e      	bne.n	8008ef4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	f003 0320 	and.w	r3, r3, #32
 8008ee0:	2b20      	cmp	r3, #32
 8008ee2:	d107      	bne.n	8008ef4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f06f 0220 	mvn.w	r2, #32
 8008eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fcc4 	bl	800987c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ef4:	bf00      	nop
 8008ef6:	3708      	adds	r7, #8
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b086      	sub	sp, #24
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f12:	2b01      	cmp	r3, #1
 8008f14:	d101      	bne.n	8008f1a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008f16:	2302      	movs	r3, #2
 8008f18:	e048      	b.n	8008fac <HAL_TIM_OC_ConfigChannel+0xb0>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2b0c      	cmp	r3, #12
 8008f26:	d839      	bhi.n	8008f9c <HAL_TIM_OC_ConfigChannel+0xa0>
 8008f28:	a201      	add	r2, pc, #4	; (adr r2, 8008f30 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f2e:	bf00      	nop
 8008f30:	08008f65 	.word	0x08008f65
 8008f34:	08008f9d 	.word	0x08008f9d
 8008f38:	08008f9d 	.word	0x08008f9d
 8008f3c:	08008f9d 	.word	0x08008f9d
 8008f40:	08008f73 	.word	0x08008f73
 8008f44:	08008f9d 	.word	0x08008f9d
 8008f48:	08008f9d 	.word	0x08008f9d
 8008f4c:	08008f9d 	.word	0x08008f9d
 8008f50:	08008f81 	.word	0x08008f81
 8008f54:	08008f9d 	.word	0x08008f9d
 8008f58:	08008f9d 	.word	0x08008f9d
 8008f5c:	08008f9d 	.word	0x08008f9d
 8008f60:	08008f8f 	.word	0x08008f8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68b9      	ldr	r1, [r7, #8]
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f000 f9cc 	bl	8009308 <TIM_OC1_SetConfig>
      break;
 8008f70:	e017      	b.n	8008fa2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	68b9      	ldr	r1, [r7, #8]
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f000 fa2b 	bl	80093d4 <TIM_OC2_SetConfig>
      break;
 8008f7e:	e010      	b.n	8008fa2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	68b9      	ldr	r1, [r7, #8]
 8008f86:	4618      	mov	r0, r3
 8008f88:	f000 fa90 	bl	80094ac <TIM_OC3_SetConfig>
      break;
 8008f8c:	e009      	b.n	8008fa2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68b9      	ldr	r1, [r7, #8]
 8008f94:	4618      	mov	r0, r3
 8008f96:	f000 faf3 	bl	8009580 <TIM_OC4_SetConfig>
      break;
 8008f9a:	e002      	b.n	8008fa2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8008f9c:	2301      	movs	r3, #1
 8008f9e:	75fb      	strb	r3, [r7, #23]
      break;
 8008fa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3718      	adds	r7, #24
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b084      	sub	sp, #16
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_TIM_ConfigClockSource+0x1c>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e0b4      	b.n	800913a <HAL_TIM_ConfigClockSource+0x186>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2202      	movs	r2, #2
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fe8:	68bb      	ldr	r3, [r7, #8]
 8008fea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008fee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ff6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009008:	d03e      	beq.n	8009088 <HAL_TIM_ConfigClockSource+0xd4>
 800900a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800900e:	f200 8087 	bhi.w	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009012:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009016:	f000 8086 	beq.w	8009126 <HAL_TIM_ConfigClockSource+0x172>
 800901a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800901e:	d87f      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009020:	2b70      	cmp	r3, #112	; 0x70
 8009022:	d01a      	beq.n	800905a <HAL_TIM_ConfigClockSource+0xa6>
 8009024:	2b70      	cmp	r3, #112	; 0x70
 8009026:	d87b      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009028:	2b60      	cmp	r3, #96	; 0x60
 800902a:	d050      	beq.n	80090ce <HAL_TIM_ConfigClockSource+0x11a>
 800902c:	2b60      	cmp	r3, #96	; 0x60
 800902e:	d877      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009030:	2b50      	cmp	r3, #80	; 0x50
 8009032:	d03c      	beq.n	80090ae <HAL_TIM_ConfigClockSource+0xfa>
 8009034:	2b50      	cmp	r3, #80	; 0x50
 8009036:	d873      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009038:	2b40      	cmp	r3, #64	; 0x40
 800903a:	d058      	beq.n	80090ee <HAL_TIM_ConfigClockSource+0x13a>
 800903c:	2b40      	cmp	r3, #64	; 0x40
 800903e:	d86f      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009040:	2b30      	cmp	r3, #48	; 0x30
 8009042:	d064      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009044:	2b30      	cmp	r3, #48	; 0x30
 8009046:	d86b      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009048:	2b20      	cmp	r3, #32
 800904a:	d060      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 800904c:	2b20      	cmp	r3, #32
 800904e:	d867      	bhi.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
 8009050:	2b00      	cmp	r3, #0
 8009052:	d05c      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009054:	2b10      	cmp	r3, #16
 8009056:	d05a      	beq.n	800910e <HAL_TIM_ConfigClockSource+0x15a>
 8009058:	e062      	b.n	8009120 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6818      	ldr	r0, [r3, #0]
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	6899      	ldr	r1, [r3, #8]
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	685a      	ldr	r2, [r3, #4]
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	f000 fb53 	bl	8009714 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009076:	68bb      	ldr	r3, [r7, #8]
 8009078:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800907c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	609a      	str	r2, [r3, #8]
      break;
 8009086:	e04f      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6818      	ldr	r0, [r3, #0]
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6899      	ldr	r1, [r3, #8]
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	685a      	ldr	r2, [r3, #4]
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	f000 fb3c 	bl	8009714 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	689a      	ldr	r2, [r3, #8]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80090aa:	609a      	str	r2, [r3, #8]
      break;
 80090ac:	e03c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6818      	ldr	r0, [r3, #0]
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	6859      	ldr	r1, [r3, #4]
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	68db      	ldr	r3, [r3, #12]
 80090ba:	461a      	mov	r2, r3
 80090bc:	f000 fab0 	bl	8009620 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2150      	movs	r1, #80	; 0x50
 80090c6:	4618      	mov	r0, r3
 80090c8:	f000 fb09 	bl	80096de <TIM_ITRx_SetConfig>
      break;
 80090cc:	e02c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6818      	ldr	r0, [r3, #0]
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	6859      	ldr	r1, [r3, #4]
 80090d6:	683b      	ldr	r3, [r7, #0]
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	461a      	mov	r2, r3
 80090dc:	f000 facf 	bl	800967e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2160      	movs	r1, #96	; 0x60
 80090e6:	4618      	mov	r0, r3
 80090e8:	f000 faf9 	bl	80096de <TIM_ITRx_SetConfig>
      break;
 80090ec:	e01c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6818      	ldr	r0, [r3, #0]
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	6859      	ldr	r1, [r3, #4]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	461a      	mov	r2, r3
 80090fc:	f000 fa90 	bl	8009620 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2140      	movs	r1, #64	; 0x40
 8009106:	4618      	mov	r0, r3
 8009108:	f000 fae9 	bl	80096de <TIM_ITRx_SetConfig>
      break;
 800910c:	e00c      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4619      	mov	r1, r3
 8009118:	4610      	mov	r0, r2
 800911a:	f000 fae0 	bl	80096de <TIM_ITRx_SetConfig>
      break;
 800911e:	e003      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	73fb      	strb	r3, [r7, #15]
      break;
 8009124:	e000      	b.n	8009128 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009126:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2201      	movs	r2, #1
 800912c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009138:	7bfb      	ldrb	r3, [r7, #15]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
	...

08009144 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009144:	b480      	push	{r7}
 8009146:	b085      	sub	sp, #20
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
 800914c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800914e:	2300      	movs	r3, #0
 8009150:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	2b0c      	cmp	r3, #12
 8009156:	d831      	bhi.n	80091bc <HAL_TIM_ReadCapturedValue+0x78>
 8009158:	a201      	add	r2, pc, #4	; (adr r2, 8009160 <HAL_TIM_ReadCapturedValue+0x1c>)
 800915a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800915e:	bf00      	nop
 8009160:	08009195 	.word	0x08009195
 8009164:	080091bd 	.word	0x080091bd
 8009168:	080091bd 	.word	0x080091bd
 800916c:	080091bd 	.word	0x080091bd
 8009170:	0800919f 	.word	0x0800919f
 8009174:	080091bd 	.word	0x080091bd
 8009178:	080091bd 	.word	0x080091bd
 800917c:	080091bd 	.word	0x080091bd
 8009180:	080091a9 	.word	0x080091a9
 8009184:	080091bd 	.word	0x080091bd
 8009188:	080091bd 	.word	0x080091bd
 800918c:	080091bd 	.word	0x080091bd
 8009190:	080091b3 	.word	0x080091b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800919a:	60fb      	str	r3, [r7, #12]

      break;
 800919c:	e00f      	b.n	80091be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091a4:	60fb      	str	r3, [r7, #12]

      break;
 80091a6:	e00a      	b.n	80091be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091ae:	60fb      	str	r3, [r7, #12]

      break;
 80091b0:	e005      	b.n	80091be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b8:	60fb      	str	r3, [r7, #12]

      break;
 80091ba:	e000      	b.n	80091be <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80091bc:	bf00      	nop
  }

  return tmpreg;
 80091be:	68fb      	ldr	r3, [r7, #12]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3714      	adds	r7, #20
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091d4:	bf00      	nop
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr

080091e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80091e8:	bf00      	nop
 80091ea:	370c      	adds	r7, #12
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009206:	4770      	bx	lr

08009208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009208:	b480      	push	{r7}
 800920a:	b085      	sub	sp, #20
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a34      	ldr	r2, [pc, #208]	; (80092ec <TIM_Base_SetConfig+0xe4>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d00f      	beq.n	8009240 <TIM_Base_SetConfig+0x38>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009226:	d00b      	beq.n	8009240 <TIM_Base_SetConfig+0x38>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a31      	ldr	r2, [pc, #196]	; (80092f0 <TIM_Base_SetConfig+0xe8>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d007      	beq.n	8009240 <TIM_Base_SetConfig+0x38>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a30      	ldr	r2, [pc, #192]	; (80092f4 <TIM_Base_SetConfig+0xec>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d003      	beq.n	8009240 <TIM_Base_SetConfig+0x38>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a2f      	ldr	r2, [pc, #188]	; (80092f8 <TIM_Base_SetConfig+0xf0>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d108      	bne.n	8009252 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	68fa      	ldr	r2, [r7, #12]
 800924e:	4313      	orrs	r3, r2
 8009250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a25      	ldr	r2, [pc, #148]	; (80092ec <TIM_Base_SetConfig+0xe4>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d01b      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009260:	d017      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a22      	ldr	r2, [pc, #136]	; (80092f0 <TIM_Base_SetConfig+0xe8>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d013      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a21      	ldr	r2, [pc, #132]	; (80092f4 <TIM_Base_SetConfig+0xec>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d00f      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a20      	ldr	r2, [pc, #128]	; (80092f8 <TIM_Base_SetConfig+0xf0>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d00b      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a1f      	ldr	r2, [pc, #124]	; (80092fc <TIM_Base_SetConfig+0xf4>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d007      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a1e      	ldr	r2, [pc, #120]	; (8009300 <TIM_Base_SetConfig+0xf8>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d003      	beq.n	8009292 <TIM_Base_SetConfig+0x8a>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a1d      	ldr	r2, [pc, #116]	; (8009304 <TIM_Base_SetConfig+0xfc>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d108      	bne.n	80092a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	68db      	ldr	r3, [r3, #12]
 800929e:	68fa      	ldr	r2, [r7, #12]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	68fa      	ldr	r2, [r7, #12]
 80092b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	689a      	ldr	r2, [r3, #8]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	4a08      	ldr	r2, [pc, #32]	; (80092ec <TIM_Base_SetConfig+0xe4>)
 80092cc:	4293      	cmp	r3, r2
 80092ce:	d103      	bne.n	80092d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	691a      	ldr	r2, [r3, #16]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2201      	movs	r2, #1
 80092dc:	615a      	str	r2, [r3, #20]
}
 80092de:	bf00      	nop
 80092e0:	3714      	adds	r7, #20
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	40010000 	.word	0x40010000
 80092f0:	40000400 	.word	0x40000400
 80092f4:	40000800 	.word	0x40000800
 80092f8:	40000c00 	.word	0x40000c00
 80092fc:	40014000 	.word	0x40014000
 8009300:	40014400 	.word	0x40014400
 8009304:	40014800 	.word	0x40014800

08009308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	f023 0201 	bic.w	r2, r3, #1
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	699b      	ldr	r3, [r3, #24]
 800932e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f023 0303 	bic.w	r3, r3, #3
 800933e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68fa      	ldr	r2, [r7, #12]
 8009346:	4313      	orrs	r3, r2
 8009348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	f023 0302 	bic.w	r3, r3, #2
 8009350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	689b      	ldr	r3, [r3, #8]
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	4313      	orrs	r3, r2
 800935a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	4a1c      	ldr	r2, [pc, #112]	; (80093d0 <TIM_OC1_SetConfig+0xc8>)
 8009360:	4293      	cmp	r3, r2
 8009362:	d10c      	bne.n	800937e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	f023 0308 	bic.w	r3, r3, #8
 800936a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	4313      	orrs	r3, r2
 8009374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	f023 0304 	bic.w	r3, r3, #4
 800937c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4a13      	ldr	r2, [pc, #76]	; (80093d0 <TIM_OC1_SetConfig+0xc8>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d111      	bne.n	80093aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800938c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009394:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	695b      	ldr	r3, [r3, #20]
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	4313      	orrs	r3, r2
 800939e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	699b      	ldr	r3, [r3, #24]
 80093a4:	693a      	ldr	r2, [r7, #16]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	693a      	ldr	r2, [r7, #16]
 80093ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	685a      	ldr	r2, [r3, #4]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	697a      	ldr	r2, [r7, #20]
 80093c2:	621a      	str	r2, [r3, #32]
}
 80093c4:	bf00      	nop
 80093c6:	371c      	adds	r7, #28
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	40010000 	.word	0x40010000

080093d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b087      	sub	sp, #28
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a1b      	ldr	r3, [r3, #32]
 80093e2:	f023 0210 	bic.w	r2, r3, #16
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a1b      	ldr	r3, [r3, #32]
 80093ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	699b      	ldr	r3, [r3, #24]
 80093fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800940a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	021b      	lsls	r3, r3, #8
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	4313      	orrs	r3, r2
 8009416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	f023 0320 	bic.w	r3, r3, #32
 800941e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	011b      	lsls	r3, r3, #4
 8009426:	697a      	ldr	r2, [r7, #20]
 8009428:	4313      	orrs	r3, r2
 800942a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a1e      	ldr	r2, [pc, #120]	; (80094a8 <TIM_OC2_SetConfig+0xd4>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d10d      	bne.n	8009450 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800943a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	011b      	lsls	r3, r3, #4
 8009442:	697a      	ldr	r2, [r7, #20]
 8009444:	4313      	orrs	r3, r2
 8009446:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800944e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	4a15      	ldr	r2, [pc, #84]	; (80094a8 <TIM_OC2_SetConfig+0xd4>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d113      	bne.n	8009480 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800945e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009466:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	695b      	ldr	r3, [r3, #20]
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	693a      	ldr	r2, [r7, #16]
 8009470:	4313      	orrs	r3, r2
 8009472:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	693a      	ldr	r2, [r7, #16]
 800947c:	4313      	orrs	r3, r2
 800947e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	693a      	ldr	r2, [r7, #16]
 8009484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	697a      	ldr	r2, [r7, #20]
 8009498:	621a      	str	r2, [r3, #32]
}
 800949a:	bf00      	nop
 800949c:	371c      	adds	r7, #28
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	40010000 	.word	0x40010000

080094ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
 80094ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a1b      	ldr	r3, [r3, #32]
 80094c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	69db      	ldr	r3, [r3, #28]
 80094d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f023 0303 	bic.w	r3, r3, #3
 80094e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	021b      	lsls	r3, r3, #8
 80094fc:	697a      	ldr	r2, [r7, #20]
 80094fe:	4313      	orrs	r3, r2
 8009500:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a1d      	ldr	r2, [pc, #116]	; (800957c <TIM_OC3_SetConfig+0xd0>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d10d      	bne.n	8009526 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009510:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	021b      	lsls	r3, r3, #8
 8009518:	697a      	ldr	r2, [r7, #20]
 800951a:	4313      	orrs	r3, r2
 800951c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a14      	ldr	r2, [pc, #80]	; (800957c <TIM_OC3_SetConfig+0xd0>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d113      	bne.n	8009556 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009536:	693b      	ldr	r3, [r7, #16]
 8009538:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800953c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	011b      	lsls	r3, r3, #4
 8009544:	693a      	ldr	r2, [r7, #16]
 8009546:	4313      	orrs	r3, r2
 8009548:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	011b      	lsls	r3, r3, #4
 8009550:	693a      	ldr	r2, [r7, #16]
 8009552:	4313      	orrs	r3, r2
 8009554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	693a      	ldr	r2, [r7, #16]
 800955a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	68fa      	ldr	r2, [r7, #12]
 8009560:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	685a      	ldr	r2, [r3, #4]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	697a      	ldr	r2, [r7, #20]
 800956e:	621a      	str	r2, [r3, #32]
}
 8009570:	bf00      	nop
 8009572:	371c      	adds	r7, #28
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr
 800957c:	40010000 	.word	0x40010000

08009580 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009580:	b480      	push	{r7}
 8009582:	b087      	sub	sp, #28
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a1b      	ldr	r3, [r3, #32]
 800959a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	69db      	ldr	r3, [r3, #28]
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	021b      	lsls	r3, r3, #8
 80095be:	68fa      	ldr	r2, [r7, #12]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095cc:	683b      	ldr	r3, [r7, #0]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	031b      	lsls	r3, r3, #12
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	4a10      	ldr	r2, [pc, #64]	; (800961c <TIM_OC4_SetConfig+0x9c>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d109      	bne.n	80095f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	695b      	ldr	r3, [r3, #20]
 80095ec:	019b      	lsls	r3, r3, #6
 80095ee:	697a      	ldr	r2, [r7, #20]
 80095f0:	4313      	orrs	r3, r2
 80095f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	693a      	ldr	r2, [r7, #16]
 800960c:	621a      	str	r2, [r3, #32]
}
 800960e:	bf00      	nop
 8009610:	371c      	adds	r7, #28
 8009612:	46bd      	mov	sp, r7
 8009614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009618:	4770      	bx	lr
 800961a:	bf00      	nop
 800961c:	40010000 	.word	0x40010000

08009620 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009620:	b480      	push	{r7}
 8009622:	b087      	sub	sp, #28
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6a1b      	ldr	r3, [r3, #32]
 8009630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	6a1b      	ldr	r3, [r3, #32]
 8009636:	f023 0201 	bic.w	r2, r3, #1
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	699b      	ldr	r3, [r3, #24]
 8009642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800964a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	011b      	lsls	r3, r3, #4
 8009650:	693a      	ldr	r2, [r7, #16]
 8009652:	4313      	orrs	r3, r2
 8009654:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f023 030a 	bic.w	r3, r3, #10
 800965c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	4313      	orrs	r3, r2
 8009664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	693a      	ldr	r2, [r7, #16]
 800966a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	621a      	str	r2, [r3, #32]
}
 8009672:	bf00      	nop
 8009674:	371c      	adds	r7, #28
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr

0800967e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800967e:	b480      	push	{r7}
 8009680:	b087      	sub	sp, #28
 8009682:	af00      	add	r7, sp, #0
 8009684:	60f8      	str	r0, [r7, #12]
 8009686:	60b9      	str	r1, [r7, #8]
 8009688:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6a1b      	ldr	r3, [r3, #32]
 800968e:	f023 0210 	bic.w	r2, r3, #16
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	699b      	ldr	r3, [r3, #24]
 800969a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	6a1b      	ldr	r3, [r3, #32]
 80096a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80096a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	031b      	lsls	r3, r3, #12
 80096ae:	697a      	ldr	r2, [r7, #20]
 80096b0:	4313      	orrs	r3, r2
 80096b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096b4:	693b      	ldr	r3, [r7, #16]
 80096b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80096ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	011b      	lsls	r3, r3, #4
 80096c0:	693a      	ldr	r2, [r7, #16]
 80096c2:	4313      	orrs	r3, r2
 80096c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	693a      	ldr	r2, [r7, #16]
 80096d0:	621a      	str	r2, [r3, #32]
}
 80096d2:	bf00      	nop
 80096d4:	371c      	adds	r7, #28
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr

080096de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096de:	b480      	push	{r7}
 80096e0:	b085      	sub	sp, #20
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	6078      	str	r0, [r7, #4]
 80096e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096f6:	683a      	ldr	r2, [r7, #0]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	4313      	orrs	r3, r2
 80096fc:	f043 0307 	orr.w	r3, r3, #7
 8009700:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	609a      	str	r2, [r3, #8]
}
 8009708:	bf00      	nop
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009714:	b480      	push	{r7}
 8009716:	b087      	sub	sp, #28
 8009718:	af00      	add	r7, sp, #0
 800971a:	60f8      	str	r0, [r7, #12]
 800971c:	60b9      	str	r1, [r7, #8]
 800971e:	607a      	str	r2, [r7, #4]
 8009720:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800972e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	021a      	lsls	r2, r3, #8
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	431a      	orrs	r2, r3
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	4313      	orrs	r3, r2
 800973c:	697a      	ldr	r2, [r7, #20]
 800973e:	4313      	orrs	r3, r2
 8009740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	609a      	str	r2, [r3, #8]
}
 8009748:	bf00      	nop
 800974a:	371c      	adds	r7, #28
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009754:	b480      	push	{r7}
 8009756:	b087      	sub	sp, #28
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	60b9      	str	r1, [r7, #8]
 800975e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f003 031f 	and.w	r3, r3, #31
 8009766:	2201      	movs	r2, #1
 8009768:	fa02 f303 	lsl.w	r3, r2, r3
 800976c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	6a1a      	ldr	r2, [r3, #32]
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	43db      	mvns	r3, r3
 8009776:	401a      	ands	r2, r3
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6a1a      	ldr	r2, [r3, #32]
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f003 031f 	and.w	r3, r3, #31
 8009786:	6879      	ldr	r1, [r7, #4]
 8009788:	fa01 f303 	lsl.w	r3, r1, r3
 800978c:	431a      	orrs	r2, r3
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	621a      	str	r2, [r3, #32]
}
 8009792:	bf00      	nop
 8009794:	371c      	adds	r7, #28
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr
	...

080097a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b085      	sub	sp, #20
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097b0:	2b01      	cmp	r3, #1
 80097b2:	d101      	bne.n	80097b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097b4:	2302      	movs	r3, #2
 80097b6:	e050      	b.n	800985a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2201      	movs	r2, #1
 80097bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2202      	movs	r2, #2
 80097c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	685b      	ldr	r3, [r3, #4]
 80097ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	4a1c      	ldr	r2, [pc, #112]	; (8009868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d018      	beq.n	800982e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009804:	d013      	beq.n	800982e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4a18      	ldr	r2, [pc, #96]	; (800986c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d00e      	beq.n	800982e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a16      	ldr	r2, [pc, #88]	; (8009870 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d009      	beq.n	800982e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	4a15      	ldr	r2, [pc, #84]	; (8009874 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009820:	4293      	cmp	r3, r2
 8009822:	d004      	beq.n	800982e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a13      	ldr	r2, [pc, #76]	; (8009878 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d10c      	bne.n	8009848 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009834:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	4313      	orrs	r3, r2
 800983e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68ba      	ldr	r2, [r7, #8]
 8009846:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2201      	movs	r2, #1
 800984c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009858:	2300      	movs	r3, #0
}
 800985a:	4618      	mov	r0, r3
 800985c:	3714      	adds	r7, #20
 800985e:	46bd      	mov	sp, r7
 8009860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009864:	4770      	bx	lr
 8009866:	bf00      	nop
 8009868:	40010000 	.word	0x40010000
 800986c:	40000400 	.word	0x40000400
 8009870:	40000800 	.word	0x40000800
 8009874:	40000c00 	.word	0x40000c00
 8009878:	40014000 	.word	0x40014000

0800987c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800987c:	b480      	push	{r7}
 800987e:	b083      	sub	sp, #12
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009884:	bf00      	nop
 8009886:	370c      	adds	r7, #12
 8009888:	46bd      	mov	sp, r7
 800988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988e:	4770      	bx	lr

08009890 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009890:	b480      	push	{r7}
 8009892:	b083      	sub	sp, #12
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009898:	bf00      	nop
 800989a:	370c      	adds	r7, #12
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e03f      	b.n	8009936 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098bc:	b2db      	uxtb	r3, r3
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d106      	bne.n	80098d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7fa f868 	bl	80039a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2224      	movs	r2, #36	; 0x24
 80098d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68da      	ldr	r2, [r3, #12]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80098e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 f929 	bl	8009b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	691a      	ldr	r2, [r3, #16]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	695a      	ldr	r2, [r3, #20]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800990c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68da      	ldr	r2, [r3, #12]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800991c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2220      	movs	r2, #32
 8009928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2220      	movs	r2, #32
 8009930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	3708      	adds	r7, #8
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800993e:	b580      	push	{r7, lr}
 8009940:	b08a      	sub	sp, #40	; 0x28
 8009942:	af02      	add	r7, sp, #8
 8009944:	60f8      	str	r0, [r7, #12]
 8009946:	60b9      	str	r1, [r7, #8]
 8009948:	603b      	str	r3, [r7, #0]
 800994a:	4613      	mov	r3, r2
 800994c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800994e:	2300      	movs	r3, #0
 8009950:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009958:	b2db      	uxtb	r3, r3
 800995a:	2b20      	cmp	r3, #32
 800995c:	d17c      	bne.n	8009a58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d002      	beq.n	800996a <HAL_UART_Transmit+0x2c>
 8009964:	88fb      	ldrh	r3, [r7, #6]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e075      	b.n	8009a5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009974:	2b01      	cmp	r3, #1
 8009976:	d101      	bne.n	800997c <HAL_UART_Transmit+0x3e>
 8009978:	2302      	movs	r3, #2
 800997a:	e06e      	b.n	8009a5a <HAL_UART_Transmit+0x11c>
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2200      	movs	r2, #0
 8009988:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2221      	movs	r2, #33	; 0x21
 800998e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009992:	f7fb f959 	bl	8004c48 <HAL_GetTick>
 8009996:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	88fa      	ldrh	r2, [r7, #6]
 800999c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	88fa      	ldrh	r2, [r7, #6]
 80099a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099ac:	d108      	bne.n	80099c0 <HAL_UART_Transmit+0x82>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d104      	bne.n	80099c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80099b6:	2300      	movs	r3, #0
 80099b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	61bb      	str	r3, [r7, #24]
 80099be:	e003      	b.n	80099c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80099c4:	2300      	movs	r3, #0
 80099c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2200      	movs	r2, #0
 80099cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80099d0:	e02a      	b.n	8009a28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	9300      	str	r3, [sp, #0]
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	2200      	movs	r2, #0
 80099da:	2180      	movs	r1, #128	; 0x80
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f000 f840 	bl	8009a62 <UART_WaitOnFlagUntilTimeout>
 80099e2:	4603      	mov	r3, r0
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80099e8:	2303      	movs	r3, #3
 80099ea:	e036      	b.n	8009a5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80099ec:	69fb      	ldr	r3, [r7, #28]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10b      	bne.n	8009a0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099f2:	69bb      	ldr	r3, [r7, #24]
 80099f4:	881b      	ldrh	r3, [r3, #0]
 80099f6:	461a      	mov	r2, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	3302      	adds	r3, #2
 8009a06:	61bb      	str	r3, [r7, #24]
 8009a08:	e007      	b.n	8009a1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a0a:	69fb      	ldr	r3, [r7, #28]
 8009a0c:	781a      	ldrb	r2, [r3, #0]
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009a14:	69fb      	ldr	r3, [r7, #28]
 8009a16:	3301      	adds	r3, #1
 8009a18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	3b01      	subs	r3, #1
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d1cf      	bne.n	80099d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	9300      	str	r3, [sp, #0]
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	2140      	movs	r1, #64	; 0x40
 8009a3c:	68f8      	ldr	r0, [r7, #12]
 8009a3e:	f000 f810 	bl	8009a62 <UART_WaitOnFlagUntilTimeout>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d001      	beq.n	8009a4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009a48:	2303      	movs	r3, #3
 8009a4a:	e006      	b.n	8009a5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2220      	movs	r2, #32
 8009a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009a54:	2300      	movs	r3, #0
 8009a56:	e000      	b.n	8009a5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009a58:	2302      	movs	r3, #2
  }
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3720      	adds	r7, #32
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b090      	sub	sp, #64	; 0x40
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	60f8      	str	r0, [r7, #12]
 8009a6a:	60b9      	str	r1, [r7, #8]
 8009a6c:	603b      	str	r3, [r7, #0]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a72:	e050      	b.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a7a:	d04c      	beq.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d007      	beq.n	8009a92 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a82:	f7fb f8e1 	bl	8004c48 <HAL_GetTick>
 8009a86:	4602      	mov	r2, r0
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d241      	bcs.n	8009b16 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	330c      	adds	r3, #12
 8009a98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	330c      	adds	r3, #12
 8009ab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009ab2:	637a      	str	r2, [r7, #52]	; 0x34
 8009ab4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009ab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009aba:	e841 2300 	strex	r3, r2, [r1]
 8009abe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1e5      	bne.n	8009a92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3314      	adds	r3, #20
 8009acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	e853 3f00 	ldrex	r3, [r3]
 8009ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	f023 0301 	bic.w	r3, r3, #1
 8009adc:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	3314      	adds	r3, #20
 8009ae4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ae6:	623a      	str	r2, [r7, #32]
 8009ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aea:	69f9      	ldr	r1, [r7, #28]
 8009aec:	6a3a      	ldr	r2, [r7, #32]
 8009aee:	e841 2300 	strex	r3, r2, [r1]
 8009af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d1e5      	bne.n	8009ac6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2220      	movs	r2, #32
 8009afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009b12:	2303      	movs	r3, #3
 8009b14:	e00f      	b.n	8009b36 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	4013      	ands	r3, r2
 8009b20:	68ba      	ldr	r2, [r7, #8]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	bf0c      	ite	eq
 8009b26:	2301      	moveq	r3, #1
 8009b28:	2300      	movne	r3, #0
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	79fb      	ldrb	r3, [r7, #7]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d09f      	beq.n	8009a74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009b34:	2300      	movs	r3, #0
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3740      	adds	r7, #64	; 0x40
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
	...

08009b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b44:	b0c0      	sub	sp, #256	; 0x100
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	691b      	ldr	r3, [r3, #16]
 8009b54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b5c:	68d9      	ldr	r1, [r3, #12]
 8009b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	ea40 0301 	orr.w	r3, r0, r1
 8009b68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b6e:	689a      	ldr	r2, [r3, #8]
 8009b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b74:	691b      	ldr	r3, [r3, #16]
 8009b76:	431a      	orrs	r2, r3
 8009b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	431a      	orrs	r2, r3
 8009b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b84:	69db      	ldr	r3, [r3, #28]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	68db      	ldr	r3, [r3, #12]
 8009b94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009b98:	f021 010c 	bic.w	r1, r1, #12
 8009b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009ba6:	430b      	orrs	r3, r1
 8009ba8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bba:	6999      	ldr	r1, [r3, #24]
 8009bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	ea40 0301 	orr.w	r3, r0, r1
 8009bc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	4b8f      	ldr	r3, [pc, #572]	; (8009e0c <UART_SetConfig+0x2cc>)
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d005      	beq.n	8009be0 <UART_SetConfig+0xa0>
 8009bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bd8:	681a      	ldr	r2, [r3, #0]
 8009bda:	4b8d      	ldr	r3, [pc, #564]	; (8009e10 <UART_SetConfig+0x2d0>)
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d104      	bne.n	8009bea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009be0:	f7fd fc6a 	bl	80074b8 <HAL_RCC_GetPCLK2Freq>
 8009be4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009be8:	e003      	b.n	8009bf2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009bea:	f7fd fc51 	bl	8007490 <HAL_RCC_GetPCLK1Freq>
 8009bee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bf6:	69db      	ldr	r3, [r3, #28]
 8009bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009bfc:	f040 810c 	bne.w	8009e18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c04:	2200      	movs	r2, #0
 8009c06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009c0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009c0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009c12:	4622      	mov	r2, r4
 8009c14:	462b      	mov	r3, r5
 8009c16:	1891      	adds	r1, r2, r2
 8009c18:	65b9      	str	r1, [r7, #88]	; 0x58
 8009c1a:	415b      	adcs	r3, r3
 8009c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009c1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009c22:	4621      	mov	r1, r4
 8009c24:	eb12 0801 	adds.w	r8, r2, r1
 8009c28:	4629      	mov	r1, r5
 8009c2a:	eb43 0901 	adc.w	r9, r3, r1
 8009c2e:	f04f 0200 	mov.w	r2, #0
 8009c32:	f04f 0300 	mov.w	r3, #0
 8009c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c42:	4690      	mov	r8, r2
 8009c44:	4699      	mov	r9, r3
 8009c46:	4623      	mov	r3, r4
 8009c48:	eb18 0303 	adds.w	r3, r8, r3
 8009c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c50:	462b      	mov	r3, r5
 8009c52:	eb49 0303 	adc.w	r3, r9, r3
 8009c56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c5e:	685b      	ldr	r3, [r3, #4]
 8009c60:	2200      	movs	r2, #0
 8009c62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009c66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009c6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009c6e:	460b      	mov	r3, r1
 8009c70:	18db      	adds	r3, r3, r3
 8009c72:	653b      	str	r3, [r7, #80]	; 0x50
 8009c74:	4613      	mov	r3, r2
 8009c76:	eb42 0303 	adc.w	r3, r2, r3
 8009c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8009c7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009c80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009c84:	f7f6 ffc8 	bl	8000c18 <__aeabi_uldivmod>
 8009c88:	4602      	mov	r2, r0
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	4b61      	ldr	r3, [pc, #388]	; (8009e14 <UART_SetConfig+0x2d4>)
 8009c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c92:	095b      	lsrs	r3, r3, #5
 8009c94:	011c      	lsls	r4, r3, #4
 8009c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009ca0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009ca4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009ca8:	4642      	mov	r2, r8
 8009caa:	464b      	mov	r3, r9
 8009cac:	1891      	adds	r1, r2, r2
 8009cae:	64b9      	str	r1, [r7, #72]	; 0x48
 8009cb0:	415b      	adcs	r3, r3
 8009cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009cb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009cb8:	4641      	mov	r1, r8
 8009cba:	eb12 0a01 	adds.w	sl, r2, r1
 8009cbe:	4649      	mov	r1, r9
 8009cc0:	eb43 0b01 	adc.w	fp, r3, r1
 8009cc4:	f04f 0200 	mov.w	r2, #0
 8009cc8:	f04f 0300 	mov.w	r3, #0
 8009ccc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009cd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cd8:	4692      	mov	sl, r2
 8009cda:	469b      	mov	fp, r3
 8009cdc:	4643      	mov	r3, r8
 8009cde:	eb1a 0303 	adds.w	r3, sl, r3
 8009ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009ce6:	464b      	mov	r3, r9
 8009ce8:	eb4b 0303 	adc.w	r3, fp, r3
 8009cec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009cfc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009d00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009d04:	460b      	mov	r3, r1
 8009d06:	18db      	adds	r3, r3, r3
 8009d08:	643b      	str	r3, [r7, #64]	; 0x40
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	eb42 0303 	adc.w	r3, r2, r3
 8009d10:	647b      	str	r3, [r7, #68]	; 0x44
 8009d12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009d16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009d1a:	f7f6 ff7d 	bl	8000c18 <__aeabi_uldivmod>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	4611      	mov	r1, r2
 8009d24:	4b3b      	ldr	r3, [pc, #236]	; (8009e14 <UART_SetConfig+0x2d4>)
 8009d26:	fba3 2301 	umull	r2, r3, r3, r1
 8009d2a:	095b      	lsrs	r3, r3, #5
 8009d2c:	2264      	movs	r2, #100	; 0x64
 8009d2e:	fb02 f303 	mul.w	r3, r2, r3
 8009d32:	1acb      	subs	r3, r1, r3
 8009d34:	00db      	lsls	r3, r3, #3
 8009d36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009d3a:	4b36      	ldr	r3, [pc, #216]	; (8009e14 <UART_SetConfig+0x2d4>)
 8009d3c:	fba3 2302 	umull	r2, r3, r3, r2
 8009d40:	095b      	lsrs	r3, r3, #5
 8009d42:	005b      	lsls	r3, r3, #1
 8009d44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d48:	441c      	add	r4, r3
 8009d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d4e:	2200      	movs	r2, #0
 8009d50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009d58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009d5c:	4642      	mov	r2, r8
 8009d5e:	464b      	mov	r3, r9
 8009d60:	1891      	adds	r1, r2, r2
 8009d62:	63b9      	str	r1, [r7, #56]	; 0x38
 8009d64:	415b      	adcs	r3, r3
 8009d66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d6c:	4641      	mov	r1, r8
 8009d6e:	1851      	adds	r1, r2, r1
 8009d70:	6339      	str	r1, [r7, #48]	; 0x30
 8009d72:	4649      	mov	r1, r9
 8009d74:	414b      	adcs	r3, r1
 8009d76:	637b      	str	r3, [r7, #52]	; 0x34
 8009d78:	f04f 0200 	mov.w	r2, #0
 8009d7c:	f04f 0300 	mov.w	r3, #0
 8009d80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009d84:	4659      	mov	r1, fp
 8009d86:	00cb      	lsls	r3, r1, #3
 8009d88:	4651      	mov	r1, sl
 8009d8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d8e:	4651      	mov	r1, sl
 8009d90:	00ca      	lsls	r2, r1, #3
 8009d92:	4610      	mov	r0, r2
 8009d94:	4619      	mov	r1, r3
 8009d96:	4603      	mov	r3, r0
 8009d98:	4642      	mov	r2, r8
 8009d9a:	189b      	adds	r3, r3, r2
 8009d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009da0:	464b      	mov	r3, r9
 8009da2:	460a      	mov	r2, r1
 8009da4:	eb42 0303 	adc.w	r3, r2, r3
 8009da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009db8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009dbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	18db      	adds	r3, r3, r3
 8009dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8009dc6:	4613      	mov	r3, r2
 8009dc8:	eb42 0303 	adc.w	r3, r2, r3
 8009dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009dd6:	f7f6 ff1f 	bl	8000c18 <__aeabi_uldivmod>
 8009dda:	4602      	mov	r2, r0
 8009ddc:	460b      	mov	r3, r1
 8009dde:	4b0d      	ldr	r3, [pc, #52]	; (8009e14 <UART_SetConfig+0x2d4>)
 8009de0:	fba3 1302 	umull	r1, r3, r3, r2
 8009de4:	095b      	lsrs	r3, r3, #5
 8009de6:	2164      	movs	r1, #100	; 0x64
 8009de8:	fb01 f303 	mul.w	r3, r1, r3
 8009dec:	1ad3      	subs	r3, r2, r3
 8009dee:	00db      	lsls	r3, r3, #3
 8009df0:	3332      	adds	r3, #50	; 0x32
 8009df2:	4a08      	ldr	r2, [pc, #32]	; (8009e14 <UART_SetConfig+0x2d4>)
 8009df4:	fba2 2303 	umull	r2, r3, r2, r3
 8009df8:	095b      	lsrs	r3, r3, #5
 8009dfa:	f003 0207 	and.w	r2, r3, #7
 8009dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4422      	add	r2, r4
 8009e06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009e08:	e106      	b.n	800a018 <UART_SetConfig+0x4d8>
 8009e0a:	bf00      	nop
 8009e0c:	40011000 	.word	0x40011000
 8009e10:	40011400 	.word	0x40011400
 8009e14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009e22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009e26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009e2a:	4642      	mov	r2, r8
 8009e2c:	464b      	mov	r3, r9
 8009e2e:	1891      	adds	r1, r2, r2
 8009e30:	6239      	str	r1, [r7, #32]
 8009e32:	415b      	adcs	r3, r3
 8009e34:	627b      	str	r3, [r7, #36]	; 0x24
 8009e36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e3a:	4641      	mov	r1, r8
 8009e3c:	1854      	adds	r4, r2, r1
 8009e3e:	4649      	mov	r1, r9
 8009e40:	eb43 0501 	adc.w	r5, r3, r1
 8009e44:	f04f 0200 	mov.w	r2, #0
 8009e48:	f04f 0300 	mov.w	r3, #0
 8009e4c:	00eb      	lsls	r3, r5, #3
 8009e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e52:	00e2      	lsls	r2, r4, #3
 8009e54:	4614      	mov	r4, r2
 8009e56:	461d      	mov	r5, r3
 8009e58:	4643      	mov	r3, r8
 8009e5a:	18e3      	adds	r3, r4, r3
 8009e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009e60:	464b      	mov	r3, r9
 8009e62:	eb45 0303 	adc.w	r3, r5, r3
 8009e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e6e:	685b      	ldr	r3, [r3, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009e76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009e7a:	f04f 0200 	mov.w	r2, #0
 8009e7e:	f04f 0300 	mov.w	r3, #0
 8009e82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009e86:	4629      	mov	r1, r5
 8009e88:	008b      	lsls	r3, r1, #2
 8009e8a:	4621      	mov	r1, r4
 8009e8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e90:	4621      	mov	r1, r4
 8009e92:	008a      	lsls	r2, r1, #2
 8009e94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009e98:	f7f6 febe 	bl	8000c18 <__aeabi_uldivmod>
 8009e9c:	4602      	mov	r2, r0
 8009e9e:	460b      	mov	r3, r1
 8009ea0:	4b60      	ldr	r3, [pc, #384]	; (800a024 <UART_SetConfig+0x4e4>)
 8009ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8009ea6:	095b      	lsrs	r3, r3, #5
 8009ea8:	011c      	lsls	r4, r3, #4
 8009eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009eb4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009eb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ebc:	4642      	mov	r2, r8
 8009ebe:	464b      	mov	r3, r9
 8009ec0:	1891      	adds	r1, r2, r2
 8009ec2:	61b9      	str	r1, [r7, #24]
 8009ec4:	415b      	adcs	r3, r3
 8009ec6:	61fb      	str	r3, [r7, #28]
 8009ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ecc:	4641      	mov	r1, r8
 8009ece:	1851      	adds	r1, r2, r1
 8009ed0:	6139      	str	r1, [r7, #16]
 8009ed2:	4649      	mov	r1, r9
 8009ed4:	414b      	adcs	r3, r1
 8009ed6:	617b      	str	r3, [r7, #20]
 8009ed8:	f04f 0200 	mov.w	r2, #0
 8009edc:	f04f 0300 	mov.w	r3, #0
 8009ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009ee4:	4659      	mov	r1, fp
 8009ee6:	00cb      	lsls	r3, r1, #3
 8009ee8:	4651      	mov	r1, sl
 8009eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009eee:	4651      	mov	r1, sl
 8009ef0:	00ca      	lsls	r2, r1, #3
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	4642      	mov	r2, r8
 8009efa:	189b      	adds	r3, r3, r2
 8009efc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009f00:	464b      	mov	r3, r9
 8009f02:	460a      	mov	r2, r1
 8009f04:	eb42 0303 	adc.w	r3, r2, r3
 8009f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f10:	685b      	ldr	r3, [r3, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	67bb      	str	r3, [r7, #120]	; 0x78
 8009f16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009f18:	f04f 0200 	mov.w	r2, #0
 8009f1c:	f04f 0300 	mov.w	r3, #0
 8009f20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009f24:	4649      	mov	r1, r9
 8009f26:	008b      	lsls	r3, r1, #2
 8009f28:	4641      	mov	r1, r8
 8009f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f2e:	4641      	mov	r1, r8
 8009f30:	008a      	lsls	r2, r1, #2
 8009f32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009f36:	f7f6 fe6f 	bl	8000c18 <__aeabi_uldivmod>
 8009f3a:	4602      	mov	r2, r0
 8009f3c:	460b      	mov	r3, r1
 8009f3e:	4611      	mov	r1, r2
 8009f40:	4b38      	ldr	r3, [pc, #224]	; (800a024 <UART_SetConfig+0x4e4>)
 8009f42:	fba3 2301 	umull	r2, r3, r3, r1
 8009f46:	095b      	lsrs	r3, r3, #5
 8009f48:	2264      	movs	r2, #100	; 0x64
 8009f4a:	fb02 f303 	mul.w	r3, r2, r3
 8009f4e:	1acb      	subs	r3, r1, r3
 8009f50:	011b      	lsls	r3, r3, #4
 8009f52:	3332      	adds	r3, #50	; 0x32
 8009f54:	4a33      	ldr	r2, [pc, #204]	; (800a024 <UART_SetConfig+0x4e4>)
 8009f56:	fba2 2303 	umull	r2, r3, r2, r3
 8009f5a:	095b      	lsrs	r3, r3, #5
 8009f5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f60:	441c      	add	r4, r3
 8009f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f66:	2200      	movs	r2, #0
 8009f68:	673b      	str	r3, [r7, #112]	; 0x70
 8009f6a:	677a      	str	r2, [r7, #116]	; 0x74
 8009f6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009f70:	4642      	mov	r2, r8
 8009f72:	464b      	mov	r3, r9
 8009f74:	1891      	adds	r1, r2, r2
 8009f76:	60b9      	str	r1, [r7, #8]
 8009f78:	415b      	adcs	r3, r3
 8009f7a:	60fb      	str	r3, [r7, #12]
 8009f7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f80:	4641      	mov	r1, r8
 8009f82:	1851      	adds	r1, r2, r1
 8009f84:	6039      	str	r1, [r7, #0]
 8009f86:	4649      	mov	r1, r9
 8009f88:	414b      	adcs	r3, r1
 8009f8a:	607b      	str	r3, [r7, #4]
 8009f8c:	f04f 0200 	mov.w	r2, #0
 8009f90:	f04f 0300 	mov.w	r3, #0
 8009f94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f98:	4659      	mov	r1, fp
 8009f9a:	00cb      	lsls	r3, r1, #3
 8009f9c:	4651      	mov	r1, sl
 8009f9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fa2:	4651      	mov	r1, sl
 8009fa4:	00ca      	lsls	r2, r1, #3
 8009fa6:	4610      	mov	r0, r2
 8009fa8:	4619      	mov	r1, r3
 8009faa:	4603      	mov	r3, r0
 8009fac:	4642      	mov	r2, r8
 8009fae:	189b      	adds	r3, r3, r2
 8009fb0:	66bb      	str	r3, [r7, #104]	; 0x68
 8009fb2:	464b      	mov	r3, r9
 8009fb4:	460a      	mov	r2, r1
 8009fb6:	eb42 0303 	adc.w	r3, r2, r3
 8009fba:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fc0:	685b      	ldr	r3, [r3, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	663b      	str	r3, [r7, #96]	; 0x60
 8009fc6:	667a      	str	r2, [r7, #100]	; 0x64
 8009fc8:	f04f 0200 	mov.w	r2, #0
 8009fcc:	f04f 0300 	mov.w	r3, #0
 8009fd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009fd4:	4649      	mov	r1, r9
 8009fd6:	008b      	lsls	r3, r1, #2
 8009fd8:	4641      	mov	r1, r8
 8009fda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009fde:	4641      	mov	r1, r8
 8009fe0:	008a      	lsls	r2, r1, #2
 8009fe2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009fe6:	f7f6 fe17 	bl	8000c18 <__aeabi_uldivmod>
 8009fea:	4602      	mov	r2, r0
 8009fec:	460b      	mov	r3, r1
 8009fee:	4b0d      	ldr	r3, [pc, #52]	; (800a024 <UART_SetConfig+0x4e4>)
 8009ff0:	fba3 1302 	umull	r1, r3, r3, r2
 8009ff4:	095b      	lsrs	r3, r3, #5
 8009ff6:	2164      	movs	r1, #100	; 0x64
 8009ff8:	fb01 f303 	mul.w	r3, r1, r3
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	011b      	lsls	r3, r3, #4
 800a000:	3332      	adds	r3, #50	; 0x32
 800a002:	4a08      	ldr	r2, [pc, #32]	; (800a024 <UART_SetConfig+0x4e4>)
 800a004:	fba2 2303 	umull	r2, r3, r2, r3
 800a008:	095b      	lsrs	r3, r3, #5
 800a00a:	f003 020f 	and.w	r2, r3, #15
 800a00e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4422      	add	r2, r4
 800a016:	609a      	str	r2, [r3, #8]
}
 800a018:	bf00      	nop
 800a01a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a01e:	46bd      	mov	sp, r7
 800a020:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a024:	51eb851f 	.word	0x51eb851f

0800a028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a02c:	4904      	ldr	r1, [pc, #16]	; (800a040 <MX_FATFS_Init+0x18>)
 800a02e:	4805      	ldr	r0, [pc, #20]	; (800a044 <MX_FATFS_Init+0x1c>)
 800a030:	f002 fb64 	bl	800c6fc <FATFS_LinkDriver>
 800a034:	4603      	mov	r3, r0
 800a036:	461a      	mov	r2, r3
 800a038:	4b03      	ldr	r3, [pc, #12]	; (800a048 <MX_FATFS_Init+0x20>)
 800a03a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a03c:	bf00      	nop
 800a03e:	bd80      	pop	{r7, pc}
 800a040:	20019d54 	.word	0x20019d54
 800a044:	20000890 	.word	0x20000890
 800a048:	20019d50 	.word	0x20019d50

0800a04c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a04c:	b480      	push	{r7}
 800a04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a050:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a052:	4618      	mov	r0, r3
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b082      	sub	sp, #8
 800a060:	af00      	add	r7, sp, #0
 800a062:	4603      	mov	r3, r0
 800a064:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800a066:	79fb      	ldrb	r3, [r7, #7]
 800a068:	4618      	mov	r0, r3
 800a06a:	f7f9 ffcf 	bl	800400c <USER_SPI_initialize>
 800a06e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a070:	4618      	mov	r0, r3
 800a072:	3708      	adds	r7, #8
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	4603      	mov	r3, r0
 800a080:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800a082:	79fb      	ldrb	r3, [r7, #7]
 800a084:	4618      	mov	r0, r3
 800a086:	f7fa f8ad 	bl	80041e4 <USER_SPI_status>
 800a08a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a08c:	4618      	mov	r0, r3
 800a08e:	3708      	adds	r7, #8
 800a090:	46bd      	mov	sp, r7
 800a092:	bd80      	pop	{r7, pc}

0800a094 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60b9      	str	r1, [r7, #8]
 800a09c:	607a      	str	r2, [r7, #4]
 800a09e:	603b      	str	r3, [r7, #0]
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800a0a4:	7bf8      	ldrb	r0, [r7, #15]
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	68b9      	ldr	r1, [r7, #8]
 800a0ac:	f7fa f8b0 	bl	8004210 <USER_SPI_read>
 800a0b0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b084      	sub	sp, #16
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	60b9      	str	r1, [r7, #8]
 800a0c2:	607a      	str	r2, [r7, #4]
 800a0c4:	603b      	str	r3, [r7, #0]
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800a0ca:	7bf8      	ldrb	r0, [r7, #15]
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	68b9      	ldr	r1, [r7, #8]
 800a0d2:	f7fa f903 	bl	80042dc <USER_SPI_write>
 800a0d6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3710      	adds	r7, #16
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	603a      	str	r2, [r7, #0]
 800a0ea:	71fb      	strb	r3, [r7, #7]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800a0f0:	79b9      	ldrb	r1, [r7, #6]
 800a0f2:	79fb      	ldrb	r3, [r7, #7]
 800a0f4:	683a      	ldr	r2, [r7, #0]
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	f7fa f96c 	bl	80043d4 <USER_SPI_ioctl>
 800a0fc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	4603      	mov	r3, r0
 800a110:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a112:	79fb      	ldrb	r3, [r7, #7]
 800a114:	4a08      	ldr	r2, [pc, #32]	; (800a138 <disk_status+0x30>)
 800a116:	009b      	lsls	r3, r3, #2
 800a118:	4413      	add	r3, r2
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	79fa      	ldrb	r2, [r7, #7]
 800a120:	4905      	ldr	r1, [pc, #20]	; (800a138 <disk_status+0x30>)
 800a122:	440a      	add	r2, r1
 800a124:	7a12      	ldrb	r2, [r2, #8]
 800a126:	4610      	mov	r0, r2
 800a128:	4798      	blx	r3
 800a12a:	4603      	mov	r3, r0
 800a12c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a12e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a130:	4618      	mov	r0, r3
 800a132:	3710      	adds	r7, #16
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}
 800a138:	20019d80 	.word	0x20019d80

0800a13c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	4603      	mov	r3, r0
 800a144:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a146:	2300      	movs	r3, #0
 800a148:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a14a:	79fb      	ldrb	r3, [r7, #7]
 800a14c:	4a0d      	ldr	r2, [pc, #52]	; (800a184 <disk_initialize+0x48>)
 800a14e:	5cd3      	ldrb	r3, [r2, r3]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d111      	bne.n	800a178 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a154:	79fb      	ldrb	r3, [r7, #7]
 800a156:	4a0b      	ldr	r2, [pc, #44]	; (800a184 <disk_initialize+0x48>)
 800a158:	2101      	movs	r1, #1
 800a15a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a15c:	79fb      	ldrb	r3, [r7, #7]
 800a15e:	4a09      	ldr	r2, [pc, #36]	; (800a184 <disk_initialize+0x48>)
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4413      	add	r3, r2
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	79fa      	ldrb	r2, [r7, #7]
 800a16a:	4906      	ldr	r1, [pc, #24]	; (800a184 <disk_initialize+0x48>)
 800a16c:	440a      	add	r2, r1
 800a16e:	7a12      	ldrb	r2, [r2, #8]
 800a170:	4610      	mov	r0, r2
 800a172:	4798      	blx	r3
 800a174:	4603      	mov	r3, r0
 800a176:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a178:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
 800a182:	bf00      	nop
 800a184:	20019d80 	.word	0x20019d80

0800a188 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a188:	b590      	push	{r4, r7, lr}
 800a18a:	b087      	sub	sp, #28
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60b9      	str	r1, [r7, #8]
 800a190:	607a      	str	r2, [r7, #4]
 800a192:	603b      	str	r3, [r7, #0]
 800a194:	4603      	mov	r3, r0
 800a196:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a198:	7bfb      	ldrb	r3, [r7, #15]
 800a19a:	4a0a      	ldr	r2, [pc, #40]	; (800a1c4 <disk_read+0x3c>)
 800a19c:	009b      	lsls	r3, r3, #2
 800a19e:	4413      	add	r3, r2
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	689c      	ldr	r4, [r3, #8]
 800a1a4:	7bfb      	ldrb	r3, [r7, #15]
 800a1a6:	4a07      	ldr	r2, [pc, #28]	; (800a1c4 <disk_read+0x3c>)
 800a1a8:	4413      	add	r3, r2
 800a1aa:	7a18      	ldrb	r0, [r3, #8]
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	68b9      	ldr	r1, [r7, #8]
 800a1b2:	47a0      	blx	r4
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	75fb      	strb	r3, [r7, #23]
  return res;
 800a1b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	371c      	adds	r7, #28
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	bd90      	pop	{r4, r7, pc}
 800a1c2:	bf00      	nop
 800a1c4:	20019d80 	.word	0x20019d80

0800a1c8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a1c8:	b590      	push	{r4, r7, lr}
 800a1ca:	b087      	sub	sp, #28
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	60b9      	str	r1, [r7, #8]
 800a1d0:	607a      	str	r2, [r7, #4]
 800a1d2:	603b      	str	r3, [r7, #0]
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
 800a1da:	4a0a      	ldr	r2, [pc, #40]	; (800a204 <disk_write+0x3c>)
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	4413      	add	r3, r2
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	68dc      	ldr	r4, [r3, #12]
 800a1e4:	7bfb      	ldrb	r3, [r7, #15]
 800a1e6:	4a07      	ldr	r2, [pc, #28]	; (800a204 <disk_write+0x3c>)
 800a1e8:	4413      	add	r3, r2
 800a1ea:	7a18      	ldrb	r0, [r3, #8]
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	687a      	ldr	r2, [r7, #4]
 800a1f0:	68b9      	ldr	r1, [r7, #8]
 800a1f2:	47a0      	blx	r4
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	75fb      	strb	r3, [r7, #23]
  return res;
 800a1f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	371c      	adds	r7, #28
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd90      	pop	{r4, r7, pc}
 800a202:	bf00      	nop
 800a204:	20019d80 	.word	0x20019d80

0800a208 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b084      	sub	sp, #16
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	4603      	mov	r3, r0
 800a210:	603a      	str	r2, [r7, #0]
 800a212:	71fb      	strb	r3, [r7, #7]
 800a214:	460b      	mov	r3, r1
 800a216:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a218:	79fb      	ldrb	r3, [r7, #7]
 800a21a:	4a09      	ldr	r2, [pc, #36]	; (800a240 <disk_ioctl+0x38>)
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	4413      	add	r3, r2
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	79fa      	ldrb	r2, [r7, #7]
 800a226:	4906      	ldr	r1, [pc, #24]	; (800a240 <disk_ioctl+0x38>)
 800a228:	440a      	add	r2, r1
 800a22a:	7a10      	ldrb	r0, [r2, #8]
 800a22c:	79b9      	ldrb	r1, [r7, #6]
 800a22e:	683a      	ldr	r2, [r7, #0]
 800a230:	4798      	blx	r3
 800a232:	4603      	mov	r3, r0
 800a234:	73fb      	strb	r3, [r7, #15]
  return res;
 800a236:	7bfb      	ldrb	r3, [r7, #15]
}
 800a238:	4618      	mov	r0, r3
 800a23a:	3710      	adds	r7, #16
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	20019d80 	.word	0x20019d80

0800a244 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a244:	b480      	push	{r7}
 800a246:	b085      	sub	sp, #20
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	3301      	adds	r3, #1
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a254:	89fb      	ldrh	r3, [r7, #14]
 800a256:	021b      	lsls	r3, r3, #8
 800a258:	b21a      	sxth	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	b21b      	sxth	r3, r3
 800a260:	4313      	orrs	r3, r2
 800a262:	b21b      	sxth	r3, r3
 800a264:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a266:	89fb      	ldrh	r3, [r7, #14]
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3714      	adds	r7, #20
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a274:	b480      	push	{r7}
 800a276:	b085      	sub	sp, #20
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	3303      	adds	r3, #3
 800a280:	781b      	ldrb	r3, [r3, #0]
 800a282:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	021b      	lsls	r3, r3, #8
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	3202      	adds	r2, #2
 800a28c:	7812      	ldrb	r2, [r2, #0]
 800a28e:	4313      	orrs	r3, r2
 800a290:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	021b      	lsls	r3, r3, #8
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	3201      	adds	r2, #1
 800a29a:	7812      	ldrb	r2, [r2, #0]
 800a29c:	4313      	orrs	r3, r2
 800a29e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	021b      	lsls	r3, r3, #8
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	7812      	ldrb	r2, [r2, #0]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	60fb      	str	r3, [r7, #12]
	return rv;
 800a2ac:	68fb      	ldr	r3, [r7, #12]
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3714      	adds	r7, #20
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b8:	4770      	bx	lr

0800a2ba <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a2ba:	b480      	push	{r7}
 800a2bc:	b083      	sub	sp, #12
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	6078      	str	r0, [r7, #4]
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	1c5a      	adds	r2, r3, #1
 800a2ca:	607a      	str	r2, [r7, #4]
 800a2cc:	887a      	ldrh	r2, [r7, #2]
 800a2ce:	b2d2      	uxtb	r2, r2
 800a2d0:	701a      	strb	r2, [r3, #0]
 800a2d2:	887b      	ldrh	r3, [r7, #2]
 800a2d4:	0a1b      	lsrs	r3, r3, #8
 800a2d6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	1c5a      	adds	r2, r3, #1
 800a2dc:	607a      	str	r2, [r7, #4]
 800a2de:	887a      	ldrh	r2, [r7, #2]
 800a2e0:	b2d2      	uxtb	r2, r2
 800a2e2:	701a      	strb	r2, [r3, #0]
}
 800a2e4:	bf00      	nop
 800a2e6:	370c      	adds	r7, #12
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ee:	4770      	bx	lr

0800a2f0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	1c5a      	adds	r2, r3, #1
 800a2fe:	607a      	str	r2, [r7, #4]
 800a300:	683a      	ldr	r2, [r7, #0]
 800a302:	b2d2      	uxtb	r2, r2
 800a304:	701a      	strb	r2, [r3, #0]
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	0a1b      	lsrs	r3, r3, #8
 800a30a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	1c5a      	adds	r2, r3, #1
 800a310:	607a      	str	r2, [r7, #4]
 800a312:	683a      	ldr	r2, [r7, #0]
 800a314:	b2d2      	uxtb	r2, r2
 800a316:	701a      	strb	r2, [r3, #0]
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	0a1b      	lsrs	r3, r3, #8
 800a31c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	1c5a      	adds	r2, r3, #1
 800a322:	607a      	str	r2, [r7, #4]
 800a324:	683a      	ldr	r2, [r7, #0]
 800a326:	b2d2      	uxtb	r2, r2
 800a328:	701a      	strb	r2, [r3, #0]
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	0a1b      	lsrs	r3, r3, #8
 800a32e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	1c5a      	adds	r2, r3, #1
 800a334:	607a      	str	r2, [r7, #4]
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	b2d2      	uxtb	r2, r2
 800a33a:	701a      	strb	r2, [r3, #0]
}
 800a33c:	bf00      	nop
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a348:	b480      	push	{r7}
 800a34a:	b087      	sub	sp, #28
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00d      	beq.n	800a37e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a362:	693a      	ldr	r2, [r7, #16]
 800a364:	1c53      	adds	r3, r2, #1
 800a366:	613b      	str	r3, [r7, #16]
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	1c59      	adds	r1, r3, #1
 800a36c:	6179      	str	r1, [r7, #20]
 800a36e:	7812      	ldrb	r2, [r2, #0]
 800a370:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	3b01      	subs	r3, #1
 800a376:	607b      	str	r3, [r7, #4]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d1f1      	bne.n	800a362 <mem_cpy+0x1a>
	}
}
 800a37e:	bf00      	nop
 800a380:	371c      	adds	r7, #28
 800a382:	46bd      	mov	sp, r7
 800a384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a388:	4770      	bx	lr

0800a38a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a38a:	b480      	push	{r7}
 800a38c:	b087      	sub	sp, #28
 800a38e:	af00      	add	r7, sp, #0
 800a390:	60f8      	str	r0, [r7, #12]
 800a392:	60b9      	str	r1, [r7, #8]
 800a394:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	1c5a      	adds	r2, r3, #1
 800a39e:	617a      	str	r2, [r7, #20]
 800a3a0:	68ba      	ldr	r2, [r7, #8]
 800a3a2:	b2d2      	uxtb	r2, r2
 800a3a4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	3b01      	subs	r3, #1
 800a3aa:	607b      	str	r3, [r7, #4]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1f3      	bne.n	800a39a <mem_set+0x10>
}
 800a3b2:	bf00      	nop
 800a3b4:	bf00      	nop
 800a3b6:	371c      	adds	r7, #28
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3be:	4770      	bx	lr

0800a3c0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a3c0:	b480      	push	{r7}
 800a3c2:	b089      	sub	sp, #36	; 0x24
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	61fb      	str	r3, [r7, #28]
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	1c5a      	adds	r2, r3, #1
 800a3dc:	61fa      	str	r2, [r7, #28]
 800a3de:	781b      	ldrb	r3, [r3, #0]
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	69bb      	ldr	r3, [r7, #24]
 800a3e4:	1c5a      	adds	r2, r3, #1
 800a3e6:	61ba      	str	r2, [r7, #24]
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	1acb      	subs	r3, r1, r3
 800a3ec:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	3b01      	subs	r3, #1
 800a3f2:	607b      	str	r3, [r7, #4]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d002      	beq.n	800a400 <mem_cmp+0x40>
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d0eb      	beq.n	800a3d8 <mem_cmp+0x18>

	return r;
 800a400:	697b      	ldr	r3, [r7, #20]
}
 800a402:	4618      	mov	r0, r3
 800a404:	3724      	adds	r7, #36	; 0x24
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr

0800a40e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a40e:	b480      	push	{r7}
 800a410:	b083      	sub	sp, #12
 800a412:	af00      	add	r7, sp, #0
 800a414:	6078      	str	r0, [r7, #4]
 800a416:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a418:	e002      	b.n	800a420 <chk_chr+0x12>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	3301      	adds	r3, #1
 800a41e:	607b      	str	r3, [r7, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d005      	beq.n	800a434 <chk_chr+0x26>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	461a      	mov	r2, r3
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	4293      	cmp	r3, r2
 800a432:	d1f2      	bne.n	800a41a <chk_chr+0xc>
	return *str;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	781b      	ldrb	r3, [r3, #0]
}
 800a438:	4618      	mov	r0, r3
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a442:	4770      	bx	lr

0800a444 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a44e:	2300      	movs	r3, #0
 800a450:	60bb      	str	r3, [r7, #8]
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	60fb      	str	r3, [r7, #12]
 800a456:	e029      	b.n	800a4ac <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a458:	4a27      	ldr	r2, [pc, #156]	; (800a4f8 <chk_lock+0xb4>)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	011b      	lsls	r3, r3, #4
 800a45e:	4413      	add	r3, r2
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	d01d      	beq.n	800a4a2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a466:	4a24      	ldr	r2, [pc, #144]	; (800a4f8 <chk_lock+0xb4>)
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	011b      	lsls	r3, r3, #4
 800a46c:	4413      	add	r3, r2
 800a46e:	681a      	ldr	r2, [r3, #0]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	429a      	cmp	r2, r3
 800a476:	d116      	bne.n	800a4a6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a478:	4a1f      	ldr	r2, [pc, #124]	; (800a4f8 <chk_lock+0xb4>)
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	011b      	lsls	r3, r3, #4
 800a47e:	4413      	add	r3, r2
 800a480:	3304      	adds	r3, #4
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a488:	429a      	cmp	r2, r3
 800a48a:	d10c      	bne.n	800a4a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a48c:	4a1a      	ldr	r2, [pc, #104]	; (800a4f8 <chk_lock+0xb4>)
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	011b      	lsls	r3, r3, #4
 800a492:	4413      	add	r3, r2
 800a494:	3308      	adds	r3, #8
 800a496:	681a      	ldr	r2, [r3, #0]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d102      	bne.n	800a4a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a4a0:	e007      	b.n	800a4b2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	2b01      	cmp	r3, #1
 800a4b0:	d9d2      	bls.n	800a458 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	2b02      	cmp	r3, #2
 800a4b6:	d109      	bne.n	800a4cc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d102      	bne.n	800a4c4 <chk_lock+0x80>
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	2b02      	cmp	r3, #2
 800a4c2:	d101      	bne.n	800a4c8 <chk_lock+0x84>
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	e010      	b.n	800a4ea <chk_lock+0xa6>
 800a4c8:	2312      	movs	r3, #18
 800a4ca:	e00e      	b.n	800a4ea <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d108      	bne.n	800a4e4 <chk_lock+0xa0>
 800a4d2:	4a09      	ldr	r2, [pc, #36]	; (800a4f8 <chk_lock+0xb4>)
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	011b      	lsls	r3, r3, #4
 800a4d8:	4413      	add	r3, r2
 800a4da:	330c      	adds	r3, #12
 800a4dc:	881b      	ldrh	r3, [r3, #0]
 800a4de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a4e2:	d101      	bne.n	800a4e8 <chk_lock+0xa4>
 800a4e4:	2310      	movs	r3, #16
 800a4e6:	e000      	b.n	800a4ea <chk_lock+0xa6>
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3714      	adds	r7, #20
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f4:	4770      	bx	lr
 800a4f6:	bf00      	nop
 800a4f8:	20019d60 	.word	0x20019d60

0800a4fc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a502:	2300      	movs	r3, #0
 800a504:	607b      	str	r3, [r7, #4]
 800a506:	e002      	b.n	800a50e <enq_lock+0x12>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	3301      	adds	r3, #1
 800a50c:	607b      	str	r3, [r7, #4]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d806      	bhi.n	800a522 <enq_lock+0x26>
 800a514:	4a09      	ldr	r2, [pc, #36]	; (800a53c <enq_lock+0x40>)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	011b      	lsls	r3, r3, #4
 800a51a:	4413      	add	r3, r2
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d1f2      	bne.n	800a508 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2b02      	cmp	r3, #2
 800a526:	bf14      	ite	ne
 800a528:	2301      	movne	r3, #1
 800a52a:	2300      	moveq	r3, #0
 800a52c:	b2db      	uxtb	r3, r3
}
 800a52e:	4618      	mov	r0, r3
 800a530:	370c      	adds	r7, #12
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	20019d60 	.word	0x20019d60

0800a540 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a540:	b480      	push	{r7}
 800a542:	b085      	sub	sp, #20
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a54a:	2300      	movs	r3, #0
 800a54c:	60fb      	str	r3, [r7, #12]
 800a54e:	e01f      	b.n	800a590 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a550:	4a41      	ldr	r2, [pc, #260]	; (800a658 <inc_lock+0x118>)
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	011b      	lsls	r3, r3, #4
 800a556:	4413      	add	r3, r2
 800a558:	681a      	ldr	r2, [r3, #0]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	429a      	cmp	r2, r3
 800a560:	d113      	bne.n	800a58a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a562:	4a3d      	ldr	r2, [pc, #244]	; (800a658 <inc_lock+0x118>)
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	011b      	lsls	r3, r3, #4
 800a568:	4413      	add	r3, r2
 800a56a:	3304      	adds	r3, #4
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a572:	429a      	cmp	r2, r3
 800a574:	d109      	bne.n	800a58a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a576:	4a38      	ldr	r2, [pc, #224]	; (800a658 <inc_lock+0x118>)
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	011b      	lsls	r3, r3, #4
 800a57c:	4413      	add	r3, r2
 800a57e:	3308      	adds	r3, #8
 800a580:	681a      	ldr	r2, [r3, #0]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a586:	429a      	cmp	r2, r3
 800a588:	d006      	beq.n	800a598 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	3301      	adds	r3, #1
 800a58e:	60fb      	str	r3, [r7, #12]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	2b01      	cmp	r3, #1
 800a594:	d9dc      	bls.n	800a550 <inc_lock+0x10>
 800a596:	e000      	b.n	800a59a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a598:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2b02      	cmp	r3, #2
 800a59e:	d132      	bne.n	800a606 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	60fb      	str	r3, [r7, #12]
 800a5a4:	e002      	b.n	800a5ac <inc_lock+0x6c>
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	60fb      	str	r3, [r7, #12]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2b01      	cmp	r3, #1
 800a5b0:	d806      	bhi.n	800a5c0 <inc_lock+0x80>
 800a5b2:	4a29      	ldr	r2, [pc, #164]	; (800a658 <inc_lock+0x118>)
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	011b      	lsls	r3, r3, #4
 800a5b8:	4413      	add	r3, r2
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d1f2      	bne.n	800a5a6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d101      	bne.n	800a5ca <inc_lock+0x8a>
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	e040      	b.n	800a64c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	4922      	ldr	r1, [pc, #136]	; (800a658 <inc_lock+0x118>)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	011b      	lsls	r3, r3, #4
 800a5d4:	440b      	add	r3, r1
 800a5d6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	689a      	ldr	r2, [r3, #8]
 800a5dc:	491e      	ldr	r1, [pc, #120]	; (800a658 <inc_lock+0x118>)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	011b      	lsls	r3, r3, #4
 800a5e2:	440b      	add	r3, r1
 800a5e4:	3304      	adds	r3, #4
 800a5e6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	695a      	ldr	r2, [r3, #20]
 800a5ec:	491a      	ldr	r1, [pc, #104]	; (800a658 <inc_lock+0x118>)
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	011b      	lsls	r3, r3, #4
 800a5f2:	440b      	add	r3, r1
 800a5f4:	3308      	adds	r3, #8
 800a5f6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a5f8:	4a17      	ldr	r2, [pc, #92]	; (800a658 <inc_lock+0x118>)
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	011b      	lsls	r3, r3, #4
 800a5fe:	4413      	add	r3, r2
 800a600:	330c      	adds	r3, #12
 800a602:	2200      	movs	r2, #0
 800a604:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d009      	beq.n	800a620 <inc_lock+0xe0>
 800a60c:	4a12      	ldr	r2, [pc, #72]	; (800a658 <inc_lock+0x118>)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	011b      	lsls	r3, r3, #4
 800a612:	4413      	add	r3, r2
 800a614:	330c      	adds	r3, #12
 800a616:	881b      	ldrh	r3, [r3, #0]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <inc_lock+0xe0>
 800a61c:	2300      	movs	r3, #0
 800a61e:	e015      	b.n	800a64c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d108      	bne.n	800a638 <inc_lock+0xf8>
 800a626:	4a0c      	ldr	r2, [pc, #48]	; (800a658 <inc_lock+0x118>)
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	011b      	lsls	r3, r3, #4
 800a62c:	4413      	add	r3, r2
 800a62e:	330c      	adds	r3, #12
 800a630:	881b      	ldrh	r3, [r3, #0]
 800a632:	3301      	adds	r3, #1
 800a634:	b29a      	uxth	r2, r3
 800a636:	e001      	b.n	800a63c <inc_lock+0xfc>
 800a638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a63c:	4906      	ldr	r1, [pc, #24]	; (800a658 <inc_lock+0x118>)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	011b      	lsls	r3, r3, #4
 800a642:	440b      	add	r3, r1
 800a644:	330c      	adds	r3, #12
 800a646:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	3301      	adds	r3, #1
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	3714      	adds	r7, #20
 800a650:	46bd      	mov	sp, r7
 800a652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a656:	4770      	bx	lr
 800a658:	20019d60 	.word	0x20019d60

0800a65c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	3b01      	subs	r3, #1
 800a668:	607b      	str	r3, [r7, #4]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d825      	bhi.n	800a6bc <dec_lock+0x60>
		n = Files[i].ctr;
 800a670:	4a17      	ldr	r2, [pc, #92]	; (800a6d0 <dec_lock+0x74>)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	011b      	lsls	r3, r3, #4
 800a676:	4413      	add	r3, r2
 800a678:	330c      	adds	r3, #12
 800a67a:	881b      	ldrh	r3, [r3, #0]
 800a67c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a67e:	89fb      	ldrh	r3, [r7, #14]
 800a680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a684:	d101      	bne.n	800a68a <dec_lock+0x2e>
 800a686:	2300      	movs	r3, #0
 800a688:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a68a:	89fb      	ldrh	r3, [r7, #14]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d002      	beq.n	800a696 <dec_lock+0x3a>
 800a690:	89fb      	ldrh	r3, [r7, #14]
 800a692:	3b01      	subs	r3, #1
 800a694:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a696:	4a0e      	ldr	r2, [pc, #56]	; (800a6d0 <dec_lock+0x74>)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	011b      	lsls	r3, r3, #4
 800a69c:	4413      	add	r3, r2
 800a69e:	330c      	adds	r3, #12
 800a6a0:	89fa      	ldrh	r2, [r7, #14]
 800a6a2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a6a4:	89fb      	ldrh	r3, [r7, #14]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d105      	bne.n	800a6b6 <dec_lock+0x5a>
 800a6aa:	4a09      	ldr	r2, [pc, #36]	; (800a6d0 <dec_lock+0x74>)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	011b      	lsls	r3, r3, #4
 800a6b0:	4413      	add	r3, r2
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	737b      	strb	r3, [r7, #13]
 800a6ba:	e001      	b.n	800a6c0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a6bc:	2302      	movs	r3, #2
 800a6be:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a6c0:	7b7b      	ldrb	r3, [r7, #13]
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3714      	adds	r7, #20
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop
 800a6d0:	20019d60 	.word	0x20019d60

0800a6d4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a6dc:	2300      	movs	r3, #0
 800a6de:	60fb      	str	r3, [r7, #12]
 800a6e0:	e010      	b.n	800a704 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a6e2:	4a0d      	ldr	r2, [pc, #52]	; (800a718 <clear_lock+0x44>)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	011b      	lsls	r3, r3, #4
 800a6e8:	4413      	add	r3, r2
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	429a      	cmp	r2, r3
 800a6f0:	d105      	bne.n	800a6fe <clear_lock+0x2a>
 800a6f2:	4a09      	ldr	r2, [pc, #36]	; (800a718 <clear_lock+0x44>)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	011b      	lsls	r3, r3, #4
 800a6f8:	4413      	add	r3, r2
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3301      	adds	r3, #1
 800a702:	60fb      	str	r3, [r7, #12]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2b01      	cmp	r3, #1
 800a708:	d9eb      	bls.n	800a6e2 <clear_lock+0xe>
	}
}
 800a70a:	bf00      	nop
 800a70c:	bf00      	nop
 800a70e:	3714      	adds	r7, #20
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr
 800a718:	20019d60 	.word	0x20019d60

0800a71c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	b086      	sub	sp, #24
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a724:	2300      	movs	r3, #0
 800a726:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	78db      	ldrb	r3, [r3, #3]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d034      	beq.n	800a79a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a734:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	7858      	ldrb	r0, [r3, #1]
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a740:	2301      	movs	r3, #1
 800a742:	697a      	ldr	r2, [r7, #20]
 800a744:	f7ff fd40 	bl	800a1c8 <disk_write>
 800a748:	4603      	mov	r3, r0
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d002      	beq.n	800a754 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a74e:	2301      	movs	r3, #1
 800a750:	73fb      	strb	r3, [r7, #15]
 800a752:	e022      	b.n	800a79a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2200      	movs	r2, #0
 800a758:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6a1b      	ldr	r3, [r3, #32]
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	1ad2      	subs	r2, r2, r3
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	699b      	ldr	r3, [r3, #24]
 800a766:	429a      	cmp	r2, r3
 800a768:	d217      	bcs.n	800a79a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	789b      	ldrb	r3, [r3, #2]
 800a76e:	613b      	str	r3, [r7, #16]
 800a770:	e010      	b.n	800a794 <sync_window+0x78>
					wsect += fs->fsize;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	699b      	ldr	r3, [r3, #24]
 800a776:	697a      	ldr	r2, [r7, #20]
 800a778:	4413      	add	r3, r2
 800a77a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	7858      	ldrb	r0, [r3, #1]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a786:	2301      	movs	r3, #1
 800a788:	697a      	ldr	r2, [r7, #20]
 800a78a:	f7ff fd1d 	bl	800a1c8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	3b01      	subs	r3, #1
 800a792:	613b      	str	r3, [r7, #16]
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	2b01      	cmp	r3, #1
 800a798:	d8eb      	bhi.n	800a772 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a79a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3718      	adds	r7, #24
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b6:	683a      	ldr	r2, [r7, #0]
 800a7b8:	429a      	cmp	r2, r3
 800a7ba:	d01b      	beq.n	800a7f4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f7ff ffad 	bl	800a71c <sync_window>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a7c6:	7bfb      	ldrb	r3, [r7, #15]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d113      	bne.n	800a7f4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	7858      	ldrb	r0, [r3, #1]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	683a      	ldr	r2, [r7, #0]
 800a7da:	f7ff fcd5 	bl	800a188 <disk_read>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d004      	beq.n	800a7ee <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a7e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a7e8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	683a      	ldr	r2, [r7, #0]
 800a7f2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800a7f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	3710      	adds	r7, #16
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	bd80      	pop	{r7, pc}
	...

0800a800 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a808:	6878      	ldr	r0, [r7, #4]
 800a80a:	f7ff ff87 	bl	800a71c <sync_window>
 800a80e:	4603      	mov	r3, r0
 800a810:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a812:	7bfb      	ldrb	r3, [r7, #15]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d158      	bne.n	800a8ca <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	781b      	ldrb	r3, [r3, #0]
 800a81c:	2b03      	cmp	r3, #3
 800a81e:	d148      	bne.n	800a8b2 <sync_fs+0xb2>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	791b      	ldrb	r3, [r3, #4]
 800a824:	2b01      	cmp	r3, #1
 800a826:	d144      	bne.n	800a8b2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	3330      	adds	r3, #48	; 0x30
 800a82c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a830:	2100      	movs	r1, #0
 800a832:	4618      	mov	r0, r3
 800a834:	f7ff fda9 	bl	800a38a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	3330      	adds	r3, #48	; 0x30
 800a83c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a840:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800a844:	4618      	mov	r0, r3
 800a846:	f7ff fd38 	bl	800a2ba <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	3330      	adds	r3, #48	; 0x30
 800a84e:	4921      	ldr	r1, [pc, #132]	; (800a8d4 <sync_fs+0xd4>)
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff fd4d 	bl	800a2f0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	3330      	adds	r3, #48	; 0x30
 800a85a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a85e:	491e      	ldr	r1, [pc, #120]	; (800a8d8 <sync_fs+0xd8>)
 800a860:	4618      	mov	r0, r3
 800a862:	f7ff fd45 	bl	800a2f0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	3330      	adds	r3, #48	; 0x30
 800a86a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	4619      	mov	r1, r3
 800a874:	4610      	mov	r0, r2
 800a876:	f7ff fd3b 	bl	800a2f0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	3330      	adds	r3, #48	; 0x30
 800a87e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	4619      	mov	r1, r3
 800a888:	4610      	mov	r0, r2
 800a88a:	f7ff fd31 	bl	800a2f0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	69db      	ldr	r3, [r3, #28]
 800a892:	1c5a      	adds	r2, r3, #1
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	7858      	ldrb	r0, [r3, #1]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	f7ff fc8e 	bl	800a1c8 <disk_write>
			fs->fsi_flag = 0;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	785b      	ldrb	r3, [r3, #1]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7ff fca4 	bl	800a208 <disk_ioctl>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d001      	beq.n	800a8ca <sync_fs+0xca>
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a8ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3710      	adds	r7, #16
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}
 800a8d4:	41615252 	.word	0x41615252
 800a8d8:	61417272 	.word	0x61417272

0800a8dc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	3b02      	subs	r3, #2
 800a8ea:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	695b      	ldr	r3, [r3, #20]
 800a8f0:	3b02      	subs	r3, #2
 800a8f2:	683a      	ldr	r2, [r7, #0]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d301      	bcc.n	800a8fc <clust2sect+0x20>
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	e008      	b.n	800a90e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	895b      	ldrh	r3, [r3, #10]
 800a900:	461a      	mov	r2, r3
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	fb03 f202 	mul.w	r2, r3, r2
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a90c:	4413      	add	r3, r2
}
 800a90e:	4618      	mov	r0, r3
 800a910:	370c      	adds	r7, #12
 800a912:	46bd      	mov	sp, r7
 800a914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a918:	4770      	bx	lr

0800a91a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a91a:	b580      	push	{r7, lr}
 800a91c:	b086      	sub	sp, #24
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
 800a922:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d904      	bls.n	800a93a <get_fat+0x20>
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	695b      	ldr	r3, [r3, #20]
 800a934:	683a      	ldr	r2, [r7, #0]
 800a936:	429a      	cmp	r2, r3
 800a938:	d302      	bcc.n	800a940 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a93a:	2301      	movs	r3, #1
 800a93c:	617b      	str	r3, [r7, #20]
 800a93e:	e08f      	b.n	800aa60 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a940:	f04f 33ff 	mov.w	r3, #4294967295
 800a944:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	2b03      	cmp	r3, #3
 800a94c:	d062      	beq.n	800aa14 <get_fat+0xfa>
 800a94e:	2b03      	cmp	r3, #3
 800a950:	dc7c      	bgt.n	800aa4c <get_fat+0x132>
 800a952:	2b01      	cmp	r3, #1
 800a954:	d002      	beq.n	800a95c <get_fat+0x42>
 800a956:	2b02      	cmp	r3, #2
 800a958:	d042      	beq.n	800a9e0 <get_fat+0xc6>
 800a95a:	e077      	b.n	800aa4c <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a95c:	683b      	ldr	r3, [r7, #0]
 800a95e:	60fb      	str	r3, [r7, #12]
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	085b      	lsrs	r3, r3, #1
 800a964:	68fa      	ldr	r2, [r7, #12]
 800a966:	4413      	add	r3, r2
 800a968:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	6a1a      	ldr	r2, [r3, #32]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	0a5b      	lsrs	r3, r3, #9
 800a972:	4413      	add	r3, r2
 800a974:	4619      	mov	r1, r3
 800a976:	6938      	ldr	r0, [r7, #16]
 800a978:	f7ff ff14 	bl	800a7a4 <move_window>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d167      	bne.n	800aa52 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	1c5a      	adds	r2, r3, #1
 800a986:	60fa      	str	r2, [r7, #12]
 800a988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a98c:	693a      	ldr	r2, [r7, #16]
 800a98e:	4413      	add	r3, r2
 800a990:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a994:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a996:	693b      	ldr	r3, [r7, #16]
 800a998:	6a1a      	ldr	r2, [r3, #32]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	0a5b      	lsrs	r3, r3, #9
 800a99e:	4413      	add	r3, r2
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6938      	ldr	r0, [r7, #16]
 800a9a4:	f7ff fefe 	bl	800a7a4 <move_window>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d153      	bne.n	800aa56 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9b4:	693a      	ldr	r2, [r7, #16]
 800a9b6:	4413      	add	r3, r2
 800a9b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a9bc:	021b      	lsls	r3, r3, #8
 800a9be:	461a      	mov	r2, r3
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	f003 0301 	and.w	r3, r3, #1
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d002      	beq.n	800a9d6 <get_fat+0xbc>
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	091b      	lsrs	r3, r3, #4
 800a9d4:	e002      	b.n	800a9dc <get_fat+0xc2>
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a9dc:	617b      	str	r3, [r7, #20]
			break;
 800a9de:	e03f      	b.n	800aa60 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	6a1a      	ldr	r2, [r3, #32]
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	0a1b      	lsrs	r3, r3, #8
 800a9e8:	4413      	add	r3, r2
 800a9ea:	4619      	mov	r1, r3
 800a9ec:	6938      	ldr	r0, [r7, #16]
 800a9ee:	f7ff fed9 	bl	800a7a4 <move_window>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d130      	bne.n	800aa5a <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a9f8:	693b      	ldr	r3, [r7, #16]
 800a9fa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	005b      	lsls	r3, r3, #1
 800aa02:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800aa06:	4413      	add	r3, r2
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f7ff fc1b 	bl	800a244 <ld_word>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	617b      	str	r3, [r7, #20]
			break;
 800aa12:	e025      	b.n	800aa60 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aa14:	693b      	ldr	r3, [r7, #16]
 800aa16:	6a1a      	ldr	r2, [r3, #32]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	09db      	lsrs	r3, r3, #7
 800aa1c:	4413      	add	r3, r2
 800aa1e:	4619      	mov	r1, r3
 800aa20:	6938      	ldr	r0, [r7, #16]
 800aa22:	f7ff febf 	bl	800a7a4 <move_window>
 800aa26:	4603      	mov	r3, r0
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d118      	bne.n	800aa5e <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800aa3a:	4413      	add	r3, r2
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f7ff fc19 	bl	800a274 <ld_dword>
 800aa42:	4603      	mov	r3, r0
 800aa44:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800aa48:	617b      	str	r3, [r7, #20]
			break;
 800aa4a:	e009      	b.n	800aa60 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	617b      	str	r3, [r7, #20]
 800aa50:	e006      	b.n	800aa60 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aa52:	bf00      	nop
 800aa54:	e004      	b.n	800aa60 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aa56:	bf00      	nop
 800aa58:	e002      	b.n	800aa60 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800aa5a:	bf00      	nop
 800aa5c:	e000      	b.n	800aa60 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aa5e:	bf00      	nop
		}
	}

	return val;
 800aa60:	697b      	ldr	r3, [r7, #20]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3718      	adds	r7, #24
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}

0800aa6a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800aa6a:	b590      	push	{r4, r7, lr}
 800aa6c:	b089      	sub	sp, #36	; 0x24
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	60f8      	str	r0, [r7, #12]
 800aa72:	60b9      	str	r1, [r7, #8]
 800aa74:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800aa76:	2302      	movs	r3, #2
 800aa78:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	f240 80d9 	bls.w	800ac34 <put_fat+0x1ca>
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	695b      	ldr	r3, [r3, #20]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	429a      	cmp	r2, r3
 800aa8a:	f080 80d3 	bcs.w	800ac34 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	781b      	ldrb	r3, [r3, #0]
 800aa92:	2b03      	cmp	r3, #3
 800aa94:	f000 8096 	beq.w	800abc4 <put_fat+0x15a>
 800aa98:	2b03      	cmp	r3, #3
 800aa9a:	f300 80cb 	bgt.w	800ac34 <put_fat+0x1ca>
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d002      	beq.n	800aaa8 <put_fat+0x3e>
 800aaa2:	2b02      	cmp	r3, #2
 800aaa4:	d06e      	beq.n	800ab84 <put_fat+0x11a>
 800aaa6:	e0c5      	b.n	800ac34 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	61bb      	str	r3, [r7, #24]
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	085b      	lsrs	r3, r3, #1
 800aab0:	69ba      	ldr	r2, [r7, #24]
 800aab2:	4413      	add	r3, r2
 800aab4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	6a1a      	ldr	r2, [r3, #32]
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	0a5b      	lsrs	r3, r3, #9
 800aabe:	4413      	add	r3, r2
 800aac0:	4619      	mov	r1, r3
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f7ff fe6e 	bl	800a7a4 <move_window>
 800aac8:	4603      	mov	r3, r0
 800aaca:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aacc:	7ffb      	ldrb	r3, [r7, #31]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	f040 80a9 	bne.w	800ac26 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	1c59      	adds	r1, r3, #1
 800aade:	61b9      	str	r1, [r7, #24]
 800aae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aae4:	4413      	add	r3, r2
 800aae6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	f003 0301 	and.w	r3, r3, #1
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00d      	beq.n	800ab0e <put_fat+0xa4>
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	b25b      	sxtb	r3, r3
 800aaf8:	f003 030f 	and.w	r3, r3, #15
 800aafc:	b25a      	sxtb	r2, r3
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	011b      	lsls	r3, r3, #4
 800ab04:	b25b      	sxtb	r3, r3
 800ab06:	4313      	orrs	r3, r2
 800ab08:	b25b      	sxtb	r3, r3
 800ab0a:	b2db      	uxtb	r3, r3
 800ab0c:	e001      	b.n	800ab12 <put_fat+0xa8>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	b2db      	uxtb	r3, r3
 800ab12:	697a      	ldr	r2, [r7, #20]
 800ab14:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2201      	movs	r2, #1
 800ab1a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6a1a      	ldr	r2, [r3, #32]
 800ab20:	69bb      	ldr	r3, [r7, #24]
 800ab22:	0a5b      	lsrs	r3, r3, #9
 800ab24:	4413      	add	r3, r2
 800ab26:	4619      	mov	r1, r3
 800ab28:	68f8      	ldr	r0, [r7, #12]
 800ab2a:	f7ff fe3b 	bl	800a7a4 <move_window>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ab32:	7ffb      	ldrb	r3, [r7, #31]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d178      	bne.n	800ac2a <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab44:	4413      	add	r3, r2
 800ab46:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	f003 0301 	and.w	r3, r3, #1
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d003      	beq.n	800ab5a <put_fat+0xf0>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	091b      	lsrs	r3, r3, #4
 800ab56:	b2db      	uxtb	r3, r3
 800ab58:	e00e      	b.n	800ab78 <put_fat+0x10e>
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	781b      	ldrb	r3, [r3, #0]
 800ab5e:	b25b      	sxtb	r3, r3
 800ab60:	f023 030f 	bic.w	r3, r3, #15
 800ab64:	b25a      	sxtb	r2, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	0a1b      	lsrs	r3, r3, #8
 800ab6a:	b25b      	sxtb	r3, r3
 800ab6c:	f003 030f 	and.w	r3, r3, #15
 800ab70:	b25b      	sxtb	r3, r3
 800ab72:	4313      	orrs	r3, r2
 800ab74:	b25b      	sxtb	r3, r3
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	697a      	ldr	r2, [r7, #20]
 800ab7a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	70da      	strb	r2, [r3, #3]
			break;
 800ab82:	e057      	b.n	800ac34 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6a1a      	ldr	r2, [r3, #32]
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	0a1b      	lsrs	r3, r3, #8
 800ab8c:	4413      	add	r3, r2
 800ab8e:	4619      	mov	r1, r3
 800ab90:	68f8      	ldr	r0, [r7, #12]
 800ab92:	f7ff fe07 	bl	800a7a4 <move_window>
 800ab96:	4603      	mov	r3, r0
 800ab98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ab9a:	7ffb      	ldrb	r3, [r7, #31]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d146      	bne.n	800ac2e <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	005b      	lsls	r3, r3, #1
 800abaa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800abae:	4413      	add	r3, r2
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	b292      	uxth	r2, r2
 800abb4:	4611      	mov	r1, r2
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7ff fb7f 	bl	800a2ba <st_word>
			fs->wflag = 1;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	2201      	movs	r2, #1
 800abc0:	70da      	strb	r2, [r3, #3]
			break;
 800abc2:	e037      	b.n	800ac34 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	6a1a      	ldr	r2, [r3, #32]
 800abc8:	68bb      	ldr	r3, [r7, #8]
 800abca:	09db      	lsrs	r3, r3, #7
 800abcc:	4413      	add	r3, r2
 800abce:	4619      	mov	r1, r3
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f7ff fde7 	bl	800a7a4 <move_window>
 800abd6:	4603      	mov	r3, r0
 800abd8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800abda:	7ffb      	ldrb	r3, [r7, #31]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d128      	bne.n	800ac32 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	009b      	lsls	r3, r3, #2
 800abf0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800abf4:	4413      	add	r3, r2
 800abf6:	4618      	mov	r0, r3
 800abf8:	f7ff fb3c 	bl	800a274 <ld_dword>
 800abfc:	4603      	mov	r3, r0
 800abfe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ac02:	4323      	orrs	r3, r4
 800ac04:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	009b      	lsls	r3, r3, #2
 800ac10:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800ac14:	4413      	add	r3, r2
 800ac16:	6879      	ldr	r1, [r7, #4]
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f7ff fb69 	bl	800a2f0 <st_dword>
			fs->wflag = 1;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	2201      	movs	r2, #1
 800ac22:	70da      	strb	r2, [r3, #3]
			break;
 800ac24:	e006      	b.n	800ac34 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ac26:	bf00      	nop
 800ac28:	e004      	b.n	800ac34 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ac2a:	bf00      	nop
 800ac2c:	e002      	b.n	800ac34 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ac2e:	bf00      	nop
 800ac30:	e000      	b.n	800ac34 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ac32:	bf00      	nop
		}
	}
	return res;
 800ac34:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3724      	adds	r7, #36	; 0x24
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd90      	pop	{r4, r7, pc}

0800ac3e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ac3e:	b580      	push	{r7, lr}
 800ac40:	b088      	sub	sp, #32
 800ac42:	af00      	add	r7, sp, #0
 800ac44:	60f8      	str	r0, [r7, #12]
 800ac46:	60b9      	str	r1, [r7, #8]
 800ac48:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ac4a:	2300      	movs	r3, #0
 800ac4c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d904      	bls.n	800ac64 <remove_chain+0x26>
 800ac5a:	69bb      	ldr	r3, [r7, #24]
 800ac5c:	695b      	ldr	r3, [r3, #20]
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d301      	bcc.n	800ac68 <remove_chain+0x2a>
 800ac64:	2302      	movs	r3, #2
 800ac66:	e04b      	b.n	800ad00 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d00c      	beq.n	800ac88 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ac6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac72:	6879      	ldr	r1, [r7, #4]
 800ac74:	69b8      	ldr	r0, [r7, #24]
 800ac76:	f7ff fef8 	bl	800aa6a <put_fat>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ac7e:	7ffb      	ldrb	r3, [r7, #31]
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d001      	beq.n	800ac88 <remove_chain+0x4a>
 800ac84:	7ffb      	ldrb	r3, [r7, #31]
 800ac86:	e03b      	b.n	800ad00 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ac88:	68b9      	ldr	r1, [r7, #8]
 800ac8a:	68f8      	ldr	r0, [r7, #12]
 800ac8c:	f7ff fe45 	bl	800a91a <get_fat>
 800ac90:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d031      	beq.n	800acfc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	2b01      	cmp	r3, #1
 800ac9c:	d101      	bne.n	800aca2 <remove_chain+0x64>
 800ac9e:	2302      	movs	r3, #2
 800aca0:	e02e      	b.n	800ad00 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca8:	d101      	bne.n	800acae <remove_chain+0x70>
 800acaa:	2301      	movs	r3, #1
 800acac:	e028      	b.n	800ad00 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800acae:	2200      	movs	r2, #0
 800acb0:	68b9      	ldr	r1, [r7, #8]
 800acb2:	69b8      	ldr	r0, [r7, #24]
 800acb4:	f7ff fed9 	bl	800aa6a <put_fat>
 800acb8:	4603      	mov	r3, r0
 800acba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800acbc:	7ffb      	ldrb	r3, [r7, #31]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d001      	beq.n	800acc6 <remove_chain+0x88>
 800acc2:	7ffb      	ldrb	r3, [r7, #31]
 800acc4:	e01c      	b.n	800ad00 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800acc6:	69bb      	ldr	r3, [r7, #24]
 800acc8:	691a      	ldr	r2, [r3, #16]
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	695b      	ldr	r3, [r3, #20]
 800acce:	3b02      	subs	r3, #2
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d20b      	bcs.n	800acec <remove_chain+0xae>
			fs->free_clst++;
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	1c5a      	adds	r2, r3, #1
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	791b      	ldrb	r3, [r3, #4]
 800ace2:	f043 0301 	orr.w	r3, r3, #1
 800ace6:	b2da      	uxtb	r2, r3
 800ace8:	69bb      	ldr	r3, [r7, #24]
 800acea:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800acf0:	69bb      	ldr	r3, [r7, #24]
 800acf2:	695b      	ldr	r3, [r3, #20]
 800acf4:	68ba      	ldr	r2, [r7, #8]
 800acf6:	429a      	cmp	r2, r3
 800acf8:	d3c6      	bcc.n	800ac88 <remove_chain+0x4a>
 800acfa:	e000      	b.n	800acfe <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800acfc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3720      	adds	r7, #32
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b088      	sub	sp, #32
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d10d      	bne.n	800ad3a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	68db      	ldr	r3, [r3, #12]
 800ad22:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ad24:	69bb      	ldr	r3, [r7, #24]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d004      	beq.n	800ad34 <create_chain+0x2c>
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	69ba      	ldr	r2, [r7, #24]
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d31b      	bcc.n	800ad6c <create_chain+0x64>
 800ad34:	2301      	movs	r3, #1
 800ad36:	61bb      	str	r3, [r7, #24]
 800ad38:	e018      	b.n	800ad6c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ad3a:	6839      	ldr	r1, [r7, #0]
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f7ff fdec 	bl	800a91a <get_fat>
 800ad42:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d801      	bhi.n	800ad4e <create_chain+0x46>
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e070      	b.n	800ae30 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad54:	d101      	bne.n	800ad5a <create_chain+0x52>
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	e06a      	b.n	800ae30 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	695b      	ldr	r3, [r3, #20]
 800ad5e:	68fa      	ldr	r2, [r7, #12]
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d201      	bcs.n	800ad68 <create_chain+0x60>
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	e063      	b.n	800ae30 <create_chain+0x128>
		scl = clst;
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ad6c:	69bb      	ldr	r3, [r7, #24]
 800ad6e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	3301      	adds	r3, #1
 800ad74:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ad76:	693b      	ldr	r3, [r7, #16]
 800ad78:	695b      	ldr	r3, [r3, #20]
 800ad7a:	69fa      	ldr	r2, [r7, #28]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d307      	bcc.n	800ad90 <create_chain+0x88>
				ncl = 2;
 800ad80:	2302      	movs	r3, #2
 800ad82:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ad84:	69fa      	ldr	r2, [r7, #28]
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	d901      	bls.n	800ad90 <create_chain+0x88>
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	e04f      	b.n	800ae30 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ad90:	69f9      	ldr	r1, [r7, #28]
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f7ff fdc1 	bl	800a91a <get_fat>
 800ad98:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d00e      	beq.n	800adbe <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d003      	beq.n	800adae <create_chain+0xa6>
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adac:	d101      	bne.n	800adb2 <create_chain+0xaa>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	e03e      	b.n	800ae30 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800adb2:	69fa      	ldr	r2, [r7, #28]
 800adb4:	69bb      	ldr	r3, [r7, #24]
 800adb6:	429a      	cmp	r2, r3
 800adb8:	d1da      	bne.n	800ad70 <create_chain+0x68>
 800adba:	2300      	movs	r3, #0
 800adbc:	e038      	b.n	800ae30 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800adbe:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800adc0:	f04f 32ff 	mov.w	r2, #4294967295
 800adc4:	69f9      	ldr	r1, [r7, #28]
 800adc6:	6938      	ldr	r0, [r7, #16]
 800adc8:	f7ff fe4f 	bl	800aa6a <put_fat>
 800adcc:	4603      	mov	r3, r0
 800adce:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800add0:	7dfb      	ldrb	r3, [r7, #23]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d109      	bne.n	800adea <create_chain+0xe2>
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d006      	beq.n	800adea <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800addc:	69fa      	ldr	r2, [r7, #28]
 800adde:	6839      	ldr	r1, [r7, #0]
 800ade0:	6938      	ldr	r0, [r7, #16]
 800ade2:	f7ff fe42 	bl	800aa6a <put_fat>
 800ade6:	4603      	mov	r3, r0
 800ade8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800adea:	7dfb      	ldrb	r3, [r7, #23]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d116      	bne.n	800ae1e <create_chain+0x116>
		fs->last_clst = ncl;
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	69fa      	ldr	r2, [r7, #28]
 800adf4:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	691a      	ldr	r2, [r3, #16]
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	695b      	ldr	r3, [r3, #20]
 800adfe:	3b02      	subs	r3, #2
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d804      	bhi.n	800ae0e <create_chain+0x106>
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	691b      	ldr	r3, [r3, #16]
 800ae08:	1e5a      	subs	r2, r3, #1
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	791b      	ldrb	r3, [r3, #4]
 800ae12:	f043 0301 	orr.w	r3, r3, #1
 800ae16:	b2da      	uxtb	r2, r3
 800ae18:	693b      	ldr	r3, [r7, #16]
 800ae1a:	711a      	strb	r2, [r3, #4]
 800ae1c:	e007      	b.n	800ae2e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ae1e:	7dfb      	ldrb	r3, [r7, #23]
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d102      	bne.n	800ae2a <create_chain+0x122>
 800ae24:	f04f 33ff 	mov.w	r3, #4294967295
 800ae28:	e000      	b.n	800ae2c <create_chain+0x124>
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ae2e:	69fb      	ldr	r3, [r7, #28]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3720      	adds	r7, #32
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b087      	sub	sp, #28
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae4c:	3304      	adds	r3, #4
 800ae4e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	0a5b      	lsrs	r3, r3, #9
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	8952      	ldrh	r2, [r2, #10]
 800ae58:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae5c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	1d1a      	adds	r2, r3, #4
 800ae62:	613a      	str	r2, [r7, #16]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d101      	bne.n	800ae72 <clmt_clust+0x3a>
 800ae6e:	2300      	movs	r3, #0
 800ae70:	e010      	b.n	800ae94 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ae72:	697a      	ldr	r2, [r7, #20]
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d307      	bcc.n	800ae8a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	1ad3      	subs	r3, r2, r3
 800ae80:	617b      	str	r3, [r7, #20]
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	3304      	adds	r3, #4
 800ae86:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ae88:	e7e9      	b.n	800ae5e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ae8a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	4413      	add	r3, r2
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	371c      	adds	r7, #28
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b086      	sub	sp, #24
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aeb6:	d204      	bcs.n	800aec2 <dir_sdi+0x22>
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	f003 031f 	and.w	r3, r3, #31
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d001      	beq.n	800aec6 <dir_sdi+0x26>
		return FR_INT_ERR;
 800aec2:	2302      	movs	r3, #2
 800aec4:	e063      	b.n	800af8e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	683a      	ldr	r2, [r7, #0]
 800aeca:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	689b      	ldr	r3, [r3, #8]
 800aed0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d106      	bne.n	800aee6 <dir_sdi+0x46>
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	2b02      	cmp	r3, #2
 800aede:	d902      	bls.n	800aee6 <dir_sdi+0x46>
		clst = fs->dirbase;
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aee4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d10c      	bne.n	800af06 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	095b      	lsrs	r3, r3, #5
 800aef0:	693a      	ldr	r2, [r7, #16]
 800aef2:	8912      	ldrh	r2, [r2, #8]
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d301      	bcc.n	800aefc <dir_sdi+0x5c>
 800aef8:	2302      	movs	r3, #2
 800aefa:	e048      	b.n	800af8e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	61da      	str	r2, [r3, #28]
 800af04:	e029      	b.n	800af5a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	895b      	ldrh	r3, [r3, #10]
 800af0a:	025b      	lsls	r3, r3, #9
 800af0c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800af0e:	e019      	b.n	800af44 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	6979      	ldr	r1, [r7, #20]
 800af14:	4618      	mov	r0, r3
 800af16:	f7ff fd00 	bl	800a91a <get_fat>
 800af1a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af22:	d101      	bne.n	800af28 <dir_sdi+0x88>
 800af24:	2301      	movs	r3, #1
 800af26:	e032      	b.n	800af8e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	d904      	bls.n	800af38 <dir_sdi+0x98>
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	695b      	ldr	r3, [r3, #20]
 800af32:	697a      	ldr	r2, [r7, #20]
 800af34:	429a      	cmp	r2, r3
 800af36:	d301      	bcc.n	800af3c <dir_sdi+0x9c>
 800af38:	2302      	movs	r3, #2
 800af3a:	e028      	b.n	800af8e <dir_sdi+0xee>
			ofs -= csz;
 800af3c:	683a      	ldr	r2, [r7, #0]
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	1ad3      	subs	r3, r2, r3
 800af42:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800af44:	683a      	ldr	r2, [r7, #0]
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d2e1      	bcs.n	800af10 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800af4c:	6979      	ldr	r1, [r7, #20]
 800af4e:	6938      	ldr	r0, [r7, #16]
 800af50:	f7ff fcc4 	bl	800a8dc <clust2sect>
 800af54:	4602      	mov	r2, r0
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	697a      	ldr	r2, [r7, #20]
 800af5e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	69db      	ldr	r3, [r3, #28]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d101      	bne.n	800af6c <dir_sdi+0xcc>
 800af68:	2302      	movs	r3, #2
 800af6a:	e010      	b.n	800af8e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	69da      	ldr	r2, [r3, #28]
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	0a5b      	lsrs	r3, r3, #9
 800af74:	441a      	add	r2, r3
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800af80:	683b      	ldr	r3, [r7, #0]
 800af82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af86:	441a      	add	r2, r3
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800af8c:	2300      	movs	r3, #0
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3718      	adds	r7, #24
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}

0800af96 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b086      	sub	sp, #24
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
 800af9e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	695b      	ldr	r3, [r3, #20]
 800afaa:	3320      	adds	r3, #32
 800afac:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	69db      	ldr	r3, [r3, #28]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d003      	beq.n	800afbe <dir_next+0x28>
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800afbc:	d301      	bcc.n	800afc2 <dir_next+0x2c>
 800afbe:	2304      	movs	r3, #4
 800afc0:	e0aa      	b.n	800b118 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc8:	2b00      	cmp	r3, #0
 800afca:	f040 8098 	bne.w	800b0fe <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	69db      	ldr	r3, [r3, #28]
 800afd2:	1c5a      	adds	r2, r3, #1
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	699b      	ldr	r3, [r3, #24]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d10b      	bne.n	800aff8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	095b      	lsrs	r3, r3, #5
 800afe4:	68fa      	ldr	r2, [r7, #12]
 800afe6:	8912      	ldrh	r2, [r2, #8]
 800afe8:	4293      	cmp	r3, r2
 800afea:	f0c0 8088 	bcc.w	800b0fe <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	61da      	str	r2, [r3, #28]
 800aff4:	2304      	movs	r3, #4
 800aff6:	e08f      	b.n	800b118 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	0a5b      	lsrs	r3, r3, #9
 800affc:	68fa      	ldr	r2, [r7, #12]
 800affe:	8952      	ldrh	r2, [r2, #10]
 800b000:	3a01      	subs	r2, #1
 800b002:	4013      	ands	r3, r2
 800b004:	2b00      	cmp	r3, #0
 800b006:	d17a      	bne.n	800b0fe <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	699b      	ldr	r3, [r3, #24]
 800b00e:	4619      	mov	r1, r3
 800b010:	4610      	mov	r0, r2
 800b012:	f7ff fc82 	bl	800a91a <get_fat>
 800b016:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d801      	bhi.n	800b022 <dir_next+0x8c>
 800b01e:	2302      	movs	r3, #2
 800b020:	e07a      	b.n	800b118 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b028:	d101      	bne.n	800b02e <dir_next+0x98>
 800b02a:	2301      	movs	r3, #1
 800b02c:	e074      	b.n	800b118 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	695b      	ldr	r3, [r3, #20]
 800b032:	697a      	ldr	r2, [r7, #20]
 800b034:	429a      	cmp	r2, r3
 800b036:	d358      	bcc.n	800b0ea <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d104      	bne.n	800b048 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2200      	movs	r2, #0
 800b042:	61da      	str	r2, [r3, #28]
 800b044:	2304      	movs	r3, #4
 800b046:	e067      	b.n	800b118 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	699b      	ldr	r3, [r3, #24]
 800b04e:	4619      	mov	r1, r3
 800b050:	4610      	mov	r0, r2
 800b052:	f7ff fe59 	bl	800ad08 <create_chain>
 800b056:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b058:	697b      	ldr	r3, [r7, #20]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d101      	bne.n	800b062 <dir_next+0xcc>
 800b05e:	2307      	movs	r3, #7
 800b060:	e05a      	b.n	800b118 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	2b01      	cmp	r3, #1
 800b066:	d101      	bne.n	800b06c <dir_next+0xd6>
 800b068:	2302      	movs	r3, #2
 800b06a:	e055      	b.n	800b118 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b072:	d101      	bne.n	800b078 <dir_next+0xe2>
 800b074:	2301      	movs	r3, #1
 800b076:	e04f      	b.n	800b118 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b078:	68f8      	ldr	r0, [r7, #12]
 800b07a:	f7ff fb4f 	bl	800a71c <sync_window>
 800b07e:	4603      	mov	r3, r0
 800b080:	2b00      	cmp	r3, #0
 800b082:	d001      	beq.n	800b088 <dir_next+0xf2>
 800b084:	2301      	movs	r3, #1
 800b086:	e047      	b.n	800b118 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	3330      	adds	r3, #48	; 0x30
 800b08c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b090:	2100      	movs	r1, #0
 800b092:	4618      	mov	r0, r3
 800b094:	f7ff f979 	bl	800a38a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b098:	2300      	movs	r3, #0
 800b09a:	613b      	str	r3, [r7, #16]
 800b09c:	6979      	ldr	r1, [r7, #20]
 800b09e:	68f8      	ldr	r0, [r7, #12]
 800b0a0:	f7ff fc1c 	bl	800a8dc <clust2sect>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	62da      	str	r2, [r3, #44]	; 0x2c
 800b0aa:	e012      	b.n	800b0d2 <dir_next+0x13c>
						fs->wflag = 1;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b0b2:	68f8      	ldr	r0, [r7, #12]
 800b0b4:	f7ff fb32 	bl	800a71c <sync_window>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d001      	beq.n	800b0c2 <dir_next+0x12c>
 800b0be:	2301      	movs	r3, #1
 800b0c0:	e02a      	b.n	800b118 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	613b      	str	r3, [r7, #16]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0cc:	1c5a      	adds	r2, r3, #1
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	62da      	str	r2, [r3, #44]	; 0x2c
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	895b      	ldrh	r3, [r3, #10]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d3e6      	bcc.n	800b0ac <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	1ad2      	subs	r2, r2, r3
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	697a      	ldr	r2, [r7, #20]
 800b0ee:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b0f0:	6979      	ldr	r1, [r7, #20]
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f7ff fbf2 	bl	800a8dc <clust2sect>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	68ba      	ldr	r2, [r7, #8]
 800b102:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b110:	441a      	add	r2, r3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b116:	2300      	movs	r3, #0
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3718      	adds	r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b086      	sub	sp, #24
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b130:	2100      	movs	r1, #0
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f7ff feb4 	bl	800aea0 <dir_sdi>
 800b138:	4603      	mov	r3, r0
 800b13a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b13c:	7dfb      	ldrb	r3, [r7, #23]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d12b      	bne.n	800b19a <dir_alloc+0x7a>
		n = 0;
 800b142:	2300      	movs	r3, #0
 800b144:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	69db      	ldr	r3, [r3, #28]
 800b14a:	4619      	mov	r1, r3
 800b14c:	68f8      	ldr	r0, [r7, #12]
 800b14e:	f7ff fb29 	bl	800a7a4 <move_window>
 800b152:	4603      	mov	r3, r0
 800b154:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b156:	7dfb      	ldrb	r3, [r7, #23]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d11d      	bne.n	800b198 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6a1b      	ldr	r3, [r3, #32]
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	2be5      	cmp	r3, #229	; 0xe5
 800b164:	d004      	beq.n	800b170 <dir_alloc+0x50>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6a1b      	ldr	r3, [r3, #32]
 800b16a:	781b      	ldrb	r3, [r3, #0]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d107      	bne.n	800b180 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	3301      	adds	r3, #1
 800b174:	613b      	str	r3, [r7, #16]
 800b176:	693a      	ldr	r2, [r7, #16]
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d102      	bne.n	800b184 <dir_alloc+0x64>
 800b17e:	e00c      	b.n	800b19a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b180:	2300      	movs	r3, #0
 800b182:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b184:	2101      	movs	r1, #1
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f7ff ff05 	bl	800af96 <dir_next>
 800b18c:	4603      	mov	r3, r0
 800b18e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b190:	7dfb      	ldrb	r3, [r7, #23]
 800b192:	2b00      	cmp	r3, #0
 800b194:	d0d7      	beq.n	800b146 <dir_alloc+0x26>
 800b196:	e000      	b.n	800b19a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b198:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b19a:	7dfb      	ldrb	r3, [r7, #23]
 800b19c:	2b04      	cmp	r3, #4
 800b19e:	d101      	bne.n	800b1a4 <dir_alloc+0x84>
 800b1a0:	2307      	movs	r3, #7
 800b1a2:	75fb      	strb	r3, [r7, #23]
	return res;
 800b1a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3718      	adds	r7, #24
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}

0800b1ae <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b1ae:	b580      	push	{r7, lr}
 800b1b0:	b084      	sub	sp, #16
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	6078      	str	r0, [r7, #4]
 800b1b6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	331a      	adds	r3, #26
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7ff f841 	bl	800a244 <ld_word>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	781b      	ldrb	r3, [r3, #0]
 800b1ca:	2b03      	cmp	r3, #3
 800b1cc:	d109      	bne.n	800b1e2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	3314      	adds	r3, #20
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f7ff f836 	bl	800a244 <ld_word>
 800b1d8:	4603      	mov	r3, r0
 800b1da:	041b      	lsls	r3, r3, #16
 800b1dc:	68fa      	ldr	r2, [r7, #12]
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
}
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	3710      	adds	r7, #16
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	60b9      	str	r1, [r7, #8]
 800b1f6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b1f8:	68bb      	ldr	r3, [r7, #8]
 800b1fa:	331a      	adds	r3, #26
 800b1fc:	687a      	ldr	r2, [r7, #4]
 800b1fe:	b292      	uxth	r2, r2
 800b200:	4611      	mov	r1, r2
 800b202:	4618      	mov	r0, r3
 800b204:	f7ff f859 	bl	800a2ba <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	2b03      	cmp	r3, #3
 800b20e:	d109      	bne.n	800b224 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	f103 0214 	add.w	r2, r3, #20
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	0c1b      	lsrs	r3, r3, #16
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	4619      	mov	r1, r3
 800b21e:	4610      	mov	r0, r2
 800b220:	f7ff f84b 	bl	800a2ba <st_word>
	}
}
 800b224:	bf00      	nop
 800b226:	3710      	adds	r7, #16
 800b228:	46bd      	mov	sp, r7
 800b22a:	bd80      	pop	{r7, pc}

0800b22c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b23a:	2100      	movs	r1, #0
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f7ff fe2f 	bl	800aea0 <dir_sdi>
 800b242:	4603      	mov	r3, r0
 800b244:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b246:	7dfb      	ldrb	r3, [r7, #23]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d001      	beq.n	800b250 <dir_find+0x24>
 800b24c:	7dfb      	ldrb	r3, [r7, #23]
 800b24e:	e03e      	b.n	800b2ce <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	69db      	ldr	r3, [r3, #28]
 800b254:	4619      	mov	r1, r3
 800b256:	6938      	ldr	r0, [r7, #16]
 800b258:	f7ff faa4 	bl	800a7a4 <move_window>
 800b25c:	4603      	mov	r3, r0
 800b25e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b260:	7dfb      	ldrb	r3, [r7, #23]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d12f      	bne.n	800b2c6 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6a1b      	ldr	r3, [r3, #32]
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b26e:	7bfb      	ldrb	r3, [r7, #15]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d102      	bne.n	800b27a <dir_find+0x4e>
 800b274:	2304      	movs	r3, #4
 800b276:	75fb      	strb	r3, [r7, #23]
 800b278:	e028      	b.n	800b2cc <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6a1b      	ldr	r3, [r3, #32]
 800b27e:	330b      	adds	r3, #11
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b286:	b2da      	uxtb	r2, r3
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6a1b      	ldr	r3, [r3, #32]
 800b290:	330b      	adds	r3, #11
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	f003 0308 	and.w	r3, r3, #8
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d10a      	bne.n	800b2b2 <dir_find+0x86>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	6a18      	ldr	r0, [r3, #32]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	3324      	adds	r3, #36	; 0x24
 800b2a4:	220b      	movs	r2, #11
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	f7ff f88a 	bl	800a3c0 <mem_cmp>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d00b      	beq.n	800b2ca <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b2b2:	2100      	movs	r1, #0
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f7ff fe6e 	bl	800af96 <dir_next>
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b2be:	7dfb      	ldrb	r3, [r7, #23]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d0c5      	beq.n	800b250 <dir_find+0x24>
 800b2c4:	e002      	b.n	800b2cc <dir_find+0xa0>
		if (res != FR_OK) break;
 800b2c6:	bf00      	nop
 800b2c8:	e000      	b.n	800b2cc <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b2ca:	bf00      	nop

	return res;
 800b2cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3718      	adds	r7, #24
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b084      	sub	sp, #16
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b2e4:	2101      	movs	r1, #1
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f7ff ff1a 	bl	800b120 <dir_alloc>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b2f0:	7bfb      	ldrb	r3, [r7, #15]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d11c      	bne.n	800b330 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	69db      	ldr	r3, [r3, #28]
 800b2fa:	4619      	mov	r1, r3
 800b2fc:	68b8      	ldr	r0, [r7, #8]
 800b2fe:	f7ff fa51 	bl	800a7a4 <move_window>
 800b302:	4603      	mov	r3, r0
 800b304:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b306:	7bfb      	ldrb	r3, [r7, #15]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d111      	bne.n	800b330 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	6a1b      	ldr	r3, [r3, #32]
 800b310:	2220      	movs	r2, #32
 800b312:	2100      	movs	r1, #0
 800b314:	4618      	mov	r0, r3
 800b316:	f7ff f838 	bl	800a38a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	6a18      	ldr	r0, [r3, #32]
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	3324      	adds	r3, #36	; 0x24
 800b322:	220b      	movs	r2, #11
 800b324:	4619      	mov	r1, r3
 800b326:	f7ff f80f 	bl	800a348 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	2201      	movs	r2, #1
 800b32e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b330:	7bfb      	ldrb	r3, [r7, #15]
}
 800b332:	4618      	mov	r0, r3
 800b334:	3710      	adds	r7, #16
 800b336:	46bd      	mov	sp, r7
 800b338:	bd80      	pop	{r7, pc}
	...

0800b33c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b088      	sub	sp, #32
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	60fb      	str	r3, [r7, #12]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	3324      	adds	r3, #36	; 0x24
 800b350:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b352:	220b      	movs	r2, #11
 800b354:	2120      	movs	r1, #32
 800b356:	68b8      	ldr	r0, [r7, #8]
 800b358:	f7ff f817 	bl	800a38a <mem_set>
	si = i = 0; ni = 8;
 800b35c:	2300      	movs	r3, #0
 800b35e:	613b      	str	r3, [r7, #16]
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	61fb      	str	r3, [r7, #28]
 800b364:	2308      	movs	r3, #8
 800b366:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	1c5a      	adds	r2, r3, #1
 800b36c:	61fa      	str	r2, [r7, #28]
 800b36e:	68fa      	ldr	r2, [r7, #12]
 800b370:	4413      	add	r3, r2
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b376:	7efb      	ldrb	r3, [r7, #27]
 800b378:	2b20      	cmp	r3, #32
 800b37a:	d94e      	bls.n	800b41a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b37c:	7efb      	ldrb	r3, [r7, #27]
 800b37e:	2b2f      	cmp	r3, #47	; 0x2f
 800b380:	d006      	beq.n	800b390 <create_name+0x54>
 800b382:	7efb      	ldrb	r3, [r7, #27]
 800b384:	2b5c      	cmp	r3, #92	; 0x5c
 800b386:	d110      	bne.n	800b3aa <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b388:	e002      	b.n	800b390 <create_name+0x54>
 800b38a:	69fb      	ldr	r3, [r7, #28]
 800b38c:	3301      	adds	r3, #1
 800b38e:	61fb      	str	r3, [r7, #28]
 800b390:	68fa      	ldr	r2, [r7, #12]
 800b392:	69fb      	ldr	r3, [r7, #28]
 800b394:	4413      	add	r3, r2
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b2f      	cmp	r3, #47	; 0x2f
 800b39a:	d0f6      	beq.n	800b38a <create_name+0x4e>
 800b39c:	68fa      	ldr	r2, [r7, #12]
 800b39e:	69fb      	ldr	r3, [r7, #28]
 800b3a0:	4413      	add	r3, r2
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	2b5c      	cmp	r3, #92	; 0x5c
 800b3a6:	d0f0      	beq.n	800b38a <create_name+0x4e>
			break;
 800b3a8:	e038      	b.n	800b41c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b3aa:	7efb      	ldrb	r3, [r7, #27]
 800b3ac:	2b2e      	cmp	r3, #46	; 0x2e
 800b3ae:	d003      	beq.n	800b3b8 <create_name+0x7c>
 800b3b0:	693a      	ldr	r2, [r7, #16]
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	d30c      	bcc.n	800b3d2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	2b0b      	cmp	r3, #11
 800b3bc:	d002      	beq.n	800b3c4 <create_name+0x88>
 800b3be:	7efb      	ldrb	r3, [r7, #27]
 800b3c0:	2b2e      	cmp	r3, #46	; 0x2e
 800b3c2:	d001      	beq.n	800b3c8 <create_name+0x8c>
 800b3c4:	2306      	movs	r3, #6
 800b3c6:	e044      	b.n	800b452 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800b3c8:	2308      	movs	r3, #8
 800b3ca:	613b      	str	r3, [r7, #16]
 800b3cc:	230b      	movs	r3, #11
 800b3ce:	617b      	str	r3, [r7, #20]
			continue;
 800b3d0:	e022      	b.n	800b418 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b3d2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	da04      	bge.n	800b3e4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b3da:	7efb      	ldrb	r3, [r7, #27]
 800b3dc:	3b80      	subs	r3, #128	; 0x80
 800b3de:	4a1f      	ldr	r2, [pc, #124]	; (800b45c <create_name+0x120>)
 800b3e0:	5cd3      	ldrb	r3, [r2, r3]
 800b3e2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b3e4:	7efb      	ldrb	r3, [r7, #27]
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	481d      	ldr	r0, [pc, #116]	; (800b460 <create_name+0x124>)
 800b3ea:	f7ff f810 	bl	800a40e <chk_chr>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d001      	beq.n	800b3f8 <create_name+0xbc>
 800b3f4:	2306      	movs	r3, #6
 800b3f6:	e02c      	b.n	800b452 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b3f8:	7efb      	ldrb	r3, [r7, #27]
 800b3fa:	2b60      	cmp	r3, #96	; 0x60
 800b3fc:	d905      	bls.n	800b40a <create_name+0xce>
 800b3fe:	7efb      	ldrb	r3, [r7, #27]
 800b400:	2b7a      	cmp	r3, #122	; 0x7a
 800b402:	d802      	bhi.n	800b40a <create_name+0xce>
 800b404:	7efb      	ldrb	r3, [r7, #27]
 800b406:	3b20      	subs	r3, #32
 800b408:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	1c5a      	adds	r2, r3, #1
 800b40e:	613a      	str	r2, [r7, #16]
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	4413      	add	r3, r2
 800b414:	7efa      	ldrb	r2, [r7, #27]
 800b416:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b418:	e7a6      	b.n	800b368 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b41a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	441a      	add	r2, r3
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d101      	bne.n	800b430 <create_name+0xf4>
 800b42c:	2306      	movs	r3, #6
 800b42e:	e010      	b.n	800b452 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	2be5      	cmp	r3, #229	; 0xe5
 800b436:	d102      	bne.n	800b43e <create_name+0x102>
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	2205      	movs	r2, #5
 800b43c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b43e:	7efb      	ldrb	r3, [r7, #27]
 800b440:	2b20      	cmp	r3, #32
 800b442:	d801      	bhi.n	800b448 <create_name+0x10c>
 800b444:	2204      	movs	r2, #4
 800b446:	e000      	b.n	800b44a <create_name+0x10e>
 800b448:	2200      	movs	r2, #0
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	330b      	adds	r3, #11
 800b44e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b450:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b452:	4618      	mov	r0, r3
 800b454:	3720      	adds	r7, #32
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}
 800b45a:	bf00      	nop
 800b45c:	08011580 	.word	0x08011580
 800b460:	0800fa6c 	.word	0x0800fa6c

0800b464 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	b086      	sub	sp, #24
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b478:	e002      	b.n	800b480 <follow_path+0x1c>
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	3301      	adds	r3, #1
 800b47e:	603b      	str	r3, [r7, #0]
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	2b2f      	cmp	r3, #47	; 0x2f
 800b486:	d0f8      	beq.n	800b47a <follow_path+0x16>
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	781b      	ldrb	r3, [r3, #0]
 800b48c:	2b5c      	cmp	r3, #92	; 0x5c
 800b48e:	d0f4      	beq.n	800b47a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	2200      	movs	r2, #0
 800b494:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	781b      	ldrb	r3, [r3, #0]
 800b49a:	2b1f      	cmp	r3, #31
 800b49c:	d80a      	bhi.n	800b4b4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2280      	movs	r2, #128	; 0x80
 800b4a2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b4a6:	2100      	movs	r1, #0
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f7ff fcf9 	bl	800aea0 <dir_sdi>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	75fb      	strb	r3, [r7, #23]
 800b4b2:	e043      	b.n	800b53c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b4b4:	463b      	mov	r3, r7
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f7ff ff3f 	bl	800b33c <create_name>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d134      	bne.n	800b532 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f7ff feaf 	bl	800b22c <dir_find>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b4d8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b4da:	7dfb      	ldrb	r3, [r7, #23]
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d00a      	beq.n	800b4f6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b4e0:	7dfb      	ldrb	r3, [r7, #23]
 800b4e2:	2b04      	cmp	r3, #4
 800b4e4:	d127      	bne.n	800b536 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b4e6:	7afb      	ldrb	r3, [r7, #11]
 800b4e8:	f003 0304 	and.w	r3, r3, #4
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d122      	bne.n	800b536 <follow_path+0xd2>
 800b4f0:	2305      	movs	r3, #5
 800b4f2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b4f4:	e01f      	b.n	800b536 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b4f6:	7afb      	ldrb	r3, [r7, #11]
 800b4f8:	f003 0304 	and.w	r3, r3, #4
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d11c      	bne.n	800b53a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	799b      	ldrb	r3, [r3, #6]
 800b504:	f003 0310 	and.w	r3, r3, #16
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d102      	bne.n	800b512 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b50c:	2305      	movs	r3, #5
 800b50e:	75fb      	strb	r3, [r7, #23]
 800b510:	e014      	b.n	800b53c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	695b      	ldr	r3, [r3, #20]
 800b51c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b520:	4413      	add	r3, r2
 800b522:	4619      	mov	r1, r3
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff fe42 	bl	800b1ae <ld_clust>
 800b52a:	4602      	mov	r2, r0
 800b52c:	693b      	ldr	r3, [r7, #16]
 800b52e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b530:	e7c0      	b.n	800b4b4 <follow_path+0x50>
			if (res != FR_OK) break;
 800b532:	bf00      	nop
 800b534:	e002      	b.n	800b53c <follow_path+0xd8>
				break;
 800b536:	bf00      	nop
 800b538:	e000      	b.n	800b53c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b53a:	bf00      	nop
			}
		}
	}

	return res;
 800b53c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3718      	adds	r7, #24
 800b542:	46bd      	mov	sp, r7
 800b544:	bd80      	pop	{r7, pc}

0800b546 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b546:	b480      	push	{r7}
 800b548:	b087      	sub	sp, #28
 800b54a:	af00      	add	r7, sp, #0
 800b54c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b54e:	f04f 33ff 	mov.w	r3, #4294967295
 800b552:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d031      	beq.n	800b5c0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	617b      	str	r3, [r7, #20]
 800b562:	e002      	b.n	800b56a <get_ldnumber+0x24>
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	3301      	adds	r3, #1
 800b568:	617b      	str	r3, [r7, #20]
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	781b      	ldrb	r3, [r3, #0]
 800b56e:	2b20      	cmp	r3, #32
 800b570:	d903      	bls.n	800b57a <get_ldnumber+0x34>
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	2b3a      	cmp	r3, #58	; 0x3a
 800b578:	d1f4      	bne.n	800b564 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	781b      	ldrb	r3, [r3, #0]
 800b57e:	2b3a      	cmp	r3, #58	; 0x3a
 800b580:	d11c      	bne.n	800b5bc <get_ldnumber+0x76>
			tp = *path;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	1c5a      	adds	r2, r3, #1
 800b58c:	60fa      	str	r2, [r7, #12]
 800b58e:	781b      	ldrb	r3, [r3, #0]
 800b590:	3b30      	subs	r3, #48	; 0x30
 800b592:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b594:	68bb      	ldr	r3, [r7, #8]
 800b596:	2b09      	cmp	r3, #9
 800b598:	d80e      	bhi.n	800b5b8 <get_ldnumber+0x72>
 800b59a:	68fa      	ldr	r2, [r7, #12]
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d10a      	bne.n	800b5b8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d107      	bne.n	800b5b8 <get_ldnumber+0x72>
					vol = (int)i;
 800b5a8:	68bb      	ldr	r3, [r7, #8]
 800b5aa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b5ac:	697b      	ldr	r3, [r7, #20]
 800b5ae:	3301      	adds	r3, #1
 800b5b0:	617b      	str	r3, [r7, #20]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	697a      	ldr	r2, [r7, #20]
 800b5b6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	e002      	b.n	800b5c2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b5bc:	2300      	movs	r3, #0
 800b5be:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b5c0:	693b      	ldr	r3, [r7, #16]
}
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	371c      	adds	r7, #28
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5cc:	4770      	bx	lr
	...

0800b5d0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	70da      	strb	r2, [r3, #3]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800b5e6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b5e8:	6839      	ldr	r1, [r7, #0]
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f7ff f8da 	bl	800a7a4 <move_window>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d001      	beq.n	800b5fa <check_fs+0x2a>
 800b5f6:	2304      	movs	r3, #4
 800b5f8:	e038      	b.n	800b66c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	3330      	adds	r3, #48	; 0x30
 800b5fe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b602:	4618      	mov	r0, r3
 800b604:	f7fe fe1e 	bl	800a244 <ld_word>
 800b608:	4603      	mov	r3, r0
 800b60a:	461a      	mov	r2, r3
 800b60c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b610:	429a      	cmp	r2, r3
 800b612:	d001      	beq.n	800b618 <check_fs+0x48>
 800b614:	2303      	movs	r3, #3
 800b616:	e029      	b.n	800b66c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b61e:	2be9      	cmp	r3, #233	; 0xe9
 800b620:	d009      	beq.n	800b636 <check_fs+0x66>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b628:	2beb      	cmp	r3, #235	; 0xeb
 800b62a:	d11e      	bne.n	800b66a <check_fs+0x9a>
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800b632:	2b90      	cmp	r3, #144	; 0x90
 800b634:	d119      	bne.n	800b66a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	3330      	adds	r3, #48	; 0x30
 800b63a:	3336      	adds	r3, #54	; 0x36
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7fe fe19 	bl	800a274 <ld_dword>
 800b642:	4603      	mov	r3, r0
 800b644:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b648:	4a0a      	ldr	r2, [pc, #40]	; (800b674 <check_fs+0xa4>)
 800b64a:	4293      	cmp	r3, r2
 800b64c:	d101      	bne.n	800b652 <check_fs+0x82>
 800b64e:	2300      	movs	r3, #0
 800b650:	e00c      	b.n	800b66c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	3330      	adds	r3, #48	; 0x30
 800b656:	3352      	adds	r3, #82	; 0x52
 800b658:	4618      	mov	r0, r3
 800b65a:	f7fe fe0b 	bl	800a274 <ld_dword>
 800b65e:	4603      	mov	r3, r0
 800b660:	4a05      	ldr	r2, [pc, #20]	; (800b678 <check_fs+0xa8>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d101      	bne.n	800b66a <check_fs+0x9a>
 800b666:	2300      	movs	r3, #0
 800b668:	e000      	b.n	800b66c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b66a:	2302      	movs	r3, #2
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3708      	adds	r7, #8
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	00544146 	.word	0x00544146
 800b678:	33544146 	.word	0x33544146

0800b67c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b096      	sub	sp, #88	; 0x58
 800b680:	af00      	add	r7, sp, #0
 800b682:	60f8      	str	r0, [r7, #12]
 800b684:	60b9      	str	r1, [r7, #8]
 800b686:	4613      	mov	r3, r2
 800b688:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b68a:	68bb      	ldr	r3, [r7, #8]
 800b68c:	2200      	movs	r2, #0
 800b68e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b690:	68f8      	ldr	r0, [r7, #12]
 800b692:	f7ff ff58 	bl	800b546 <get_ldnumber>
 800b696:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b698:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	da01      	bge.n	800b6a2 <find_volume+0x26>
 800b69e:	230b      	movs	r3, #11
 800b6a0:	e22d      	b.n	800bafe <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b6a2:	4aa1      	ldr	r2, [pc, #644]	; (800b928 <find_volume+0x2ac>)
 800b6a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6aa:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d101      	bne.n	800b6b6 <find_volume+0x3a>
 800b6b2:	230c      	movs	r3, #12
 800b6b4:	e223      	b.n	800bafe <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b6ba:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b6bc:	79fb      	ldrb	r3, [r7, #7]
 800b6be:	f023 0301 	bic.w	r3, r3, #1
 800b6c2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6c6:	781b      	ldrb	r3, [r3, #0]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d01a      	beq.n	800b702 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ce:	785b      	ldrb	r3, [r3, #1]
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f7fe fd19 	bl	800a108 <disk_status>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b6dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b6e0:	f003 0301 	and.w	r3, r3, #1
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d10c      	bne.n	800b702 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b6e8:	79fb      	ldrb	r3, [r7, #7]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d007      	beq.n	800b6fe <find_volume+0x82>
 800b6ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b6f2:	f003 0304 	and.w	r3, r3, #4
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d001      	beq.n	800b6fe <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b6fa:	230a      	movs	r3, #10
 800b6fc:	e1ff      	b.n	800bafe <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800b6fe:	2300      	movs	r3, #0
 800b700:	e1fd      	b.n	800bafe <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b702:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b704:	2200      	movs	r2, #0
 800b706:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b708:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b70a:	b2da      	uxtb	r2, r3
 800b70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b70e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b712:	785b      	ldrb	r3, [r3, #1]
 800b714:	4618      	mov	r0, r3
 800b716:	f7fe fd11 	bl	800a13c <disk_initialize>
 800b71a:	4603      	mov	r3, r0
 800b71c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b720:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b724:	f003 0301 	and.w	r3, r3, #1
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d001      	beq.n	800b730 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b72c:	2303      	movs	r3, #3
 800b72e:	e1e6      	b.n	800bafe <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b730:	79fb      	ldrb	r3, [r7, #7]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d007      	beq.n	800b746 <find_volume+0xca>
 800b736:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b73a:	f003 0304 	and.w	r3, r3, #4
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d001      	beq.n	800b746 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b742:	230a      	movs	r3, #10
 800b744:	e1db      	b.n	800bafe <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b746:	2300      	movs	r3, #0
 800b748:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b74a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b74c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b74e:	f7ff ff3f 	bl	800b5d0 <check_fs>
 800b752:	4603      	mov	r3, r0
 800b754:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b758:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	d149      	bne.n	800b7f4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b760:	2300      	movs	r3, #0
 800b762:	643b      	str	r3, [r7, #64]	; 0x40
 800b764:	e01e      	b.n	800b7a4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b768:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b76c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b76e:	011b      	lsls	r3, r3, #4
 800b770:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b774:	4413      	add	r3, r2
 800b776:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b77a:	3304      	adds	r3, #4
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d006      	beq.n	800b790 <find_volume+0x114>
 800b782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b784:	3308      	adds	r3, #8
 800b786:	4618      	mov	r0, r3
 800b788:	f7fe fd74 	bl	800a274 <ld_dword>
 800b78c:	4602      	mov	r2, r0
 800b78e:	e000      	b.n	800b792 <find_volume+0x116>
 800b790:	2200      	movs	r2, #0
 800b792:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	3358      	adds	r3, #88	; 0x58
 800b798:	443b      	add	r3, r7
 800b79a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b79e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7a0:	3301      	adds	r3, #1
 800b7a2:	643b      	str	r3, [r7, #64]	; 0x40
 800b7a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7a6:	2b03      	cmp	r3, #3
 800b7a8:	d9dd      	bls.n	800b766 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b7ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d002      	beq.n	800b7ba <find_volume+0x13e>
 800b7b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7b6:	3b01      	subs	r3, #1
 800b7b8:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b7ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	3358      	adds	r3, #88	; 0x58
 800b7c0:	443b      	add	r3, r7
 800b7c2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b7c6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b7c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d005      	beq.n	800b7da <find_volume+0x15e>
 800b7ce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b7d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b7d2:	f7ff fefd 	bl	800b5d0 <check_fs>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	e000      	b.n	800b7dc <find_volume+0x160>
 800b7da:	2303      	movs	r3, #3
 800b7dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b7e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d905      	bls.n	800b7f4 <find_volume+0x178>
 800b7e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	643b      	str	r3, [r7, #64]	; 0x40
 800b7ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b7f0:	2b03      	cmp	r3, #3
 800b7f2:	d9e2      	bls.n	800b7ba <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b7f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b7f8:	2b04      	cmp	r3, #4
 800b7fa:	d101      	bne.n	800b800 <find_volume+0x184>
 800b7fc:	2301      	movs	r3, #1
 800b7fe:	e17e      	b.n	800bafe <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b800:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b804:	2b01      	cmp	r3, #1
 800b806:	d901      	bls.n	800b80c <find_volume+0x190>
 800b808:	230d      	movs	r3, #13
 800b80a:	e178      	b.n	800bafe <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b80c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b80e:	3330      	adds	r3, #48	; 0x30
 800b810:	330b      	adds	r3, #11
 800b812:	4618      	mov	r0, r3
 800b814:	f7fe fd16 	bl	800a244 <ld_word>
 800b818:	4603      	mov	r3, r0
 800b81a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b81e:	d001      	beq.n	800b824 <find_volume+0x1a8>
 800b820:	230d      	movs	r3, #13
 800b822:	e16c      	b.n	800bafe <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b826:	3330      	adds	r3, #48	; 0x30
 800b828:	3316      	adds	r3, #22
 800b82a:	4618      	mov	r0, r3
 800b82c:	f7fe fd0a 	bl	800a244 <ld_word>
 800b830:	4603      	mov	r3, r0
 800b832:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b834:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b836:	2b00      	cmp	r3, #0
 800b838:	d106      	bne.n	800b848 <find_volume+0x1cc>
 800b83a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b83c:	3330      	adds	r3, #48	; 0x30
 800b83e:	3324      	adds	r3, #36	; 0x24
 800b840:	4618      	mov	r0, r3
 800b842:	f7fe fd17 	bl	800a274 <ld_dword>
 800b846:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b84a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b84c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b850:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800b854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b856:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b85a:	789b      	ldrb	r3, [r3, #2]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d005      	beq.n	800b86c <find_volume+0x1f0>
 800b860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b862:	789b      	ldrb	r3, [r3, #2]
 800b864:	2b02      	cmp	r3, #2
 800b866:	d001      	beq.n	800b86c <find_volume+0x1f0>
 800b868:	230d      	movs	r3, #13
 800b86a:	e148      	b.n	800bafe <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b86c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b86e:	789b      	ldrb	r3, [r3, #2]
 800b870:	461a      	mov	r2, r3
 800b872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b874:	fb02 f303 	mul.w	r3, r2, r3
 800b878:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b87a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b87c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b880:	b29a      	uxth	r2, r3
 800b882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b884:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b888:	895b      	ldrh	r3, [r3, #10]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d008      	beq.n	800b8a0 <find_volume+0x224>
 800b88e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b890:	895b      	ldrh	r3, [r3, #10]
 800b892:	461a      	mov	r2, r3
 800b894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b896:	895b      	ldrh	r3, [r3, #10]
 800b898:	3b01      	subs	r3, #1
 800b89a:	4013      	ands	r3, r2
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d001      	beq.n	800b8a4 <find_volume+0x228>
 800b8a0:	230d      	movs	r3, #13
 800b8a2:	e12c      	b.n	800bafe <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b8a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a6:	3330      	adds	r3, #48	; 0x30
 800b8a8:	3311      	adds	r3, #17
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe fcca 	bl	800a244 <ld_word>
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8b6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b8b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ba:	891b      	ldrh	r3, [r3, #8]
 800b8bc:	f003 030f 	and.w	r3, r3, #15
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d001      	beq.n	800b8ca <find_volume+0x24e>
 800b8c6:	230d      	movs	r3, #13
 800b8c8:	e119      	b.n	800bafe <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b8ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8cc:	3330      	adds	r3, #48	; 0x30
 800b8ce:	3313      	adds	r3, #19
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	f7fe fcb7 	bl	800a244 <ld_word>
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b8da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d106      	bne.n	800b8ee <find_volume+0x272>
 800b8e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8e2:	3330      	adds	r3, #48	; 0x30
 800b8e4:	3320      	adds	r3, #32
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f7fe fcc4 	bl	800a274 <ld_dword>
 800b8ec:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b8ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8f0:	3330      	adds	r3, #48	; 0x30
 800b8f2:	330e      	adds	r3, #14
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7fe fca5 	bl	800a244 <ld_word>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b8fe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b900:	2b00      	cmp	r3, #0
 800b902:	d101      	bne.n	800b908 <find_volume+0x28c>
 800b904:	230d      	movs	r3, #13
 800b906:	e0fa      	b.n	800bafe <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b908:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b90a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b90c:	4413      	add	r3, r2
 800b90e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b910:	8912      	ldrh	r2, [r2, #8]
 800b912:	0912      	lsrs	r2, r2, #4
 800b914:	b292      	uxth	r2, r2
 800b916:	4413      	add	r3, r2
 800b918:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b91a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b91e:	429a      	cmp	r2, r3
 800b920:	d204      	bcs.n	800b92c <find_volume+0x2b0>
 800b922:	230d      	movs	r3, #13
 800b924:	e0eb      	b.n	800bafe <find_volume+0x482>
 800b926:	bf00      	nop
 800b928:	20019d58 	.word	0x20019d58
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b92c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b92e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b930:	1ad3      	subs	r3, r2, r3
 800b932:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b934:	8952      	ldrh	r2, [r2, #10]
 800b936:	fbb3 f3f2 	udiv	r3, r3, r2
 800b93a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <find_volume+0x2ca>
 800b942:	230d      	movs	r3, #13
 800b944:	e0db      	b.n	800bafe <find_volume+0x482>
		fmt = FS_FAT32;
 800b946:	2303      	movs	r3, #3
 800b948:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b94e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b952:	4293      	cmp	r3, r2
 800b954:	d802      	bhi.n	800b95c <find_volume+0x2e0>
 800b956:	2302      	movs	r3, #2
 800b958:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b95c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b95e:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b962:	4293      	cmp	r3, r2
 800b964:	d802      	bhi.n	800b96c <find_volume+0x2f0>
 800b966:	2301      	movs	r3, #1
 800b968:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b96e:	1c9a      	adds	r2, r3, #2
 800b970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b972:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800b974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b976:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b978:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b97a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b97c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b97e:	441a      	add	r2, r3
 800b980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b982:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800b984:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b988:	441a      	add	r2, r3
 800b98a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b98c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800b98e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b992:	2b03      	cmp	r3, #3
 800b994:	d11e      	bne.n	800b9d4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b998:	3330      	adds	r3, #48	; 0x30
 800b99a:	332a      	adds	r3, #42	; 0x2a
 800b99c:	4618      	mov	r0, r3
 800b99e:	f7fe fc51 	bl	800a244 <ld_word>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d001      	beq.n	800b9ac <find_volume+0x330>
 800b9a8:	230d      	movs	r3, #13
 800b9aa:	e0a8      	b.n	800bafe <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ae:	891b      	ldrh	r3, [r3, #8]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d001      	beq.n	800b9b8 <find_volume+0x33c>
 800b9b4:	230d      	movs	r3, #13
 800b9b6:	e0a2      	b.n	800bafe <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ba:	3330      	adds	r3, #48	; 0x30
 800b9bc:	332c      	adds	r3, #44	; 0x2c
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7fe fc58 	bl	800a274 <ld_dword>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9c8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b9ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9cc:	695b      	ldr	r3, [r3, #20]
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	647b      	str	r3, [r7, #68]	; 0x44
 800b9d2:	e01f      	b.n	800ba14 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b9d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9d6:	891b      	ldrh	r3, [r3, #8]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d101      	bne.n	800b9e0 <find_volume+0x364>
 800b9dc:	230d      	movs	r3, #13
 800b9de:	e08e      	b.n	800bafe <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9e2:	6a1a      	ldr	r2, [r3, #32]
 800b9e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b9e6:	441a      	add	r2, r3
 800b9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9ea:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b9ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b9f0:	2b02      	cmp	r3, #2
 800b9f2:	d103      	bne.n	800b9fc <find_volume+0x380>
 800b9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9f6:	695b      	ldr	r3, [r3, #20]
 800b9f8:	005b      	lsls	r3, r3, #1
 800b9fa:	e00a      	b.n	800ba12 <find_volume+0x396>
 800b9fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9fe:	695a      	ldr	r2, [r3, #20]
 800ba00:	4613      	mov	r3, r2
 800ba02:	005b      	lsls	r3, r3, #1
 800ba04:	4413      	add	r3, r2
 800ba06:	085a      	lsrs	r2, r3, #1
 800ba08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba0a:	695b      	ldr	r3, [r3, #20]
 800ba0c:	f003 0301 	and.w	r3, r3, #1
 800ba10:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800ba12:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800ba14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba16:	699a      	ldr	r2, [r3, #24]
 800ba18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ba1a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800ba1e:	0a5b      	lsrs	r3, r3, #9
 800ba20:	429a      	cmp	r2, r3
 800ba22:	d201      	bcs.n	800ba28 <find_volume+0x3ac>
 800ba24:	230d      	movs	r3, #13
 800ba26:	e06a      	b.n	800bafe <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800ba28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba2e:	611a      	str	r2, [r3, #16]
 800ba30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba32:	691a      	ldr	r2, [r3, #16]
 800ba34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba36:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800ba38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba3a:	2280      	movs	r2, #128	; 0x80
 800ba3c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800ba3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ba42:	2b03      	cmp	r3, #3
 800ba44:	d149      	bne.n	800bada <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800ba46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba48:	3330      	adds	r3, #48	; 0x30
 800ba4a:	3330      	adds	r3, #48	; 0x30
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	f7fe fbf9 	bl	800a244 <ld_word>
 800ba52:	4603      	mov	r3, r0
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	d140      	bne.n	800bada <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800ba58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ba60:	f7fe fea0 	bl	800a7a4 <move_window>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d137      	bne.n	800bada <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800ba6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800ba70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba72:	3330      	adds	r3, #48	; 0x30
 800ba74:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f7fe fbe3 	bl	800a244 <ld_word>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	461a      	mov	r2, r3
 800ba82:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800ba86:	429a      	cmp	r2, r3
 800ba88:	d127      	bne.n	800bada <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ba8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba8c:	3330      	adds	r3, #48	; 0x30
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f7fe fbf0 	bl	800a274 <ld_dword>
 800ba94:	4603      	mov	r3, r0
 800ba96:	4a1c      	ldr	r2, [pc, #112]	; (800bb08 <find_volume+0x48c>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	d11e      	bne.n	800bada <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ba9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba9e:	3330      	adds	r3, #48	; 0x30
 800baa0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800baa4:	4618      	mov	r0, r3
 800baa6:	f7fe fbe5 	bl	800a274 <ld_dword>
 800baaa:	4603      	mov	r3, r0
 800baac:	4a17      	ldr	r2, [pc, #92]	; (800bb0c <find_volume+0x490>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d113      	bne.n	800bada <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bab4:	3330      	adds	r3, #48	; 0x30
 800bab6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800baba:	4618      	mov	r0, r3
 800babc:	f7fe fbda 	bl	800a274 <ld_dword>
 800bac0:	4602      	mov	r2, r0
 800bac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bac4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800bac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bac8:	3330      	adds	r3, #48	; 0x30
 800baca:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800bace:	4618      	mov	r0, r3
 800bad0:	f7fe fbd0 	bl	800a274 <ld_dword>
 800bad4:	4602      	mov	r2, r0
 800bad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800bada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800badc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800bae0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bae2:	4b0b      	ldr	r3, [pc, #44]	; (800bb10 <find_volume+0x494>)
 800bae4:	881b      	ldrh	r3, [r3, #0]
 800bae6:	3301      	adds	r3, #1
 800bae8:	b29a      	uxth	r2, r3
 800baea:	4b09      	ldr	r3, [pc, #36]	; (800bb10 <find_volume+0x494>)
 800baec:	801a      	strh	r2, [r3, #0]
 800baee:	4b08      	ldr	r3, [pc, #32]	; (800bb10 <find_volume+0x494>)
 800baf0:	881a      	ldrh	r2, [r3, #0]
 800baf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baf4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800baf6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800baf8:	f7fe fdec 	bl	800a6d4 <clear_lock>
#endif
	return FR_OK;
 800bafc:	2300      	movs	r3, #0
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3758      	adds	r7, #88	; 0x58
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bd80      	pop	{r7, pc}
 800bb06:	bf00      	nop
 800bb08:	41615252 	.word	0x41615252
 800bb0c:	61417272 	.word	0x61417272
 800bb10:	20019d5c 	.word	0x20019d5c

0800bb14 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
 800bb1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bb1e:	2309      	movs	r3, #9
 800bb20:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d01c      	beq.n	800bb62 <validate+0x4e>
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d018      	beq.n	800bb62 <validate+0x4e>
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d013      	beq.n	800bb62 <validate+0x4e>
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	889a      	ldrh	r2, [r3, #4]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	88db      	ldrh	r3, [r3, #6]
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d10c      	bne.n	800bb62 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	785b      	ldrb	r3, [r3, #1]
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7fe fada 	bl	800a108 <disk_status>
 800bb54:	4603      	mov	r3, r0
 800bb56:	f003 0301 	and.w	r3, r3, #1
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d101      	bne.n	800bb62 <validate+0x4e>
			res = FR_OK;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bb62:	7bfb      	ldrb	r3, [r7, #15]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d102      	bne.n	800bb6e <validate+0x5a>
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	e000      	b.n	800bb70 <validate+0x5c>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	683a      	ldr	r2, [r7, #0]
 800bb72:	6013      	str	r3, [r2, #0]
	return res;
 800bb74:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}
	...

0800bb80 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b088      	sub	sp, #32
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	60f8      	str	r0, [r7, #12]
 800bb88:	60b9      	str	r1, [r7, #8]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bb92:	f107 0310 	add.w	r3, r7, #16
 800bb96:	4618      	mov	r0, r3
 800bb98:	f7ff fcd5 	bl	800b546 <get_ldnumber>
 800bb9c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bb9e:	69fb      	ldr	r3, [r7, #28]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	da01      	bge.n	800bba8 <f_mount+0x28>
 800bba4:	230b      	movs	r3, #11
 800bba6:	e02b      	b.n	800bc00 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bba8:	4a17      	ldr	r2, [pc, #92]	; (800bc08 <f_mount+0x88>)
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbb0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bbb2:	69bb      	ldr	r3, [r7, #24]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d005      	beq.n	800bbc4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bbb8:	69b8      	ldr	r0, [r7, #24]
 800bbba:	f7fe fd8b 	bl	800a6d4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d002      	beq.n	800bbd0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	2200      	movs	r2, #0
 800bbce:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	490d      	ldr	r1, [pc, #52]	; (800bc08 <f_mount+0x88>)
 800bbd4:	69fb      	ldr	r3, [r7, #28]
 800bbd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d002      	beq.n	800bbe6 <f_mount+0x66>
 800bbe0:	79fb      	ldrb	r3, [r7, #7]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d001      	beq.n	800bbea <f_mount+0x6a>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	e00a      	b.n	800bc00 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bbea:	f107 010c 	add.w	r1, r7, #12
 800bbee:	f107 0308 	add.w	r3, r7, #8
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7ff fd41 	bl	800b67c <find_volume>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bbfe:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3720      	adds	r7, #32
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	20019d58 	.word	0x20019d58

0800bc0c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b098      	sub	sp, #96	; 0x60
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	4613      	mov	r3, r2
 800bc18:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d101      	bne.n	800bc24 <f_open+0x18>
 800bc20:	2309      	movs	r3, #9
 800bc22:	e1ad      	b.n	800bf80 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bc24:	79fb      	ldrb	r3, [r7, #7]
 800bc26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bc2a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bc2c:	79fa      	ldrb	r2, [r7, #7]
 800bc2e:	f107 0110 	add.w	r1, r7, #16
 800bc32:	f107 0308 	add.w	r3, r7, #8
 800bc36:	4618      	mov	r0, r3
 800bc38:	f7ff fd20 	bl	800b67c <find_volume>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800bc42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	f040 8191 	bne.w	800bf6e <f_open+0x362>
		dj.obj.fs = fs;
 800bc4c:	693b      	ldr	r3, [r7, #16]
 800bc4e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800bc50:	68ba      	ldr	r2, [r7, #8]
 800bc52:	f107 0314 	add.w	r3, r7, #20
 800bc56:	4611      	mov	r1, r2
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f7ff fc03 	bl	800b464 <follow_path>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bc64:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d11a      	bne.n	800bca2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bc6c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800bc70:	b25b      	sxtb	r3, r3
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	da03      	bge.n	800bc7e <f_open+0x72>
				res = FR_INVALID_NAME;
 800bc76:	2306      	movs	r3, #6
 800bc78:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800bc7c:	e011      	b.n	800bca2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bc7e:	79fb      	ldrb	r3, [r7, #7]
 800bc80:	f023 0301 	bic.w	r3, r3, #1
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	bf14      	ite	ne
 800bc88:	2301      	movne	r3, #1
 800bc8a:	2300      	moveq	r3, #0
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	461a      	mov	r2, r3
 800bc90:	f107 0314 	add.w	r3, r7, #20
 800bc94:	4611      	mov	r1, r2
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7fe fbd4 	bl	800a444 <chk_lock>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bca2:	79fb      	ldrb	r3, [r7, #7]
 800bca4:	f003 031c 	and.w	r3, r3, #28
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d07f      	beq.n	800bdac <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800bcac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d017      	beq.n	800bce4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bcb4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bcb8:	2b04      	cmp	r3, #4
 800bcba:	d10e      	bne.n	800bcda <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bcbc:	f7fe fc1e 	bl	800a4fc <enq_lock>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d006      	beq.n	800bcd4 <f_open+0xc8>
 800bcc6:	f107 0314 	add.w	r3, r7, #20
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7ff fb03 	bl	800b2d6 <dir_register>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	e000      	b.n	800bcd6 <f_open+0xca>
 800bcd4:	2312      	movs	r3, #18
 800bcd6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bcda:	79fb      	ldrb	r3, [r7, #7]
 800bcdc:	f043 0308 	orr.w	r3, r3, #8
 800bce0:	71fb      	strb	r3, [r7, #7]
 800bce2:	e010      	b.n	800bd06 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bce4:	7ebb      	ldrb	r3, [r7, #26]
 800bce6:	f003 0311 	and.w	r3, r3, #17
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d003      	beq.n	800bcf6 <f_open+0xea>
					res = FR_DENIED;
 800bcee:	2307      	movs	r3, #7
 800bcf0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800bcf4:	e007      	b.n	800bd06 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bcf6:	79fb      	ldrb	r3, [r7, #7]
 800bcf8:	f003 0304 	and.w	r3, r3, #4
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d002      	beq.n	800bd06 <f_open+0xfa>
 800bd00:	2308      	movs	r3, #8
 800bd02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800bd06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d168      	bne.n	800bde0 <f_open+0x1d4>
 800bd0e:	79fb      	ldrb	r3, [r7, #7]
 800bd10:	f003 0308 	and.w	r3, r3, #8
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d063      	beq.n	800bde0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800bd18:	f7fe f998 	bl	800a04c <get_fattime>
 800bd1c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800bd1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd20:	330e      	adds	r3, #14
 800bd22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7fe fae3 	bl	800a2f0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bd2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd2c:	3316      	adds	r3, #22
 800bd2e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd30:	4618      	mov	r0, r3
 800bd32:	f7fe fadd 	bl	800a2f0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bd36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd38:	330b      	adds	r3, #11
 800bd3a:	2220      	movs	r2, #32
 800bd3c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bd42:	4611      	mov	r1, r2
 800bd44:	4618      	mov	r0, r3
 800bd46:	f7ff fa32 	bl	800b1ae <ld_clust>
 800bd4a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bd4c:	693b      	ldr	r3, [r7, #16]
 800bd4e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800bd50:	2200      	movs	r2, #0
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7ff fa4a 	bl	800b1ec <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800bd58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd5a:	331c      	adds	r3, #28
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7fe fac6 	bl	800a2f0 <st_dword>
					fs->wflag = 1;
 800bd64:	693b      	ldr	r3, [r7, #16]
 800bd66:	2201      	movs	r2, #1
 800bd68:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bd6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d037      	beq.n	800bde0 <f_open+0x1d4>
						dw = fs->winsect;
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd74:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800bd76:	f107 0314 	add.w	r3, r7, #20
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fe ff5d 	bl	800ac3e <remove_chain>
 800bd84:	4603      	mov	r3, r0
 800bd86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800bd8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d126      	bne.n	800bde0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd96:	4618      	mov	r0, r3
 800bd98:	f7fe fd04 	bl	800a7a4 <move_window>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bda6:	3a01      	subs	r2, #1
 800bda8:	60da      	str	r2, [r3, #12]
 800bdaa:	e019      	b.n	800bde0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bdac:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d115      	bne.n	800bde0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bdb4:	7ebb      	ldrb	r3, [r7, #26]
 800bdb6:	f003 0310 	and.w	r3, r3, #16
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d003      	beq.n	800bdc6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800bdbe:	2304      	movs	r3, #4
 800bdc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800bdc4:	e00c      	b.n	800bde0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bdc6:	79fb      	ldrb	r3, [r7, #7]
 800bdc8:	f003 0302 	and.w	r3, r3, #2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d007      	beq.n	800bde0 <f_open+0x1d4>
 800bdd0:	7ebb      	ldrb	r3, [r7, #26]
 800bdd2:	f003 0301 	and.w	r3, r3, #1
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d002      	beq.n	800bde0 <f_open+0x1d4>
						res = FR_DENIED;
 800bdda:	2307      	movs	r3, #7
 800bddc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800bde0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d128      	bne.n	800be3a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bde8:	79fb      	ldrb	r3, [r7, #7]
 800bdea:	f003 0308 	and.w	r3, r3, #8
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d003      	beq.n	800bdfa <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800bdf2:	79fb      	ldrb	r3, [r7, #7]
 800bdf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdf8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bdfa:	693b      	ldr	r3, [r7, #16]
 800bdfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800be02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800be08:	79fb      	ldrb	r3, [r7, #7]
 800be0a:	f023 0301 	bic.w	r3, r3, #1
 800be0e:	2b00      	cmp	r3, #0
 800be10:	bf14      	ite	ne
 800be12:	2301      	movne	r3, #1
 800be14:	2300      	moveq	r3, #0
 800be16:	b2db      	uxtb	r3, r3
 800be18:	461a      	mov	r2, r3
 800be1a:	f107 0314 	add.w	r3, r7, #20
 800be1e:	4611      	mov	r1, r2
 800be20:	4618      	mov	r0, r3
 800be22:	f7fe fb8d 	bl	800a540 <inc_lock>
 800be26:	4602      	mov	r2, r0
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	691b      	ldr	r3, [r3, #16]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d102      	bne.n	800be3a <f_open+0x22e>
 800be34:	2302      	movs	r3, #2
 800be36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800be3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800be3e:	2b00      	cmp	r3, #0
 800be40:	f040 8095 	bne.w	800bf6e <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be48:	4611      	mov	r1, r2
 800be4a:	4618      	mov	r0, r3
 800be4c:	f7ff f9af 	bl	800b1ae <ld_clust>
 800be50:	4602      	mov	r2, r0
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800be56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be58:	331c      	adds	r3, #28
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fa0a 	bl	800a274 <ld_dword>
 800be60:	4602      	mov	r2, r0
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	2200      	movs	r2, #0
 800be6a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800be6c:	693a      	ldr	r2, [r7, #16]
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	88da      	ldrh	r2, [r3, #6]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	79fa      	ldrb	r2, [r7, #7]
 800be7e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2200      	movs	r2, #0
 800be84:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2200      	movs	r2, #0
 800be8a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2200      	movs	r2, #0
 800be90:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3330      	adds	r3, #48	; 0x30
 800be96:	f44f 7200 	mov.w	r2, #512	; 0x200
 800be9a:	2100      	movs	r1, #0
 800be9c:	4618      	mov	r0, r3
 800be9e:	f7fe fa74 	bl	800a38a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800bea2:	79fb      	ldrb	r3, [r7, #7]
 800bea4:	f003 0320 	and.w	r3, r3, #32
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d060      	beq.n	800bf6e <f_open+0x362>
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	68db      	ldr	r3, [r3, #12]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d05c      	beq.n	800bf6e <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	68da      	ldr	r2, [r3, #12]
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	895b      	ldrh	r3, [r3, #10]
 800bec0:	025b      	lsls	r3, r3, #9
 800bec2:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	689b      	ldr	r3, [r3, #8]
 800bec8:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	68db      	ldr	r3, [r3, #12]
 800bece:	657b      	str	r3, [r7, #84]	; 0x54
 800bed0:	e016      	b.n	800bf00 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7fe fd1f 	bl	800a91a <get_fat>
 800bedc:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800bede:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d802      	bhi.n	800beea <f_open+0x2de>
 800bee4:	2302      	movs	r3, #2
 800bee6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800beea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800beec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bef0:	d102      	bne.n	800bef8 <f_open+0x2ec>
 800bef2:	2301      	movs	r3, #1
 800bef4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bef8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800befa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800befc:	1ad3      	subs	r3, r2, r3
 800befe:	657b      	str	r3, [r7, #84]	; 0x54
 800bf00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d103      	bne.n	800bf10 <f_open+0x304>
 800bf08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bf0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d8e0      	bhi.n	800bed2 <f_open+0x2c6>
				}
				fp->clust = clst;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bf14:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800bf16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d127      	bne.n	800bf6e <f_open+0x362>
 800bf1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bf20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d022      	beq.n	800bf6e <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bf28:	693b      	ldr	r3, [r7, #16]
 800bf2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	f7fe fcd5 	bl	800a8dc <clust2sect>
 800bf32:	6478      	str	r0, [r7, #68]	; 0x44
 800bf34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d103      	bne.n	800bf42 <f_open+0x336>
						res = FR_INT_ERR;
 800bf3a:	2302      	movs	r3, #2
 800bf3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800bf40:	e015      	b.n	800bf6e <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bf42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bf44:	0a5a      	lsrs	r2, r3, #9
 800bf46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf48:	441a      	add	r2, r3
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	7858      	ldrb	r0, [r3, #1]
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6a1a      	ldr	r2, [r3, #32]
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	f7fe f913 	bl	800a188 <disk_read>
 800bf62:	4603      	mov	r3, r0
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d002      	beq.n	800bf6e <f_open+0x362>
 800bf68:	2301      	movs	r3, #1
 800bf6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bf6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d002      	beq.n	800bf7c <f_open+0x370>
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bf7c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800bf80:	4618      	mov	r0, r3
 800bf82:	3760      	adds	r7, #96	; 0x60
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}

0800bf88 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b08c      	sub	sp, #48	; 0x30
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	60f8      	str	r0, [r7, #12]
 800bf90:	60b9      	str	r1, [r7, #8]
 800bf92:	607a      	str	r2, [r7, #4]
 800bf94:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f107 0210 	add.w	r2, r7, #16
 800bfa6:	4611      	mov	r1, r2
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f7ff fdb3 	bl	800bb14 <validate>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bfb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d107      	bne.n	800bfcc <f_write+0x44>
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	7d5b      	ldrb	r3, [r3, #21]
 800bfc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bfc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d002      	beq.n	800bfd2 <f_write+0x4a>
 800bfcc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bfd0:	e14b      	b.n	800c26a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	7d1b      	ldrb	r3, [r3, #20]
 800bfd6:	f003 0302 	and.w	r3, r3, #2
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d101      	bne.n	800bfe2 <f_write+0x5a>
 800bfde:	2307      	movs	r3, #7
 800bfe0:	e143      	b.n	800c26a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	699a      	ldr	r2, [r3, #24]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	441a      	add	r2, r3
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	699b      	ldr	r3, [r3, #24]
 800bfee:	429a      	cmp	r2, r3
 800bff0:	f080 812d 	bcs.w	800c24e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	699b      	ldr	r3, [r3, #24]
 800bff8:	43db      	mvns	r3, r3
 800bffa:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800bffc:	e127      	b.n	800c24e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	699b      	ldr	r3, [r3, #24]
 800c002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c006:	2b00      	cmp	r3, #0
 800c008:	f040 80e3 	bne.w	800c1d2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	699b      	ldr	r3, [r3, #24]
 800c010:	0a5b      	lsrs	r3, r3, #9
 800c012:	693a      	ldr	r2, [r7, #16]
 800c014:	8952      	ldrh	r2, [r2, #10]
 800c016:	3a01      	subs	r2, #1
 800c018:	4013      	ands	r3, r2
 800c01a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c01c:	69bb      	ldr	r3, [r7, #24]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d143      	bne.n	800c0aa <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	699b      	ldr	r3, [r3, #24]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d10c      	bne.n	800c044 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c032:	2b00      	cmp	r3, #0
 800c034:	d11a      	bne.n	800c06c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2100      	movs	r1, #0
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fe fe64 	bl	800ad08 <create_chain>
 800c040:	62b8      	str	r0, [r7, #40]	; 0x28
 800c042:	e013      	b.n	800c06c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d007      	beq.n	800c05c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	699b      	ldr	r3, [r3, #24]
 800c050:	4619      	mov	r1, r3
 800c052:	68f8      	ldr	r0, [r7, #12]
 800c054:	f7fe fef0 	bl	800ae38 <clmt_clust>
 800c058:	62b8      	str	r0, [r7, #40]	; 0x28
 800c05a:	e007      	b.n	800c06c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c05c:	68fa      	ldr	r2, [r7, #12]
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	69db      	ldr	r3, [r3, #28]
 800c062:	4619      	mov	r1, r3
 800c064:	4610      	mov	r0, r2
 800c066:	f7fe fe4f 	bl	800ad08 <create_chain>
 800c06a:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c06e:	2b00      	cmp	r3, #0
 800c070:	f000 80f2 	beq.w	800c258 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c076:	2b01      	cmp	r3, #1
 800c078:	d104      	bne.n	800c084 <f_write+0xfc>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2202      	movs	r2, #2
 800c07e:	755a      	strb	r2, [r3, #21]
 800c080:	2302      	movs	r3, #2
 800c082:	e0f2      	b.n	800c26a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08a:	d104      	bne.n	800c096 <f_write+0x10e>
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2201      	movs	r2, #1
 800c090:	755a      	strb	r2, [r3, #21]
 800c092:	2301      	movs	r3, #1
 800c094:	e0e9      	b.n	800c26a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c09a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	689b      	ldr	r3, [r3, #8]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d102      	bne.n	800c0aa <f_write+0x122>
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c0a8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	7d1b      	ldrb	r3, [r3, #20]
 800c0ae:	b25b      	sxtb	r3, r3
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	da18      	bge.n	800c0e6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	7858      	ldrb	r0, [r3, #1]
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	6a1a      	ldr	r2, [r3, #32]
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	f7fe f880 	bl	800a1c8 <disk_write>
 800c0c8:	4603      	mov	r3, r0
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d004      	beq.n	800c0d8 <f_write+0x150>
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	755a      	strb	r2, [r3, #21]
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	e0c8      	b.n	800c26a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	7d1b      	ldrb	r3, [r3, #20]
 800c0dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0e0:	b2da      	uxtb	r2, r3
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c0e6:	693a      	ldr	r2, [r7, #16]
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	69db      	ldr	r3, [r3, #28]
 800c0ec:	4619      	mov	r1, r3
 800c0ee:	4610      	mov	r0, r2
 800c0f0:	f7fe fbf4 	bl	800a8dc <clust2sect>
 800c0f4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d104      	bne.n	800c106 <f_write+0x17e>
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	2202      	movs	r2, #2
 800c100:	755a      	strb	r2, [r3, #21]
 800c102:	2302      	movs	r3, #2
 800c104:	e0b1      	b.n	800c26a <f_write+0x2e2>
			sect += csect;
 800c106:	697a      	ldr	r2, [r7, #20]
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	4413      	add	r3, r2
 800c10c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	0a5b      	lsrs	r3, r3, #9
 800c112:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c114:	6a3b      	ldr	r3, [r7, #32]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d03c      	beq.n	800c194 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c11a:	69ba      	ldr	r2, [r7, #24]
 800c11c:	6a3b      	ldr	r3, [r7, #32]
 800c11e:	4413      	add	r3, r2
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	8952      	ldrh	r2, [r2, #10]
 800c124:	4293      	cmp	r3, r2
 800c126:	d905      	bls.n	800c134 <f_write+0x1ac>
					cc = fs->csize - csect;
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	895b      	ldrh	r3, [r3, #10]
 800c12c:	461a      	mov	r2, r3
 800c12e:	69bb      	ldr	r3, [r7, #24]
 800c130:	1ad3      	subs	r3, r2, r3
 800c132:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c134:	693b      	ldr	r3, [r7, #16]
 800c136:	7858      	ldrb	r0, [r3, #1]
 800c138:	6a3b      	ldr	r3, [r7, #32]
 800c13a:	697a      	ldr	r2, [r7, #20]
 800c13c:	69f9      	ldr	r1, [r7, #28]
 800c13e:	f7fe f843 	bl	800a1c8 <disk_write>
 800c142:	4603      	mov	r3, r0
 800c144:	2b00      	cmp	r3, #0
 800c146:	d004      	beq.n	800c152 <f_write+0x1ca>
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	2201      	movs	r2, #1
 800c14c:	755a      	strb	r2, [r3, #21]
 800c14e:	2301      	movs	r3, #1
 800c150:	e08b      	b.n	800c26a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	6a1a      	ldr	r2, [r3, #32]
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	1ad3      	subs	r3, r2, r3
 800c15a:	6a3a      	ldr	r2, [r7, #32]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d915      	bls.n	800c18c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	6a1a      	ldr	r2, [r3, #32]
 800c16a:	697b      	ldr	r3, [r7, #20]
 800c16c:	1ad3      	subs	r3, r2, r3
 800c16e:	025b      	lsls	r3, r3, #9
 800c170:	69fa      	ldr	r2, [r7, #28]
 800c172:	4413      	add	r3, r2
 800c174:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c178:	4619      	mov	r1, r3
 800c17a:	f7fe f8e5 	bl	800a348 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	7d1b      	ldrb	r3, [r3, #20]
 800c182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c186:	b2da      	uxtb	r2, r3
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c18c:	6a3b      	ldr	r3, [r7, #32]
 800c18e:	025b      	lsls	r3, r3, #9
 800c190:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800c192:	e03f      	b.n	800c214 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	6a1b      	ldr	r3, [r3, #32]
 800c198:	697a      	ldr	r2, [r7, #20]
 800c19a:	429a      	cmp	r2, r3
 800c19c:	d016      	beq.n	800c1cc <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	699a      	ldr	r2, [r3, #24]
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	d210      	bcs.n	800c1cc <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c1aa:	693b      	ldr	r3, [r7, #16]
 800c1ac:	7858      	ldrb	r0, [r3, #1]
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	697a      	ldr	r2, [r7, #20]
 800c1b8:	f7fd ffe6 	bl	800a188 <disk_read>
 800c1bc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d004      	beq.n	800c1cc <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	2201      	movs	r2, #1
 800c1c6:	755a      	strb	r2, [r3, #21]
 800c1c8:	2301      	movs	r3, #1
 800c1ca:	e04e      	b.n	800c26a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	697a      	ldr	r2, [r7, #20]
 800c1d0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	699b      	ldr	r3, [r3, #24]
 800c1d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1da:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800c1de:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c1e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d901      	bls.n	800c1ec <f_write+0x264>
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	699b      	ldr	r3, [r3, #24]
 800c1f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1fa:	4413      	add	r3, r2
 800c1fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c1fe:	69f9      	ldr	r1, [r7, #28]
 800c200:	4618      	mov	r0, r3
 800c202:	f7fe f8a1 	bl	800a348 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	7d1b      	ldrb	r3, [r3, #20]
 800c20a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c20e:	b2da      	uxtb	r2, r3
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c218:	4413      	add	r3, r2
 800c21a:	61fb      	str	r3, [r7, #28]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	699a      	ldr	r2, [r3, #24]
 800c220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c222:	441a      	add	r2, r3
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	619a      	str	r2, [r3, #24]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	68da      	ldr	r2, [r3, #12]
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	699b      	ldr	r3, [r3, #24]
 800c230:	429a      	cmp	r2, r3
 800c232:	bf38      	it	cc
 800c234:	461a      	movcc	r2, r3
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	60da      	str	r2, [r3, #12]
 800c23a:	683b      	ldr	r3, [r7, #0]
 800c23c:	681a      	ldr	r2, [r3, #0]
 800c23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c240:	441a      	add	r2, r3
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	601a      	str	r2, [r3, #0]
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c24a:	1ad3      	subs	r3, r2, r3
 800c24c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	f47f aed4 	bne.w	800bffe <f_write+0x76>
 800c256:	e000      	b.n	800c25a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c258:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	7d1b      	ldrb	r3, [r3, #20]
 800c25e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c262:	b2da      	uxtb	r2, r3
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c268:	2300      	movs	r3, #0
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3730      	adds	r7, #48	; 0x30
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}

0800c272 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c272:	b580      	push	{r7, lr}
 800c274:	b086      	sub	sp, #24
 800c276:	af00      	add	r7, sp, #0
 800c278:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	f107 0208 	add.w	r2, r7, #8
 800c280:	4611      	mov	r1, r2
 800c282:	4618      	mov	r0, r3
 800c284:	f7ff fc46 	bl	800bb14 <validate>
 800c288:	4603      	mov	r3, r0
 800c28a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c28c:	7dfb      	ldrb	r3, [r7, #23]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d168      	bne.n	800c364 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	7d1b      	ldrb	r3, [r3, #20]
 800c296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d062      	beq.n	800c364 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	7d1b      	ldrb	r3, [r3, #20]
 800c2a2:	b25b      	sxtb	r3, r3
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	da15      	bge.n	800c2d4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	7858      	ldrb	r0, [r3, #1]
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6a1a      	ldr	r2, [r3, #32]
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	f7fd ff86 	bl	800a1c8 <disk_write>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d001      	beq.n	800c2c6 <f_sync+0x54>
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	e04f      	b.n	800c366 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	7d1b      	ldrb	r3, [r3, #20]
 800c2ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c2ce:	b2da      	uxtb	r2, r3
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c2d4:	f7fd feba 	bl	800a04c <get_fattime>
 800c2d8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c2da:	68ba      	ldr	r2, [r7, #8]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2e0:	4619      	mov	r1, r3
 800c2e2:	4610      	mov	r0, r2
 800c2e4:	f7fe fa5e 	bl	800a7a4 <move_window>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c2ec:	7dfb      	ldrb	r3, [r7, #23]
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d138      	bne.n	800c364 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c2f6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	330b      	adds	r3, #11
 800c2fc:	781a      	ldrb	r2, [r3, #0]
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	330b      	adds	r3, #11
 800c302:	f042 0220 	orr.w	r2, r2, #32
 800c306:	b2d2      	uxtb	r2, r2
 800c308:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	6818      	ldr	r0, [r3, #0]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	461a      	mov	r2, r3
 800c314:	68f9      	ldr	r1, [r7, #12]
 800c316:	f7fe ff69 	bl	800b1ec <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	f103 021c 	add.w	r2, r3, #28
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	68db      	ldr	r3, [r3, #12]
 800c324:	4619      	mov	r1, r3
 800c326:	4610      	mov	r0, r2
 800c328:	f7fd ffe2 	bl	800a2f0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	3316      	adds	r3, #22
 800c330:	6939      	ldr	r1, [r7, #16]
 800c332:	4618      	mov	r0, r3
 800c334:	f7fd ffdc 	bl	800a2f0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	3312      	adds	r3, #18
 800c33c:	2100      	movs	r1, #0
 800c33e:	4618      	mov	r0, r3
 800c340:	f7fd ffbb 	bl	800a2ba <st_word>
					fs->wflag = 1;
 800c344:	68bb      	ldr	r3, [r7, #8]
 800c346:	2201      	movs	r2, #1
 800c348:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	4618      	mov	r0, r3
 800c34e:	f7fe fa57 	bl	800a800 <sync_fs>
 800c352:	4603      	mov	r3, r0
 800c354:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	7d1b      	ldrb	r3, [r3, #20]
 800c35a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c35e:	b2da      	uxtb	r2, r3
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c364:	7dfb      	ldrb	r3, [r7, #23]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}

0800c36e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c36e:	b580      	push	{r7, lr}
 800c370:	b084      	sub	sp, #16
 800c372:	af00      	add	r7, sp, #0
 800c374:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c376:	6878      	ldr	r0, [r7, #4]
 800c378:	f7ff ff7b 	bl	800c272 <f_sync>
 800c37c:	4603      	mov	r3, r0
 800c37e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c380:	7bfb      	ldrb	r3, [r7, #15]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d118      	bne.n	800c3b8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f107 0208 	add.w	r2, r7, #8
 800c38c:	4611      	mov	r1, r2
 800c38e:	4618      	mov	r0, r3
 800c390:	f7ff fbc0 	bl	800bb14 <validate>
 800c394:	4603      	mov	r3, r0
 800c396:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c398:	7bfb      	ldrb	r3, [r7, #15]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d10c      	bne.n	800c3b8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	691b      	ldr	r3, [r3, #16]
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7fe f95a 	bl	800a65c <dec_lock>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c3ac:	7bfb      	ldrb	r3, [r7, #15]
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d102      	bne.n	800c3b8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c3b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	3710      	adds	r7, #16
 800c3be:	46bd      	mov	sp, r7
 800c3c0:	bd80      	pop	{r7, pc}

0800c3c2 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800c3c2:	b580      	push	{r7, lr}
 800c3c4:	b092      	sub	sp, #72	; 0x48
 800c3c6:	af00      	add	r7, sp, #0
 800c3c8:	60f8      	str	r0, [r7, #12]
 800c3ca:	60b9      	str	r1, [r7, #8]
 800c3cc:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800c3ce:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800c3d2:	f107 030c 	add.w	r3, r7, #12
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	4618      	mov	r0, r3
 800c3da:	f7ff f94f 	bl	800b67c <find_volume>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800c3e4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	f040 8099 	bne.w	800c520 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800c3ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800c3f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f6:	691a      	ldr	r2, [r3, #16]
 800c3f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3fa:	695b      	ldr	r3, [r3, #20]
 800c3fc:	3b02      	subs	r3, #2
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d804      	bhi.n	800c40c <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800c402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c404:	691a      	ldr	r2, [r3, #16]
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	601a      	str	r2, [r3, #0]
 800c40a:	e089      	b.n	800c520 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800c40c:	2300      	movs	r3, #0
 800c40e:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800c410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c412:	781b      	ldrb	r3, [r3, #0]
 800c414:	2b01      	cmp	r3, #1
 800c416:	d128      	bne.n	800c46a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800c418:	2302      	movs	r3, #2
 800c41a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41e:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800c420:	f107 0314 	add.w	r3, r7, #20
 800c424:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c426:	4618      	mov	r0, r3
 800c428:	f7fe fa77 	bl	800a91a <get_fat>
 800c42c:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800c42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c430:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c434:	d103      	bne.n	800c43e <f_getfree+0x7c>
 800c436:	2301      	movs	r3, #1
 800c438:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800c43c:	e063      	b.n	800c506 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800c43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c440:	2b01      	cmp	r3, #1
 800c442:	d103      	bne.n	800c44c <f_getfree+0x8a>
 800c444:	2302      	movs	r3, #2
 800c446:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800c44a:	e05c      	b.n	800c506 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800c44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d102      	bne.n	800c458 <f_getfree+0x96>
 800c452:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c454:	3301      	adds	r3, #1
 800c456:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800c458:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c45a:	3301      	adds	r3, #1
 800c45c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c460:	695b      	ldr	r3, [r3, #20]
 800c462:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c464:	429a      	cmp	r2, r3
 800c466:	d3db      	bcc.n	800c420 <f_getfree+0x5e>
 800c468:	e04d      	b.n	800c506 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800c46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46c:	695b      	ldr	r3, [r3, #20]
 800c46e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c472:	6a1b      	ldr	r3, [r3, #32]
 800c474:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800c476:	2300      	movs	r3, #0
 800c478:	637b      	str	r3, [r7, #52]	; 0x34
 800c47a:	2300      	movs	r3, #0
 800c47c:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800c47e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c480:	2b00      	cmp	r3, #0
 800c482:	d113      	bne.n	800c4ac <f_getfree+0xea>
							res = move_window(fs, sect++);
 800c484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c488:	1c5a      	adds	r2, r3, #1
 800c48a:	63ba      	str	r2, [r7, #56]	; 0x38
 800c48c:	4619      	mov	r1, r3
 800c48e:	f7fe f989 	bl	800a7a4 <move_window>
 800c492:	4603      	mov	r3, r0
 800c494:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800c498:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d131      	bne.n	800c504 <f_getfree+0x142>
							p = fs->win;
 800c4a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4a2:	3330      	adds	r3, #48	; 0x30
 800c4a4:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800c4a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c4aa:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800c4ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ae:	781b      	ldrb	r3, [r3, #0]
 800c4b0:	2b02      	cmp	r3, #2
 800c4b2:	d10f      	bne.n	800c4d4 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800c4b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4b6:	f7fd fec5 	bl	800a244 <ld_word>
 800c4ba:	4603      	mov	r3, r0
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d102      	bne.n	800c4c6 <f_getfree+0x104>
 800c4c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c4c2:	3301      	adds	r3, #1
 800c4c4:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800c4c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c8:	3302      	adds	r3, #2
 800c4ca:	633b      	str	r3, [r7, #48]	; 0x30
 800c4cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4ce:	3b02      	subs	r3, #2
 800c4d0:	637b      	str	r3, [r7, #52]	; 0x34
 800c4d2:	e010      	b.n	800c4f6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800c4d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4d6:	f7fd fecd 	bl	800a274 <ld_dword>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d102      	bne.n	800c4ea <f_getfree+0x128>
 800c4e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800c4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ec:	3304      	adds	r3, #4
 800c4ee:	633b      	str	r3, [r7, #48]	; 0x30
 800c4f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4f2:	3b04      	subs	r3, #4
 800c4f4:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800c4f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4f8:	3b01      	subs	r3, #1
 800c4fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d1bd      	bne.n	800c47e <f_getfree+0xbc>
 800c502:	e000      	b.n	800c506 <f_getfree+0x144>
							if (res != FR_OK) break;
 800c504:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c50a:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800c50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c50e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c510:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800c512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c514:	791a      	ldrb	r2, [r3, #4]
 800c516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c518:	f042 0201 	orr.w	r2, r2, #1
 800c51c:	b2d2      	uxtb	r2, r2
 800c51e:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800c520:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800c524:	4618      	mov	r0, r3
 800c526:	3748      	adds	r7, #72	; 0x48
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}

0800c52c <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b084      	sub	sp, #16
 800c530:	af00      	add	r7, sp, #0
 800c532:	6078      	str	r0, [r7, #4]
 800c534:	460b      	mov	r3, r1
 800c536:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800c538:	78fb      	ldrb	r3, [r7, #3]
 800c53a:	2b0a      	cmp	r3, #10
 800c53c:	d103      	bne.n	800c546 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800c53e:	210d      	movs	r1, #13
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f7ff fff3 	bl	800c52c <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	685b      	ldr	r3, [r3, #4]
 800c54a:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	db25      	blt.n	800c59e <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	1c5a      	adds	r2, r3, #1
 800c556:	60fa      	str	r2, [r7, #12]
 800c558:	687a      	ldr	r2, [r7, #4]
 800c55a:	4413      	add	r3, r2
 800c55c:	78fa      	ldrb	r2, [r7, #3]
 800c55e:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	2b3c      	cmp	r3, #60	; 0x3c
 800c564:	dd12      	ble.n	800c58c <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	6818      	ldr	r0, [r3, #0]
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f103 010c 	add.w	r1, r3, #12
 800c570:	68fa      	ldr	r2, [r7, #12]
 800c572:	f107 0308 	add.w	r3, r7, #8
 800c576:	f7ff fd07 	bl	800bf88 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800c57a:	68ba      	ldr	r2, [r7, #8]
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	429a      	cmp	r2, r3
 800c580:	d101      	bne.n	800c586 <putc_bfd+0x5a>
 800c582:	2300      	movs	r3, #0
 800c584:	e001      	b.n	800c58a <putc_bfd+0x5e>
 800c586:	f04f 33ff 	mov.w	r3, #4294967295
 800c58a:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	68fa      	ldr	r2, [r7, #12]
 800c590:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	689b      	ldr	r3, [r3, #8]
 800c596:	1c5a      	adds	r2, r3, #1
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	609a      	str	r2, [r3, #8]
 800c59c:	e000      	b.n	800c5a0 <putc_bfd+0x74>
	if (i < 0) return;
 800c59e:	bf00      	nop
}
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b084      	sub	sp, #16
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	685b      	ldr	r3, [r3, #4]
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	db16      	blt.n	800c5e4 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6818      	ldr	r0, [r3, #0]
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f103 010c 	add.w	r1, r3, #12
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	461a      	mov	r2, r3
 800c5c6:	f107 030c 	add.w	r3, r7, #12
 800c5ca:	f7ff fcdd 	bl	800bf88 <f_write>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d107      	bne.n	800c5e4 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	685b      	ldr	r3, [r3, #4]
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	4293      	cmp	r3, r2
 800c5dc:	d102      	bne.n	800c5e4 <putc_flush+0x3e>
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	689b      	ldr	r3, [r3, #8]
 800c5e2:	e001      	b.n	800c5e8 <putc_flush+0x42>
	return EOF;
 800c5e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	3710      	adds	r7, #16
 800c5ec:	46bd      	mov	sp, r7
 800c5ee:	bd80      	pop	{r7, pc}

0800c5f0 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800c5f0:	b480      	push	{r7}
 800c5f2:	b083      	sub	sp, #12
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	683a      	ldr	r2, [r7, #0]
 800c5fe:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	2200      	movs	r2, #0
 800c604:	605a      	str	r2, [r3, #4]
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	685a      	ldr	r2, [r3, #4]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	609a      	str	r2, [r3, #8]
}
 800c60e:	bf00      	nop
 800c610:	370c      	adds	r7, #12
 800c612:	46bd      	mov	sp, r7
 800c614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c618:	4770      	bx	lr

0800c61a <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800c61a:	b580      	push	{r7, lr}
 800c61c:	b096      	sub	sp, #88	; 0x58
 800c61e:	af00      	add	r7, sp, #0
 800c620:	6078      	str	r0, [r7, #4]
 800c622:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800c624:	f107 030c 	add.w	r3, r7, #12
 800c628:	6839      	ldr	r1, [r7, #0]
 800c62a:	4618      	mov	r0, r3
 800c62c:	f7ff ffe0 	bl	800c5f0 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800c630:	e009      	b.n	800c646 <f_puts+0x2c>
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	1c5a      	adds	r2, r3, #1
 800c636:	607a      	str	r2, [r7, #4]
 800c638:	781a      	ldrb	r2, [r3, #0]
 800c63a:	f107 030c 	add.w	r3, r7, #12
 800c63e:	4611      	mov	r1, r2
 800c640:	4618      	mov	r0, r3
 800c642:	f7ff ff73 	bl	800c52c <putc_bfd>
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	781b      	ldrb	r3, [r3, #0]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d1f1      	bne.n	800c632 <f_puts+0x18>
	return putc_flush(&pb);
 800c64e:	f107 030c 	add.w	r3, r7, #12
 800c652:	4618      	mov	r0, r3
 800c654:	f7ff ffa7 	bl	800c5a6 <putc_flush>
 800c658:	4603      	mov	r3, r0
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3758      	adds	r7, #88	; 0x58
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
	...

0800c664 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c664:	b480      	push	{r7}
 800c666:	b087      	sub	sp, #28
 800c668:	af00      	add	r7, sp, #0
 800c66a:	60f8      	str	r0, [r7, #12]
 800c66c:	60b9      	str	r1, [r7, #8]
 800c66e:	4613      	mov	r3, r2
 800c670:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c672:	2301      	movs	r3, #1
 800c674:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c676:	2300      	movs	r3, #0
 800c678:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c67a:	4b1f      	ldr	r3, [pc, #124]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c67c:	7a5b      	ldrb	r3, [r3, #9]
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	2b00      	cmp	r3, #0
 800c682:	d131      	bne.n	800c6e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c684:	4b1c      	ldr	r3, [pc, #112]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c686:	7a5b      	ldrb	r3, [r3, #9]
 800c688:	b2db      	uxtb	r3, r3
 800c68a:	461a      	mov	r2, r3
 800c68c:	4b1a      	ldr	r3, [pc, #104]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c68e:	2100      	movs	r1, #0
 800c690:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c692:	4b19      	ldr	r3, [pc, #100]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c694:	7a5b      	ldrb	r3, [r3, #9]
 800c696:	b2db      	uxtb	r3, r3
 800c698:	4a17      	ldr	r2, [pc, #92]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c69a:	009b      	lsls	r3, r3, #2
 800c69c:	4413      	add	r3, r2
 800c69e:	68fa      	ldr	r2, [r7, #12]
 800c6a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c6a2:	4b15      	ldr	r3, [pc, #84]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c6a4:	7a5b      	ldrb	r3, [r3, #9]
 800c6a6:	b2db      	uxtb	r3, r3
 800c6a8:	461a      	mov	r2, r3
 800c6aa:	4b13      	ldr	r3, [pc, #76]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c6ac:	4413      	add	r3, r2
 800c6ae:	79fa      	ldrb	r2, [r7, #7]
 800c6b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c6b2:	4b11      	ldr	r3, [pc, #68]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c6b4:	7a5b      	ldrb	r3, [r3, #9]
 800c6b6:	b2db      	uxtb	r3, r3
 800c6b8:	1c5a      	adds	r2, r3, #1
 800c6ba:	b2d1      	uxtb	r1, r2
 800c6bc:	4a0e      	ldr	r2, [pc, #56]	; (800c6f8 <FATFS_LinkDriverEx+0x94>)
 800c6be:	7251      	strb	r1, [r2, #9]
 800c6c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c6c2:	7dbb      	ldrb	r3, [r7, #22]
 800c6c4:	3330      	adds	r3, #48	; 0x30
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	223a      	movs	r2, #58	; 0x3a
 800c6d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	3302      	adds	r3, #2
 800c6d8:	222f      	movs	r2, #47	; 0x2f
 800c6da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	3303      	adds	r3, #3
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c6e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	371c      	adds	r7, #28
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f4:	4770      	bx	lr
 800c6f6:	bf00      	nop
 800c6f8:	20019d80 	.word	0x20019d80

0800c6fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b082      	sub	sp, #8
 800c700:	af00      	add	r7, sp, #0
 800c702:	6078      	str	r0, [r7, #4]
 800c704:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c706:	2200      	movs	r2, #0
 800c708:	6839      	ldr	r1, [r7, #0]
 800c70a:	6878      	ldr	r0, [r7, #4]
 800c70c:	f7ff ffaa 	bl	800c664 <FATFS_LinkDriverEx>
 800c710:	4603      	mov	r3, r0
}
 800c712:	4618      	mov	r0, r3
 800c714:	3708      	adds	r7, #8
 800c716:	46bd      	mov	sp, r7
 800c718:	bd80      	pop	{r7, pc}

0800c71a <__cvt>:
 800c71a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c71e:	ec55 4b10 	vmov	r4, r5, d0
 800c722:	2d00      	cmp	r5, #0
 800c724:	460e      	mov	r6, r1
 800c726:	4619      	mov	r1, r3
 800c728:	462b      	mov	r3, r5
 800c72a:	bfbb      	ittet	lt
 800c72c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c730:	461d      	movlt	r5, r3
 800c732:	2300      	movge	r3, #0
 800c734:	232d      	movlt	r3, #45	; 0x2d
 800c736:	700b      	strb	r3, [r1, #0]
 800c738:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c73a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c73e:	4691      	mov	r9, r2
 800c740:	f023 0820 	bic.w	r8, r3, #32
 800c744:	bfbc      	itt	lt
 800c746:	4622      	movlt	r2, r4
 800c748:	4614      	movlt	r4, r2
 800c74a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c74e:	d005      	beq.n	800c75c <__cvt+0x42>
 800c750:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c754:	d100      	bne.n	800c758 <__cvt+0x3e>
 800c756:	3601      	adds	r6, #1
 800c758:	2102      	movs	r1, #2
 800c75a:	e000      	b.n	800c75e <__cvt+0x44>
 800c75c:	2103      	movs	r1, #3
 800c75e:	ab03      	add	r3, sp, #12
 800c760:	9301      	str	r3, [sp, #4]
 800c762:	ab02      	add	r3, sp, #8
 800c764:	9300      	str	r3, [sp, #0]
 800c766:	ec45 4b10 	vmov	d0, r4, r5
 800c76a:	4653      	mov	r3, sl
 800c76c:	4632      	mov	r2, r6
 800c76e:	f000 ffdb 	bl	800d728 <_dtoa_r>
 800c772:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c776:	4607      	mov	r7, r0
 800c778:	d102      	bne.n	800c780 <__cvt+0x66>
 800c77a:	f019 0f01 	tst.w	r9, #1
 800c77e:	d022      	beq.n	800c7c6 <__cvt+0xac>
 800c780:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c784:	eb07 0906 	add.w	r9, r7, r6
 800c788:	d110      	bne.n	800c7ac <__cvt+0x92>
 800c78a:	783b      	ldrb	r3, [r7, #0]
 800c78c:	2b30      	cmp	r3, #48	; 0x30
 800c78e:	d10a      	bne.n	800c7a6 <__cvt+0x8c>
 800c790:	2200      	movs	r2, #0
 800c792:	2300      	movs	r3, #0
 800c794:	4620      	mov	r0, r4
 800c796:	4629      	mov	r1, r5
 800c798:	f7f4 f9ae 	bl	8000af8 <__aeabi_dcmpeq>
 800c79c:	b918      	cbnz	r0, 800c7a6 <__cvt+0x8c>
 800c79e:	f1c6 0601 	rsb	r6, r6, #1
 800c7a2:	f8ca 6000 	str.w	r6, [sl]
 800c7a6:	f8da 3000 	ldr.w	r3, [sl]
 800c7aa:	4499      	add	r9, r3
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	4629      	mov	r1, r5
 800c7b4:	f7f4 f9a0 	bl	8000af8 <__aeabi_dcmpeq>
 800c7b8:	b108      	cbz	r0, 800c7be <__cvt+0xa4>
 800c7ba:	f8cd 900c 	str.w	r9, [sp, #12]
 800c7be:	2230      	movs	r2, #48	; 0x30
 800c7c0:	9b03      	ldr	r3, [sp, #12]
 800c7c2:	454b      	cmp	r3, r9
 800c7c4:	d307      	bcc.n	800c7d6 <__cvt+0xbc>
 800c7c6:	9b03      	ldr	r3, [sp, #12]
 800c7c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c7ca:	1bdb      	subs	r3, r3, r7
 800c7cc:	4638      	mov	r0, r7
 800c7ce:	6013      	str	r3, [r2, #0]
 800c7d0:	b004      	add	sp, #16
 800c7d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7d6:	1c59      	adds	r1, r3, #1
 800c7d8:	9103      	str	r1, [sp, #12]
 800c7da:	701a      	strb	r2, [r3, #0]
 800c7dc:	e7f0      	b.n	800c7c0 <__cvt+0xa6>

0800c7de <__exponent>:
 800c7de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	2900      	cmp	r1, #0
 800c7e4:	bfb8      	it	lt
 800c7e6:	4249      	neglt	r1, r1
 800c7e8:	f803 2b02 	strb.w	r2, [r3], #2
 800c7ec:	bfb4      	ite	lt
 800c7ee:	222d      	movlt	r2, #45	; 0x2d
 800c7f0:	222b      	movge	r2, #43	; 0x2b
 800c7f2:	2909      	cmp	r1, #9
 800c7f4:	7042      	strb	r2, [r0, #1]
 800c7f6:	dd2a      	ble.n	800c84e <__exponent+0x70>
 800c7f8:	f10d 0207 	add.w	r2, sp, #7
 800c7fc:	4617      	mov	r7, r2
 800c7fe:	260a      	movs	r6, #10
 800c800:	4694      	mov	ip, r2
 800c802:	fb91 f5f6 	sdiv	r5, r1, r6
 800c806:	fb06 1415 	mls	r4, r6, r5, r1
 800c80a:	3430      	adds	r4, #48	; 0x30
 800c80c:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800c810:	460c      	mov	r4, r1
 800c812:	2c63      	cmp	r4, #99	; 0x63
 800c814:	f102 32ff 	add.w	r2, r2, #4294967295
 800c818:	4629      	mov	r1, r5
 800c81a:	dcf1      	bgt.n	800c800 <__exponent+0x22>
 800c81c:	3130      	adds	r1, #48	; 0x30
 800c81e:	f1ac 0402 	sub.w	r4, ip, #2
 800c822:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c826:	1c41      	adds	r1, r0, #1
 800c828:	4622      	mov	r2, r4
 800c82a:	42ba      	cmp	r2, r7
 800c82c:	d30a      	bcc.n	800c844 <__exponent+0x66>
 800c82e:	f10d 0209 	add.w	r2, sp, #9
 800c832:	eba2 020c 	sub.w	r2, r2, ip
 800c836:	42bc      	cmp	r4, r7
 800c838:	bf88      	it	hi
 800c83a:	2200      	movhi	r2, #0
 800c83c:	4413      	add	r3, r2
 800c83e:	1a18      	subs	r0, r3, r0
 800c840:	b003      	add	sp, #12
 800c842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c844:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c848:	f801 5f01 	strb.w	r5, [r1, #1]!
 800c84c:	e7ed      	b.n	800c82a <__exponent+0x4c>
 800c84e:	2330      	movs	r3, #48	; 0x30
 800c850:	3130      	adds	r1, #48	; 0x30
 800c852:	7083      	strb	r3, [r0, #2]
 800c854:	70c1      	strb	r1, [r0, #3]
 800c856:	1d03      	adds	r3, r0, #4
 800c858:	e7f1      	b.n	800c83e <__exponent+0x60>
	...

0800c85c <_printf_float>:
 800c85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c860:	ed2d 8b02 	vpush	{d8}
 800c864:	b08d      	sub	sp, #52	; 0x34
 800c866:	460c      	mov	r4, r1
 800c868:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c86c:	4616      	mov	r6, r2
 800c86e:	461f      	mov	r7, r3
 800c870:	4605      	mov	r5, r0
 800c872:	f000 fe4b 	bl	800d50c <_localeconv_r>
 800c876:	f8d0 a000 	ldr.w	sl, [r0]
 800c87a:	4650      	mov	r0, sl
 800c87c:	f7f3 fd10 	bl	80002a0 <strlen>
 800c880:	2300      	movs	r3, #0
 800c882:	930a      	str	r3, [sp, #40]	; 0x28
 800c884:	6823      	ldr	r3, [r4, #0]
 800c886:	9305      	str	r3, [sp, #20]
 800c888:	f8d8 3000 	ldr.w	r3, [r8]
 800c88c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c890:	3307      	adds	r3, #7
 800c892:	f023 0307 	bic.w	r3, r3, #7
 800c896:	f103 0208 	add.w	r2, r3, #8
 800c89a:	f8c8 2000 	str.w	r2, [r8]
 800c89e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c8a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c8a6:	9307      	str	r3, [sp, #28]
 800c8a8:	f8cd 8018 	str.w	r8, [sp, #24]
 800c8ac:	ee08 0a10 	vmov	s16, r0
 800c8b0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c8b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8b8:	4b9e      	ldr	r3, [pc, #632]	; (800cb34 <_printf_float+0x2d8>)
 800c8ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c8be:	f7f4 f94d 	bl	8000b5c <__aeabi_dcmpun>
 800c8c2:	bb88      	cbnz	r0, 800c928 <_printf_float+0xcc>
 800c8c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c8c8:	4b9a      	ldr	r3, [pc, #616]	; (800cb34 <_printf_float+0x2d8>)
 800c8ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ce:	f7f4 f927 	bl	8000b20 <__aeabi_dcmple>
 800c8d2:	bb48      	cbnz	r0, 800c928 <_printf_float+0xcc>
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	4640      	mov	r0, r8
 800c8da:	4649      	mov	r1, r9
 800c8dc:	f7f4 f916 	bl	8000b0c <__aeabi_dcmplt>
 800c8e0:	b110      	cbz	r0, 800c8e8 <_printf_float+0x8c>
 800c8e2:	232d      	movs	r3, #45	; 0x2d
 800c8e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8e8:	4a93      	ldr	r2, [pc, #588]	; (800cb38 <_printf_float+0x2dc>)
 800c8ea:	4b94      	ldr	r3, [pc, #592]	; (800cb3c <_printf_float+0x2e0>)
 800c8ec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c8f0:	bf94      	ite	ls
 800c8f2:	4690      	movls	r8, r2
 800c8f4:	4698      	movhi	r8, r3
 800c8f6:	2303      	movs	r3, #3
 800c8f8:	6123      	str	r3, [r4, #16]
 800c8fa:	9b05      	ldr	r3, [sp, #20]
 800c8fc:	f023 0304 	bic.w	r3, r3, #4
 800c900:	6023      	str	r3, [r4, #0]
 800c902:	f04f 0900 	mov.w	r9, #0
 800c906:	9700      	str	r7, [sp, #0]
 800c908:	4633      	mov	r3, r6
 800c90a:	aa0b      	add	r2, sp, #44	; 0x2c
 800c90c:	4621      	mov	r1, r4
 800c90e:	4628      	mov	r0, r5
 800c910:	f000 f9da 	bl	800ccc8 <_printf_common>
 800c914:	3001      	adds	r0, #1
 800c916:	f040 8090 	bne.w	800ca3a <_printf_float+0x1de>
 800c91a:	f04f 30ff 	mov.w	r0, #4294967295
 800c91e:	b00d      	add	sp, #52	; 0x34
 800c920:	ecbd 8b02 	vpop	{d8}
 800c924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c928:	4642      	mov	r2, r8
 800c92a:	464b      	mov	r3, r9
 800c92c:	4640      	mov	r0, r8
 800c92e:	4649      	mov	r1, r9
 800c930:	f7f4 f914 	bl	8000b5c <__aeabi_dcmpun>
 800c934:	b140      	cbz	r0, 800c948 <_printf_float+0xec>
 800c936:	464b      	mov	r3, r9
 800c938:	2b00      	cmp	r3, #0
 800c93a:	bfbc      	itt	lt
 800c93c:	232d      	movlt	r3, #45	; 0x2d
 800c93e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c942:	4a7f      	ldr	r2, [pc, #508]	; (800cb40 <_printf_float+0x2e4>)
 800c944:	4b7f      	ldr	r3, [pc, #508]	; (800cb44 <_printf_float+0x2e8>)
 800c946:	e7d1      	b.n	800c8ec <_printf_float+0x90>
 800c948:	6863      	ldr	r3, [r4, #4]
 800c94a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c94e:	9206      	str	r2, [sp, #24]
 800c950:	1c5a      	adds	r2, r3, #1
 800c952:	d13f      	bne.n	800c9d4 <_printf_float+0x178>
 800c954:	2306      	movs	r3, #6
 800c956:	6063      	str	r3, [r4, #4]
 800c958:	9b05      	ldr	r3, [sp, #20]
 800c95a:	6861      	ldr	r1, [r4, #4]
 800c95c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c960:	2300      	movs	r3, #0
 800c962:	9303      	str	r3, [sp, #12]
 800c964:	ab0a      	add	r3, sp, #40	; 0x28
 800c966:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c96a:	ab09      	add	r3, sp, #36	; 0x24
 800c96c:	ec49 8b10 	vmov	d0, r8, r9
 800c970:	9300      	str	r3, [sp, #0]
 800c972:	6022      	str	r2, [r4, #0]
 800c974:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c978:	4628      	mov	r0, r5
 800c97a:	f7ff fece 	bl	800c71a <__cvt>
 800c97e:	9b06      	ldr	r3, [sp, #24]
 800c980:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c982:	2b47      	cmp	r3, #71	; 0x47
 800c984:	4680      	mov	r8, r0
 800c986:	d108      	bne.n	800c99a <_printf_float+0x13e>
 800c988:	1cc8      	adds	r0, r1, #3
 800c98a:	db02      	blt.n	800c992 <_printf_float+0x136>
 800c98c:	6863      	ldr	r3, [r4, #4]
 800c98e:	4299      	cmp	r1, r3
 800c990:	dd41      	ble.n	800ca16 <_printf_float+0x1ba>
 800c992:	f1ab 0302 	sub.w	r3, fp, #2
 800c996:	fa5f fb83 	uxtb.w	fp, r3
 800c99a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c99e:	d820      	bhi.n	800c9e2 <_printf_float+0x186>
 800c9a0:	3901      	subs	r1, #1
 800c9a2:	465a      	mov	r2, fp
 800c9a4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c9a8:	9109      	str	r1, [sp, #36]	; 0x24
 800c9aa:	f7ff ff18 	bl	800c7de <__exponent>
 800c9ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9b0:	1813      	adds	r3, r2, r0
 800c9b2:	2a01      	cmp	r2, #1
 800c9b4:	4681      	mov	r9, r0
 800c9b6:	6123      	str	r3, [r4, #16]
 800c9b8:	dc02      	bgt.n	800c9c0 <_printf_float+0x164>
 800c9ba:	6822      	ldr	r2, [r4, #0]
 800c9bc:	07d2      	lsls	r2, r2, #31
 800c9be:	d501      	bpl.n	800c9c4 <_printf_float+0x168>
 800c9c0:	3301      	adds	r3, #1
 800c9c2:	6123      	str	r3, [r4, #16]
 800c9c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d09c      	beq.n	800c906 <_printf_float+0xaa>
 800c9cc:	232d      	movs	r3, #45	; 0x2d
 800c9ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c9d2:	e798      	b.n	800c906 <_printf_float+0xaa>
 800c9d4:	9a06      	ldr	r2, [sp, #24]
 800c9d6:	2a47      	cmp	r2, #71	; 0x47
 800c9d8:	d1be      	bne.n	800c958 <_printf_float+0xfc>
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d1bc      	bne.n	800c958 <_printf_float+0xfc>
 800c9de:	2301      	movs	r3, #1
 800c9e0:	e7b9      	b.n	800c956 <_printf_float+0xfa>
 800c9e2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c9e6:	d118      	bne.n	800ca1a <_printf_float+0x1be>
 800c9e8:	2900      	cmp	r1, #0
 800c9ea:	6863      	ldr	r3, [r4, #4]
 800c9ec:	dd0b      	ble.n	800ca06 <_printf_float+0x1aa>
 800c9ee:	6121      	str	r1, [r4, #16]
 800c9f0:	b913      	cbnz	r3, 800c9f8 <_printf_float+0x19c>
 800c9f2:	6822      	ldr	r2, [r4, #0]
 800c9f4:	07d0      	lsls	r0, r2, #31
 800c9f6:	d502      	bpl.n	800c9fe <_printf_float+0x1a2>
 800c9f8:	3301      	adds	r3, #1
 800c9fa:	440b      	add	r3, r1
 800c9fc:	6123      	str	r3, [r4, #16]
 800c9fe:	65a1      	str	r1, [r4, #88]	; 0x58
 800ca00:	f04f 0900 	mov.w	r9, #0
 800ca04:	e7de      	b.n	800c9c4 <_printf_float+0x168>
 800ca06:	b913      	cbnz	r3, 800ca0e <_printf_float+0x1b2>
 800ca08:	6822      	ldr	r2, [r4, #0]
 800ca0a:	07d2      	lsls	r2, r2, #31
 800ca0c:	d501      	bpl.n	800ca12 <_printf_float+0x1b6>
 800ca0e:	3302      	adds	r3, #2
 800ca10:	e7f4      	b.n	800c9fc <_printf_float+0x1a0>
 800ca12:	2301      	movs	r3, #1
 800ca14:	e7f2      	b.n	800c9fc <_printf_float+0x1a0>
 800ca16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ca1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca1c:	4299      	cmp	r1, r3
 800ca1e:	db05      	blt.n	800ca2c <_printf_float+0x1d0>
 800ca20:	6823      	ldr	r3, [r4, #0]
 800ca22:	6121      	str	r1, [r4, #16]
 800ca24:	07d8      	lsls	r0, r3, #31
 800ca26:	d5ea      	bpl.n	800c9fe <_printf_float+0x1a2>
 800ca28:	1c4b      	adds	r3, r1, #1
 800ca2a:	e7e7      	b.n	800c9fc <_printf_float+0x1a0>
 800ca2c:	2900      	cmp	r1, #0
 800ca2e:	bfd4      	ite	le
 800ca30:	f1c1 0202 	rsble	r2, r1, #2
 800ca34:	2201      	movgt	r2, #1
 800ca36:	4413      	add	r3, r2
 800ca38:	e7e0      	b.n	800c9fc <_printf_float+0x1a0>
 800ca3a:	6823      	ldr	r3, [r4, #0]
 800ca3c:	055a      	lsls	r2, r3, #21
 800ca3e:	d407      	bmi.n	800ca50 <_printf_float+0x1f4>
 800ca40:	6923      	ldr	r3, [r4, #16]
 800ca42:	4642      	mov	r2, r8
 800ca44:	4631      	mov	r1, r6
 800ca46:	4628      	mov	r0, r5
 800ca48:	47b8      	blx	r7
 800ca4a:	3001      	adds	r0, #1
 800ca4c:	d12c      	bne.n	800caa8 <_printf_float+0x24c>
 800ca4e:	e764      	b.n	800c91a <_printf_float+0xbe>
 800ca50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ca54:	f240 80e0 	bls.w	800cc18 <_printf_float+0x3bc>
 800ca58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	2300      	movs	r3, #0
 800ca60:	f7f4 f84a 	bl	8000af8 <__aeabi_dcmpeq>
 800ca64:	2800      	cmp	r0, #0
 800ca66:	d034      	beq.n	800cad2 <_printf_float+0x276>
 800ca68:	4a37      	ldr	r2, [pc, #220]	; (800cb48 <_printf_float+0x2ec>)
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	4631      	mov	r1, r6
 800ca6e:	4628      	mov	r0, r5
 800ca70:	47b8      	blx	r7
 800ca72:	3001      	adds	r0, #1
 800ca74:	f43f af51 	beq.w	800c91a <_printf_float+0xbe>
 800ca78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	db02      	blt.n	800ca86 <_printf_float+0x22a>
 800ca80:	6823      	ldr	r3, [r4, #0]
 800ca82:	07d8      	lsls	r0, r3, #31
 800ca84:	d510      	bpl.n	800caa8 <_printf_float+0x24c>
 800ca86:	ee18 3a10 	vmov	r3, s16
 800ca8a:	4652      	mov	r2, sl
 800ca8c:	4631      	mov	r1, r6
 800ca8e:	4628      	mov	r0, r5
 800ca90:	47b8      	blx	r7
 800ca92:	3001      	adds	r0, #1
 800ca94:	f43f af41 	beq.w	800c91a <_printf_float+0xbe>
 800ca98:	f04f 0800 	mov.w	r8, #0
 800ca9c:	f104 091a 	add.w	r9, r4, #26
 800caa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800caa2:	3b01      	subs	r3, #1
 800caa4:	4543      	cmp	r3, r8
 800caa6:	dc09      	bgt.n	800cabc <_printf_float+0x260>
 800caa8:	6823      	ldr	r3, [r4, #0]
 800caaa:	079b      	lsls	r3, r3, #30
 800caac:	f100 8107 	bmi.w	800ccbe <_printf_float+0x462>
 800cab0:	68e0      	ldr	r0, [r4, #12]
 800cab2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cab4:	4298      	cmp	r0, r3
 800cab6:	bfb8      	it	lt
 800cab8:	4618      	movlt	r0, r3
 800caba:	e730      	b.n	800c91e <_printf_float+0xc2>
 800cabc:	2301      	movs	r3, #1
 800cabe:	464a      	mov	r2, r9
 800cac0:	4631      	mov	r1, r6
 800cac2:	4628      	mov	r0, r5
 800cac4:	47b8      	blx	r7
 800cac6:	3001      	adds	r0, #1
 800cac8:	f43f af27 	beq.w	800c91a <_printf_float+0xbe>
 800cacc:	f108 0801 	add.w	r8, r8, #1
 800cad0:	e7e6      	b.n	800caa0 <_printf_float+0x244>
 800cad2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	dc39      	bgt.n	800cb4c <_printf_float+0x2f0>
 800cad8:	4a1b      	ldr	r2, [pc, #108]	; (800cb48 <_printf_float+0x2ec>)
 800cada:	2301      	movs	r3, #1
 800cadc:	4631      	mov	r1, r6
 800cade:	4628      	mov	r0, r5
 800cae0:	47b8      	blx	r7
 800cae2:	3001      	adds	r0, #1
 800cae4:	f43f af19 	beq.w	800c91a <_printf_float+0xbe>
 800cae8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800caec:	4313      	orrs	r3, r2
 800caee:	d102      	bne.n	800caf6 <_printf_float+0x29a>
 800caf0:	6823      	ldr	r3, [r4, #0]
 800caf2:	07d9      	lsls	r1, r3, #31
 800caf4:	d5d8      	bpl.n	800caa8 <_printf_float+0x24c>
 800caf6:	ee18 3a10 	vmov	r3, s16
 800cafa:	4652      	mov	r2, sl
 800cafc:	4631      	mov	r1, r6
 800cafe:	4628      	mov	r0, r5
 800cb00:	47b8      	blx	r7
 800cb02:	3001      	adds	r0, #1
 800cb04:	f43f af09 	beq.w	800c91a <_printf_float+0xbe>
 800cb08:	f04f 0900 	mov.w	r9, #0
 800cb0c:	f104 0a1a 	add.w	sl, r4, #26
 800cb10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb12:	425b      	negs	r3, r3
 800cb14:	454b      	cmp	r3, r9
 800cb16:	dc01      	bgt.n	800cb1c <_printf_float+0x2c0>
 800cb18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb1a:	e792      	b.n	800ca42 <_printf_float+0x1e6>
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	4652      	mov	r2, sl
 800cb20:	4631      	mov	r1, r6
 800cb22:	4628      	mov	r0, r5
 800cb24:	47b8      	blx	r7
 800cb26:	3001      	adds	r0, #1
 800cb28:	f43f aef7 	beq.w	800c91a <_printf_float+0xbe>
 800cb2c:	f109 0901 	add.w	r9, r9, #1
 800cb30:	e7ee      	b.n	800cb10 <_printf_float+0x2b4>
 800cb32:	bf00      	nop
 800cb34:	7fefffff 	.word	0x7fefffff
 800cb38:	08011600 	.word	0x08011600
 800cb3c:	08011604 	.word	0x08011604
 800cb40:	08011608 	.word	0x08011608
 800cb44:	0801160c 	.word	0x0801160c
 800cb48:	08011610 	.word	0x08011610
 800cb4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cb4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb50:	429a      	cmp	r2, r3
 800cb52:	bfa8      	it	ge
 800cb54:	461a      	movge	r2, r3
 800cb56:	2a00      	cmp	r2, #0
 800cb58:	4691      	mov	r9, r2
 800cb5a:	dc37      	bgt.n	800cbcc <_printf_float+0x370>
 800cb5c:	f04f 0b00 	mov.w	fp, #0
 800cb60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb64:	f104 021a 	add.w	r2, r4, #26
 800cb68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cb6a:	9305      	str	r3, [sp, #20]
 800cb6c:	eba3 0309 	sub.w	r3, r3, r9
 800cb70:	455b      	cmp	r3, fp
 800cb72:	dc33      	bgt.n	800cbdc <_printf_float+0x380>
 800cb74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	db3b      	blt.n	800cbf4 <_printf_float+0x398>
 800cb7c:	6823      	ldr	r3, [r4, #0]
 800cb7e:	07da      	lsls	r2, r3, #31
 800cb80:	d438      	bmi.n	800cbf4 <_printf_float+0x398>
 800cb82:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cb86:	eba2 0903 	sub.w	r9, r2, r3
 800cb8a:	9b05      	ldr	r3, [sp, #20]
 800cb8c:	1ad2      	subs	r2, r2, r3
 800cb8e:	4591      	cmp	r9, r2
 800cb90:	bfa8      	it	ge
 800cb92:	4691      	movge	r9, r2
 800cb94:	f1b9 0f00 	cmp.w	r9, #0
 800cb98:	dc35      	bgt.n	800cc06 <_printf_float+0x3aa>
 800cb9a:	f04f 0800 	mov.w	r8, #0
 800cb9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cba2:	f104 0a1a 	add.w	sl, r4, #26
 800cba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cbaa:	1a9b      	subs	r3, r3, r2
 800cbac:	eba3 0309 	sub.w	r3, r3, r9
 800cbb0:	4543      	cmp	r3, r8
 800cbb2:	f77f af79 	ble.w	800caa8 <_printf_float+0x24c>
 800cbb6:	2301      	movs	r3, #1
 800cbb8:	4652      	mov	r2, sl
 800cbba:	4631      	mov	r1, r6
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	47b8      	blx	r7
 800cbc0:	3001      	adds	r0, #1
 800cbc2:	f43f aeaa 	beq.w	800c91a <_printf_float+0xbe>
 800cbc6:	f108 0801 	add.w	r8, r8, #1
 800cbca:	e7ec      	b.n	800cba6 <_printf_float+0x34a>
 800cbcc:	4613      	mov	r3, r2
 800cbce:	4631      	mov	r1, r6
 800cbd0:	4642      	mov	r2, r8
 800cbd2:	4628      	mov	r0, r5
 800cbd4:	47b8      	blx	r7
 800cbd6:	3001      	adds	r0, #1
 800cbd8:	d1c0      	bne.n	800cb5c <_printf_float+0x300>
 800cbda:	e69e      	b.n	800c91a <_printf_float+0xbe>
 800cbdc:	2301      	movs	r3, #1
 800cbde:	4631      	mov	r1, r6
 800cbe0:	4628      	mov	r0, r5
 800cbe2:	9205      	str	r2, [sp, #20]
 800cbe4:	47b8      	blx	r7
 800cbe6:	3001      	adds	r0, #1
 800cbe8:	f43f ae97 	beq.w	800c91a <_printf_float+0xbe>
 800cbec:	9a05      	ldr	r2, [sp, #20]
 800cbee:	f10b 0b01 	add.w	fp, fp, #1
 800cbf2:	e7b9      	b.n	800cb68 <_printf_float+0x30c>
 800cbf4:	ee18 3a10 	vmov	r3, s16
 800cbf8:	4652      	mov	r2, sl
 800cbfa:	4631      	mov	r1, r6
 800cbfc:	4628      	mov	r0, r5
 800cbfe:	47b8      	blx	r7
 800cc00:	3001      	adds	r0, #1
 800cc02:	d1be      	bne.n	800cb82 <_printf_float+0x326>
 800cc04:	e689      	b.n	800c91a <_printf_float+0xbe>
 800cc06:	9a05      	ldr	r2, [sp, #20]
 800cc08:	464b      	mov	r3, r9
 800cc0a:	4442      	add	r2, r8
 800cc0c:	4631      	mov	r1, r6
 800cc0e:	4628      	mov	r0, r5
 800cc10:	47b8      	blx	r7
 800cc12:	3001      	adds	r0, #1
 800cc14:	d1c1      	bne.n	800cb9a <_printf_float+0x33e>
 800cc16:	e680      	b.n	800c91a <_printf_float+0xbe>
 800cc18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cc1a:	2a01      	cmp	r2, #1
 800cc1c:	dc01      	bgt.n	800cc22 <_printf_float+0x3c6>
 800cc1e:	07db      	lsls	r3, r3, #31
 800cc20:	d53a      	bpl.n	800cc98 <_printf_float+0x43c>
 800cc22:	2301      	movs	r3, #1
 800cc24:	4642      	mov	r2, r8
 800cc26:	4631      	mov	r1, r6
 800cc28:	4628      	mov	r0, r5
 800cc2a:	47b8      	blx	r7
 800cc2c:	3001      	adds	r0, #1
 800cc2e:	f43f ae74 	beq.w	800c91a <_printf_float+0xbe>
 800cc32:	ee18 3a10 	vmov	r3, s16
 800cc36:	4652      	mov	r2, sl
 800cc38:	4631      	mov	r1, r6
 800cc3a:	4628      	mov	r0, r5
 800cc3c:	47b8      	blx	r7
 800cc3e:	3001      	adds	r0, #1
 800cc40:	f43f ae6b 	beq.w	800c91a <_printf_float+0xbe>
 800cc44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cc48:	2200      	movs	r2, #0
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800cc50:	f7f3 ff52 	bl	8000af8 <__aeabi_dcmpeq>
 800cc54:	b9d8      	cbnz	r0, 800cc8e <_printf_float+0x432>
 800cc56:	f10a 33ff 	add.w	r3, sl, #4294967295
 800cc5a:	f108 0201 	add.w	r2, r8, #1
 800cc5e:	4631      	mov	r1, r6
 800cc60:	4628      	mov	r0, r5
 800cc62:	47b8      	blx	r7
 800cc64:	3001      	adds	r0, #1
 800cc66:	d10e      	bne.n	800cc86 <_printf_float+0x42a>
 800cc68:	e657      	b.n	800c91a <_printf_float+0xbe>
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	4652      	mov	r2, sl
 800cc6e:	4631      	mov	r1, r6
 800cc70:	4628      	mov	r0, r5
 800cc72:	47b8      	blx	r7
 800cc74:	3001      	adds	r0, #1
 800cc76:	f43f ae50 	beq.w	800c91a <_printf_float+0xbe>
 800cc7a:	f108 0801 	add.w	r8, r8, #1
 800cc7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc80:	3b01      	subs	r3, #1
 800cc82:	4543      	cmp	r3, r8
 800cc84:	dcf1      	bgt.n	800cc6a <_printf_float+0x40e>
 800cc86:	464b      	mov	r3, r9
 800cc88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cc8c:	e6da      	b.n	800ca44 <_printf_float+0x1e8>
 800cc8e:	f04f 0800 	mov.w	r8, #0
 800cc92:	f104 0a1a 	add.w	sl, r4, #26
 800cc96:	e7f2      	b.n	800cc7e <_printf_float+0x422>
 800cc98:	2301      	movs	r3, #1
 800cc9a:	4642      	mov	r2, r8
 800cc9c:	e7df      	b.n	800cc5e <_printf_float+0x402>
 800cc9e:	2301      	movs	r3, #1
 800cca0:	464a      	mov	r2, r9
 800cca2:	4631      	mov	r1, r6
 800cca4:	4628      	mov	r0, r5
 800cca6:	47b8      	blx	r7
 800cca8:	3001      	adds	r0, #1
 800ccaa:	f43f ae36 	beq.w	800c91a <_printf_float+0xbe>
 800ccae:	f108 0801 	add.w	r8, r8, #1
 800ccb2:	68e3      	ldr	r3, [r4, #12]
 800ccb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ccb6:	1a5b      	subs	r3, r3, r1
 800ccb8:	4543      	cmp	r3, r8
 800ccba:	dcf0      	bgt.n	800cc9e <_printf_float+0x442>
 800ccbc:	e6f8      	b.n	800cab0 <_printf_float+0x254>
 800ccbe:	f04f 0800 	mov.w	r8, #0
 800ccc2:	f104 0919 	add.w	r9, r4, #25
 800ccc6:	e7f4      	b.n	800ccb2 <_printf_float+0x456>

0800ccc8 <_printf_common>:
 800ccc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cccc:	4616      	mov	r6, r2
 800ccce:	4699      	mov	r9, r3
 800ccd0:	688a      	ldr	r2, [r1, #8]
 800ccd2:	690b      	ldr	r3, [r1, #16]
 800ccd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ccd8:	4293      	cmp	r3, r2
 800ccda:	bfb8      	it	lt
 800ccdc:	4613      	movlt	r3, r2
 800ccde:	6033      	str	r3, [r6, #0]
 800cce0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cce4:	4607      	mov	r7, r0
 800cce6:	460c      	mov	r4, r1
 800cce8:	b10a      	cbz	r2, 800ccee <_printf_common+0x26>
 800ccea:	3301      	adds	r3, #1
 800ccec:	6033      	str	r3, [r6, #0]
 800ccee:	6823      	ldr	r3, [r4, #0]
 800ccf0:	0699      	lsls	r1, r3, #26
 800ccf2:	bf42      	ittt	mi
 800ccf4:	6833      	ldrmi	r3, [r6, #0]
 800ccf6:	3302      	addmi	r3, #2
 800ccf8:	6033      	strmi	r3, [r6, #0]
 800ccfa:	6825      	ldr	r5, [r4, #0]
 800ccfc:	f015 0506 	ands.w	r5, r5, #6
 800cd00:	d106      	bne.n	800cd10 <_printf_common+0x48>
 800cd02:	f104 0a19 	add.w	sl, r4, #25
 800cd06:	68e3      	ldr	r3, [r4, #12]
 800cd08:	6832      	ldr	r2, [r6, #0]
 800cd0a:	1a9b      	subs	r3, r3, r2
 800cd0c:	42ab      	cmp	r3, r5
 800cd0e:	dc26      	bgt.n	800cd5e <_printf_common+0x96>
 800cd10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cd14:	1e13      	subs	r3, r2, #0
 800cd16:	6822      	ldr	r2, [r4, #0]
 800cd18:	bf18      	it	ne
 800cd1a:	2301      	movne	r3, #1
 800cd1c:	0692      	lsls	r2, r2, #26
 800cd1e:	d42b      	bmi.n	800cd78 <_printf_common+0xb0>
 800cd20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cd24:	4649      	mov	r1, r9
 800cd26:	4638      	mov	r0, r7
 800cd28:	47c0      	blx	r8
 800cd2a:	3001      	adds	r0, #1
 800cd2c:	d01e      	beq.n	800cd6c <_printf_common+0xa4>
 800cd2e:	6823      	ldr	r3, [r4, #0]
 800cd30:	6922      	ldr	r2, [r4, #16]
 800cd32:	f003 0306 	and.w	r3, r3, #6
 800cd36:	2b04      	cmp	r3, #4
 800cd38:	bf02      	ittt	eq
 800cd3a:	68e5      	ldreq	r5, [r4, #12]
 800cd3c:	6833      	ldreq	r3, [r6, #0]
 800cd3e:	1aed      	subeq	r5, r5, r3
 800cd40:	68a3      	ldr	r3, [r4, #8]
 800cd42:	bf0c      	ite	eq
 800cd44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cd48:	2500      	movne	r5, #0
 800cd4a:	4293      	cmp	r3, r2
 800cd4c:	bfc4      	itt	gt
 800cd4e:	1a9b      	subgt	r3, r3, r2
 800cd50:	18ed      	addgt	r5, r5, r3
 800cd52:	2600      	movs	r6, #0
 800cd54:	341a      	adds	r4, #26
 800cd56:	42b5      	cmp	r5, r6
 800cd58:	d11a      	bne.n	800cd90 <_printf_common+0xc8>
 800cd5a:	2000      	movs	r0, #0
 800cd5c:	e008      	b.n	800cd70 <_printf_common+0xa8>
 800cd5e:	2301      	movs	r3, #1
 800cd60:	4652      	mov	r2, sl
 800cd62:	4649      	mov	r1, r9
 800cd64:	4638      	mov	r0, r7
 800cd66:	47c0      	blx	r8
 800cd68:	3001      	adds	r0, #1
 800cd6a:	d103      	bne.n	800cd74 <_printf_common+0xac>
 800cd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd74:	3501      	adds	r5, #1
 800cd76:	e7c6      	b.n	800cd06 <_printf_common+0x3e>
 800cd78:	18e1      	adds	r1, r4, r3
 800cd7a:	1c5a      	adds	r2, r3, #1
 800cd7c:	2030      	movs	r0, #48	; 0x30
 800cd7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cd82:	4422      	add	r2, r4
 800cd84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cd88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cd8c:	3302      	adds	r3, #2
 800cd8e:	e7c7      	b.n	800cd20 <_printf_common+0x58>
 800cd90:	2301      	movs	r3, #1
 800cd92:	4622      	mov	r2, r4
 800cd94:	4649      	mov	r1, r9
 800cd96:	4638      	mov	r0, r7
 800cd98:	47c0      	blx	r8
 800cd9a:	3001      	adds	r0, #1
 800cd9c:	d0e6      	beq.n	800cd6c <_printf_common+0xa4>
 800cd9e:	3601      	adds	r6, #1
 800cda0:	e7d9      	b.n	800cd56 <_printf_common+0x8e>
	...

0800cda4 <_printf_i>:
 800cda4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cda8:	7e0f      	ldrb	r7, [r1, #24]
 800cdaa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cdac:	2f78      	cmp	r7, #120	; 0x78
 800cdae:	4691      	mov	r9, r2
 800cdb0:	4680      	mov	r8, r0
 800cdb2:	460c      	mov	r4, r1
 800cdb4:	469a      	mov	sl, r3
 800cdb6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cdba:	d807      	bhi.n	800cdcc <_printf_i+0x28>
 800cdbc:	2f62      	cmp	r7, #98	; 0x62
 800cdbe:	d80a      	bhi.n	800cdd6 <_printf_i+0x32>
 800cdc0:	2f00      	cmp	r7, #0
 800cdc2:	f000 80d4 	beq.w	800cf6e <_printf_i+0x1ca>
 800cdc6:	2f58      	cmp	r7, #88	; 0x58
 800cdc8:	f000 80c0 	beq.w	800cf4c <_printf_i+0x1a8>
 800cdcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cdd0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cdd4:	e03a      	b.n	800ce4c <_printf_i+0xa8>
 800cdd6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cdda:	2b15      	cmp	r3, #21
 800cddc:	d8f6      	bhi.n	800cdcc <_printf_i+0x28>
 800cdde:	a101      	add	r1, pc, #4	; (adr r1, 800cde4 <_printf_i+0x40>)
 800cde0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cde4:	0800ce3d 	.word	0x0800ce3d
 800cde8:	0800ce51 	.word	0x0800ce51
 800cdec:	0800cdcd 	.word	0x0800cdcd
 800cdf0:	0800cdcd 	.word	0x0800cdcd
 800cdf4:	0800cdcd 	.word	0x0800cdcd
 800cdf8:	0800cdcd 	.word	0x0800cdcd
 800cdfc:	0800ce51 	.word	0x0800ce51
 800ce00:	0800cdcd 	.word	0x0800cdcd
 800ce04:	0800cdcd 	.word	0x0800cdcd
 800ce08:	0800cdcd 	.word	0x0800cdcd
 800ce0c:	0800cdcd 	.word	0x0800cdcd
 800ce10:	0800cf55 	.word	0x0800cf55
 800ce14:	0800ce7d 	.word	0x0800ce7d
 800ce18:	0800cf0f 	.word	0x0800cf0f
 800ce1c:	0800cdcd 	.word	0x0800cdcd
 800ce20:	0800cdcd 	.word	0x0800cdcd
 800ce24:	0800cf77 	.word	0x0800cf77
 800ce28:	0800cdcd 	.word	0x0800cdcd
 800ce2c:	0800ce7d 	.word	0x0800ce7d
 800ce30:	0800cdcd 	.word	0x0800cdcd
 800ce34:	0800cdcd 	.word	0x0800cdcd
 800ce38:	0800cf17 	.word	0x0800cf17
 800ce3c:	682b      	ldr	r3, [r5, #0]
 800ce3e:	1d1a      	adds	r2, r3, #4
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	602a      	str	r2, [r5, #0]
 800ce44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	e09f      	b.n	800cf90 <_printf_i+0x1ec>
 800ce50:	6820      	ldr	r0, [r4, #0]
 800ce52:	682b      	ldr	r3, [r5, #0]
 800ce54:	0607      	lsls	r7, r0, #24
 800ce56:	f103 0104 	add.w	r1, r3, #4
 800ce5a:	6029      	str	r1, [r5, #0]
 800ce5c:	d501      	bpl.n	800ce62 <_printf_i+0xbe>
 800ce5e:	681e      	ldr	r6, [r3, #0]
 800ce60:	e003      	b.n	800ce6a <_printf_i+0xc6>
 800ce62:	0646      	lsls	r6, r0, #25
 800ce64:	d5fb      	bpl.n	800ce5e <_printf_i+0xba>
 800ce66:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ce6a:	2e00      	cmp	r6, #0
 800ce6c:	da03      	bge.n	800ce76 <_printf_i+0xd2>
 800ce6e:	232d      	movs	r3, #45	; 0x2d
 800ce70:	4276      	negs	r6, r6
 800ce72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce76:	485a      	ldr	r0, [pc, #360]	; (800cfe0 <_printf_i+0x23c>)
 800ce78:	230a      	movs	r3, #10
 800ce7a:	e012      	b.n	800cea2 <_printf_i+0xfe>
 800ce7c:	682b      	ldr	r3, [r5, #0]
 800ce7e:	6820      	ldr	r0, [r4, #0]
 800ce80:	1d19      	adds	r1, r3, #4
 800ce82:	6029      	str	r1, [r5, #0]
 800ce84:	0605      	lsls	r5, r0, #24
 800ce86:	d501      	bpl.n	800ce8c <_printf_i+0xe8>
 800ce88:	681e      	ldr	r6, [r3, #0]
 800ce8a:	e002      	b.n	800ce92 <_printf_i+0xee>
 800ce8c:	0641      	lsls	r1, r0, #25
 800ce8e:	d5fb      	bpl.n	800ce88 <_printf_i+0xe4>
 800ce90:	881e      	ldrh	r6, [r3, #0]
 800ce92:	4853      	ldr	r0, [pc, #332]	; (800cfe0 <_printf_i+0x23c>)
 800ce94:	2f6f      	cmp	r7, #111	; 0x6f
 800ce96:	bf0c      	ite	eq
 800ce98:	2308      	moveq	r3, #8
 800ce9a:	230a      	movne	r3, #10
 800ce9c:	2100      	movs	r1, #0
 800ce9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cea2:	6865      	ldr	r5, [r4, #4]
 800cea4:	60a5      	str	r5, [r4, #8]
 800cea6:	2d00      	cmp	r5, #0
 800cea8:	bfa2      	ittt	ge
 800ceaa:	6821      	ldrge	r1, [r4, #0]
 800ceac:	f021 0104 	bicge.w	r1, r1, #4
 800ceb0:	6021      	strge	r1, [r4, #0]
 800ceb2:	b90e      	cbnz	r6, 800ceb8 <_printf_i+0x114>
 800ceb4:	2d00      	cmp	r5, #0
 800ceb6:	d04b      	beq.n	800cf50 <_printf_i+0x1ac>
 800ceb8:	4615      	mov	r5, r2
 800ceba:	fbb6 f1f3 	udiv	r1, r6, r3
 800cebe:	fb03 6711 	mls	r7, r3, r1, r6
 800cec2:	5dc7      	ldrb	r7, [r0, r7]
 800cec4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cec8:	4637      	mov	r7, r6
 800ceca:	42bb      	cmp	r3, r7
 800cecc:	460e      	mov	r6, r1
 800cece:	d9f4      	bls.n	800ceba <_printf_i+0x116>
 800ced0:	2b08      	cmp	r3, #8
 800ced2:	d10b      	bne.n	800ceec <_printf_i+0x148>
 800ced4:	6823      	ldr	r3, [r4, #0]
 800ced6:	07de      	lsls	r6, r3, #31
 800ced8:	d508      	bpl.n	800ceec <_printf_i+0x148>
 800ceda:	6923      	ldr	r3, [r4, #16]
 800cedc:	6861      	ldr	r1, [r4, #4]
 800cede:	4299      	cmp	r1, r3
 800cee0:	bfde      	ittt	le
 800cee2:	2330      	movle	r3, #48	; 0x30
 800cee4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cee8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ceec:	1b52      	subs	r2, r2, r5
 800ceee:	6122      	str	r2, [r4, #16]
 800cef0:	f8cd a000 	str.w	sl, [sp]
 800cef4:	464b      	mov	r3, r9
 800cef6:	aa03      	add	r2, sp, #12
 800cef8:	4621      	mov	r1, r4
 800cefa:	4640      	mov	r0, r8
 800cefc:	f7ff fee4 	bl	800ccc8 <_printf_common>
 800cf00:	3001      	adds	r0, #1
 800cf02:	d14a      	bne.n	800cf9a <_printf_i+0x1f6>
 800cf04:	f04f 30ff 	mov.w	r0, #4294967295
 800cf08:	b004      	add	sp, #16
 800cf0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf0e:	6823      	ldr	r3, [r4, #0]
 800cf10:	f043 0320 	orr.w	r3, r3, #32
 800cf14:	6023      	str	r3, [r4, #0]
 800cf16:	4833      	ldr	r0, [pc, #204]	; (800cfe4 <_printf_i+0x240>)
 800cf18:	2778      	movs	r7, #120	; 0x78
 800cf1a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800cf1e:	6823      	ldr	r3, [r4, #0]
 800cf20:	6829      	ldr	r1, [r5, #0]
 800cf22:	061f      	lsls	r7, r3, #24
 800cf24:	f851 6b04 	ldr.w	r6, [r1], #4
 800cf28:	d402      	bmi.n	800cf30 <_printf_i+0x18c>
 800cf2a:	065f      	lsls	r7, r3, #25
 800cf2c:	bf48      	it	mi
 800cf2e:	b2b6      	uxthmi	r6, r6
 800cf30:	07df      	lsls	r7, r3, #31
 800cf32:	bf48      	it	mi
 800cf34:	f043 0320 	orrmi.w	r3, r3, #32
 800cf38:	6029      	str	r1, [r5, #0]
 800cf3a:	bf48      	it	mi
 800cf3c:	6023      	strmi	r3, [r4, #0]
 800cf3e:	b91e      	cbnz	r6, 800cf48 <_printf_i+0x1a4>
 800cf40:	6823      	ldr	r3, [r4, #0]
 800cf42:	f023 0320 	bic.w	r3, r3, #32
 800cf46:	6023      	str	r3, [r4, #0]
 800cf48:	2310      	movs	r3, #16
 800cf4a:	e7a7      	b.n	800ce9c <_printf_i+0xf8>
 800cf4c:	4824      	ldr	r0, [pc, #144]	; (800cfe0 <_printf_i+0x23c>)
 800cf4e:	e7e4      	b.n	800cf1a <_printf_i+0x176>
 800cf50:	4615      	mov	r5, r2
 800cf52:	e7bd      	b.n	800ced0 <_printf_i+0x12c>
 800cf54:	682b      	ldr	r3, [r5, #0]
 800cf56:	6826      	ldr	r6, [r4, #0]
 800cf58:	6961      	ldr	r1, [r4, #20]
 800cf5a:	1d18      	adds	r0, r3, #4
 800cf5c:	6028      	str	r0, [r5, #0]
 800cf5e:	0635      	lsls	r5, r6, #24
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	d501      	bpl.n	800cf68 <_printf_i+0x1c4>
 800cf64:	6019      	str	r1, [r3, #0]
 800cf66:	e002      	b.n	800cf6e <_printf_i+0x1ca>
 800cf68:	0670      	lsls	r0, r6, #25
 800cf6a:	d5fb      	bpl.n	800cf64 <_printf_i+0x1c0>
 800cf6c:	8019      	strh	r1, [r3, #0]
 800cf6e:	2300      	movs	r3, #0
 800cf70:	6123      	str	r3, [r4, #16]
 800cf72:	4615      	mov	r5, r2
 800cf74:	e7bc      	b.n	800cef0 <_printf_i+0x14c>
 800cf76:	682b      	ldr	r3, [r5, #0]
 800cf78:	1d1a      	adds	r2, r3, #4
 800cf7a:	602a      	str	r2, [r5, #0]
 800cf7c:	681d      	ldr	r5, [r3, #0]
 800cf7e:	6862      	ldr	r2, [r4, #4]
 800cf80:	2100      	movs	r1, #0
 800cf82:	4628      	mov	r0, r5
 800cf84:	f7f3 f93c 	bl	8000200 <memchr>
 800cf88:	b108      	cbz	r0, 800cf8e <_printf_i+0x1ea>
 800cf8a:	1b40      	subs	r0, r0, r5
 800cf8c:	6060      	str	r0, [r4, #4]
 800cf8e:	6863      	ldr	r3, [r4, #4]
 800cf90:	6123      	str	r3, [r4, #16]
 800cf92:	2300      	movs	r3, #0
 800cf94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cf98:	e7aa      	b.n	800cef0 <_printf_i+0x14c>
 800cf9a:	6923      	ldr	r3, [r4, #16]
 800cf9c:	462a      	mov	r2, r5
 800cf9e:	4649      	mov	r1, r9
 800cfa0:	4640      	mov	r0, r8
 800cfa2:	47d0      	blx	sl
 800cfa4:	3001      	adds	r0, #1
 800cfa6:	d0ad      	beq.n	800cf04 <_printf_i+0x160>
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	079b      	lsls	r3, r3, #30
 800cfac:	d413      	bmi.n	800cfd6 <_printf_i+0x232>
 800cfae:	68e0      	ldr	r0, [r4, #12]
 800cfb0:	9b03      	ldr	r3, [sp, #12]
 800cfb2:	4298      	cmp	r0, r3
 800cfb4:	bfb8      	it	lt
 800cfb6:	4618      	movlt	r0, r3
 800cfb8:	e7a6      	b.n	800cf08 <_printf_i+0x164>
 800cfba:	2301      	movs	r3, #1
 800cfbc:	4632      	mov	r2, r6
 800cfbe:	4649      	mov	r1, r9
 800cfc0:	4640      	mov	r0, r8
 800cfc2:	47d0      	blx	sl
 800cfc4:	3001      	adds	r0, #1
 800cfc6:	d09d      	beq.n	800cf04 <_printf_i+0x160>
 800cfc8:	3501      	adds	r5, #1
 800cfca:	68e3      	ldr	r3, [r4, #12]
 800cfcc:	9903      	ldr	r1, [sp, #12]
 800cfce:	1a5b      	subs	r3, r3, r1
 800cfd0:	42ab      	cmp	r3, r5
 800cfd2:	dcf2      	bgt.n	800cfba <_printf_i+0x216>
 800cfd4:	e7eb      	b.n	800cfae <_printf_i+0x20a>
 800cfd6:	2500      	movs	r5, #0
 800cfd8:	f104 0619 	add.w	r6, r4, #25
 800cfdc:	e7f5      	b.n	800cfca <_printf_i+0x226>
 800cfde:	bf00      	nop
 800cfe0:	08011612 	.word	0x08011612
 800cfe4:	08011623 	.word	0x08011623

0800cfe8 <std>:
 800cfe8:	2300      	movs	r3, #0
 800cfea:	b510      	push	{r4, lr}
 800cfec:	4604      	mov	r4, r0
 800cfee:	e9c0 3300 	strd	r3, r3, [r0]
 800cff2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cff6:	6083      	str	r3, [r0, #8]
 800cff8:	8181      	strh	r1, [r0, #12]
 800cffa:	6643      	str	r3, [r0, #100]	; 0x64
 800cffc:	81c2      	strh	r2, [r0, #14]
 800cffe:	6183      	str	r3, [r0, #24]
 800d000:	4619      	mov	r1, r3
 800d002:	2208      	movs	r2, #8
 800d004:	305c      	adds	r0, #92	; 0x5c
 800d006:	f000 fa53 	bl	800d4b0 <memset>
 800d00a:	4b0d      	ldr	r3, [pc, #52]	; (800d040 <std+0x58>)
 800d00c:	6263      	str	r3, [r4, #36]	; 0x24
 800d00e:	4b0d      	ldr	r3, [pc, #52]	; (800d044 <std+0x5c>)
 800d010:	62a3      	str	r3, [r4, #40]	; 0x28
 800d012:	4b0d      	ldr	r3, [pc, #52]	; (800d048 <std+0x60>)
 800d014:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d016:	4b0d      	ldr	r3, [pc, #52]	; (800d04c <std+0x64>)
 800d018:	6323      	str	r3, [r4, #48]	; 0x30
 800d01a:	4b0d      	ldr	r3, [pc, #52]	; (800d050 <std+0x68>)
 800d01c:	6224      	str	r4, [r4, #32]
 800d01e:	429c      	cmp	r4, r3
 800d020:	d006      	beq.n	800d030 <std+0x48>
 800d022:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d026:	4294      	cmp	r4, r2
 800d028:	d002      	beq.n	800d030 <std+0x48>
 800d02a:	33d0      	adds	r3, #208	; 0xd0
 800d02c:	429c      	cmp	r4, r3
 800d02e:	d105      	bne.n	800d03c <std+0x54>
 800d030:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d038:	f000 badc 	b.w	800d5f4 <__retarget_lock_init_recursive>
 800d03c:	bd10      	pop	{r4, pc}
 800d03e:	bf00      	nop
 800d040:	0800d2cd 	.word	0x0800d2cd
 800d044:	0800d2ef 	.word	0x0800d2ef
 800d048:	0800d327 	.word	0x0800d327
 800d04c:	0800d34b 	.word	0x0800d34b
 800d050:	20019d8c 	.word	0x20019d8c

0800d054 <stdio_exit_handler>:
 800d054:	4a02      	ldr	r2, [pc, #8]	; (800d060 <stdio_exit_handler+0xc>)
 800d056:	4903      	ldr	r1, [pc, #12]	; (800d064 <stdio_exit_handler+0x10>)
 800d058:	4803      	ldr	r0, [pc, #12]	; (800d068 <stdio_exit_handler+0x14>)
 800d05a:	f000 b869 	b.w	800d130 <_fwalk_sglue>
 800d05e:	bf00      	nop
 800d060:	200008a4 	.word	0x200008a4
 800d064:	0800efc1 	.word	0x0800efc1
 800d068:	200008b0 	.word	0x200008b0

0800d06c <cleanup_stdio>:
 800d06c:	6841      	ldr	r1, [r0, #4]
 800d06e:	4b0c      	ldr	r3, [pc, #48]	; (800d0a0 <cleanup_stdio+0x34>)
 800d070:	4299      	cmp	r1, r3
 800d072:	b510      	push	{r4, lr}
 800d074:	4604      	mov	r4, r0
 800d076:	d001      	beq.n	800d07c <cleanup_stdio+0x10>
 800d078:	f001 ffa2 	bl	800efc0 <_fflush_r>
 800d07c:	68a1      	ldr	r1, [r4, #8]
 800d07e:	4b09      	ldr	r3, [pc, #36]	; (800d0a4 <cleanup_stdio+0x38>)
 800d080:	4299      	cmp	r1, r3
 800d082:	d002      	beq.n	800d08a <cleanup_stdio+0x1e>
 800d084:	4620      	mov	r0, r4
 800d086:	f001 ff9b 	bl	800efc0 <_fflush_r>
 800d08a:	68e1      	ldr	r1, [r4, #12]
 800d08c:	4b06      	ldr	r3, [pc, #24]	; (800d0a8 <cleanup_stdio+0x3c>)
 800d08e:	4299      	cmp	r1, r3
 800d090:	d004      	beq.n	800d09c <cleanup_stdio+0x30>
 800d092:	4620      	mov	r0, r4
 800d094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d098:	f001 bf92 	b.w	800efc0 <_fflush_r>
 800d09c:	bd10      	pop	{r4, pc}
 800d09e:	bf00      	nop
 800d0a0:	20019d8c 	.word	0x20019d8c
 800d0a4:	20019df4 	.word	0x20019df4
 800d0a8:	20019e5c 	.word	0x20019e5c

0800d0ac <global_stdio_init.part.0>:
 800d0ac:	b510      	push	{r4, lr}
 800d0ae:	4b0b      	ldr	r3, [pc, #44]	; (800d0dc <global_stdio_init.part.0+0x30>)
 800d0b0:	4c0b      	ldr	r4, [pc, #44]	; (800d0e0 <global_stdio_init.part.0+0x34>)
 800d0b2:	4a0c      	ldr	r2, [pc, #48]	; (800d0e4 <global_stdio_init.part.0+0x38>)
 800d0b4:	601a      	str	r2, [r3, #0]
 800d0b6:	4620      	mov	r0, r4
 800d0b8:	2200      	movs	r2, #0
 800d0ba:	2104      	movs	r1, #4
 800d0bc:	f7ff ff94 	bl	800cfe8 <std>
 800d0c0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d0c4:	2201      	movs	r2, #1
 800d0c6:	2109      	movs	r1, #9
 800d0c8:	f7ff ff8e 	bl	800cfe8 <std>
 800d0cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d0d0:	2202      	movs	r2, #2
 800d0d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0d6:	2112      	movs	r1, #18
 800d0d8:	f7ff bf86 	b.w	800cfe8 <std>
 800d0dc:	20019ec4 	.word	0x20019ec4
 800d0e0:	20019d8c 	.word	0x20019d8c
 800d0e4:	0800d055 	.word	0x0800d055

0800d0e8 <__sfp_lock_acquire>:
 800d0e8:	4801      	ldr	r0, [pc, #4]	; (800d0f0 <__sfp_lock_acquire+0x8>)
 800d0ea:	f000 ba84 	b.w	800d5f6 <__retarget_lock_acquire_recursive>
 800d0ee:	bf00      	nop
 800d0f0:	20019ecd 	.word	0x20019ecd

0800d0f4 <__sfp_lock_release>:
 800d0f4:	4801      	ldr	r0, [pc, #4]	; (800d0fc <__sfp_lock_release+0x8>)
 800d0f6:	f000 ba7f 	b.w	800d5f8 <__retarget_lock_release_recursive>
 800d0fa:	bf00      	nop
 800d0fc:	20019ecd 	.word	0x20019ecd

0800d100 <__sinit>:
 800d100:	b510      	push	{r4, lr}
 800d102:	4604      	mov	r4, r0
 800d104:	f7ff fff0 	bl	800d0e8 <__sfp_lock_acquire>
 800d108:	6a23      	ldr	r3, [r4, #32]
 800d10a:	b11b      	cbz	r3, 800d114 <__sinit+0x14>
 800d10c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d110:	f7ff bff0 	b.w	800d0f4 <__sfp_lock_release>
 800d114:	4b04      	ldr	r3, [pc, #16]	; (800d128 <__sinit+0x28>)
 800d116:	6223      	str	r3, [r4, #32]
 800d118:	4b04      	ldr	r3, [pc, #16]	; (800d12c <__sinit+0x2c>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d1f5      	bne.n	800d10c <__sinit+0xc>
 800d120:	f7ff ffc4 	bl	800d0ac <global_stdio_init.part.0>
 800d124:	e7f2      	b.n	800d10c <__sinit+0xc>
 800d126:	bf00      	nop
 800d128:	0800d06d 	.word	0x0800d06d
 800d12c:	20019ec4 	.word	0x20019ec4

0800d130 <_fwalk_sglue>:
 800d130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d134:	4607      	mov	r7, r0
 800d136:	4688      	mov	r8, r1
 800d138:	4614      	mov	r4, r2
 800d13a:	2600      	movs	r6, #0
 800d13c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d140:	f1b9 0901 	subs.w	r9, r9, #1
 800d144:	d505      	bpl.n	800d152 <_fwalk_sglue+0x22>
 800d146:	6824      	ldr	r4, [r4, #0]
 800d148:	2c00      	cmp	r4, #0
 800d14a:	d1f7      	bne.n	800d13c <_fwalk_sglue+0xc>
 800d14c:	4630      	mov	r0, r6
 800d14e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d152:	89ab      	ldrh	r3, [r5, #12]
 800d154:	2b01      	cmp	r3, #1
 800d156:	d907      	bls.n	800d168 <_fwalk_sglue+0x38>
 800d158:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d15c:	3301      	adds	r3, #1
 800d15e:	d003      	beq.n	800d168 <_fwalk_sglue+0x38>
 800d160:	4629      	mov	r1, r5
 800d162:	4638      	mov	r0, r7
 800d164:	47c0      	blx	r8
 800d166:	4306      	orrs	r6, r0
 800d168:	3568      	adds	r5, #104	; 0x68
 800d16a:	e7e9      	b.n	800d140 <_fwalk_sglue+0x10>

0800d16c <_puts_r>:
 800d16c:	6a03      	ldr	r3, [r0, #32]
 800d16e:	b570      	push	{r4, r5, r6, lr}
 800d170:	6884      	ldr	r4, [r0, #8]
 800d172:	4605      	mov	r5, r0
 800d174:	460e      	mov	r6, r1
 800d176:	b90b      	cbnz	r3, 800d17c <_puts_r+0x10>
 800d178:	f7ff ffc2 	bl	800d100 <__sinit>
 800d17c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d17e:	07db      	lsls	r3, r3, #31
 800d180:	d405      	bmi.n	800d18e <_puts_r+0x22>
 800d182:	89a3      	ldrh	r3, [r4, #12]
 800d184:	0598      	lsls	r0, r3, #22
 800d186:	d402      	bmi.n	800d18e <_puts_r+0x22>
 800d188:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d18a:	f000 fa34 	bl	800d5f6 <__retarget_lock_acquire_recursive>
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	0719      	lsls	r1, r3, #28
 800d192:	d513      	bpl.n	800d1bc <_puts_r+0x50>
 800d194:	6923      	ldr	r3, [r4, #16]
 800d196:	b18b      	cbz	r3, 800d1bc <_puts_r+0x50>
 800d198:	3e01      	subs	r6, #1
 800d19a:	68a3      	ldr	r3, [r4, #8]
 800d19c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d1a0:	3b01      	subs	r3, #1
 800d1a2:	60a3      	str	r3, [r4, #8]
 800d1a4:	b9e9      	cbnz	r1, 800d1e2 <_puts_r+0x76>
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	da2e      	bge.n	800d208 <_puts_r+0x9c>
 800d1aa:	4622      	mov	r2, r4
 800d1ac:	210a      	movs	r1, #10
 800d1ae:	4628      	mov	r0, r5
 800d1b0:	f000 f8cf 	bl	800d352 <__swbuf_r>
 800d1b4:	3001      	adds	r0, #1
 800d1b6:	d007      	beq.n	800d1c8 <_puts_r+0x5c>
 800d1b8:	250a      	movs	r5, #10
 800d1ba:	e007      	b.n	800d1cc <_puts_r+0x60>
 800d1bc:	4621      	mov	r1, r4
 800d1be:	4628      	mov	r0, r5
 800d1c0:	f000 f904 	bl	800d3cc <__swsetup_r>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d0e7      	beq.n	800d198 <_puts_r+0x2c>
 800d1c8:	f04f 35ff 	mov.w	r5, #4294967295
 800d1cc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d1ce:	07da      	lsls	r2, r3, #31
 800d1d0:	d405      	bmi.n	800d1de <_puts_r+0x72>
 800d1d2:	89a3      	ldrh	r3, [r4, #12]
 800d1d4:	059b      	lsls	r3, r3, #22
 800d1d6:	d402      	bmi.n	800d1de <_puts_r+0x72>
 800d1d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d1da:	f000 fa0d 	bl	800d5f8 <__retarget_lock_release_recursive>
 800d1de:	4628      	mov	r0, r5
 800d1e0:	bd70      	pop	{r4, r5, r6, pc}
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	da04      	bge.n	800d1f0 <_puts_r+0x84>
 800d1e6:	69a2      	ldr	r2, [r4, #24]
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	dc06      	bgt.n	800d1fa <_puts_r+0x8e>
 800d1ec:	290a      	cmp	r1, #10
 800d1ee:	d004      	beq.n	800d1fa <_puts_r+0x8e>
 800d1f0:	6823      	ldr	r3, [r4, #0]
 800d1f2:	1c5a      	adds	r2, r3, #1
 800d1f4:	6022      	str	r2, [r4, #0]
 800d1f6:	7019      	strb	r1, [r3, #0]
 800d1f8:	e7cf      	b.n	800d19a <_puts_r+0x2e>
 800d1fa:	4622      	mov	r2, r4
 800d1fc:	4628      	mov	r0, r5
 800d1fe:	f000 f8a8 	bl	800d352 <__swbuf_r>
 800d202:	3001      	adds	r0, #1
 800d204:	d1c9      	bne.n	800d19a <_puts_r+0x2e>
 800d206:	e7df      	b.n	800d1c8 <_puts_r+0x5c>
 800d208:	6823      	ldr	r3, [r4, #0]
 800d20a:	250a      	movs	r5, #10
 800d20c:	1c5a      	adds	r2, r3, #1
 800d20e:	6022      	str	r2, [r4, #0]
 800d210:	701d      	strb	r5, [r3, #0]
 800d212:	e7db      	b.n	800d1cc <_puts_r+0x60>

0800d214 <puts>:
 800d214:	4b02      	ldr	r3, [pc, #8]	; (800d220 <puts+0xc>)
 800d216:	4601      	mov	r1, r0
 800d218:	6818      	ldr	r0, [r3, #0]
 800d21a:	f7ff bfa7 	b.w	800d16c <_puts_r>
 800d21e:	bf00      	nop
 800d220:	200008fc 	.word	0x200008fc

0800d224 <sniprintf>:
 800d224:	b40c      	push	{r2, r3}
 800d226:	b530      	push	{r4, r5, lr}
 800d228:	4b17      	ldr	r3, [pc, #92]	; (800d288 <sniprintf+0x64>)
 800d22a:	1e0c      	subs	r4, r1, #0
 800d22c:	681d      	ldr	r5, [r3, #0]
 800d22e:	b09d      	sub	sp, #116	; 0x74
 800d230:	da08      	bge.n	800d244 <sniprintf+0x20>
 800d232:	238b      	movs	r3, #139	; 0x8b
 800d234:	602b      	str	r3, [r5, #0]
 800d236:	f04f 30ff 	mov.w	r0, #4294967295
 800d23a:	b01d      	add	sp, #116	; 0x74
 800d23c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d240:	b002      	add	sp, #8
 800d242:	4770      	bx	lr
 800d244:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d248:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d24c:	bf14      	ite	ne
 800d24e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d252:	4623      	moveq	r3, r4
 800d254:	9304      	str	r3, [sp, #16]
 800d256:	9307      	str	r3, [sp, #28]
 800d258:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d25c:	9002      	str	r0, [sp, #8]
 800d25e:	9006      	str	r0, [sp, #24]
 800d260:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d264:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d266:	ab21      	add	r3, sp, #132	; 0x84
 800d268:	a902      	add	r1, sp, #8
 800d26a:	4628      	mov	r0, r5
 800d26c:	9301      	str	r3, [sp, #4]
 800d26e:	f001 fd23 	bl	800ecb8 <_svfiprintf_r>
 800d272:	1c43      	adds	r3, r0, #1
 800d274:	bfbc      	itt	lt
 800d276:	238b      	movlt	r3, #139	; 0x8b
 800d278:	602b      	strlt	r3, [r5, #0]
 800d27a:	2c00      	cmp	r4, #0
 800d27c:	d0dd      	beq.n	800d23a <sniprintf+0x16>
 800d27e:	9b02      	ldr	r3, [sp, #8]
 800d280:	2200      	movs	r2, #0
 800d282:	701a      	strb	r2, [r3, #0]
 800d284:	e7d9      	b.n	800d23a <sniprintf+0x16>
 800d286:	bf00      	nop
 800d288:	200008fc 	.word	0x200008fc

0800d28c <siprintf>:
 800d28c:	b40e      	push	{r1, r2, r3}
 800d28e:	b500      	push	{lr}
 800d290:	b09c      	sub	sp, #112	; 0x70
 800d292:	ab1d      	add	r3, sp, #116	; 0x74
 800d294:	9002      	str	r0, [sp, #8]
 800d296:	9006      	str	r0, [sp, #24]
 800d298:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d29c:	4809      	ldr	r0, [pc, #36]	; (800d2c4 <siprintf+0x38>)
 800d29e:	9107      	str	r1, [sp, #28]
 800d2a0:	9104      	str	r1, [sp, #16]
 800d2a2:	4909      	ldr	r1, [pc, #36]	; (800d2c8 <siprintf+0x3c>)
 800d2a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2a8:	9105      	str	r1, [sp, #20]
 800d2aa:	6800      	ldr	r0, [r0, #0]
 800d2ac:	9301      	str	r3, [sp, #4]
 800d2ae:	a902      	add	r1, sp, #8
 800d2b0:	f001 fd02 	bl	800ecb8 <_svfiprintf_r>
 800d2b4:	9b02      	ldr	r3, [sp, #8]
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	701a      	strb	r2, [r3, #0]
 800d2ba:	b01c      	add	sp, #112	; 0x70
 800d2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2c0:	b003      	add	sp, #12
 800d2c2:	4770      	bx	lr
 800d2c4:	200008fc 	.word	0x200008fc
 800d2c8:	ffff0208 	.word	0xffff0208

0800d2cc <__sread>:
 800d2cc:	b510      	push	{r4, lr}
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2d4:	f000 f940 	bl	800d558 <_read_r>
 800d2d8:	2800      	cmp	r0, #0
 800d2da:	bfab      	itete	ge
 800d2dc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d2de:	89a3      	ldrhlt	r3, [r4, #12]
 800d2e0:	181b      	addge	r3, r3, r0
 800d2e2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d2e6:	bfac      	ite	ge
 800d2e8:	6563      	strge	r3, [r4, #84]	; 0x54
 800d2ea:	81a3      	strhlt	r3, [r4, #12]
 800d2ec:	bd10      	pop	{r4, pc}

0800d2ee <__swrite>:
 800d2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2f2:	461f      	mov	r7, r3
 800d2f4:	898b      	ldrh	r3, [r1, #12]
 800d2f6:	05db      	lsls	r3, r3, #23
 800d2f8:	4605      	mov	r5, r0
 800d2fa:	460c      	mov	r4, r1
 800d2fc:	4616      	mov	r6, r2
 800d2fe:	d505      	bpl.n	800d30c <__swrite+0x1e>
 800d300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d304:	2302      	movs	r3, #2
 800d306:	2200      	movs	r2, #0
 800d308:	f000 f914 	bl	800d534 <_lseek_r>
 800d30c:	89a3      	ldrh	r3, [r4, #12]
 800d30e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d316:	81a3      	strh	r3, [r4, #12]
 800d318:	4632      	mov	r2, r6
 800d31a:	463b      	mov	r3, r7
 800d31c:	4628      	mov	r0, r5
 800d31e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d322:	f000 b92b 	b.w	800d57c <_write_r>

0800d326 <__sseek>:
 800d326:	b510      	push	{r4, lr}
 800d328:	460c      	mov	r4, r1
 800d32a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d32e:	f000 f901 	bl	800d534 <_lseek_r>
 800d332:	1c43      	adds	r3, r0, #1
 800d334:	89a3      	ldrh	r3, [r4, #12]
 800d336:	bf15      	itete	ne
 800d338:	6560      	strne	r0, [r4, #84]	; 0x54
 800d33a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d33e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d342:	81a3      	strheq	r3, [r4, #12]
 800d344:	bf18      	it	ne
 800d346:	81a3      	strhne	r3, [r4, #12]
 800d348:	bd10      	pop	{r4, pc}

0800d34a <__sclose>:
 800d34a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d34e:	f000 b8e1 	b.w	800d514 <_close_r>

0800d352 <__swbuf_r>:
 800d352:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d354:	460e      	mov	r6, r1
 800d356:	4614      	mov	r4, r2
 800d358:	4605      	mov	r5, r0
 800d35a:	b118      	cbz	r0, 800d364 <__swbuf_r+0x12>
 800d35c:	6a03      	ldr	r3, [r0, #32]
 800d35e:	b90b      	cbnz	r3, 800d364 <__swbuf_r+0x12>
 800d360:	f7ff fece 	bl	800d100 <__sinit>
 800d364:	69a3      	ldr	r3, [r4, #24]
 800d366:	60a3      	str	r3, [r4, #8]
 800d368:	89a3      	ldrh	r3, [r4, #12]
 800d36a:	071a      	lsls	r2, r3, #28
 800d36c:	d525      	bpl.n	800d3ba <__swbuf_r+0x68>
 800d36e:	6923      	ldr	r3, [r4, #16]
 800d370:	b31b      	cbz	r3, 800d3ba <__swbuf_r+0x68>
 800d372:	6823      	ldr	r3, [r4, #0]
 800d374:	6922      	ldr	r2, [r4, #16]
 800d376:	1a98      	subs	r0, r3, r2
 800d378:	6963      	ldr	r3, [r4, #20]
 800d37a:	b2f6      	uxtb	r6, r6
 800d37c:	4283      	cmp	r3, r0
 800d37e:	4637      	mov	r7, r6
 800d380:	dc04      	bgt.n	800d38c <__swbuf_r+0x3a>
 800d382:	4621      	mov	r1, r4
 800d384:	4628      	mov	r0, r5
 800d386:	f001 fe1b 	bl	800efc0 <_fflush_r>
 800d38a:	b9e0      	cbnz	r0, 800d3c6 <__swbuf_r+0x74>
 800d38c:	68a3      	ldr	r3, [r4, #8]
 800d38e:	3b01      	subs	r3, #1
 800d390:	60a3      	str	r3, [r4, #8]
 800d392:	6823      	ldr	r3, [r4, #0]
 800d394:	1c5a      	adds	r2, r3, #1
 800d396:	6022      	str	r2, [r4, #0]
 800d398:	701e      	strb	r6, [r3, #0]
 800d39a:	6962      	ldr	r2, [r4, #20]
 800d39c:	1c43      	adds	r3, r0, #1
 800d39e:	429a      	cmp	r2, r3
 800d3a0:	d004      	beq.n	800d3ac <__swbuf_r+0x5a>
 800d3a2:	89a3      	ldrh	r3, [r4, #12]
 800d3a4:	07db      	lsls	r3, r3, #31
 800d3a6:	d506      	bpl.n	800d3b6 <__swbuf_r+0x64>
 800d3a8:	2e0a      	cmp	r6, #10
 800d3aa:	d104      	bne.n	800d3b6 <__swbuf_r+0x64>
 800d3ac:	4621      	mov	r1, r4
 800d3ae:	4628      	mov	r0, r5
 800d3b0:	f001 fe06 	bl	800efc0 <_fflush_r>
 800d3b4:	b938      	cbnz	r0, 800d3c6 <__swbuf_r+0x74>
 800d3b6:	4638      	mov	r0, r7
 800d3b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3ba:	4621      	mov	r1, r4
 800d3bc:	4628      	mov	r0, r5
 800d3be:	f000 f805 	bl	800d3cc <__swsetup_r>
 800d3c2:	2800      	cmp	r0, #0
 800d3c4:	d0d5      	beq.n	800d372 <__swbuf_r+0x20>
 800d3c6:	f04f 37ff 	mov.w	r7, #4294967295
 800d3ca:	e7f4      	b.n	800d3b6 <__swbuf_r+0x64>

0800d3cc <__swsetup_r>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	4b2a      	ldr	r3, [pc, #168]	; (800d478 <__swsetup_r+0xac>)
 800d3d0:	4605      	mov	r5, r0
 800d3d2:	6818      	ldr	r0, [r3, #0]
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	b118      	cbz	r0, 800d3e0 <__swsetup_r+0x14>
 800d3d8:	6a03      	ldr	r3, [r0, #32]
 800d3da:	b90b      	cbnz	r3, 800d3e0 <__swsetup_r+0x14>
 800d3dc:	f7ff fe90 	bl	800d100 <__sinit>
 800d3e0:	89a3      	ldrh	r3, [r4, #12]
 800d3e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d3e6:	0718      	lsls	r0, r3, #28
 800d3e8:	d422      	bmi.n	800d430 <__swsetup_r+0x64>
 800d3ea:	06d9      	lsls	r1, r3, #27
 800d3ec:	d407      	bmi.n	800d3fe <__swsetup_r+0x32>
 800d3ee:	2309      	movs	r3, #9
 800d3f0:	602b      	str	r3, [r5, #0]
 800d3f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d3f6:	81a3      	strh	r3, [r4, #12]
 800d3f8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3fc:	e034      	b.n	800d468 <__swsetup_r+0x9c>
 800d3fe:	0758      	lsls	r0, r3, #29
 800d400:	d512      	bpl.n	800d428 <__swsetup_r+0x5c>
 800d402:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d404:	b141      	cbz	r1, 800d418 <__swsetup_r+0x4c>
 800d406:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d40a:	4299      	cmp	r1, r3
 800d40c:	d002      	beq.n	800d414 <__swsetup_r+0x48>
 800d40e:	4628      	mov	r0, r5
 800d410:	f000 ff7c 	bl	800e30c <_free_r>
 800d414:	2300      	movs	r3, #0
 800d416:	6363      	str	r3, [r4, #52]	; 0x34
 800d418:	89a3      	ldrh	r3, [r4, #12]
 800d41a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	2300      	movs	r3, #0
 800d422:	6063      	str	r3, [r4, #4]
 800d424:	6923      	ldr	r3, [r4, #16]
 800d426:	6023      	str	r3, [r4, #0]
 800d428:	89a3      	ldrh	r3, [r4, #12]
 800d42a:	f043 0308 	orr.w	r3, r3, #8
 800d42e:	81a3      	strh	r3, [r4, #12]
 800d430:	6923      	ldr	r3, [r4, #16]
 800d432:	b94b      	cbnz	r3, 800d448 <__swsetup_r+0x7c>
 800d434:	89a3      	ldrh	r3, [r4, #12]
 800d436:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d43a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d43e:	d003      	beq.n	800d448 <__swsetup_r+0x7c>
 800d440:	4621      	mov	r1, r4
 800d442:	4628      	mov	r0, r5
 800d444:	f001 fe0a 	bl	800f05c <__smakebuf_r>
 800d448:	89a0      	ldrh	r0, [r4, #12]
 800d44a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d44e:	f010 0301 	ands.w	r3, r0, #1
 800d452:	d00a      	beq.n	800d46a <__swsetup_r+0x9e>
 800d454:	2300      	movs	r3, #0
 800d456:	60a3      	str	r3, [r4, #8]
 800d458:	6963      	ldr	r3, [r4, #20]
 800d45a:	425b      	negs	r3, r3
 800d45c:	61a3      	str	r3, [r4, #24]
 800d45e:	6923      	ldr	r3, [r4, #16]
 800d460:	b943      	cbnz	r3, 800d474 <__swsetup_r+0xa8>
 800d462:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d466:	d1c4      	bne.n	800d3f2 <__swsetup_r+0x26>
 800d468:	bd38      	pop	{r3, r4, r5, pc}
 800d46a:	0781      	lsls	r1, r0, #30
 800d46c:	bf58      	it	pl
 800d46e:	6963      	ldrpl	r3, [r4, #20]
 800d470:	60a3      	str	r3, [r4, #8]
 800d472:	e7f4      	b.n	800d45e <__swsetup_r+0x92>
 800d474:	2000      	movs	r0, #0
 800d476:	e7f7      	b.n	800d468 <__swsetup_r+0x9c>
 800d478:	200008fc 	.word	0x200008fc

0800d47c <memmove>:
 800d47c:	4288      	cmp	r0, r1
 800d47e:	b510      	push	{r4, lr}
 800d480:	eb01 0402 	add.w	r4, r1, r2
 800d484:	d902      	bls.n	800d48c <memmove+0x10>
 800d486:	4284      	cmp	r4, r0
 800d488:	4623      	mov	r3, r4
 800d48a:	d807      	bhi.n	800d49c <memmove+0x20>
 800d48c:	1e43      	subs	r3, r0, #1
 800d48e:	42a1      	cmp	r1, r4
 800d490:	d008      	beq.n	800d4a4 <memmove+0x28>
 800d492:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d496:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d49a:	e7f8      	b.n	800d48e <memmove+0x12>
 800d49c:	4402      	add	r2, r0
 800d49e:	4601      	mov	r1, r0
 800d4a0:	428a      	cmp	r2, r1
 800d4a2:	d100      	bne.n	800d4a6 <memmove+0x2a>
 800d4a4:	bd10      	pop	{r4, pc}
 800d4a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4ae:	e7f7      	b.n	800d4a0 <memmove+0x24>

0800d4b0 <memset>:
 800d4b0:	4402      	add	r2, r0
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	4293      	cmp	r3, r2
 800d4b6:	d100      	bne.n	800d4ba <memset+0xa>
 800d4b8:	4770      	bx	lr
 800d4ba:	f803 1b01 	strb.w	r1, [r3], #1
 800d4be:	e7f9      	b.n	800d4b4 <memset+0x4>

0800d4c0 <strncat>:
 800d4c0:	b530      	push	{r4, r5, lr}
 800d4c2:	4604      	mov	r4, r0
 800d4c4:	7825      	ldrb	r5, [r4, #0]
 800d4c6:	4623      	mov	r3, r4
 800d4c8:	3401      	adds	r4, #1
 800d4ca:	2d00      	cmp	r5, #0
 800d4cc:	d1fa      	bne.n	800d4c4 <strncat+0x4>
 800d4ce:	3a01      	subs	r2, #1
 800d4d0:	d304      	bcc.n	800d4dc <strncat+0x1c>
 800d4d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d4d6:	f803 4b01 	strb.w	r4, [r3], #1
 800d4da:	b904      	cbnz	r4, 800d4de <strncat+0x1e>
 800d4dc:	bd30      	pop	{r4, r5, pc}
 800d4de:	2a00      	cmp	r2, #0
 800d4e0:	d1f5      	bne.n	800d4ce <strncat+0xe>
 800d4e2:	701a      	strb	r2, [r3, #0]
 800d4e4:	e7f3      	b.n	800d4ce <strncat+0xe>

0800d4e6 <strncpy>:
 800d4e6:	b510      	push	{r4, lr}
 800d4e8:	3901      	subs	r1, #1
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	b132      	cbz	r2, 800d4fc <strncpy+0x16>
 800d4ee:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d4f2:	f803 4b01 	strb.w	r4, [r3], #1
 800d4f6:	3a01      	subs	r2, #1
 800d4f8:	2c00      	cmp	r4, #0
 800d4fa:	d1f7      	bne.n	800d4ec <strncpy+0x6>
 800d4fc:	441a      	add	r2, r3
 800d4fe:	2100      	movs	r1, #0
 800d500:	4293      	cmp	r3, r2
 800d502:	d100      	bne.n	800d506 <strncpy+0x20>
 800d504:	bd10      	pop	{r4, pc}
 800d506:	f803 1b01 	strb.w	r1, [r3], #1
 800d50a:	e7f9      	b.n	800d500 <strncpy+0x1a>

0800d50c <_localeconv_r>:
 800d50c:	4800      	ldr	r0, [pc, #0]	; (800d510 <_localeconv_r+0x4>)
 800d50e:	4770      	bx	lr
 800d510:	200009f0 	.word	0x200009f0

0800d514 <_close_r>:
 800d514:	b538      	push	{r3, r4, r5, lr}
 800d516:	4d06      	ldr	r5, [pc, #24]	; (800d530 <_close_r+0x1c>)
 800d518:	2300      	movs	r3, #0
 800d51a:	4604      	mov	r4, r0
 800d51c:	4608      	mov	r0, r1
 800d51e:	602b      	str	r3, [r5, #0]
 800d520:	f7f6 fb71 	bl	8003c06 <_close>
 800d524:	1c43      	adds	r3, r0, #1
 800d526:	d102      	bne.n	800d52e <_close_r+0x1a>
 800d528:	682b      	ldr	r3, [r5, #0]
 800d52a:	b103      	cbz	r3, 800d52e <_close_r+0x1a>
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	bd38      	pop	{r3, r4, r5, pc}
 800d530:	20019ec8 	.word	0x20019ec8

0800d534 <_lseek_r>:
 800d534:	b538      	push	{r3, r4, r5, lr}
 800d536:	4d07      	ldr	r5, [pc, #28]	; (800d554 <_lseek_r+0x20>)
 800d538:	4604      	mov	r4, r0
 800d53a:	4608      	mov	r0, r1
 800d53c:	4611      	mov	r1, r2
 800d53e:	2200      	movs	r2, #0
 800d540:	602a      	str	r2, [r5, #0]
 800d542:	461a      	mov	r2, r3
 800d544:	f7f6 fb86 	bl	8003c54 <_lseek>
 800d548:	1c43      	adds	r3, r0, #1
 800d54a:	d102      	bne.n	800d552 <_lseek_r+0x1e>
 800d54c:	682b      	ldr	r3, [r5, #0]
 800d54e:	b103      	cbz	r3, 800d552 <_lseek_r+0x1e>
 800d550:	6023      	str	r3, [r4, #0]
 800d552:	bd38      	pop	{r3, r4, r5, pc}
 800d554:	20019ec8 	.word	0x20019ec8

0800d558 <_read_r>:
 800d558:	b538      	push	{r3, r4, r5, lr}
 800d55a:	4d07      	ldr	r5, [pc, #28]	; (800d578 <_read_r+0x20>)
 800d55c:	4604      	mov	r4, r0
 800d55e:	4608      	mov	r0, r1
 800d560:	4611      	mov	r1, r2
 800d562:	2200      	movs	r2, #0
 800d564:	602a      	str	r2, [r5, #0]
 800d566:	461a      	mov	r2, r3
 800d568:	f7f6 fb14 	bl	8003b94 <_read>
 800d56c:	1c43      	adds	r3, r0, #1
 800d56e:	d102      	bne.n	800d576 <_read_r+0x1e>
 800d570:	682b      	ldr	r3, [r5, #0]
 800d572:	b103      	cbz	r3, 800d576 <_read_r+0x1e>
 800d574:	6023      	str	r3, [r4, #0]
 800d576:	bd38      	pop	{r3, r4, r5, pc}
 800d578:	20019ec8 	.word	0x20019ec8

0800d57c <_write_r>:
 800d57c:	b538      	push	{r3, r4, r5, lr}
 800d57e:	4d07      	ldr	r5, [pc, #28]	; (800d59c <_write_r+0x20>)
 800d580:	4604      	mov	r4, r0
 800d582:	4608      	mov	r0, r1
 800d584:	4611      	mov	r1, r2
 800d586:	2200      	movs	r2, #0
 800d588:	602a      	str	r2, [r5, #0]
 800d58a:	461a      	mov	r2, r3
 800d58c:	f7f6 fb1f 	bl	8003bce <_write>
 800d590:	1c43      	adds	r3, r0, #1
 800d592:	d102      	bne.n	800d59a <_write_r+0x1e>
 800d594:	682b      	ldr	r3, [r5, #0]
 800d596:	b103      	cbz	r3, 800d59a <_write_r+0x1e>
 800d598:	6023      	str	r3, [r4, #0]
 800d59a:	bd38      	pop	{r3, r4, r5, pc}
 800d59c:	20019ec8 	.word	0x20019ec8

0800d5a0 <__errno>:
 800d5a0:	4b01      	ldr	r3, [pc, #4]	; (800d5a8 <__errno+0x8>)
 800d5a2:	6818      	ldr	r0, [r3, #0]
 800d5a4:	4770      	bx	lr
 800d5a6:	bf00      	nop
 800d5a8:	200008fc 	.word	0x200008fc

0800d5ac <__libc_init_array>:
 800d5ac:	b570      	push	{r4, r5, r6, lr}
 800d5ae:	4d0d      	ldr	r5, [pc, #52]	; (800d5e4 <__libc_init_array+0x38>)
 800d5b0:	4c0d      	ldr	r4, [pc, #52]	; (800d5e8 <__libc_init_array+0x3c>)
 800d5b2:	1b64      	subs	r4, r4, r5
 800d5b4:	10a4      	asrs	r4, r4, #2
 800d5b6:	2600      	movs	r6, #0
 800d5b8:	42a6      	cmp	r6, r4
 800d5ba:	d109      	bne.n	800d5d0 <__libc_init_array+0x24>
 800d5bc:	4d0b      	ldr	r5, [pc, #44]	; (800d5ec <__libc_init_array+0x40>)
 800d5be:	4c0c      	ldr	r4, [pc, #48]	; (800d5f0 <__libc_init_array+0x44>)
 800d5c0:	f001 ffe4 	bl	800f58c <_init>
 800d5c4:	1b64      	subs	r4, r4, r5
 800d5c6:	10a4      	asrs	r4, r4, #2
 800d5c8:	2600      	movs	r6, #0
 800d5ca:	42a6      	cmp	r6, r4
 800d5cc:	d105      	bne.n	800d5da <__libc_init_array+0x2e>
 800d5ce:	bd70      	pop	{r4, r5, r6, pc}
 800d5d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5d4:	4798      	blx	r3
 800d5d6:	3601      	adds	r6, #1
 800d5d8:	e7ee      	b.n	800d5b8 <__libc_init_array+0xc>
 800d5da:	f855 3b04 	ldr.w	r3, [r5], #4
 800d5de:	4798      	blx	r3
 800d5e0:	3601      	adds	r6, #1
 800d5e2:	e7f2      	b.n	800d5ca <__libc_init_array+0x1e>
 800d5e4:	0801197c 	.word	0x0801197c
 800d5e8:	0801197c 	.word	0x0801197c
 800d5ec:	0801197c 	.word	0x0801197c
 800d5f0:	08011980 	.word	0x08011980

0800d5f4 <__retarget_lock_init_recursive>:
 800d5f4:	4770      	bx	lr

0800d5f6 <__retarget_lock_acquire_recursive>:
 800d5f6:	4770      	bx	lr

0800d5f8 <__retarget_lock_release_recursive>:
 800d5f8:	4770      	bx	lr

0800d5fa <memcpy>:
 800d5fa:	440a      	add	r2, r1
 800d5fc:	4291      	cmp	r1, r2
 800d5fe:	f100 33ff 	add.w	r3, r0, #4294967295
 800d602:	d100      	bne.n	800d606 <memcpy+0xc>
 800d604:	4770      	bx	lr
 800d606:	b510      	push	{r4, lr}
 800d608:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d60c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d610:	4291      	cmp	r1, r2
 800d612:	d1f9      	bne.n	800d608 <memcpy+0xe>
 800d614:	bd10      	pop	{r4, pc}

0800d616 <quorem>:
 800d616:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d61a:	6903      	ldr	r3, [r0, #16]
 800d61c:	690c      	ldr	r4, [r1, #16]
 800d61e:	42a3      	cmp	r3, r4
 800d620:	4607      	mov	r7, r0
 800d622:	db7e      	blt.n	800d722 <quorem+0x10c>
 800d624:	3c01      	subs	r4, #1
 800d626:	f101 0814 	add.w	r8, r1, #20
 800d62a:	f100 0514 	add.w	r5, r0, #20
 800d62e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d632:	9301      	str	r3, [sp, #4]
 800d634:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d638:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d63c:	3301      	adds	r3, #1
 800d63e:	429a      	cmp	r2, r3
 800d640:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d644:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d648:	fbb2 f6f3 	udiv	r6, r2, r3
 800d64c:	d331      	bcc.n	800d6b2 <quorem+0x9c>
 800d64e:	f04f 0e00 	mov.w	lr, #0
 800d652:	4640      	mov	r0, r8
 800d654:	46ac      	mov	ip, r5
 800d656:	46f2      	mov	sl, lr
 800d658:	f850 2b04 	ldr.w	r2, [r0], #4
 800d65c:	b293      	uxth	r3, r2
 800d65e:	fb06 e303 	mla	r3, r6, r3, lr
 800d662:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d666:	0c1a      	lsrs	r2, r3, #16
 800d668:	b29b      	uxth	r3, r3
 800d66a:	ebaa 0303 	sub.w	r3, sl, r3
 800d66e:	f8dc a000 	ldr.w	sl, [ip]
 800d672:	fa13 f38a 	uxtah	r3, r3, sl
 800d676:	fb06 220e 	mla	r2, r6, lr, r2
 800d67a:	9300      	str	r3, [sp, #0]
 800d67c:	9b00      	ldr	r3, [sp, #0]
 800d67e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d682:	b292      	uxth	r2, r2
 800d684:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d688:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d68c:	f8bd 3000 	ldrh.w	r3, [sp]
 800d690:	4581      	cmp	r9, r0
 800d692:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d696:	f84c 3b04 	str.w	r3, [ip], #4
 800d69a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d69e:	d2db      	bcs.n	800d658 <quorem+0x42>
 800d6a0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d6a4:	b92b      	cbnz	r3, 800d6b2 <quorem+0x9c>
 800d6a6:	9b01      	ldr	r3, [sp, #4]
 800d6a8:	3b04      	subs	r3, #4
 800d6aa:	429d      	cmp	r5, r3
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	d32c      	bcc.n	800d70a <quorem+0xf4>
 800d6b0:	613c      	str	r4, [r7, #16]
 800d6b2:	4638      	mov	r0, r7
 800d6b4:	f001 f9a6 	bl	800ea04 <__mcmp>
 800d6b8:	2800      	cmp	r0, #0
 800d6ba:	db22      	blt.n	800d702 <quorem+0xec>
 800d6bc:	3601      	adds	r6, #1
 800d6be:	4629      	mov	r1, r5
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	f858 2b04 	ldr.w	r2, [r8], #4
 800d6c6:	f8d1 c000 	ldr.w	ip, [r1]
 800d6ca:	b293      	uxth	r3, r2
 800d6cc:	1ac3      	subs	r3, r0, r3
 800d6ce:	0c12      	lsrs	r2, r2, #16
 800d6d0:	fa13 f38c 	uxtah	r3, r3, ip
 800d6d4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d6d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d6dc:	b29b      	uxth	r3, r3
 800d6de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d6e2:	45c1      	cmp	r9, r8
 800d6e4:	f841 3b04 	str.w	r3, [r1], #4
 800d6e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d6ec:	d2e9      	bcs.n	800d6c2 <quorem+0xac>
 800d6ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d6f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d6f6:	b922      	cbnz	r2, 800d702 <quorem+0xec>
 800d6f8:	3b04      	subs	r3, #4
 800d6fa:	429d      	cmp	r5, r3
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	d30a      	bcc.n	800d716 <quorem+0x100>
 800d700:	613c      	str	r4, [r7, #16]
 800d702:	4630      	mov	r0, r6
 800d704:	b003      	add	sp, #12
 800d706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d70a:	6812      	ldr	r2, [r2, #0]
 800d70c:	3b04      	subs	r3, #4
 800d70e:	2a00      	cmp	r2, #0
 800d710:	d1ce      	bne.n	800d6b0 <quorem+0x9a>
 800d712:	3c01      	subs	r4, #1
 800d714:	e7c9      	b.n	800d6aa <quorem+0x94>
 800d716:	6812      	ldr	r2, [r2, #0]
 800d718:	3b04      	subs	r3, #4
 800d71a:	2a00      	cmp	r2, #0
 800d71c:	d1f0      	bne.n	800d700 <quorem+0xea>
 800d71e:	3c01      	subs	r4, #1
 800d720:	e7eb      	b.n	800d6fa <quorem+0xe4>
 800d722:	2000      	movs	r0, #0
 800d724:	e7ee      	b.n	800d704 <quorem+0xee>
	...

0800d728 <_dtoa_r>:
 800d728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d72c:	ed2d 8b04 	vpush	{d8-d9}
 800d730:	69c5      	ldr	r5, [r0, #28]
 800d732:	b093      	sub	sp, #76	; 0x4c
 800d734:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d738:	ec57 6b10 	vmov	r6, r7, d0
 800d73c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d740:	9107      	str	r1, [sp, #28]
 800d742:	4604      	mov	r4, r0
 800d744:	920a      	str	r2, [sp, #40]	; 0x28
 800d746:	930d      	str	r3, [sp, #52]	; 0x34
 800d748:	b975      	cbnz	r5, 800d768 <_dtoa_r+0x40>
 800d74a:	2010      	movs	r0, #16
 800d74c:	f000 fe2a 	bl	800e3a4 <malloc>
 800d750:	4602      	mov	r2, r0
 800d752:	61e0      	str	r0, [r4, #28]
 800d754:	b920      	cbnz	r0, 800d760 <_dtoa_r+0x38>
 800d756:	4bae      	ldr	r3, [pc, #696]	; (800da10 <_dtoa_r+0x2e8>)
 800d758:	21ef      	movs	r1, #239	; 0xef
 800d75a:	48ae      	ldr	r0, [pc, #696]	; (800da14 <_dtoa_r+0x2ec>)
 800d75c:	f001 fcec 	bl	800f138 <__assert_func>
 800d760:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d764:	6005      	str	r5, [r0, #0]
 800d766:	60c5      	str	r5, [r0, #12]
 800d768:	69e3      	ldr	r3, [r4, #28]
 800d76a:	6819      	ldr	r1, [r3, #0]
 800d76c:	b151      	cbz	r1, 800d784 <_dtoa_r+0x5c>
 800d76e:	685a      	ldr	r2, [r3, #4]
 800d770:	604a      	str	r2, [r1, #4]
 800d772:	2301      	movs	r3, #1
 800d774:	4093      	lsls	r3, r2
 800d776:	608b      	str	r3, [r1, #8]
 800d778:	4620      	mov	r0, r4
 800d77a:	f000 ff07 	bl	800e58c <_Bfree>
 800d77e:	69e3      	ldr	r3, [r4, #28]
 800d780:	2200      	movs	r2, #0
 800d782:	601a      	str	r2, [r3, #0]
 800d784:	1e3b      	subs	r3, r7, #0
 800d786:	bfbb      	ittet	lt
 800d788:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d78c:	9303      	strlt	r3, [sp, #12]
 800d78e:	2300      	movge	r3, #0
 800d790:	2201      	movlt	r2, #1
 800d792:	bfac      	ite	ge
 800d794:	f8c8 3000 	strge.w	r3, [r8]
 800d798:	f8c8 2000 	strlt.w	r2, [r8]
 800d79c:	4b9e      	ldr	r3, [pc, #632]	; (800da18 <_dtoa_r+0x2f0>)
 800d79e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d7a2:	ea33 0308 	bics.w	r3, r3, r8
 800d7a6:	d11b      	bne.n	800d7e0 <_dtoa_r+0xb8>
 800d7a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7aa:	f242 730f 	movw	r3, #9999	; 0x270f
 800d7ae:	6013      	str	r3, [r2, #0]
 800d7b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d7b4:	4333      	orrs	r3, r6
 800d7b6:	f000 8593 	beq.w	800e2e0 <_dtoa_r+0xbb8>
 800d7ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7bc:	b963      	cbnz	r3, 800d7d8 <_dtoa_r+0xb0>
 800d7be:	4b97      	ldr	r3, [pc, #604]	; (800da1c <_dtoa_r+0x2f4>)
 800d7c0:	e027      	b.n	800d812 <_dtoa_r+0xea>
 800d7c2:	4b97      	ldr	r3, [pc, #604]	; (800da20 <_dtoa_r+0x2f8>)
 800d7c4:	9300      	str	r3, [sp, #0]
 800d7c6:	3308      	adds	r3, #8
 800d7c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d7ca:	6013      	str	r3, [r2, #0]
 800d7cc:	9800      	ldr	r0, [sp, #0]
 800d7ce:	b013      	add	sp, #76	; 0x4c
 800d7d0:	ecbd 8b04 	vpop	{d8-d9}
 800d7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7d8:	4b90      	ldr	r3, [pc, #576]	; (800da1c <_dtoa_r+0x2f4>)
 800d7da:	9300      	str	r3, [sp, #0]
 800d7dc:	3303      	adds	r3, #3
 800d7de:	e7f3      	b.n	800d7c8 <_dtoa_r+0xa0>
 800d7e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	ec51 0b17 	vmov	r0, r1, d7
 800d7ea:	eeb0 8a47 	vmov.f32	s16, s14
 800d7ee:	eef0 8a67 	vmov.f32	s17, s15
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f7f3 f980 	bl	8000af8 <__aeabi_dcmpeq>
 800d7f8:	4681      	mov	r9, r0
 800d7fa:	b160      	cbz	r0, 800d816 <_dtoa_r+0xee>
 800d7fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d7fe:	2301      	movs	r3, #1
 800d800:	6013      	str	r3, [r2, #0]
 800d802:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d804:	2b00      	cmp	r3, #0
 800d806:	f000 8568 	beq.w	800e2da <_dtoa_r+0xbb2>
 800d80a:	4b86      	ldr	r3, [pc, #536]	; (800da24 <_dtoa_r+0x2fc>)
 800d80c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d80e:	6013      	str	r3, [r2, #0]
 800d810:	3b01      	subs	r3, #1
 800d812:	9300      	str	r3, [sp, #0]
 800d814:	e7da      	b.n	800d7cc <_dtoa_r+0xa4>
 800d816:	aa10      	add	r2, sp, #64	; 0x40
 800d818:	a911      	add	r1, sp, #68	; 0x44
 800d81a:	4620      	mov	r0, r4
 800d81c:	eeb0 0a48 	vmov.f32	s0, s16
 800d820:	eef0 0a68 	vmov.f32	s1, s17
 800d824:	f001 f994 	bl	800eb50 <__d2b>
 800d828:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d82c:	4682      	mov	sl, r0
 800d82e:	2d00      	cmp	r5, #0
 800d830:	d07f      	beq.n	800d932 <_dtoa_r+0x20a>
 800d832:	ee18 3a90 	vmov	r3, s17
 800d836:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d83a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d83e:	ec51 0b18 	vmov	r0, r1, d8
 800d842:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d846:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d84a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d84e:	4619      	mov	r1, r3
 800d850:	2200      	movs	r2, #0
 800d852:	4b75      	ldr	r3, [pc, #468]	; (800da28 <_dtoa_r+0x300>)
 800d854:	f7f2 fd30 	bl	80002b8 <__aeabi_dsub>
 800d858:	a367      	add	r3, pc, #412	; (adr r3, 800d9f8 <_dtoa_r+0x2d0>)
 800d85a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d85e:	f7f2 fee3 	bl	8000628 <__aeabi_dmul>
 800d862:	a367      	add	r3, pc, #412	; (adr r3, 800da00 <_dtoa_r+0x2d8>)
 800d864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d868:	f7f2 fd28 	bl	80002bc <__adddf3>
 800d86c:	4606      	mov	r6, r0
 800d86e:	4628      	mov	r0, r5
 800d870:	460f      	mov	r7, r1
 800d872:	f7f2 fe6f 	bl	8000554 <__aeabi_i2d>
 800d876:	a364      	add	r3, pc, #400	; (adr r3, 800da08 <_dtoa_r+0x2e0>)
 800d878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87c:	f7f2 fed4 	bl	8000628 <__aeabi_dmul>
 800d880:	4602      	mov	r2, r0
 800d882:	460b      	mov	r3, r1
 800d884:	4630      	mov	r0, r6
 800d886:	4639      	mov	r1, r7
 800d888:	f7f2 fd18 	bl	80002bc <__adddf3>
 800d88c:	4606      	mov	r6, r0
 800d88e:	460f      	mov	r7, r1
 800d890:	f7f3 f97a 	bl	8000b88 <__aeabi_d2iz>
 800d894:	2200      	movs	r2, #0
 800d896:	4683      	mov	fp, r0
 800d898:	2300      	movs	r3, #0
 800d89a:	4630      	mov	r0, r6
 800d89c:	4639      	mov	r1, r7
 800d89e:	f7f3 f935 	bl	8000b0c <__aeabi_dcmplt>
 800d8a2:	b148      	cbz	r0, 800d8b8 <_dtoa_r+0x190>
 800d8a4:	4658      	mov	r0, fp
 800d8a6:	f7f2 fe55 	bl	8000554 <__aeabi_i2d>
 800d8aa:	4632      	mov	r2, r6
 800d8ac:	463b      	mov	r3, r7
 800d8ae:	f7f3 f923 	bl	8000af8 <__aeabi_dcmpeq>
 800d8b2:	b908      	cbnz	r0, 800d8b8 <_dtoa_r+0x190>
 800d8b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d8b8:	f1bb 0f16 	cmp.w	fp, #22
 800d8bc:	d857      	bhi.n	800d96e <_dtoa_r+0x246>
 800d8be:	4b5b      	ldr	r3, [pc, #364]	; (800da2c <_dtoa_r+0x304>)
 800d8c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8c8:	ec51 0b18 	vmov	r0, r1, d8
 800d8cc:	f7f3 f91e 	bl	8000b0c <__aeabi_dcmplt>
 800d8d0:	2800      	cmp	r0, #0
 800d8d2:	d04e      	beq.n	800d972 <_dtoa_r+0x24a>
 800d8d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d8d8:	2300      	movs	r3, #0
 800d8da:	930c      	str	r3, [sp, #48]	; 0x30
 800d8dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d8de:	1b5b      	subs	r3, r3, r5
 800d8e0:	1e5a      	subs	r2, r3, #1
 800d8e2:	bf45      	ittet	mi
 800d8e4:	f1c3 0301 	rsbmi	r3, r3, #1
 800d8e8:	9305      	strmi	r3, [sp, #20]
 800d8ea:	2300      	movpl	r3, #0
 800d8ec:	2300      	movmi	r3, #0
 800d8ee:	9206      	str	r2, [sp, #24]
 800d8f0:	bf54      	ite	pl
 800d8f2:	9305      	strpl	r3, [sp, #20]
 800d8f4:	9306      	strmi	r3, [sp, #24]
 800d8f6:	f1bb 0f00 	cmp.w	fp, #0
 800d8fa:	db3c      	blt.n	800d976 <_dtoa_r+0x24e>
 800d8fc:	9b06      	ldr	r3, [sp, #24]
 800d8fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d902:	445b      	add	r3, fp
 800d904:	9306      	str	r3, [sp, #24]
 800d906:	2300      	movs	r3, #0
 800d908:	9308      	str	r3, [sp, #32]
 800d90a:	9b07      	ldr	r3, [sp, #28]
 800d90c:	2b09      	cmp	r3, #9
 800d90e:	d868      	bhi.n	800d9e2 <_dtoa_r+0x2ba>
 800d910:	2b05      	cmp	r3, #5
 800d912:	bfc4      	itt	gt
 800d914:	3b04      	subgt	r3, #4
 800d916:	9307      	strgt	r3, [sp, #28]
 800d918:	9b07      	ldr	r3, [sp, #28]
 800d91a:	f1a3 0302 	sub.w	r3, r3, #2
 800d91e:	bfcc      	ite	gt
 800d920:	2500      	movgt	r5, #0
 800d922:	2501      	movle	r5, #1
 800d924:	2b03      	cmp	r3, #3
 800d926:	f200 8085 	bhi.w	800da34 <_dtoa_r+0x30c>
 800d92a:	e8df f003 	tbb	[pc, r3]
 800d92e:	3b2e      	.short	0x3b2e
 800d930:	5839      	.short	0x5839
 800d932:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d936:	441d      	add	r5, r3
 800d938:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d93c:	2b20      	cmp	r3, #32
 800d93e:	bfc1      	itttt	gt
 800d940:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d944:	fa08 f803 	lslgt.w	r8, r8, r3
 800d948:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800d94c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800d950:	bfd6      	itet	le
 800d952:	f1c3 0320 	rsble	r3, r3, #32
 800d956:	ea48 0003 	orrgt.w	r0, r8, r3
 800d95a:	fa06 f003 	lslle.w	r0, r6, r3
 800d95e:	f7f2 fde9 	bl	8000534 <__aeabi_ui2d>
 800d962:	2201      	movs	r2, #1
 800d964:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800d968:	3d01      	subs	r5, #1
 800d96a:	920e      	str	r2, [sp, #56]	; 0x38
 800d96c:	e76f      	b.n	800d84e <_dtoa_r+0x126>
 800d96e:	2301      	movs	r3, #1
 800d970:	e7b3      	b.n	800d8da <_dtoa_r+0x1b2>
 800d972:	900c      	str	r0, [sp, #48]	; 0x30
 800d974:	e7b2      	b.n	800d8dc <_dtoa_r+0x1b4>
 800d976:	9b05      	ldr	r3, [sp, #20]
 800d978:	eba3 030b 	sub.w	r3, r3, fp
 800d97c:	9305      	str	r3, [sp, #20]
 800d97e:	f1cb 0300 	rsb	r3, fp, #0
 800d982:	9308      	str	r3, [sp, #32]
 800d984:	2300      	movs	r3, #0
 800d986:	930b      	str	r3, [sp, #44]	; 0x2c
 800d988:	e7bf      	b.n	800d90a <_dtoa_r+0x1e2>
 800d98a:	2300      	movs	r3, #0
 800d98c:	9309      	str	r3, [sp, #36]	; 0x24
 800d98e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d990:	2b00      	cmp	r3, #0
 800d992:	dc52      	bgt.n	800da3a <_dtoa_r+0x312>
 800d994:	2301      	movs	r3, #1
 800d996:	9301      	str	r3, [sp, #4]
 800d998:	9304      	str	r3, [sp, #16]
 800d99a:	461a      	mov	r2, r3
 800d99c:	920a      	str	r2, [sp, #40]	; 0x28
 800d99e:	e00b      	b.n	800d9b8 <_dtoa_r+0x290>
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	e7f3      	b.n	800d98c <_dtoa_r+0x264>
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	9309      	str	r3, [sp, #36]	; 0x24
 800d9a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9aa:	445b      	add	r3, fp
 800d9ac:	9301      	str	r3, [sp, #4]
 800d9ae:	3301      	adds	r3, #1
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	9304      	str	r3, [sp, #16]
 800d9b4:	bfb8      	it	lt
 800d9b6:	2301      	movlt	r3, #1
 800d9b8:	69e0      	ldr	r0, [r4, #28]
 800d9ba:	2100      	movs	r1, #0
 800d9bc:	2204      	movs	r2, #4
 800d9be:	f102 0614 	add.w	r6, r2, #20
 800d9c2:	429e      	cmp	r6, r3
 800d9c4:	d93d      	bls.n	800da42 <_dtoa_r+0x31a>
 800d9c6:	6041      	str	r1, [r0, #4]
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	f000 fd9f 	bl	800e50c <_Balloc>
 800d9ce:	9000      	str	r0, [sp, #0]
 800d9d0:	2800      	cmp	r0, #0
 800d9d2:	d139      	bne.n	800da48 <_dtoa_r+0x320>
 800d9d4:	4b16      	ldr	r3, [pc, #88]	; (800da30 <_dtoa_r+0x308>)
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	f240 11af 	movw	r1, #431	; 0x1af
 800d9dc:	e6bd      	b.n	800d75a <_dtoa_r+0x32>
 800d9de:	2301      	movs	r3, #1
 800d9e0:	e7e1      	b.n	800d9a6 <_dtoa_r+0x27e>
 800d9e2:	2501      	movs	r5, #1
 800d9e4:	2300      	movs	r3, #0
 800d9e6:	9307      	str	r3, [sp, #28]
 800d9e8:	9509      	str	r5, [sp, #36]	; 0x24
 800d9ea:	f04f 33ff 	mov.w	r3, #4294967295
 800d9ee:	9301      	str	r3, [sp, #4]
 800d9f0:	9304      	str	r3, [sp, #16]
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	2312      	movs	r3, #18
 800d9f6:	e7d1      	b.n	800d99c <_dtoa_r+0x274>
 800d9f8:	636f4361 	.word	0x636f4361
 800d9fc:	3fd287a7 	.word	0x3fd287a7
 800da00:	8b60c8b3 	.word	0x8b60c8b3
 800da04:	3fc68a28 	.word	0x3fc68a28
 800da08:	509f79fb 	.word	0x509f79fb
 800da0c:	3fd34413 	.word	0x3fd34413
 800da10:	08011641 	.word	0x08011641
 800da14:	08011658 	.word	0x08011658
 800da18:	7ff00000 	.word	0x7ff00000
 800da1c:	0801163d 	.word	0x0801163d
 800da20:	08011634 	.word	0x08011634
 800da24:	08011611 	.word	0x08011611
 800da28:	3ff80000 	.word	0x3ff80000
 800da2c:	08011748 	.word	0x08011748
 800da30:	080116b0 	.word	0x080116b0
 800da34:	2301      	movs	r3, #1
 800da36:	9309      	str	r3, [sp, #36]	; 0x24
 800da38:	e7d7      	b.n	800d9ea <_dtoa_r+0x2c2>
 800da3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da3c:	9301      	str	r3, [sp, #4]
 800da3e:	9304      	str	r3, [sp, #16]
 800da40:	e7ba      	b.n	800d9b8 <_dtoa_r+0x290>
 800da42:	3101      	adds	r1, #1
 800da44:	0052      	lsls	r2, r2, #1
 800da46:	e7ba      	b.n	800d9be <_dtoa_r+0x296>
 800da48:	69e3      	ldr	r3, [r4, #28]
 800da4a:	9a00      	ldr	r2, [sp, #0]
 800da4c:	601a      	str	r2, [r3, #0]
 800da4e:	9b04      	ldr	r3, [sp, #16]
 800da50:	2b0e      	cmp	r3, #14
 800da52:	f200 80a8 	bhi.w	800dba6 <_dtoa_r+0x47e>
 800da56:	2d00      	cmp	r5, #0
 800da58:	f000 80a5 	beq.w	800dba6 <_dtoa_r+0x47e>
 800da5c:	f1bb 0f00 	cmp.w	fp, #0
 800da60:	dd38      	ble.n	800dad4 <_dtoa_r+0x3ac>
 800da62:	4bc0      	ldr	r3, [pc, #768]	; (800dd64 <_dtoa_r+0x63c>)
 800da64:	f00b 020f 	and.w	r2, fp, #15
 800da68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800da70:	e9d3 6700 	ldrd	r6, r7, [r3]
 800da74:	ea4f 182b 	mov.w	r8, fp, asr #4
 800da78:	d019      	beq.n	800daae <_dtoa_r+0x386>
 800da7a:	4bbb      	ldr	r3, [pc, #748]	; (800dd68 <_dtoa_r+0x640>)
 800da7c:	ec51 0b18 	vmov	r0, r1, d8
 800da80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800da84:	f7f2 fefa 	bl	800087c <__aeabi_ddiv>
 800da88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da8c:	f008 080f 	and.w	r8, r8, #15
 800da90:	2503      	movs	r5, #3
 800da92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800dd68 <_dtoa_r+0x640>
 800da96:	f1b8 0f00 	cmp.w	r8, #0
 800da9a:	d10a      	bne.n	800dab2 <_dtoa_r+0x38a>
 800da9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800daa0:	4632      	mov	r2, r6
 800daa2:	463b      	mov	r3, r7
 800daa4:	f7f2 feea 	bl	800087c <__aeabi_ddiv>
 800daa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800daac:	e02b      	b.n	800db06 <_dtoa_r+0x3de>
 800daae:	2502      	movs	r5, #2
 800dab0:	e7ef      	b.n	800da92 <_dtoa_r+0x36a>
 800dab2:	f018 0f01 	tst.w	r8, #1
 800dab6:	d008      	beq.n	800daca <_dtoa_r+0x3a2>
 800dab8:	4630      	mov	r0, r6
 800daba:	4639      	mov	r1, r7
 800dabc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800dac0:	f7f2 fdb2 	bl	8000628 <__aeabi_dmul>
 800dac4:	3501      	adds	r5, #1
 800dac6:	4606      	mov	r6, r0
 800dac8:	460f      	mov	r7, r1
 800daca:	ea4f 0868 	mov.w	r8, r8, asr #1
 800dace:	f109 0908 	add.w	r9, r9, #8
 800dad2:	e7e0      	b.n	800da96 <_dtoa_r+0x36e>
 800dad4:	f000 809f 	beq.w	800dc16 <_dtoa_r+0x4ee>
 800dad8:	f1cb 0600 	rsb	r6, fp, #0
 800dadc:	4ba1      	ldr	r3, [pc, #644]	; (800dd64 <_dtoa_r+0x63c>)
 800dade:	4fa2      	ldr	r7, [pc, #648]	; (800dd68 <_dtoa_r+0x640>)
 800dae0:	f006 020f 	and.w	r2, r6, #15
 800dae4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daec:	ec51 0b18 	vmov	r0, r1, d8
 800daf0:	f7f2 fd9a 	bl	8000628 <__aeabi_dmul>
 800daf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800daf8:	1136      	asrs	r6, r6, #4
 800dafa:	2300      	movs	r3, #0
 800dafc:	2502      	movs	r5, #2
 800dafe:	2e00      	cmp	r6, #0
 800db00:	d17e      	bne.n	800dc00 <_dtoa_r+0x4d8>
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1d0      	bne.n	800daa8 <_dtoa_r+0x380>
 800db06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db08:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	f000 8084 	beq.w	800dc1a <_dtoa_r+0x4f2>
 800db12:	4b96      	ldr	r3, [pc, #600]	; (800dd6c <_dtoa_r+0x644>)
 800db14:	2200      	movs	r2, #0
 800db16:	4640      	mov	r0, r8
 800db18:	4649      	mov	r1, r9
 800db1a:	f7f2 fff7 	bl	8000b0c <__aeabi_dcmplt>
 800db1e:	2800      	cmp	r0, #0
 800db20:	d07b      	beq.n	800dc1a <_dtoa_r+0x4f2>
 800db22:	9b04      	ldr	r3, [sp, #16]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d078      	beq.n	800dc1a <_dtoa_r+0x4f2>
 800db28:	9b01      	ldr	r3, [sp, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	dd39      	ble.n	800dba2 <_dtoa_r+0x47a>
 800db2e:	4b90      	ldr	r3, [pc, #576]	; (800dd70 <_dtoa_r+0x648>)
 800db30:	2200      	movs	r2, #0
 800db32:	4640      	mov	r0, r8
 800db34:	4649      	mov	r1, r9
 800db36:	f7f2 fd77 	bl	8000628 <__aeabi_dmul>
 800db3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db3e:	9e01      	ldr	r6, [sp, #4]
 800db40:	f10b 37ff 	add.w	r7, fp, #4294967295
 800db44:	3501      	adds	r5, #1
 800db46:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800db4a:	4628      	mov	r0, r5
 800db4c:	f7f2 fd02 	bl	8000554 <__aeabi_i2d>
 800db50:	4642      	mov	r2, r8
 800db52:	464b      	mov	r3, r9
 800db54:	f7f2 fd68 	bl	8000628 <__aeabi_dmul>
 800db58:	4b86      	ldr	r3, [pc, #536]	; (800dd74 <_dtoa_r+0x64c>)
 800db5a:	2200      	movs	r2, #0
 800db5c:	f7f2 fbae 	bl	80002bc <__adddf3>
 800db60:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800db64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db68:	9303      	str	r3, [sp, #12]
 800db6a:	2e00      	cmp	r6, #0
 800db6c:	d158      	bne.n	800dc20 <_dtoa_r+0x4f8>
 800db6e:	4b82      	ldr	r3, [pc, #520]	; (800dd78 <_dtoa_r+0x650>)
 800db70:	2200      	movs	r2, #0
 800db72:	4640      	mov	r0, r8
 800db74:	4649      	mov	r1, r9
 800db76:	f7f2 fb9f 	bl	80002b8 <__aeabi_dsub>
 800db7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800db7e:	4680      	mov	r8, r0
 800db80:	4689      	mov	r9, r1
 800db82:	f7f2 ffe1 	bl	8000b48 <__aeabi_dcmpgt>
 800db86:	2800      	cmp	r0, #0
 800db88:	f040 8296 	bne.w	800e0b8 <_dtoa_r+0x990>
 800db8c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800db90:	4640      	mov	r0, r8
 800db92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800db96:	4649      	mov	r1, r9
 800db98:	f7f2 ffb8 	bl	8000b0c <__aeabi_dcmplt>
 800db9c:	2800      	cmp	r0, #0
 800db9e:	f040 8289 	bne.w	800e0b4 <_dtoa_r+0x98c>
 800dba2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dba6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	f2c0 814e 	blt.w	800de4a <_dtoa_r+0x722>
 800dbae:	f1bb 0f0e 	cmp.w	fp, #14
 800dbb2:	f300 814a 	bgt.w	800de4a <_dtoa_r+0x722>
 800dbb6:	4b6b      	ldr	r3, [pc, #428]	; (800dd64 <_dtoa_r+0x63c>)
 800dbb8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800dbbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dbc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	f280 80dc 	bge.w	800dd80 <_dtoa_r+0x658>
 800dbc8:	9b04      	ldr	r3, [sp, #16]
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	f300 80d8 	bgt.w	800dd80 <_dtoa_r+0x658>
 800dbd0:	f040 826f 	bne.w	800e0b2 <_dtoa_r+0x98a>
 800dbd4:	4b68      	ldr	r3, [pc, #416]	; (800dd78 <_dtoa_r+0x650>)
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	4640      	mov	r0, r8
 800dbda:	4649      	mov	r1, r9
 800dbdc:	f7f2 fd24 	bl	8000628 <__aeabi_dmul>
 800dbe0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dbe4:	f7f2 ffa6 	bl	8000b34 <__aeabi_dcmpge>
 800dbe8:	9e04      	ldr	r6, [sp, #16]
 800dbea:	4637      	mov	r7, r6
 800dbec:	2800      	cmp	r0, #0
 800dbee:	f040 8245 	bne.w	800e07c <_dtoa_r+0x954>
 800dbf2:	9d00      	ldr	r5, [sp, #0]
 800dbf4:	2331      	movs	r3, #49	; 0x31
 800dbf6:	f805 3b01 	strb.w	r3, [r5], #1
 800dbfa:	f10b 0b01 	add.w	fp, fp, #1
 800dbfe:	e241      	b.n	800e084 <_dtoa_r+0x95c>
 800dc00:	07f2      	lsls	r2, r6, #31
 800dc02:	d505      	bpl.n	800dc10 <_dtoa_r+0x4e8>
 800dc04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc08:	f7f2 fd0e 	bl	8000628 <__aeabi_dmul>
 800dc0c:	3501      	adds	r5, #1
 800dc0e:	2301      	movs	r3, #1
 800dc10:	1076      	asrs	r6, r6, #1
 800dc12:	3708      	adds	r7, #8
 800dc14:	e773      	b.n	800dafe <_dtoa_r+0x3d6>
 800dc16:	2502      	movs	r5, #2
 800dc18:	e775      	b.n	800db06 <_dtoa_r+0x3de>
 800dc1a:	9e04      	ldr	r6, [sp, #16]
 800dc1c:	465f      	mov	r7, fp
 800dc1e:	e792      	b.n	800db46 <_dtoa_r+0x41e>
 800dc20:	9900      	ldr	r1, [sp, #0]
 800dc22:	4b50      	ldr	r3, [pc, #320]	; (800dd64 <_dtoa_r+0x63c>)
 800dc24:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc28:	4431      	add	r1, r6
 800dc2a:	9102      	str	r1, [sp, #8]
 800dc2c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dc2e:	eeb0 9a47 	vmov.f32	s18, s14
 800dc32:	eef0 9a67 	vmov.f32	s19, s15
 800dc36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dc3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dc3e:	2900      	cmp	r1, #0
 800dc40:	d044      	beq.n	800dccc <_dtoa_r+0x5a4>
 800dc42:	494e      	ldr	r1, [pc, #312]	; (800dd7c <_dtoa_r+0x654>)
 800dc44:	2000      	movs	r0, #0
 800dc46:	f7f2 fe19 	bl	800087c <__aeabi_ddiv>
 800dc4a:	ec53 2b19 	vmov	r2, r3, d9
 800dc4e:	f7f2 fb33 	bl	80002b8 <__aeabi_dsub>
 800dc52:	9d00      	ldr	r5, [sp, #0]
 800dc54:	ec41 0b19 	vmov	d9, r0, r1
 800dc58:	4649      	mov	r1, r9
 800dc5a:	4640      	mov	r0, r8
 800dc5c:	f7f2 ff94 	bl	8000b88 <__aeabi_d2iz>
 800dc60:	4606      	mov	r6, r0
 800dc62:	f7f2 fc77 	bl	8000554 <__aeabi_i2d>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	4640      	mov	r0, r8
 800dc6c:	4649      	mov	r1, r9
 800dc6e:	f7f2 fb23 	bl	80002b8 <__aeabi_dsub>
 800dc72:	3630      	adds	r6, #48	; 0x30
 800dc74:	f805 6b01 	strb.w	r6, [r5], #1
 800dc78:	ec53 2b19 	vmov	r2, r3, d9
 800dc7c:	4680      	mov	r8, r0
 800dc7e:	4689      	mov	r9, r1
 800dc80:	f7f2 ff44 	bl	8000b0c <__aeabi_dcmplt>
 800dc84:	2800      	cmp	r0, #0
 800dc86:	d164      	bne.n	800dd52 <_dtoa_r+0x62a>
 800dc88:	4642      	mov	r2, r8
 800dc8a:	464b      	mov	r3, r9
 800dc8c:	4937      	ldr	r1, [pc, #220]	; (800dd6c <_dtoa_r+0x644>)
 800dc8e:	2000      	movs	r0, #0
 800dc90:	f7f2 fb12 	bl	80002b8 <__aeabi_dsub>
 800dc94:	ec53 2b19 	vmov	r2, r3, d9
 800dc98:	f7f2 ff38 	bl	8000b0c <__aeabi_dcmplt>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	f040 80b6 	bne.w	800de0e <_dtoa_r+0x6e6>
 800dca2:	9b02      	ldr	r3, [sp, #8]
 800dca4:	429d      	cmp	r5, r3
 800dca6:	f43f af7c 	beq.w	800dba2 <_dtoa_r+0x47a>
 800dcaa:	4b31      	ldr	r3, [pc, #196]	; (800dd70 <_dtoa_r+0x648>)
 800dcac:	ec51 0b19 	vmov	r0, r1, d9
 800dcb0:	2200      	movs	r2, #0
 800dcb2:	f7f2 fcb9 	bl	8000628 <__aeabi_dmul>
 800dcb6:	4b2e      	ldr	r3, [pc, #184]	; (800dd70 <_dtoa_r+0x648>)
 800dcb8:	ec41 0b19 	vmov	d9, r0, r1
 800dcbc:	2200      	movs	r2, #0
 800dcbe:	4640      	mov	r0, r8
 800dcc0:	4649      	mov	r1, r9
 800dcc2:	f7f2 fcb1 	bl	8000628 <__aeabi_dmul>
 800dcc6:	4680      	mov	r8, r0
 800dcc8:	4689      	mov	r9, r1
 800dcca:	e7c5      	b.n	800dc58 <_dtoa_r+0x530>
 800dccc:	ec51 0b17 	vmov	r0, r1, d7
 800dcd0:	f7f2 fcaa 	bl	8000628 <__aeabi_dmul>
 800dcd4:	9b02      	ldr	r3, [sp, #8]
 800dcd6:	9d00      	ldr	r5, [sp, #0]
 800dcd8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcda:	ec41 0b19 	vmov	d9, r0, r1
 800dcde:	4649      	mov	r1, r9
 800dce0:	4640      	mov	r0, r8
 800dce2:	f7f2 ff51 	bl	8000b88 <__aeabi_d2iz>
 800dce6:	4606      	mov	r6, r0
 800dce8:	f7f2 fc34 	bl	8000554 <__aeabi_i2d>
 800dcec:	3630      	adds	r6, #48	; 0x30
 800dcee:	4602      	mov	r2, r0
 800dcf0:	460b      	mov	r3, r1
 800dcf2:	4640      	mov	r0, r8
 800dcf4:	4649      	mov	r1, r9
 800dcf6:	f7f2 fadf 	bl	80002b8 <__aeabi_dsub>
 800dcfa:	f805 6b01 	strb.w	r6, [r5], #1
 800dcfe:	9b02      	ldr	r3, [sp, #8]
 800dd00:	429d      	cmp	r5, r3
 800dd02:	4680      	mov	r8, r0
 800dd04:	4689      	mov	r9, r1
 800dd06:	f04f 0200 	mov.w	r2, #0
 800dd0a:	d124      	bne.n	800dd56 <_dtoa_r+0x62e>
 800dd0c:	4b1b      	ldr	r3, [pc, #108]	; (800dd7c <_dtoa_r+0x654>)
 800dd0e:	ec51 0b19 	vmov	r0, r1, d9
 800dd12:	f7f2 fad3 	bl	80002bc <__adddf3>
 800dd16:	4602      	mov	r2, r0
 800dd18:	460b      	mov	r3, r1
 800dd1a:	4640      	mov	r0, r8
 800dd1c:	4649      	mov	r1, r9
 800dd1e:	f7f2 ff13 	bl	8000b48 <__aeabi_dcmpgt>
 800dd22:	2800      	cmp	r0, #0
 800dd24:	d173      	bne.n	800de0e <_dtoa_r+0x6e6>
 800dd26:	ec53 2b19 	vmov	r2, r3, d9
 800dd2a:	4914      	ldr	r1, [pc, #80]	; (800dd7c <_dtoa_r+0x654>)
 800dd2c:	2000      	movs	r0, #0
 800dd2e:	f7f2 fac3 	bl	80002b8 <__aeabi_dsub>
 800dd32:	4602      	mov	r2, r0
 800dd34:	460b      	mov	r3, r1
 800dd36:	4640      	mov	r0, r8
 800dd38:	4649      	mov	r1, r9
 800dd3a:	f7f2 fee7 	bl	8000b0c <__aeabi_dcmplt>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	f43f af2f 	beq.w	800dba2 <_dtoa_r+0x47a>
 800dd44:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800dd46:	1e6b      	subs	r3, r5, #1
 800dd48:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd4a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dd4e:	2b30      	cmp	r3, #48	; 0x30
 800dd50:	d0f8      	beq.n	800dd44 <_dtoa_r+0x61c>
 800dd52:	46bb      	mov	fp, r7
 800dd54:	e04a      	b.n	800ddec <_dtoa_r+0x6c4>
 800dd56:	4b06      	ldr	r3, [pc, #24]	; (800dd70 <_dtoa_r+0x648>)
 800dd58:	f7f2 fc66 	bl	8000628 <__aeabi_dmul>
 800dd5c:	4680      	mov	r8, r0
 800dd5e:	4689      	mov	r9, r1
 800dd60:	e7bd      	b.n	800dcde <_dtoa_r+0x5b6>
 800dd62:	bf00      	nop
 800dd64:	08011748 	.word	0x08011748
 800dd68:	08011720 	.word	0x08011720
 800dd6c:	3ff00000 	.word	0x3ff00000
 800dd70:	40240000 	.word	0x40240000
 800dd74:	401c0000 	.word	0x401c0000
 800dd78:	40140000 	.word	0x40140000
 800dd7c:	3fe00000 	.word	0x3fe00000
 800dd80:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dd84:	9d00      	ldr	r5, [sp, #0]
 800dd86:	4642      	mov	r2, r8
 800dd88:	464b      	mov	r3, r9
 800dd8a:	4630      	mov	r0, r6
 800dd8c:	4639      	mov	r1, r7
 800dd8e:	f7f2 fd75 	bl	800087c <__aeabi_ddiv>
 800dd92:	f7f2 fef9 	bl	8000b88 <__aeabi_d2iz>
 800dd96:	9001      	str	r0, [sp, #4]
 800dd98:	f7f2 fbdc 	bl	8000554 <__aeabi_i2d>
 800dd9c:	4642      	mov	r2, r8
 800dd9e:	464b      	mov	r3, r9
 800dda0:	f7f2 fc42 	bl	8000628 <__aeabi_dmul>
 800dda4:	4602      	mov	r2, r0
 800dda6:	460b      	mov	r3, r1
 800dda8:	4630      	mov	r0, r6
 800ddaa:	4639      	mov	r1, r7
 800ddac:	f7f2 fa84 	bl	80002b8 <__aeabi_dsub>
 800ddb0:	9e01      	ldr	r6, [sp, #4]
 800ddb2:	9f04      	ldr	r7, [sp, #16]
 800ddb4:	3630      	adds	r6, #48	; 0x30
 800ddb6:	f805 6b01 	strb.w	r6, [r5], #1
 800ddba:	9e00      	ldr	r6, [sp, #0]
 800ddbc:	1bae      	subs	r6, r5, r6
 800ddbe:	42b7      	cmp	r7, r6
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	460b      	mov	r3, r1
 800ddc4:	d134      	bne.n	800de30 <_dtoa_r+0x708>
 800ddc6:	f7f2 fa79 	bl	80002bc <__adddf3>
 800ddca:	4642      	mov	r2, r8
 800ddcc:	464b      	mov	r3, r9
 800ddce:	4606      	mov	r6, r0
 800ddd0:	460f      	mov	r7, r1
 800ddd2:	f7f2 feb9 	bl	8000b48 <__aeabi_dcmpgt>
 800ddd6:	b9c8      	cbnz	r0, 800de0c <_dtoa_r+0x6e4>
 800ddd8:	4642      	mov	r2, r8
 800ddda:	464b      	mov	r3, r9
 800dddc:	4630      	mov	r0, r6
 800ddde:	4639      	mov	r1, r7
 800dde0:	f7f2 fe8a 	bl	8000af8 <__aeabi_dcmpeq>
 800dde4:	b110      	cbz	r0, 800ddec <_dtoa_r+0x6c4>
 800dde6:	9b01      	ldr	r3, [sp, #4]
 800dde8:	07db      	lsls	r3, r3, #31
 800ddea:	d40f      	bmi.n	800de0c <_dtoa_r+0x6e4>
 800ddec:	4651      	mov	r1, sl
 800ddee:	4620      	mov	r0, r4
 800ddf0:	f000 fbcc 	bl	800e58c <_Bfree>
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ddf8:	702b      	strb	r3, [r5, #0]
 800ddfa:	f10b 0301 	add.w	r3, fp, #1
 800ddfe:	6013      	str	r3, [r2, #0]
 800de00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800de02:	2b00      	cmp	r3, #0
 800de04:	f43f ace2 	beq.w	800d7cc <_dtoa_r+0xa4>
 800de08:	601d      	str	r5, [r3, #0]
 800de0a:	e4df      	b.n	800d7cc <_dtoa_r+0xa4>
 800de0c:	465f      	mov	r7, fp
 800de0e:	462b      	mov	r3, r5
 800de10:	461d      	mov	r5, r3
 800de12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800de16:	2a39      	cmp	r2, #57	; 0x39
 800de18:	d106      	bne.n	800de28 <_dtoa_r+0x700>
 800de1a:	9a00      	ldr	r2, [sp, #0]
 800de1c:	429a      	cmp	r2, r3
 800de1e:	d1f7      	bne.n	800de10 <_dtoa_r+0x6e8>
 800de20:	9900      	ldr	r1, [sp, #0]
 800de22:	2230      	movs	r2, #48	; 0x30
 800de24:	3701      	adds	r7, #1
 800de26:	700a      	strb	r2, [r1, #0]
 800de28:	781a      	ldrb	r2, [r3, #0]
 800de2a:	3201      	adds	r2, #1
 800de2c:	701a      	strb	r2, [r3, #0]
 800de2e:	e790      	b.n	800dd52 <_dtoa_r+0x62a>
 800de30:	4ba3      	ldr	r3, [pc, #652]	; (800e0c0 <_dtoa_r+0x998>)
 800de32:	2200      	movs	r2, #0
 800de34:	f7f2 fbf8 	bl	8000628 <__aeabi_dmul>
 800de38:	2200      	movs	r2, #0
 800de3a:	2300      	movs	r3, #0
 800de3c:	4606      	mov	r6, r0
 800de3e:	460f      	mov	r7, r1
 800de40:	f7f2 fe5a 	bl	8000af8 <__aeabi_dcmpeq>
 800de44:	2800      	cmp	r0, #0
 800de46:	d09e      	beq.n	800dd86 <_dtoa_r+0x65e>
 800de48:	e7d0      	b.n	800ddec <_dtoa_r+0x6c4>
 800de4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de4c:	2a00      	cmp	r2, #0
 800de4e:	f000 80ca 	beq.w	800dfe6 <_dtoa_r+0x8be>
 800de52:	9a07      	ldr	r2, [sp, #28]
 800de54:	2a01      	cmp	r2, #1
 800de56:	f300 80ad 	bgt.w	800dfb4 <_dtoa_r+0x88c>
 800de5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800de5c:	2a00      	cmp	r2, #0
 800de5e:	f000 80a5 	beq.w	800dfac <_dtoa_r+0x884>
 800de62:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800de66:	9e08      	ldr	r6, [sp, #32]
 800de68:	9d05      	ldr	r5, [sp, #20]
 800de6a:	9a05      	ldr	r2, [sp, #20]
 800de6c:	441a      	add	r2, r3
 800de6e:	9205      	str	r2, [sp, #20]
 800de70:	9a06      	ldr	r2, [sp, #24]
 800de72:	2101      	movs	r1, #1
 800de74:	441a      	add	r2, r3
 800de76:	4620      	mov	r0, r4
 800de78:	9206      	str	r2, [sp, #24]
 800de7a:	f000 fc3d 	bl	800e6f8 <__i2b>
 800de7e:	4607      	mov	r7, r0
 800de80:	b165      	cbz	r5, 800de9c <_dtoa_r+0x774>
 800de82:	9b06      	ldr	r3, [sp, #24]
 800de84:	2b00      	cmp	r3, #0
 800de86:	dd09      	ble.n	800de9c <_dtoa_r+0x774>
 800de88:	42ab      	cmp	r3, r5
 800de8a:	9a05      	ldr	r2, [sp, #20]
 800de8c:	bfa8      	it	ge
 800de8e:	462b      	movge	r3, r5
 800de90:	1ad2      	subs	r2, r2, r3
 800de92:	9205      	str	r2, [sp, #20]
 800de94:	9a06      	ldr	r2, [sp, #24]
 800de96:	1aed      	subs	r5, r5, r3
 800de98:	1ad3      	subs	r3, r2, r3
 800de9a:	9306      	str	r3, [sp, #24]
 800de9c:	9b08      	ldr	r3, [sp, #32]
 800de9e:	b1f3      	cbz	r3, 800dede <_dtoa_r+0x7b6>
 800dea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	f000 80a3 	beq.w	800dfee <_dtoa_r+0x8c6>
 800dea8:	2e00      	cmp	r6, #0
 800deaa:	dd10      	ble.n	800dece <_dtoa_r+0x7a6>
 800deac:	4639      	mov	r1, r7
 800deae:	4632      	mov	r2, r6
 800deb0:	4620      	mov	r0, r4
 800deb2:	f000 fce1 	bl	800e878 <__pow5mult>
 800deb6:	4652      	mov	r2, sl
 800deb8:	4601      	mov	r1, r0
 800deba:	4607      	mov	r7, r0
 800debc:	4620      	mov	r0, r4
 800debe:	f000 fc31 	bl	800e724 <__multiply>
 800dec2:	4651      	mov	r1, sl
 800dec4:	4680      	mov	r8, r0
 800dec6:	4620      	mov	r0, r4
 800dec8:	f000 fb60 	bl	800e58c <_Bfree>
 800decc:	46c2      	mov	sl, r8
 800dece:	9b08      	ldr	r3, [sp, #32]
 800ded0:	1b9a      	subs	r2, r3, r6
 800ded2:	d004      	beq.n	800dede <_dtoa_r+0x7b6>
 800ded4:	4651      	mov	r1, sl
 800ded6:	4620      	mov	r0, r4
 800ded8:	f000 fcce 	bl	800e878 <__pow5mult>
 800dedc:	4682      	mov	sl, r0
 800dede:	2101      	movs	r1, #1
 800dee0:	4620      	mov	r0, r4
 800dee2:	f000 fc09 	bl	800e6f8 <__i2b>
 800dee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dee8:	2b00      	cmp	r3, #0
 800deea:	4606      	mov	r6, r0
 800deec:	f340 8081 	ble.w	800dff2 <_dtoa_r+0x8ca>
 800def0:	461a      	mov	r2, r3
 800def2:	4601      	mov	r1, r0
 800def4:	4620      	mov	r0, r4
 800def6:	f000 fcbf 	bl	800e878 <__pow5mult>
 800defa:	9b07      	ldr	r3, [sp, #28]
 800defc:	2b01      	cmp	r3, #1
 800defe:	4606      	mov	r6, r0
 800df00:	dd7a      	ble.n	800dff8 <_dtoa_r+0x8d0>
 800df02:	f04f 0800 	mov.w	r8, #0
 800df06:	6933      	ldr	r3, [r6, #16]
 800df08:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800df0c:	6918      	ldr	r0, [r3, #16]
 800df0e:	f000 fba5 	bl	800e65c <__hi0bits>
 800df12:	f1c0 0020 	rsb	r0, r0, #32
 800df16:	9b06      	ldr	r3, [sp, #24]
 800df18:	4418      	add	r0, r3
 800df1a:	f010 001f 	ands.w	r0, r0, #31
 800df1e:	f000 8094 	beq.w	800e04a <_dtoa_r+0x922>
 800df22:	f1c0 0320 	rsb	r3, r0, #32
 800df26:	2b04      	cmp	r3, #4
 800df28:	f340 8085 	ble.w	800e036 <_dtoa_r+0x90e>
 800df2c:	9b05      	ldr	r3, [sp, #20]
 800df2e:	f1c0 001c 	rsb	r0, r0, #28
 800df32:	4403      	add	r3, r0
 800df34:	9305      	str	r3, [sp, #20]
 800df36:	9b06      	ldr	r3, [sp, #24]
 800df38:	4403      	add	r3, r0
 800df3a:	4405      	add	r5, r0
 800df3c:	9306      	str	r3, [sp, #24]
 800df3e:	9b05      	ldr	r3, [sp, #20]
 800df40:	2b00      	cmp	r3, #0
 800df42:	dd05      	ble.n	800df50 <_dtoa_r+0x828>
 800df44:	4651      	mov	r1, sl
 800df46:	461a      	mov	r2, r3
 800df48:	4620      	mov	r0, r4
 800df4a:	f000 fcef 	bl	800e92c <__lshift>
 800df4e:	4682      	mov	sl, r0
 800df50:	9b06      	ldr	r3, [sp, #24]
 800df52:	2b00      	cmp	r3, #0
 800df54:	dd05      	ble.n	800df62 <_dtoa_r+0x83a>
 800df56:	4631      	mov	r1, r6
 800df58:	461a      	mov	r2, r3
 800df5a:	4620      	mov	r0, r4
 800df5c:	f000 fce6 	bl	800e92c <__lshift>
 800df60:	4606      	mov	r6, r0
 800df62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df64:	2b00      	cmp	r3, #0
 800df66:	d072      	beq.n	800e04e <_dtoa_r+0x926>
 800df68:	4631      	mov	r1, r6
 800df6a:	4650      	mov	r0, sl
 800df6c:	f000 fd4a 	bl	800ea04 <__mcmp>
 800df70:	2800      	cmp	r0, #0
 800df72:	da6c      	bge.n	800e04e <_dtoa_r+0x926>
 800df74:	2300      	movs	r3, #0
 800df76:	4651      	mov	r1, sl
 800df78:	220a      	movs	r2, #10
 800df7a:	4620      	mov	r0, r4
 800df7c:	f000 fb28 	bl	800e5d0 <__multadd>
 800df80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df82:	f10b 3bff 	add.w	fp, fp, #4294967295
 800df86:	4682      	mov	sl, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	f000 81b0 	beq.w	800e2ee <_dtoa_r+0xbc6>
 800df8e:	2300      	movs	r3, #0
 800df90:	4639      	mov	r1, r7
 800df92:	220a      	movs	r2, #10
 800df94:	4620      	mov	r0, r4
 800df96:	f000 fb1b 	bl	800e5d0 <__multadd>
 800df9a:	9b01      	ldr	r3, [sp, #4]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	4607      	mov	r7, r0
 800dfa0:	f300 8096 	bgt.w	800e0d0 <_dtoa_r+0x9a8>
 800dfa4:	9b07      	ldr	r3, [sp, #28]
 800dfa6:	2b02      	cmp	r3, #2
 800dfa8:	dc59      	bgt.n	800e05e <_dtoa_r+0x936>
 800dfaa:	e091      	b.n	800e0d0 <_dtoa_r+0x9a8>
 800dfac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dfae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800dfb2:	e758      	b.n	800de66 <_dtoa_r+0x73e>
 800dfb4:	9b04      	ldr	r3, [sp, #16]
 800dfb6:	1e5e      	subs	r6, r3, #1
 800dfb8:	9b08      	ldr	r3, [sp, #32]
 800dfba:	42b3      	cmp	r3, r6
 800dfbc:	bfbf      	itttt	lt
 800dfbe:	9b08      	ldrlt	r3, [sp, #32]
 800dfc0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800dfc2:	9608      	strlt	r6, [sp, #32]
 800dfc4:	1af3      	sublt	r3, r6, r3
 800dfc6:	bfb4      	ite	lt
 800dfc8:	18d2      	addlt	r2, r2, r3
 800dfca:	1b9e      	subge	r6, r3, r6
 800dfcc:	9b04      	ldr	r3, [sp, #16]
 800dfce:	bfbc      	itt	lt
 800dfd0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800dfd2:	2600      	movlt	r6, #0
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	bfb7      	itett	lt
 800dfd8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800dfdc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800dfe0:	1a9d      	sublt	r5, r3, r2
 800dfe2:	2300      	movlt	r3, #0
 800dfe4:	e741      	b.n	800de6a <_dtoa_r+0x742>
 800dfe6:	9e08      	ldr	r6, [sp, #32]
 800dfe8:	9d05      	ldr	r5, [sp, #20]
 800dfea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800dfec:	e748      	b.n	800de80 <_dtoa_r+0x758>
 800dfee:	9a08      	ldr	r2, [sp, #32]
 800dff0:	e770      	b.n	800ded4 <_dtoa_r+0x7ac>
 800dff2:	9b07      	ldr	r3, [sp, #28]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	dc19      	bgt.n	800e02c <_dtoa_r+0x904>
 800dff8:	9b02      	ldr	r3, [sp, #8]
 800dffa:	b9bb      	cbnz	r3, 800e02c <_dtoa_r+0x904>
 800dffc:	9b03      	ldr	r3, [sp, #12]
 800dffe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e002:	b99b      	cbnz	r3, 800e02c <_dtoa_r+0x904>
 800e004:	9b03      	ldr	r3, [sp, #12]
 800e006:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e00a:	0d1b      	lsrs	r3, r3, #20
 800e00c:	051b      	lsls	r3, r3, #20
 800e00e:	b183      	cbz	r3, 800e032 <_dtoa_r+0x90a>
 800e010:	9b05      	ldr	r3, [sp, #20]
 800e012:	3301      	adds	r3, #1
 800e014:	9305      	str	r3, [sp, #20]
 800e016:	9b06      	ldr	r3, [sp, #24]
 800e018:	3301      	adds	r3, #1
 800e01a:	9306      	str	r3, [sp, #24]
 800e01c:	f04f 0801 	mov.w	r8, #1
 800e020:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e022:	2b00      	cmp	r3, #0
 800e024:	f47f af6f 	bne.w	800df06 <_dtoa_r+0x7de>
 800e028:	2001      	movs	r0, #1
 800e02a:	e774      	b.n	800df16 <_dtoa_r+0x7ee>
 800e02c:	f04f 0800 	mov.w	r8, #0
 800e030:	e7f6      	b.n	800e020 <_dtoa_r+0x8f8>
 800e032:	4698      	mov	r8, r3
 800e034:	e7f4      	b.n	800e020 <_dtoa_r+0x8f8>
 800e036:	d082      	beq.n	800df3e <_dtoa_r+0x816>
 800e038:	9a05      	ldr	r2, [sp, #20]
 800e03a:	331c      	adds	r3, #28
 800e03c:	441a      	add	r2, r3
 800e03e:	9205      	str	r2, [sp, #20]
 800e040:	9a06      	ldr	r2, [sp, #24]
 800e042:	441a      	add	r2, r3
 800e044:	441d      	add	r5, r3
 800e046:	9206      	str	r2, [sp, #24]
 800e048:	e779      	b.n	800df3e <_dtoa_r+0x816>
 800e04a:	4603      	mov	r3, r0
 800e04c:	e7f4      	b.n	800e038 <_dtoa_r+0x910>
 800e04e:	9b04      	ldr	r3, [sp, #16]
 800e050:	2b00      	cmp	r3, #0
 800e052:	dc37      	bgt.n	800e0c4 <_dtoa_r+0x99c>
 800e054:	9b07      	ldr	r3, [sp, #28]
 800e056:	2b02      	cmp	r3, #2
 800e058:	dd34      	ble.n	800e0c4 <_dtoa_r+0x99c>
 800e05a:	9b04      	ldr	r3, [sp, #16]
 800e05c:	9301      	str	r3, [sp, #4]
 800e05e:	9b01      	ldr	r3, [sp, #4]
 800e060:	b963      	cbnz	r3, 800e07c <_dtoa_r+0x954>
 800e062:	4631      	mov	r1, r6
 800e064:	2205      	movs	r2, #5
 800e066:	4620      	mov	r0, r4
 800e068:	f000 fab2 	bl	800e5d0 <__multadd>
 800e06c:	4601      	mov	r1, r0
 800e06e:	4606      	mov	r6, r0
 800e070:	4650      	mov	r0, sl
 800e072:	f000 fcc7 	bl	800ea04 <__mcmp>
 800e076:	2800      	cmp	r0, #0
 800e078:	f73f adbb 	bgt.w	800dbf2 <_dtoa_r+0x4ca>
 800e07c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e07e:	9d00      	ldr	r5, [sp, #0]
 800e080:	ea6f 0b03 	mvn.w	fp, r3
 800e084:	f04f 0800 	mov.w	r8, #0
 800e088:	4631      	mov	r1, r6
 800e08a:	4620      	mov	r0, r4
 800e08c:	f000 fa7e 	bl	800e58c <_Bfree>
 800e090:	2f00      	cmp	r7, #0
 800e092:	f43f aeab 	beq.w	800ddec <_dtoa_r+0x6c4>
 800e096:	f1b8 0f00 	cmp.w	r8, #0
 800e09a:	d005      	beq.n	800e0a8 <_dtoa_r+0x980>
 800e09c:	45b8      	cmp	r8, r7
 800e09e:	d003      	beq.n	800e0a8 <_dtoa_r+0x980>
 800e0a0:	4641      	mov	r1, r8
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f000 fa72 	bl	800e58c <_Bfree>
 800e0a8:	4639      	mov	r1, r7
 800e0aa:	4620      	mov	r0, r4
 800e0ac:	f000 fa6e 	bl	800e58c <_Bfree>
 800e0b0:	e69c      	b.n	800ddec <_dtoa_r+0x6c4>
 800e0b2:	2600      	movs	r6, #0
 800e0b4:	4637      	mov	r7, r6
 800e0b6:	e7e1      	b.n	800e07c <_dtoa_r+0x954>
 800e0b8:	46bb      	mov	fp, r7
 800e0ba:	4637      	mov	r7, r6
 800e0bc:	e599      	b.n	800dbf2 <_dtoa_r+0x4ca>
 800e0be:	bf00      	nop
 800e0c0:	40240000 	.word	0x40240000
 800e0c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	f000 80c8 	beq.w	800e25c <_dtoa_r+0xb34>
 800e0cc:	9b04      	ldr	r3, [sp, #16]
 800e0ce:	9301      	str	r3, [sp, #4]
 800e0d0:	2d00      	cmp	r5, #0
 800e0d2:	dd05      	ble.n	800e0e0 <_dtoa_r+0x9b8>
 800e0d4:	4639      	mov	r1, r7
 800e0d6:	462a      	mov	r2, r5
 800e0d8:	4620      	mov	r0, r4
 800e0da:	f000 fc27 	bl	800e92c <__lshift>
 800e0de:	4607      	mov	r7, r0
 800e0e0:	f1b8 0f00 	cmp.w	r8, #0
 800e0e4:	d05b      	beq.n	800e19e <_dtoa_r+0xa76>
 800e0e6:	6879      	ldr	r1, [r7, #4]
 800e0e8:	4620      	mov	r0, r4
 800e0ea:	f000 fa0f 	bl	800e50c <_Balloc>
 800e0ee:	4605      	mov	r5, r0
 800e0f0:	b928      	cbnz	r0, 800e0fe <_dtoa_r+0x9d6>
 800e0f2:	4b83      	ldr	r3, [pc, #524]	; (800e300 <_dtoa_r+0xbd8>)
 800e0f4:	4602      	mov	r2, r0
 800e0f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800e0fa:	f7ff bb2e 	b.w	800d75a <_dtoa_r+0x32>
 800e0fe:	693a      	ldr	r2, [r7, #16]
 800e100:	3202      	adds	r2, #2
 800e102:	0092      	lsls	r2, r2, #2
 800e104:	f107 010c 	add.w	r1, r7, #12
 800e108:	300c      	adds	r0, #12
 800e10a:	f7ff fa76 	bl	800d5fa <memcpy>
 800e10e:	2201      	movs	r2, #1
 800e110:	4629      	mov	r1, r5
 800e112:	4620      	mov	r0, r4
 800e114:	f000 fc0a 	bl	800e92c <__lshift>
 800e118:	9b00      	ldr	r3, [sp, #0]
 800e11a:	3301      	adds	r3, #1
 800e11c:	9304      	str	r3, [sp, #16]
 800e11e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e122:	4413      	add	r3, r2
 800e124:	9308      	str	r3, [sp, #32]
 800e126:	9b02      	ldr	r3, [sp, #8]
 800e128:	f003 0301 	and.w	r3, r3, #1
 800e12c:	46b8      	mov	r8, r7
 800e12e:	9306      	str	r3, [sp, #24]
 800e130:	4607      	mov	r7, r0
 800e132:	9b04      	ldr	r3, [sp, #16]
 800e134:	4631      	mov	r1, r6
 800e136:	3b01      	subs	r3, #1
 800e138:	4650      	mov	r0, sl
 800e13a:	9301      	str	r3, [sp, #4]
 800e13c:	f7ff fa6b 	bl	800d616 <quorem>
 800e140:	4641      	mov	r1, r8
 800e142:	9002      	str	r0, [sp, #8]
 800e144:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e148:	4650      	mov	r0, sl
 800e14a:	f000 fc5b 	bl	800ea04 <__mcmp>
 800e14e:	463a      	mov	r2, r7
 800e150:	9005      	str	r0, [sp, #20]
 800e152:	4631      	mov	r1, r6
 800e154:	4620      	mov	r0, r4
 800e156:	f000 fc71 	bl	800ea3c <__mdiff>
 800e15a:	68c2      	ldr	r2, [r0, #12]
 800e15c:	4605      	mov	r5, r0
 800e15e:	bb02      	cbnz	r2, 800e1a2 <_dtoa_r+0xa7a>
 800e160:	4601      	mov	r1, r0
 800e162:	4650      	mov	r0, sl
 800e164:	f000 fc4e 	bl	800ea04 <__mcmp>
 800e168:	4602      	mov	r2, r0
 800e16a:	4629      	mov	r1, r5
 800e16c:	4620      	mov	r0, r4
 800e16e:	9209      	str	r2, [sp, #36]	; 0x24
 800e170:	f000 fa0c 	bl	800e58c <_Bfree>
 800e174:	9b07      	ldr	r3, [sp, #28]
 800e176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e178:	9d04      	ldr	r5, [sp, #16]
 800e17a:	ea43 0102 	orr.w	r1, r3, r2
 800e17e:	9b06      	ldr	r3, [sp, #24]
 800e180:	4319      	orrs	r1, r3
 800e182:	d110      	bne.n	800e1a6 <_dtoa_r+0xa7e>
 800e184:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e188:	d029      	beq.n	800e1de <_dtoa_r+0xab6>
 800e18a:	9b05      	ldr	r3, [sp, #20]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	dd02      	ble.n	800e196 <_dtoa_r+0xa6e>
 800e190:	9b02      	ldr	r3, [sp, #8]
 800e192:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800e196:	9b01      	ldr	r3, [sp, #4]
 800e198:	f883 9000 	strb.w	r9, [r3]
 800e19c:	e774      	b.n	800e088 <_dtoa_r+0x960>
 800e19e:	4638      	mov	r0, r7
 800e1a0:	e7ba      	b.n	800e118 <_dtoa_r+0x9f0>
 800e1a2:	2201      	movs	r2, #1
 800e1a4:	e7e1      	b.n	800e16a <_dtoa_r+0xa42>
 800e1a6:	9b05      	ldr	r3, [sp, #20]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	db04      	blt.n	800e1b6 <_dtoa_r+0xa8e>
 800e1ac:	9907      	ldr	r1, [sp, #28]
 800e1ae:	430b      	orrs	r3, r1
 800e1b0:	9906      	ldr	r1, [sp, #24]
 800e1b2:	430b      	orrs	r3, r1
 800e1b4:	d120      	bne.n	800e1f8 <_dtoa_r+0xad0>
 800e1b6:	2a00      	cmp	r2, #0
 800e1b8:	dded      	ble.n	800e196 <_dtoa_r+0xa6e>
 800e1ba:	4651      	mov	r1, sl
 800e1bc:	2201      	movs	r2, #1
 800e1be:	4620      	mov	r0, r4
 800e1c0:	f000 fbb4 	bl	800e92c <__lshift>
 800e1c4:	4631      	mov	r1, r6
 800e1c6:	4682      	mov	sl, r0
 800e1c8:	f000 fc1c 	bl	800ea04 <__mcmp>
 800e1cc:	2800      	cmp	r0, #0
 800e1ce:	dc03      	bgt.n	800e1d8 <_dtoa_r+0xab0>
 800e1d0:	d1e1      	bne.n	800e196 <_dtoa_r+0xa6e>
 800e1d2:	f019 0f01 	tst.w	r9, #1
 800e1d6:	d0de      	beq.n	800e196 <_dtoa_r+0xa6e>
 800e1d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e1dc:	d1d8      	bne.n	800e190 <_dtoa_r+0xa68>
 800e1de:	9a01      	ldr	r2, [sp, #4]
 800e1e0:	2339      	movs	r3, #57	; 0x39
 800e1e2:	7013      	strb	r3, [r2, #0]
 800e1e4:	462b      	mov	r3, r5
 800e1e6:	461d      	mov	r5, r3
 800e1e8:	3b01      	subs	r3, #1
 800e1ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e1ee:	2a39      	cmp	r2, #57	; 0x39
 800e1f0:	d06c      	beq.n	800e2cc <_dtoa_r+0xba4>
 800e1f2:	3201      	adds	r2, #1
 800e1f4:	701a      	strb	r2, [r3, #0]
 800e1f6:	e747      	b.n	800e088 <_dtoa_r+0x960>
 800e1f8:	2a00      	cmp	r2, #0
 800e1fa:	dd07      	ble.n	800e20c <_dtoa_r+0xae4>
 800e1fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e200:	d0ed      	beq.n	800e1de <_dtoa_r+0xab6>
 800e202:	9a01      	ldr	r2, [sp, #4]
 800e204:	f109 0301 	add.w	r3, r9, #1
 800e208:	7013      	strb	r3, [r2, #0]
 800e20a:	e73d      	b.n	800e088 <_dtoa_r+0x960>
 800e20c:	9b04      	ldr	r3, [sp, #16]
 800e20e:	9a08      	ldr	r2, [sp, #32]
 800e210:	f803 9c01 	strb.w	r9, [r3, #-1]
 800e214:	4293      	cmp	r3, r2
 800e216:	d043      	beq.n	800e2a0 <_dtoa_r+0xb78>
 800e218:	4651      	mov	r1, sl
 800e21a:	2300      	movs	r3, #0
 800e21c:	220a      	movs	r2, #10
 800e21e:	4620      	mov	r0, r4
 800e220:	f000 f9d6 	bl	800e5d0 <__multadd>
 800e224:	45b8      	cmp	r8, r7
 800e226:	4682      	mov	sl, r0
 800e228:	f04f 0300 	mov.w	r3, #0
 800e22c:	f04f 020a 	mov.w	r2, #10
 800e230:	4641      	mov	r1, r8
 800e232:	4620      	mov	r0, r4
 800e234:	d107      	bne.n	800e246 <_dtoa_r+0xb1e>
 800e236:	f000 f9cb 	bl	800e5d0 <__multadd>
 800e23a:	4680      	mov	r8, r0
 800e23c:	4607      	mov	r7, r0
 800e23e:	9b04      	ldr	r3, [sp, #16]
 800e240:	3301      	adds	r3, #1
 800e242:	9304      	str	r3, [sp, #16]
 800e244:	e775      	b.n	800e132 <_dtoa_r+0xa0a>
 800e246:	f000 f9c3 	bl	800e5d0 <__multadd>
 800e24a:	4639      	mov	r1, r7
 800e24c:	4680      	mov	r8, r0
 800e24e:	2300      	movs	r3, #0
 800e250:	220a      	movs	r2, #10
 800e252:	4620      	mov	r0, r4
 800e254:	f000 f9bc 	bl	800e5d0 <__multadd>
 800e258:	4607      	mov	r7, r0
 800e25a:	e7f0      	b.n	800e23e <_dtoa_r+0xb16>
 800e25c:	9b04      	ldr	r3, [sp, #16]
 800e25e:	9301      	str	r3, [sp, #4]
 800e260:	9d00      	ldr	r5, [sp, #0]
 800e262:	4631      	mov	r1, r6
 800e264:	4650      	mov	r0, sl
 800e266:	f7ff f9d6 	bl	800d616 <quorem>
 800e26a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e26e:	9b00      	ldr	r3, [sp, #0]
 800e270:	f805 9b01 	strb.w	r9, [r5], #1
 800e274:	1aea      	subs	r2, r5, r3
 800e276:	9b01      	ldr	r3, [sp, #4]
 800e278:	4293      	cmp	r3, r2
 800e27a:	dd07      	ble.n	800e28c <_dtoa_r+0xb64>
 800e27c:	4651      	mov	r1, sl
 800e27e:	2300      	movs	r3, #0
 800e280:	220a      	movs	r2, #10
 800e282:	4620      	mov	r0, r4
 800e284:	f000 f9a4 	bl	800e5d0 <__multadd>
 800e288:	4682      	mov	sl, r0
 800e28a:	e7ea      	b.n	800e262 <_dtoa_r+0xb3a>
 800e28c:	9b01      	ldr	r3, [sp, #4]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	bfc8      	it	gt
 800e292:	461d      	movgt	r5, r3
 800e294:	9b00      	ldr	r3, [sp, #0]
 800e296:	bfd8      	it	le
 800e298:	2501      	movle	r5, #1
 800e29a:	441d      	add	r5, r3
 800e29c:	f04f 0800 	mov.w	r8, #0
 800e2a0:	4651      	mov	r1, sl
 800e2a2:	2201      	movs	r2, #1
 800e2a4:	4620      	mov	r0, r4
 800e2a6:	f000 fb41 	bl	800e92c <__lshift>
 800e2aa:	4631      	mov	r1, r6
 800e2ac:	4682      	mov	sl, r0
 800e2ae:	f000 fba9 	bl	800ea04 <__mcmp>
 800e2b2:	2800      	cmp	r0, #0
 800e2b4:	dc96      	bgt.n	800e1e4 <_dtoa_r+0xabc>
 800e2b6:	d102      	bne.n	800e2be <_dtoa_r+0xb96>
 800e2b8:	f019 0f01 	tst.w	r9, #1
 800e2bc:	d192      	bne.n	800e1e4 <_dtoa_r+0xabc>
 800e2be:	462b      	mov	r3, r5
 800e2c0:	461d      	mov	r5, r3
 800e2c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2c6:	2a30      	cmp	r2, #48	; 0x30
 800e2c8:	d0fa      	beq.n	800e2c0 <_dtoa_r+0xb98>
 800e2ca:	e6dd      	b.n	800e088 <_dtoa_r+0x960>
 800e2cc:	9a00      	ldr	r2, [sp, #0]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d189      	bne.n	800e1e6 <_dtoa_r+0xabe>
 800e2d2:	f10b 0b01 	add.w	fp, fp, #1
 800e2d6:	2331      	movs	r3, #49	; 0x31
 800e2d8:	e796      	b.n	800e208 <_dtoa_r+0xae0>
 800e2da:	4b0a      	ldr	r3, [pc, #40]	; (800e304 <_dtoa_r+0xbdc>)
 800e2dc:	f7ff ba99 	b.w	800d812 <_dtoa_r+0xea>
 800e2e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	f47f aa6d 	bne.w	800d7c2 <_dtoa_r+0x9a>
 800e2e8:	4b07      	ldr	r3, [pc, #28]	; (800e308 <_dtoa_r+0xbe0>)
 800e2ea:	f7ff ba92 	b.w	800d812 <_dtoa_r+0xea>
 800e2ee:	9b01      	ldr	r3, [sp, #4]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	dcb5      	bgt.n	800e260 <_dtoa_r+0xb38>
 800e2f4:	9b07      	ldr	r3, [sp, #28]
 800e2f6:	2b02      	cmp	r3, #2
 800e2f8:	f73f aeb1 	bgt.w	800e05e <_dtoa_r+0x936>
 800e2fc:	e7b0      	b.n	800e260 <_dtoa_r+0xb38>
 800e2fe:	bf00      	nop
 800e300:	080116b0 	.word	0x080116b0
 800e304:	08011610 	.word	0x08011610
 800e308:	08011634 	.word	0x08011634

0800e30c <_free_r>:
 800e30c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e30e:	2900      	cmp	r1, #0
 800e310:	d044      	beq.n	800e39c <_free_r+0x90>
 800e312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e316:	9001      	str	r0, [sp, #4]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f1a1 0404 	sub.w	r4, r1, #4
 800e31e:	bfb8      	it	lt
 800e320:	18e4      	addlt	r4, r4, r3
 800e322:	f000 f8e7 	bl	800e4f4 <__malloc_lock>
 800e326:	4a1e      	ldr	r2, [pc, #120]	; (800e3a0 <_free_r+0x94>)
 800e328:	9801      	ldr	r0, [sp, #4]
 800e32a:	6813      	ldr	r3, [r2, #0]
 800e32c:	b933      	cbnz	r3, 800e33c <_free_r+0x30>
 800e32e:	6063      	str	r3, [r4, #4]
 800e330:	6014      	str	r4, [r2, #0]
 800e332:	b003      	add	sp, #12
 800e334:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e338:	f000 b8e2 	b.w	800e500 <__malloc_unlock>
 800e33c:	42a3      	cmp	r3, r4
 800e33e:	d908      	bls.n	800e352 <_free_r+0x46>
 800e340:	6825      	ldr	r5, [r4, #0]
 800e342:	1961      	adds	r1, r4, r5
 800e344:	428b      	cmp	r3, r1
 800e346:	bf01      	itttt	eq
 800e348:	6819      	ldreq	r1, [r3, #0]
 800e34a:	685b      	ldreq	r3, [r3, #4]
 800e34c:	1949      	addeq	r1, r1, r5
 800e34e:	6021      	streq	r1, [r4, #0]
 800e350:	e7ed      	b.n	800e32e <_free_r+0x22>
 800e352:	461a      	mov	r2, r3
 800e354:	685b      	ldr	r3, [r3, #4]
 800e356:	b10b      	cbz	r3, 800e35c <_free_r+0x50>
 800e358:	42a3      	cmp	r3, r4
 800e35a:	d9fa      	bls.n	800e352 <_free_r+0x46>
 800e35c:	6811      	ldr	r1, [r2, #0]
 800e35e:	1855      	adds	r5, r2, r1
 800e360:	42a5      	cmp	r5, r4
 800e362:	d10b      	bne.n	800e37c <_free_r+0x70>
 800e364:	6824      	ldr	r4, [r4, #0]
 800e366:	4421      	add	r1, r4
 800e368:	1854      	adds	r4, r2, r1
 800e36a:	42a3      	cmp	r3, r4
 800e36c:	6011      	str	r1, [r2, #0]
 800e36e:	d1e0      	bne.n	800e332 <_free_r+0x26>
 800e370:	681c      	ldr	r4, [r3, #0]
 800e372:	685b      	ldr	r3, [r3, #4]
 800e374:	6053      	str	r3, [r2, #4]
 800e376:	440c      	add	r4, r1
 800e378:	6014      	str	r4, [r2, #0]
 800e37a:	e7da      	b.n	800e332 <_free_r+0x26>
 800e37c:	d902      	bls.n	800e384 <_free_r+0x78>
 800e37e:	230c      	movs	r3, #12
 800e380:	6003      	str	r3, [r0, #0]
 800e382:	e7d6      	b.n	800e332 <_free_r+0x26>
 800e384:	6825      	ldr	r5, [r4, #0]
 800e386:	1961      	adds	r1, r4, r5
 800e388:	428b      	cmp	r3, r1
 800e38a:	bf04      	itt	eq
 800e38c:	6819      	ldreq	r1, [r3, #0]
 800e38e:	685b      	ldreq	r3, [r3, #4]
 800e390:	6063      	str	r3, [r4, #4]
 800e392:	bf04      	itt	eq
 800e394:	1949      	addeq	r1, r1, r5
 800e396:	6021      	streq	r1, [r4, #0]
 800e398:	6054      	str	r4, [r2, #4]
 800e39a:	e7ca      	b.n	800e332 <_free_r+0x26>
 800e39c:	b003      	add	sp, #12
 800e39e:	bd30      	pop	{r4, r5, pc}
 800e3a0:	20019ed0 	.word	0x20019ed0

0800e3a4 <malloc>:
 800e3a4:	4b02      	ldr	r3, [pc, #8]	; (800e3b0 <malloc+0xc>)
 800e3a6:	4601      	mov	r1, r0
 800e3a8:	6818      	ldr	r0, [r3, #0]
 800e3aa:	f000 b823 	b.w	800e3f4 <_malloc_r>
 800e3ae:	bf00      	nop
 800e3b0:	200008fc 	.word	0x200008fc

0800e3b4 <sbrk_aligned>:
 800e3b4:	b570      	push	{r4, r5, r6, lr}
 800e3b6:	4e0e      	ldr	r6, [pc, #56]	; (800e3f0 <sbrk_aligned+0x3c>)
 800e3b8:	460c      	mov	r4, r1
 800e3ba:	6831      	ldr	r1, [r6, #0]
 800e3bc:	4605      	mov	r5, r0
 800e3be:	b911      	cbnz	r1, 800e3c6 <sbrk_aligned+0x12>
 800e3c0:	f000 feaa 	bl	800f118 <_sbrk_r>
 800e3c4:	6030      	str	r0, [r6, #0]
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	f000 fea5 	bl	800f118 <_sbrk_r>
 800e3ce:	1c43      	adds	r3, r0, #1
 800e3d0:	d00a      	beq.n	800e3e8 <sbrk_aligned+0x34>
 800e3d2:	1cc4      	adds	r4, r0, #3
 800e3d4:	f024 0403 	bic.w	r4, r4, #3
 800e3d8:	42a0      	cmp	r0, r4
 800e3da:	d007      	beq.n	800e3ec <sbrk_aligned+0x38>
 800e3dc:	1a21      	subs	r1, r4, r0
 800e3de:	4628      	mov	r0, r5
 800e3e0:	f000 fe9a 	bl	800f118 <_sbrk_r>
 800e3e4:	3001      	adds	r0, #1
 800e3e6:	d101      	bne.n	800e3ec <sbrk_aligned+0x38>
 800e3e8:	f04f 34ff 	mov.w	r4, #4294967295
 800e3ec:	4620      	mov	r0, r4
 800e3ee:	bd70      	pop	{r4, r5, r6, pc}
 800e3f0:	20019ed4 	.word	0x20019ed4

0800e3f4 <_malloc_r>:
 800e3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3f8:	1ccd      	adds	r5, r1, #3
 800e3fa:	f025 0503 	bic.w	r5, r5, #3
 800e3fe:	3508      	adds	r5, #8
 800e400:	2d0c      	cmp	r5, #12
 800e402:	bf38      	it	cc
 800e404:	250c      	movcc	r5, #12
 800e406:	2d00      	cmp	r5, #0
 800e408:	4607      	mov	r7, r0
 800e40a:	db01      	blt.n	800e410 <_malloc_r+0x1c>
 800e40c:	42a9      	cmp	r1, r5
 800e40e:	d905      	bls.n	800e41c <_malloc_r+0x28>
 800e410:	230c      	movs	r3, #12
 800e412:	603b      	str	r3, [r7, #0]
 800e414:	2600      	movs	r6, #0
 800e416:	4630      	mov	r0, r6
 800e418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e41c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e4f0 <_malloc_r+0xfc>
 800e420:	f000 f868 	bl	800e4f4 <__malloc_lock>
 800e424:	f8d8 3000 	ldr.w	r3, [r8]
 800e428:	461c      	mov	r4, r3
 800e42a:	bb5c      	cbnz	r4, 800e484 <_malloc_r+0x90>
 800e42c:	4629      	mov	r1, r5
 800e42e:	4638      	mov	r0, r7
 800e430:	f7ff ffc0 	bl	800e3b4 <sbrk_aligned>
 800e434:	1c43      	adds	r3, r0, #1
 800e436:	4604      	mov	r4, r0
 800e438:	d155      	bne.n	800e4e6 <_malloc_r+0xf2>
 800e43a:	f8d8 4000 	ldr.w	r4, [r8]
 800e43e:	4626      	mov	r6, r4
 800e440:	2e00      	cmp	r6, #0
 800e442:	d145      	bne.n	800e4d0 <_malloc_r+0xdc>
 800e444:	2c00      	cmp	r4, #0
 800e446:	d048      	beq.n	800e4da <_malloc_r+0xe6>
 800e448:	6823      	ldr	r3, [r4, #0]
 800e44a:	4631      	mov	r1, r6
 800e44c:	4638      	mov	r0, r7
 800e44e:	eb04 0903 	add.w	r9, r4, r3
 800e452:	f000 fe61 	bl	800f118 <_sbrk_r>
 800e456:	4581      	cmp	r9, r0
 800e458:	d13f      	bne.n	800e4da <_malloc_r+0xe6>
 800e45a:	6821      	ldr	r1, [r4, #0]
 800e45c:	1a6d      	subs	r5, r5, r1
 800e45e:	4629      	mov	r1, r5
 800e460:	4638      	mov	r0, r7
 800e462:	f7ff ffa7 	bl	800e3b4 <sbrk_aligned>
 800e466:	3001      	adds	r0, #1
 800e468:	d037      	beq.n	800e4da <_malloc_r+0xe6>
 800e46a:	6823      	ldr	r3, [r4, #0]
 800e46c:	442b      	add	r3, r5
 800e46e:	6023      	str	r3, [r4, #0]
 800e470:	f8d8 3000 	ldr.w	r3, [r8]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d038      	beq.n	800e4ea <_malloc_r+0xf6>
 800e478:	685a      	ldr	r2, [r3, #4]
 800e47a:	42a2      	cmp	r2, r4
 800e47c:	d12b      	bne.n	800e4d6 <_malloc_r+0xe2>
 800e47e:	2200      	movs	r2, #0
 800e480:	605a      	str	r2, [r3, #4]
 800e482:	e00f      	b.n	800e4a4 <_malloc_r+0xb0>
 800e484:	6822      	ldr	r2, [r4, #0]
 800e486:	1b52      	subs	r2, r2, r5
 800e488:	d41f      	bmi.n	800e4ca <_malloc_r+0xd6>
 800e48a:	2a0b      	cmp	r2, #11
 800e48c:	d917      	bls.n	800e4be <_malloc_r+0xca>
 800e48e:	1961      	adds	r1, r4, r5
 800e490:	42a3      	cmp	r3, r4
 800e492:	6025      	str	r5, [r4, #0]
 800e494:	bf18      	it	ne
 800e496:	6059      	strne	r1, [r3, #4]
 800e498:	6863      	ldr	r3, [r4, #4]
 800e49a:	bf08      	it	eq
 800e49c:	f8c8 1000 	streq.w	r1, [r8]
 800e4a0:	5162      	str	r2, [r4, r5]
 800e4a2:	604b      	str	r3, [r1, #4]
 800e4a4:	4638      	mov	r0, r7
 800e4a6:	f104 060b 	add.w	r6, r4, #11
 800e4aa:	f000 f829 	bl	800e500 <__malloc_unlock>
 800e4ae:	f026 0607 	bic.w	r6, r6, #7
 800e4b2:	1d23      	adds	r3, r4, #4
 800e4b4:	1af2      	subs	r2, r6, r3
 800e4b6:	d0ae      	beq.n	800e416 <_malloc_r+0x22>
 800e4b8:	1b9b      	subs	r3, r3, r6
 800e4ba:	50a3      	str	r3, [r4, r2]
 800e4bc:	e7ab      	b.n	800e416 <_malloc_r+0x22>
 800e4be:	42a3      	cmp	r3, r4
 800e4c0:	6862      	ldr	r2, [r4, #4]
 800e4c2:	d1dd      	bne.n	800e480 <_malloc_r+0x8c>
 800e4c4:	f8c8 2000 	str.w	r2, [r8]
 800e4c8:	e7ec      	b.n	800e4a4 <_malloc_r+0xb0>
 800e4ca:	4623      	mov	r3, r4
 800e4cc:	6864      	ldr	r4, [r4, #4]
 800e4ce:	e7ac      	b.n	800e42a <_malloc_r+0x36>
 800e4d0:	4634      	mov	r4, r6
 800e4d2:	6876      	ldr	r6, [r6, #4]
 800e4d4:	e7b4      	b.n	800e440 <_malloc_r+0x4c>
 800e4d6:	4613      	mov	r3, r2
 800e4d8:	e7cc      	b.n	800e474 <_malloc_r+0x80>
 800e4da:	230c      	movs	r3, #12
 800e4dc:	603b      	str	r3, [r7, #0]
 800e4de:	4638      	mov	r0, r7
 800e4e0:	f000 f80e 	bl	800e500 <__malloc_unlock>
 800e4e4:	e797      	b.n	800e416 <_malloc_r+0x22>
 800e4e6:	6025      	str	r5, [r4, #0]
 800e4e8:	e7dc      	b.n	800e4a4 <_malloc_r+0xb0>
 800e4ea:	605b      	str	r3, [r3, #4]
 800e4ec:	deff      	udf	#255	; 0xff
 800e4ee:	bf00      	nop
 800e4f0:	20019ed0 	.word	0x20019ed0

0800e4f4 <__malloc_lock>:
 800e4f4:	4801      	ldr	r0, [pc, #4]	; (800e4fc <__malloc_lock+0x8>)
 800e4f6:	f7ff b87e 	b.w	800d5f6 <__retarget_lock_acquire_recursive>
 800e4fa:	bf00      	nop
 800e4fc:	20019ecc 	.word	0x20019ecc

0800e500 <__malloc_unlock>:
 800e500:	4801      	ldr	r0, [pc, #4]	; (800e508 <__malloc_unlock+0x8>)
 800e502:	f7ff b879 	b.w	800d5f8 <__retarget_lock_release_recursive>
 800e506:	bf00      	nop
 800e508:	20019ecc 	.word	0x20019ecc

0800e50c <_Balloc>:
 800e50c:	b570      	push	{r4, r5, r6, lr}
 800e50e:	69c6      	ldr	r6, [r0, #28]
 800e510:	4604      	mov	r4, r0
 800e512:	460d      	mov	r5, r1
 800e514:	b976      	cbnz	r6, 800e534 <_Balloc+0x28>
 800e516:	2010      	movs	r0, #16
 800e518:	f7ff ff44 	bl	800e3a4 <malloc>
 800e51c:	4602      	mov	r2, r0
 800e51e:	61e0      	str	r0, [r4, #28]
 800e520:	b920      	cbnz	r0, 800e52c <_Balloc+0x20>
 800e522:	4b18      	ldr	r3, [pc, #96]	; (800e584 <_Balloc+0x78>)
 800e524:	4818      	ldr	r0, [pc, #96]	; (800e588 <_Balloc+0x7c>)
 800e526:	216b      	movs	r1, #107	; 0x6b
 800e528:	f000 fe06 	bl	800f138 <__assert_func>
 800e52c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e530:	6006      	str	r6, [r0, #0]
 800e532:	60c6      	str	r6, [r0, #12]
 800e534:	69e6      	ldr	r6, [r4, #28]
 800e536:	68f3      	ldr	r3, [r6, #12]
 800e538:	b183      	cbz	r3, 800e55c <_Balloc+0x50>
 800e53a:	69e3      	ldr	r3, [r4, #28]
 800e53c:	68db      	ldr	r3, [r3, #12]
 800e53e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e542:	b9b8      	cbnz	r0, 800e574 <_Balloc+0x68>
 800e544:	2101      	movs	r1, #1
 800e546:	fa01 f605 	lsl.w	r6, r1, r5
 800e54a:	1d72      	adds	r2, r6, #5
 800e54c:	0092      	lsls	r2, r2, #2
 800e54e:	4620      	mov	r0, r4
 800e550:	f000 fe10 	bl	800f174 <_calloc_r>
 800e554:	b160      	cbz	r0, 800e570 <_Balloc+0x64>
 800e556:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e55a:	e00e      	b.n	800e57a <_Balloc+0x6e>
 800e55c:	2221      	movs	r2, #33	; 0x21
 800e55e:	2104      	movs	r1, #4
 800e560:	4620      	mov	r0, r4
 800e562:	f000 fe07 	bl	800f174 <_calloc_r>
 800e566:	69e3      	ldr	r3, [r4, #28]
 800e568:	60f0      	str	r0, [r6, #12]
 800e56a:	68db      	ldr	r3, [r3, #12]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1e4      	bne.n	800e53a <_Balloc+0x2e>
 800e570:	2000      	movs	r0, #0
 800e572:	bd70      	pop	{r4, r5, r6, pc}
 800e574:	6802      	ldr	r2, [r0, #0]
 800e576:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e57a:	2300      	movs	r3, #0
 800e57c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e580:	e7f7      	b.n	800e572 <_Balloc+0x66>
 800e582:	bf00      	nop
 800e584:	08011641 	.word	0x08011641
 800e588:	080116c1 	.word	0x080116c1

0800e58c <_Bfree>:
 800e58c:	b570      	push	{r4, r5, r6, lr}
 800e58e:	69c6      	ldr	r6, [r0, #28]
 800e590:	4605      	mov	r5, r0
 800e592:	460c      	mov	r4, r1
 800e594:	b976      	cbnz	r6, 800e5b4 <_Bfree+0x28>
 800e596:	2010      	movs	r0, #16
 800e598:	f7ff ff04 	bl	800e3a4 <malloc>
 800e59c:	4602      	mov	r2, r0
 800e59e:	61e8      	str	r0, [r5, #28]
 800e5a0:	b920      	cbnz	r0, 800e5ac <_Bfree+0x20>
 800e5a2:	4b09      	ldr	r3, [pc, #36]	; (800e5c8 <_Bfree+0x3c>)
 800e5a4:	4809      	ldr	r0, [pc, #36]	; (800e5cc <_Bfree+0x40>)
 800e5a6:	218f      	movs	r1, #143	; 0x8f
 800e5a8:	f000 fdc6 	bl	800f138 <__assert_func>
 800e5ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e5b0:	6006      	str	r6, [r0, #0]
 800e5b2:	60c6      	str	r6, [r0, #12]
 800e5b4:	b13c      	cbz	r4, 800e5c6 <_Bfree+0x3a>
 800e5b6:	69eb      	ldr	r3, [r5, #28]
 800e5b8:	6862      	ldr	r2, [r4, #4]
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e5c0:	6021      	str	r1, [r4, #0]
 800e5c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e5c6:	bd70      	pop	{r4, r5, r6, pc}
 800e5c8:	08011641 	.word	0x08011641
 800e5cc:	080116c1 	.word	0x080116c1

0800e5d0 <__multadd>:
 800e5d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d4:	690d      	ldr	r5, [r1, #16]
 800e5d6:	4607      	mov	r7, r0
 800e5d8:	460c      	mov	r4, r1
 800e5da:	461e      	mov	r6, r3
 800e5dc:	f101 0c14 	add.w	ip, r1, #20
 800e5e0:	2000      	movs	r0, #0
 800e5e2:	f8dc 3000 	ldr.w	r3, [ip]
 800e5e6:	b299      	uxth	r1, r3
 800e5e8:	fb02 6101 	mla	r1, r2, r1, r6
 800e5ec:	0c1e      	lsrs	r6, r3, #16
 800e5ee:	0c0b      	lsrs	r3, r1, #16
 800e5f0:	fb02 3306 	mla	r3, r2, r6, r3
 800e5f4:	b289      	uxth	r1, r1
 800e5f6:	3001      	adds	r0, #1
 800e5f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5fc:	4285      	cmp	r5, r0
 800e5fe:	f84c 1b04 	str.w	r1, [ip], #4
 800e602:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e606:	dcec      	bgt.n	800e5e2 <__multadd+0x12>
 800e608:	b30e      	cbz	r6, 800e64e <__multadd+0x7e>
 800e60a:	68a3      	ldr	r3, [r4, #8]
 800e60c:	42ab      	cmp	r3, r5
 800e60e:	dc19      	bgt.n	800e644 <__multadd+0x74>
 800e610:	6861      	ldr	r1, [r4, #4]
 800e612:	4638      	mov	r0, r7
 800e614:	3101      	adds	r1, #1
 800e616:	f7ff ff79 	bl	800e50c <_Balloc>
 800e61a:	4680      	mov	r8, r0
 800e61c:	b928      	cbnz	r0, 800e62a <__multadd+0x5a>
 800e61e:	4602      	mov	r2, r0
 800e620:	4b0c      	ldr	r3, [pc, #48]	; (800e654 <__multadd+0x84>)
 800e622:	480d      	ldr	r0, [pc, #52]	; (800e658 <__multadd+0x88>)
 800e624:	21ba      	movs	r1, #186	; 0xba
 800e626:	f000 fd87 	bl	800f138 <__assert_func>
 800e62a:	6922      	ldr	r2, [r4, #16]
 800e62c:	3202      	adds	r2, #2
 800e62e:	f104 010c 	add.w	r1, r4, #12
 800e632:	0092      	lsls	r2, r2, #2
 800e634:	300c      	adds	r0, #12
 800e636:	f7fe ffe0 	bl	800d5fa <memcpy>
 800e63a:	4621      	mov	r1, r4
 800e63c:	4638      	mov	r0, r7
 800e63e:	f7ff ffa5 	bl	800e58c <_Bfree>
 800e642:	4644      	mov	r4, r8
 800e644:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e648:	3501      	adds	r5, #1
 800e64a:	615e      	str	r6, [r3, #20]
 800e64c:	6125      	str	r5, [r4, #16]
 800e64e:	4620      	mov	r0, r4
 800e650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e654:	080116b0 	.word	0x080116b0
 800e658:	080116c1 	.word	0x080116c1

0800e65c <__hi0bits>:
 800e65c:	0c03      	lsrs	r3, r0, #16
 800e65e:	041b      	lsls	r3, r3, #16
 800e660:	b9d3      	cbnz	r3, 800e698 <__hi0bits+0x3c>
 800e662:	0400      	lsls	r0, r0, #16
 800e664:	2310      	movs	r3, #16
 800e666:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e66a:	bf04      	itt	eq
 800e66c:	0200      	lsleq	r0, r0, #8
 800e66e:	3308      	addeq	r3, #8
 800e670:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e674:	bf04      	itt	eq
 800e676:	0100      	lsleq	r0, r0, #4
 800e678:	3304      	addeq	r3, #4
 800e67a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e67e:	bf04      	itt	eq
 800e680:	0080      	lsleq	r0, r0, #2
 800e682:	3302      	addeq	r3, #2
 800e684:	2800      	cmp	r0, #0
 800e686:	db05      	blt.n	800e694 <__hi0bits+0x38>
 800e688:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e68c:	f103 0301 	add.w	r3, r3, #1
 800e690:	bf08      	it	eq
 800e692:	2320      	moveq	r3, #32
 800e694:	4618      	mov	r0, r3
 800e696:	4770      	bx	lr
 800e698:	2300      	movs	r3, #0
 800e69a:	e7e4      	b.n	800e666 <__hi0bits+0xa>

0800e69c <__lo0bits>:
 800e69c:	6803      	ldr	r3, [r0, #0]
 800e69e:	f013 0207 	ands.w	r2, r3, #7
 800e6a2:	d00c      	beq.n	800e6be <__lo0bits+0x22>
 800e6a4:	07d9      	lsls	r1, r3, #31
 800e6a6:	d422      	bmi.n	800e6ee <__lo0bits+0x52>
 800e6a8:	079a      	lsls	r2, r3, #30
 800e6aa:	bf49      	itett	mi
 800e6ac:	085b      	lsrmi	r3, r3, #1
 800e6ae:	089b      	lsrpl	r3, r3, #2
 800e6b0:	6003      	strmi	r3, [r0, #0]
 800e6b2:	2201      	movmi	r2, #1
 800e6b4:	bf5c      	itt	pl
 800e6b6:	6003      	strpl	r3, [r0, #0]
 800e6b8:	2202      	movpl	r2, #2
 800e6ba:	4610      	mov	r0, r2
 800e6bc:	4770      	bx	lr
 800e6be:	b299      	uxth	r1, r3
 800e6c0:	b909      	cbnz	r1, 800e6c6 <__lo0bits+0x2a>
 800e6c2:	0c1b      	lsrs	r3, r3, #16
 800e6c4:	2210      	movs	r2, #16
 800e6c6:	b2d9      	uxtb	r1, r3
 800e6c8:	b909      	cbnz	r1, 800e6ce <__lo0bits+0x32>
 800e6ca:	3208      	adds	r2, #8
 800e6cc:	0a1b      	lsrs	r3, r3, #8
 800e6ce:	0719      	lsls	r1, r3, #28
 800e6d0:	bf04      	itt	eq
 800e6d2:	091b      	lsreq	r3, r3, #4
 800e6d4:	3204      	addeq	r2, #4
 800e6d6:	0799      	lsls	r1, r3, #30
 800e6d8:	bf04      	itt	eq
 800e6da:	089b      	lsreq	r3, r3, #2
 800e6dc:	3202      	addeq	r2, #2
 800e6de:	07d9      	lsls	r1, r3, #31
 800e6e0:	d403      	bmi.n	800e6ea <__lo0bits+0x4e>
 800e6e2:	085b      	lsrs	r3, r3, #1
 800e6e4:	f102 0201 	add.w	r2, r2, #1
 800e6e8:	d003      	beq.n	800e6f2 <__lo0bits+0x56>
 800e6ea:	6003      	str	r3, [r0, #0]
 800e6ec:	e7e5      	b.n	800e6ba <__lo0bits+0x1e>
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	e7e3      	b.n	800e6ba <__lo0bits+0x1e>
 800e6f2:	2220      	movs	r2, #32
 800e6f4:	e7e1      	b.n	800e6ba <__lo0bits+0x1e>
	...

0800e6f8 <__i2b>:
 800e6f8:	b510      	push	{r4, lr}
 800e6fa:	460c      	mov	r4, r1
 800e6fc:	2101      	movs	r1, #1
 800e6fe:	f7ff ff05 	bl	800e50c <_Balloc>
 800e702:	4602      	mov	r2, r0
 800e704:	b928      	cbnz	r0, 800e712 <__i2b+0x1a>
 800e706:	4b05      	ldr	r3, [pc, #20]	; (800e71c <__i2b+0x24>)
 800e708:	4805      	ldr	r0, [pc, #20]	; (800e720 <__i2b+0x28>)
 800e70a:	f240 1145 	movw	r1, #325	; 0x145
 800e70e:	f000 fd13 	bl	800f138 <__assert_func>
 800e712:	2301      	movs	r3, #1
 800e714:	6144      	str	r4, [r0, #20]
 800e716:	6103      	str	r3, [r0, #16]
 800e718:	bd10      	pop	{r4, pc}
 800e71a:	bf00      	nop
 800e71c:	080116b0 	.word	0x080116b0
 800e720:	080116c1 	.word	0x080116c1

0800e724 <__multiply>:
 800e724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e728:	4691      	mov	r9, r2
 800e72a:	690a      	ldr	r2, [r1, #16]
 800e72c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e730:	429a      	cmp	r2, r3
 800e732:	bfb8      	it	lt
 800e734:	460b      	movlt	r3, r1
 800e736:	460c      	mov	r4, r1
 800e738:	bfbc      	itt	lt
 800e73a:	464c      	movlt	r4, r9
 800e73c:	4699      	movlt	r9, r3
 800e73e:	6927      	ldr	r7, [r4, #16]
 800e740:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e744:	68a3      	ldr	r3, [r4, #8]
 800e746:	6861      	ldr	r1, [r4, #4]
 800e748:	eb07 060a 	add.w	r6, r7, sl
 800e74c:	42b3      	cmp	r3, r6
 800e74e:	b085      	sub	sp, #20
 800e750:	bfb8      	it	lt
 800e752:	3101      	addlt	r1, #1
 800e754:	f7ff feda 	bl	800e50c <_Balloc>
 800e758:	b930      	cbnz	r0, 800e768 <__multiply+0x44>
 800e75a:	4602      	mov	r2, r0
 800e75c:	4b44      	ldr	r3, [pc, #272]	; (800e870 <__multiply+0x14c>)
 800e75e:	4845      	ldr	r0, [pc, #276]	; (800e874 <__multiply+0x150>)
 800e760:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e764:	f000 fce8 	bl	800f138 <__assert_func>
 800e768:	f100 0514 	add.w	r5, r0, #20
 800e76c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e770:	462b      	mov	r3, r5
 800e772:	2200      	movs	r2, #0
 800e774:	4543      	cmp	r3, r8
 800e776:	d321      	bcc.n	800e7bc <__multiply+0x98>
 800e778:	f104 0314 	add.w	r3, r4, #20
 800e77c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e780:	f109 0314 	add.w	r3, r9, #20
 800e784:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e788:	9202      	str	r2, [sp, #8]
 800e78a:	1b3a      	subs	r2, r7, r4
 800e78c:	3a15      	subs	r2, #21
 800e78e:	f022 0203 	bic.w	r2, r2, #3
 800e792:	3204      	adds	r2, #4
 800e794:	f104 0115 	add.w	r1, r4, #21
 800e798:	428f      	cmp	r7, r1
 800e79a:	bf38      	it	cc
 800e79c:	2204      	movcc	r2, #4
 800e79e:	9201      	str	r2, [sp, #4]
 800e7a0:	9a02      	ldr	r2, [sp, #8]
 800e7a2:	9303      	str	r3, [sp, #12]
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d80c      	bhi.n	800e7c2 <__multiply+0x9e>
 800e7a8:	2e00      	cmp	r6, #0
 800e7aa:	dd03      	ble.n	800e7b4 <__multiply+0x90>
 800e7ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d05b      	beq.n	800e86c <__multiply+0x148>
 800e7b4:	6106      	str	r6, [r0, #16]
 800e7b6:	b005      	add	sp, #20
 800e7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7bc:	f843 2b04 	str.w	r2, [r3], #4
 800e7c0:	e7d8      	b.n	800e774 <__multiply+0x50>
 800e7c2:	f8b3 a000 	ldrh.w	sl, [r3]
 800e7c6:	f1ba 0f00 	cmp.w	sl, #0
 800e7ca:	d024      	beq.n	800e816 <__multiply+0xf2>
 800e7cc:	f104 0e14 	add.w	lr, r4, #20
 800e7d0:	46a9      	mov	r9, r5
 800e7d2:	f04f 0c00 	mov.w	ip, #0
 800e7d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e7da:	f8d9 1000 	ldr.w	r1, [r9]
 800e7de:	fa1f fb82 	uxth.w	fp, r2
 800e7e2:	b289      	uxth	r1, r1
 800e7e4:	fb0a 110b 	mla	r1, sl, fp, r1
 800e7e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e7ec:	f8d9 2000 	ldr.w	r2, [r9]
 800e7f0:	4461      	add	r1, ip
 800e7f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e7f6:	fb0a c20b 	mla	r2, sl, fp, ip
 800e7fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e7fe:	b289      	uxth	r1, r1
 800e800:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e804:	4577      	cmp	r7, lr
 800e806:	f849 1b04 	str.w	r1, [r9], #4
 800e80a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e80e:	d8e2      	bhi.n	800e7d6 <__multiply+0xb2>
 800e810:	9a01      	ldr	r2, [sp, #4]
 800e812:	f845 c002 	str.w	ip, [r5, r2]
 800e816:	9a03      	ldr	r2, [sp, #12]
 800e818:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e81c:	3304      	adds	r3, #4
 800e81e:	f1b9 0f00 	cmp.w	r9, #0
 800e822:	d021      	beq.n	800e868 <__multiply+0x144>
 800e824:	6829      	ldr	r1, [r5, #0]
 800e826:	f104 0c14 	add.w	ip, r4, #20
 800e82a:	46ae      	mov	lr, r5
 800e82c:	f04f 0a00 	mov.w	sl, #0
 800e830:	f8bc b000 	ldrh.w	fp, [ip]
 800e834:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e838:	fb09 220b 	mla	r2, r9, fp, r2
 800e83c:	4452      	add	r2, sl
 800e83e:	b289      	uxth	r1, r1
 800e840:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e844:	f84e 1b04 	str.w	r1, [lr], #4
 800e848:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e84c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e850:	f8be 1000 	ldrh.w	r1, [lr]
 800e854:	fb09 110a 	mla	r1, r9, sl, r1
 800e858:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e85c:	4567      	cmp	r7, ip
 800e85e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e862:	d8e5      	bhi.n	800e830 <__multiply+0x10c>
 800e864:	9a01      	ldr	r2, [sp, #4]
 800e866:	50a9      	str	r1, [r5, r2]
 800e868:	3504      	adds	r5, #4
 800e86a:	e799      	b.n	800e7a0 <__multiply+0x7c>
 800e86c:	3e01      	subs	r6, #1
 800e86e:	e79b      	b.n	800e7a8 <__multiply+0x84>
 800e870:	080116b0 	.word	0x080116b0
 800e874:	080116c1 	.word	0x080116c1

0800e878 <__pow5mult>:
 800e878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e87c:	4615      	mov	r5, r2
 800e87e:	f012 0203 	ands.w	r2, r2, #3
 800e882:	4606      	mov	r6, r0
 800e884:	460f      	mov	r7, r1
 800e886:	d007      	beq.n	800e898 <__pow5mult+0x20>
 800e888:	4c25      	ldr	r4, [pc, #148]	; (800e920 <__pow5mult+0xa8>)
 800e88a:	3a01      	subs	r2, #1
 800e88c:	2300      	movs	r3, #0
 800e88e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e892:	f7ff fe9d 	bl	800e5d0 <__multadd>
 800e896:	4607      	mov	r7, r0
 800e898:	10ad      	asrs	r5, r5, #2
 800e89a:	d03d      	beq.n	800e918 <__pow5mult+0xa0>
 800e89c:	69f4      	ldr	r4, [r6, #28]
 800e89e:	b97c      	cbnz	r4, 800e8c0 <__pow5mult+0x48>
 800e8a0:	2010      	movs	r0, #16
 800e8a2:	f7ff fd7f 	bl	800e3a4 <malloc>
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	61f0      	str	r0, [r6, #28]
 800e8aa:	b928      	cbnz	r0, 800e8b8 <__pow5mult+0x40>
 800e8ac:	4b1d      	ldr	r3, [pc, #116]	; (800e924 <__pow5mult+0xac>)
 800e8ae:	481e      	ldr	r0, [pc, #120]	; (800e928 <__pow5mult+0xb0>)
 800e8b0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e8b4:	f000 fc40 	bl	800f138 <__assert_func>
 800e8b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8bc:	6004      	str	r4, [r0, #0]
 800e8be:	60c4      	str	r4, [r0, #12]
 800e8c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e8c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8c8:	b94c      	cbnz	r4, 800e8de <__pow5mult+0x66>
 800e8ca:	f240 2171 	movw	r1, #625	; 0x271
 800e8ce:	4630      	mov	r0, r6
 800e8d0:	f7ff ff12 	bl	800e6f8 <__i2b>
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8da:	4604      	mov	r4, r0
 800e8dc:	6003      	str	r3, [r0, #0]
 800e8de:	f04f 0900 	mov.w	r9, #0
 800e8e2:	07eb      	lsls	r3, r5, #31
 800e8e4:	d50a      	bpl.n	800e8fc <__pow5mult+0x84>
 800e8e6:	4639      	mov	r1, r7
 800e8e8:	4622      	mov	r2, r4
 800e8ea:	4630      	mov	r0, r6
 800e8ec:	f7ff ff1a 	bl	800e724 <__multiply>
 800e8f0:	4639      	mov	r1, r7
 800e8f2:	4680      	mov	r8, r0
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	f7ff fe49 	bl	800e58c <_Bfree>
 800e8fa:	4647      	mov	r7, r8
 800e8fc:	106d      	asrs	r5, r5, #1
 800e8fe:	d00b      	beq.n	800e918 <__pow5mult+0xa0>
 800e900:	6820      	ldr	r0, [r4, #0]
 800e902:	b938      	cbnz	r0, 800e914 <__pow5mult+0x9c>
 800e904:	4622      	mov	r2, r4
 800e906:	4621      	mov	r1, r4
 800e908:	4630      	mov	r0, r6
 800e90a:	f7ff ff0b 	bl	800e724 <__multiply>
 800e90e:	6020      	str	r0, [r4, #0]
 800e910:	f8c0 9000 	str.w	r9, [r0]
 800e914:	4604      	mov	r4, r0
 800e916:	e7e4      	b.n	800e8e2 <__pow5mult+0x6a>
 800e918:	4638      	mov	r0, r7
 800e91a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e91e:	bf00      	nop
 800e920:	08011810 	.word	0x08011810
 800e924:	08011641 	.word	0x08011641
 800e928:	080116c1 	.word	0x080116c1

0800e92c <__lshift>:
 800e92c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e930:	460c      	mov	r4, r1
 800e932:	6849      	ldr	r1, [r1, #4]
 800e934:	6923      	ldr	r3, [r4, #16]
 800e936:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e93a:	68a3      	ldr	r3, [r4, #8]
 800e93c:	4607      	mov	r7, r0
 800e93e:	4691      	mov	r9, r2
 800e940:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e944:	f108 0601 	add.w	r6, r8, #1
 800e948:	42b3      	cmp	r3, r6
 800e94a:	db0b      	blt.n	800e964 <__lshift+0x38>
 800e94c:	4638      	mov	r0, r7
 800e94e:	f7ff fddd 	bl	800e50c <_Balloc>
 800e952:	4605      	mov	r5, r0
 800e954:	b948      	cbnz	r0, 800e96a <__lshift+0x3e>
 800e956:	4602      	mov	r2, r0
 800e958:	4b28      	ldr	r3, [pc, #160]	; (800e9fc <__lshift+0xd0>)
 800e95a:	4829      	ldr	r0, [pc, #164]	; (800ea00 <__lshift+0xd4>)
 800e95c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e960:	f000 fbea 	bl	800f138 <__assert_func>
 800e964:	3101      	adds	r1, #1
 800e966:	005b      	lsls	r3, r3, #1
 800e968:	e7ee      	b.n	800e948 <__lshift+0x1c>
 800e96a:	2300      	movs	r3, #0
 800e96c:	f100 0114 	add.w	r1, r0, #20
 800e970:	f100 0210 	add.w	r2, r0, #16
 800e974:	4618      	mov	r0, r3
 800e976:	4553      	cmp	r3, sl
 800e978:	db33      	blt.n	800e9e2 <__lshift+0xb6>
 800e97a:	6920      	ldr	r0, [r4, #16]
 800e97c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e980:	f104 0314 	add.w	r3, r4, #20
 800e984:	f019 091f 	ands.w	r9, r9, #31
 800e988:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e98c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e990:	d02b      	beq.n	800e9ea <__lshift+0xbe>
 800e992:	f1c9 0e20 	rsb	lr, r9, #32
 800e996:	468a      	mov	sl, r1
 800e998:	2200      	movs	r2, #0
 800e99a:	6818      	ldr	r0, [r3, #0]
 800e99c:	fa00 f009 	lsl.w	r0, r0, r9
 800e9a0:	4310      	orrs	r0, r2
 800e9a2:	f84a 0b04 	str.w	r0, [sl], #4
 800e9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9aa:	459c      	cmp	ip, r3
 800e9ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800e9b0:	d8f3      	bhi.n	800e99a <__lshift+0x6e>
 800e9b2:	ebac 0304 	sub.w	r3, ip, r4
 800e9b6:	3b15      	subs	r3, #21
 800e9b8:	f023 0303 	bic.w	r3, r3, #3
 800e9bc:	3304      	adds	r3, #4
 800e9be:	f104 0015 	add.w	r0, r4, #21
 800e9c2:	4584      	cmp	ip, r0
 800e9c4:	bf38      	it	cc
 800e9c6:	2304      	movcc	r3, #4
 800e9c8:	50ca      	str	r2, [r1, r3]
 800e9ca:	b10a      	cbz	r2, 800e9d0 <__lshift+0xa4>
 800e9cc:	f108 0602 	add.w	r6, r8, #2
 800e9d0:	3e01      	subs	r6, #1
 800e9d2:	4638      	mov	r0, r7
 800e9d4:	612e      	str	r6, [r5, #16]
 800e9d6:	4621      	mov	r1, r4
 800e9d8:	f7ff fdd8 	bl	800e58c <_Bfree>
 800e9dc:	4628      	mov	r0, r5
 800e9de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800e9e6:	3301      	adds	r3, #1
 800e9e8:	e7c5      	b.n	800e976 <__lshift+0x4a>
 800e9ea:	3904      	subs	r1, #4
 800e9ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800e9f4:	459c      	cmp	ip, r3
 800e9f6:	d8f9      	bhi.n	800e9ec <__lshift+0xc0>
 800e9f8:	e7ea      	b.n	800e9d0 <__lshift+0xa4>
 800e9fa:	bf00      	nop
 800e9fc:	080116b0 	.word	0x080116b0
 800ea00:	080116c1 	.word	0x080116c1

0800ea04 <__mcmp>:
 800ea04:	b530      	push	{r4, r5, lr}
 800ea06:	6902      	ldr	r2, [r0, #16]
 800ea08:	690c      	ldr	r4, [r1, #16]
 800ea0a:	1b12      	subs	r2, r2, r4
 800ea0c:	d10e      	bne.n	800ea2c <__mcmp+0x28>
 800ea0e:	f100 0314 	add.w	r3, r0, #20
 800ea12:	3114      	adds	r1, #20
 800ea14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ea18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ea1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ea20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ea24:	42a5      	cmp	r5, r4
 800ea26:	d003      	beq.n	800ea30 <__mcmp+0x2c>
 800ea28:	d305      	bcc.n	800ea36 <__mcmp+0x32>
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	4610      	mov	r0, r2
 800ea2e:	bd30      	pop	{r4, r5, pc}
 800ea30:	4283      	cmp	r3, r0
 800ea32:	d3f3      	bcc.n	800ea1c <__mcmp+0x18>
 800ea34:	e7fa      	b.n	800ea2c <__mcmp+0x28>
 800ea36:	f04f 32ff 	mov.w	r2, #4294967295
 800ea3a:	e7f7      	b.n	800ea2c <__mcmp+0x28>

0800ea3c <__mdiff>:
 800ea3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea40:	460c      	mov	r4, r1
 800ea42:	4606      	mov	r6, r0
 800ea44:	4611      	mov	r1, r2
 800ea46:	4620      	mov	r0, r4
 800ea48:	4690      	mov	r8, r2
 800ea4a:	f7ff ffdb 	bl	800ea04 <__mcmp>
 800ea4e:	1e05      	subs	r5, r0, #0
 800ea50:	d110      	bne.n	800ea74 <__mdiff+0x38>
 800ea52:	4629      	mov	r1, r5
 800ea54:	4630      	mov	r0, r6
 800ea56:	f7ff fd59 	bl	800e50c <_Balloc>
 800ea5a:	b930      	cbnz	r0, 800ea6a <__mdiff+0x2e>
 800ea5c:	4b3a      	ldr	r3, [pc, #232]	; (800eb48 <__mdiff+0x10c>)
 800ea5e:	4602      	mov	r2, r0
 800ea60:	f240 2137 	movw	r1, #567	; 0x237
 800ea64:	4839      	ldr	r0, [pc, #228]	; (800eb4c <__mdiff+0x110>)
 800ea66:	f000 fb67 	bl	800f138 <__assert_func>
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea74:	bfa4      	itt	ge
 800ea76:	4643      	movge	r3, r8
 800ea78:	46a0      	movge	r8, r4
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ea80:	bfa6      	itte	ge
 800ea82:	461c      	movge	r4, r3
 800ea84:	2500      	movge	r5, #0
 800ea86:	2501      	movlt	r5, #1
 800ea88:	f7ff fd40 	bl	800e50c <_Balloc>
 800ea8c:	b920      	cbnz	r0, 800ea98 <__mdiff+0x5c>
 800ea8e:	4b2e      	ldr	r3, [pc, #184]	; (800eb48 <__mdiff+0x10c>)
 800ea90:	4602      	mov	r2, r0
 800ea92:	f240 2145 	movw	r1, #581	; 0x245
 800ea96:	e7e5      	b.n	800ea64 <__mdiff+0x28>
 800ea98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ea9c:	6926      	ldr	r6, [r4, #16]
 800ea9e:	60c5      	str	r5, [r0, #12]
 800eaa0:	f104 0914 	add.w	r9, r4, #20
 800eaa4:	f108 0514 	add.w	r5, r8, #20
 800eaa8:	f100 0e14 	add.w	lr, r0, #20
 800eaac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eab0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eab4:	f108 0210 	add.w	r2, r8, #16
 800eab8:	46f2      	mov	sl, lr
 800eaba:	2100      	movs	r1, #0
 800eabc:	f859 3b04 	ldr.w	r3, [r9], #4
 800eac0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eac4:	fa11 f88b 	uxtah	r8, r1, fp
 800eac8:	b299      	uxth	r1, r3
 800eaca:	0c1b      	lsrs	r3, r3, #16
 800eacc:	eba8 0801 	sub.w	r8, r8, r1
 800ead0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ead4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ead8:	fa1f f888 	uxth.w	r8, r8
 800eadc:	1419      	asrs	r1, r3, #16
 800eade:	454e      	cmp	r6, r9
 800eae0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eae4:	f84a 3b04 	str.w	r3, [sl], #4
 800eae8:	d8e8      	bhi.n	800eabc <__mdiff+0x80>
 800eaea:	1b33      	subs	r3, r6, r4
 800eaec:	3b15      	subs	r3, #21
 800eaee:	f023 0303 	bic.w	r3, r3, #3
 800eaf2:	3304      	adds	r3, #4
 800eaf4:	3415      	adds	r4, #21
 800eaf6:	42a6      	cmp	r6, r4
 800eaf8:	bf38      	it	cc
 800eafa:	2304      	movcc	r3, #4
 800eafc:	441d      	add	r5, r3
 800eafe:	4473      	add	r3, lr
 800eb00:	469e      	mov	lr, r3
 800eb02:	462e      	mov	r6, r5
 800eb04:	4566      	cmp	r6, ip
 800eb06:	d30e      	bcc.n	800eb26 <__mdiff+0xea>
 800eb08:	f10c 0203 	add.w	r2, ip, #3
 800eb0c:	1b52      	subs	r2, r2, r5
 800eb0e:	f022 0203 	bic.w	r2, r2, #3
 800eb12:	3d03      	subs	r5, #3
 800eb14:	45ac      	cmp	ip, r5
 800eb16:	bf38      	it	cc
 800eb18:	2200      	movcc	r2, #0
 800eb1a:	4413      	add	r3, r2
 800eb1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800eb20:	b17a      	cbz	r2, 800eb42 <__mdiff+0x106>
 800eb22:	6107      	str	r7, [r0, #16]
 800eb24:	e7a4      	b.n	800ea70 <__mdiff+0x34>
 800eb26:	f856 8b04 	ldr.w	r8, [r6], #4
 800eb2a:	fa11 f288 	uxtah	r2, r1, r8
 800eb2e:	1414      	asrs	r4, r2, #16
 800eb30:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eb34:	b292      	uxth	r2, r2
 800eb36:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eb3a:	f84e 2b04 	str.w	r2, [lr], #4
 800eb3e:	1421      	asrs	r1, r4, #16
 800eb40:	e7e0      	b.n	800eb04 <__mdiff+0xc8>
 800eb42:	3f01      	subs	r7, #1
 800eb44:	e7ea      	b.n	800eb1c <__mdiff+0xe0>
 800eb46:	bf00      	nop
 800eb48:	080116b0 	.word	0x080116b0
 800eb4c:	080116c1 	.word	0x080116c1

0800eb50 <__d2b>:
 800eb50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eb54:	460f      	mov	r7, r1
 800eb56:	2101      	movs	r1, #1
 800eb58:	ec59 8b10 	vmov	r8, r9, d0
 800eb5c:	4616      	mov	r6, r2
 800eb5e:	f7ff fcd5 	bl	800e50c <_Balloc>
 800eb62:	4604      	mov	r4, r0
 800eb64:	b930      	cbnz	r0, 800eb74 <__d2b+0x24>
 800eb66:	4602      	mov	r2, r0
 800eb68:	4b24      	ldr	r3, [pc, #144]	; (800ebfc <__d2b+0xac>)
 800eb6a:	4825      	ldr	r0, [pc, #148]	; (800ec00 <__d2b+0xb0>)
 800eb6c:	f240 310f 	movw	r1, #783	; 0x30f
 800eb70:	f000 fae2 	bl	800f138 <__assert_func>
 800eb74:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eb78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eb7c:	bb2d      	cbnz	r5, 800ebca <__d2b+0x7a>
 800eb7e:	9301      	str	r3, [sp, #4]
 800eb80:	f1b8 0300 	subs.w	r3, r8, #0
 800eb84:	d026      	beq.n	800ebd4 <__d2b+0x84>
 800eb86:	4668      	mov	r0, sp
 800eb88:	9300      	str	r3, [sp, #0]
 800eb8a:	f7ff fd87 	bl	800e69c <__lo0bits>
 800eb8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eb92:	b1e8      	cbz	r0, 800ebd0 <__d2b+0x80>
 800eb94:	f1c0 0320 	rsb	r3, r0, #32
 800eb98:	fa02 f303 	lsl.w	r3, r2, r3
 800eb9c:	430b      	orrs	r3, r1
 800eb9e:	40c2      	lsrs	r2, r0
 800eba0:	6163      	str	r3, [r4, #20]
 800eba2:	9201      	str	r2, [sp, #4]
 800eba4:	9b01      	ldr	r3, [sp, #4]
 800eba6:	61a3      	str	r3, [r4, #24]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	bf14      	ite	ne
 800ebac:	2202      	movne	r2, #2
 800ebae:	2201      	moveq	r2, #1
 800ebb0:	6122      	str	r2, [r4, #16]
 800ebb2:	b1bd      	cbz	r5, 800ebe4 <__d2b+0x94>
 800ebb4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ebb8:	4405      	add	r5, r0
 800ebba:	603d      	str	r5, [r7, #0]
 800ebbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ebc0:	6030      	str	r0, [r6, #0]
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	b003      	add	sp, #12
 800ebc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ebce:	e7d6      	b.n	800eb7e <__d2b+0x2e>
 800ebd0:	6161      	str	r1, [r4, #20]
 800ebd2:	e7e7      	b.n	800eba4 <__d2b+0x54>
 800ebd4:	a801      	add	r0, sp, #4
 800ebd6:	f7ff fd61 	bl	800e69c <__lo0bits>
 800ebda:	9b01      	ldr	r3, [sp, #4]
 800ebdc:	6163      	str	r3, [r4, #20]
 800ebde:	3020      	adds	r0, #32
 800ebe0:	2201      	movs	r2, #1
 800ebe2:	e7e5      	b.n	800ebb0 <__d2b+0x60>
 800ebe4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ebe8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ebec:	6038      	str	r0, [r7, #0]
 800ebee:	6918      	ldr	r0, [r3, #16]
 800ebf0:	f7ff fd34 	bl	800e65c <__hi0bits>
 800ebf4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ebf8:	e7e2      	b.n	800ebc0 <__d2b+0x70>
 800ebfa:	bf00      	nop
 800ebfc:	080116b0 	.word	0x080116b0
 800ec00:	080116c1 	.word	0x080116c1

0800ec04 <__ssputs_r>:
 800ec04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec08:	688e      	ldr	r6, [r1, #8]
 800ec0a:	461f      	mov	r7, r3
 800ec0c:	42be      	cmp	r6, r7
 800ec0e:	680b      	ldr	r3, [r1, #0]
 800ec10:	4682      	mov	sl, r0
 800ec12:	460c      	mov	r4, r1
 800ec14:	4690      	mov	r8, r2
 800ec16:	d82c      	bhi.n	800ec72 <__ssputs_r+0x6e>
 800ec18:	898a      	ldrh	r2, [r1, #12]
 800ec1a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ec1e:	d026      	beq.n	800ec6e <__ssputs_r+0x6a>
 800ec20:	6965      	ldr	r5, [r4, #20]
 800ec22:	6909      	ldr	r1, [r1, #16]
 800ec24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec28:	eba3 0901 	sub.w	r9, r3, r1
 800ec2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec30:	1c7b      	adds	r3, r7, #1
 800ec32:	444b      	add	r3, r9
 800ec34:	106d      	asrs	r5, r5, #1
 800ec36:	429d      	cmp	r5, r3
 800ec38:	bf38      	it	cc
 800ec3a:	461d      	movcc	r5, r3
 800ec3c:	0553      	lsls	r3, r2, #21
 800ec3e:	d527      	bpl.n	800ec90 <__ssputs_r+0x8c>
 800ec40:	4629      	mov	r1, r5
 800ec42:	f7ff fbd7 	bl	800e3f4 <_malloc_r>
 800ec46:	4606      	mov	r6, r0
 800ec48:	b360      	cbz	r0, 800eca4 <__ssputs_r+0xa0>
 800ec4a:	6921      	ldr	r1, [r4, #16]
 800ec4c:	464a      	mov	r2, r9
 800ec4e:	f7fe fcd4 	bl	800d5fa <memcpy>
 800ec52:	89a3      	ldrh	r3, [r4, #12]
 800ec54:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec5c:	81a3      	strh	r3, [r4, #12]
 800ec5e:	6126      	str	r6, [r4, #16]
 800ec60:	6165      	str	r5, [r4, #20]
 800ec62:	444e      	add	r6, r9
 800ec64:	eba5 0509 	sub.w	r5, r5, r9
 800ec68:	6026      	str	r6, [r4, #0]
 800ec6a:	60a5      	str	r5, [r4, #8]
 800ec6c:	463e      	mov	r6, r7
 800ec6e:	42be      	cmp	r6, r7
 800ec70:	d900      	bls.n	800ec74 <__ssputs_r+0x70>
 800ec72:	463e      	mov	r6, r7
 800ec74:	6820      	ldr	r0, [r4, #0]
 800ec76:	4632      	mov	r2, r6
 800ec78:	4641      	mov	r1, r8
 800ec7a:	f7fe fbff 	bl	800d47c <memmove>
 800ec7e:	68a3      	ldr	r3, [r4, #8]
 800ec80:	1b9b      	subs	r3, r3, r6
 800ec82:	60a3      	str	r3, [r4, #8]
 800ec84:	6823      	ldr	r3, [r4, #0]
 800ec86:	4433      	add	r3, r6
 800ec88:	6023      	str	r3, [r4, #0]
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec90:	462a      	mov	r2, r5
 800ec92:	f000 fa97 	bl	800f1c4 <_realloc_r>
 800ec96:	4606      	mov	r6, r0
 800ec98:	2800      	cmp	r0, #0
 800ec9a:	d1e0      	bne.n	800ec5e <__ssputs_r+0x5a>
 800ec9c:	6921      	ldr	r1, [r4, #16]
 800ec9e:	4650      	mov	r0, sl
 800eca0:	f7ff fb34 	bl	800e30c <_free_r>
 800eca4:	230c      	movs	r3, #12
 800eca6:	f8ca 3000 	str.w	r3, [sl]
 800ecaa:	89a3      	ldrh	r3, [r4, #12]
 800ecac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecb0:	81a3      	strh	r3, [r4, #12]
 800ecb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb6:	e7e9      	b.n	800ec8c <__ssputs_r+0x88>

0800ecb8 <_svfiprintf_r>:
 800ecb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecbc:	4698      	mov	r8, r3
 800ecbe:	898b      	ldrh	r3, [r1, #12]
 800ecc0:	061b      	lsls	r3, r3, #24
 800ecc2:	b09d      	sub	sp, #116	; 0x74
 800ecc4:	4607      	mov	r7, r0
 800ecc6:	460d      	mov	r5, r1
 800ecc8:	4614      	mov	r4, r2
 800ecca:	d50e      	bpl.n	800ecea <_svfiprintf_r+0x32>
 800eccc:	690b      	ldr	r3, [r1, #16]
 800ecce:	b963      	cbnz	r3, 800ecea <_svfiprintf_r+0x32>
 800ecd0:	2140      	movs	r1, #64	; 0x40
 800ecd2:	f7ff fb8f 	bl	800e3f4 <_malloc_r>
 800ecd6:	6028      	str	r0, [r5, #0]
 800ecd8:	6128      	str	r0, [r5, #16]
 800ecda:	b920      	cbnz	r0, 800ece6 <_svfiprintf_r+0x2e>
 800ecdc:	230c      	movs	r3, #12
 800ecde:	603b      	str	r3, [r7, #0]
 800ece0:	f04f 30ff 	mov.w	r0, #4294967295
 800ece4:	e0d0      	b.n	800ee88 <_svfiprintf_r+0x1d0>
 800ece6:	2340      	movs	r3, #64	; 0x40
 800ece8:	616b      	str	r3, [r5, #20]
 800ecea:	2300      	movs	r3, #0
 800ecec:	9309      	str	r3, [sp, #36]	; 0x24
 800ecee:	2320      	movs	r3, #32
 800ecf0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ecf4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecf8:	2330      	movs	r3, #48	; 0x30
 800ecfa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800eea0 <_svfiprintf_r+0x1e8>
 800ecfe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ed02:	f04f 0901 	mov.w	r9, #1
 800ed06:	4623      	mov	r3, r4
 800ed08:	469a      	mov	sl, r3
 800ed0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed0e:	b10a      	cbz	r2, 800ed14 <_svfiprintf_r+0x5c>
 800ed10:	2a25      	cmp	r2, #37	; 0x25
 800ed12:	d1f9      	bne.n	800ed08 <_svfiprintf_r+0x50>
 800ed14:	ebba 0b04 	subs.w	fp, sl, r4
 800ed18:	d00b      	beq.n	800ed32 <_svfiprintf_r+0x7a>
 800ed1a:	465b      	mov	r3, fp
 800ed1c:	4622      	mov	r2, r4
 800ed1e:	4629      	mov	r1, r5
 800ed20:	4638      	mov	r0, r7
 800ed22:	f7ff ff6f 	bl	800ec04 <__ssputs_r>
 800ed26:	3001      	adds	r0, #1
 800ed28:	f000 80a9 	beq.w	800ee7e <_svfiprintf_r+0x1c6>
 800ed2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed2e:	445a      	add	r2, fp
 800ed30:	9209      	str	r2, [sp, #36]	; 0x24
 800ed32:	f89a 3000 	ldrb.w	r3, [sl]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	f000 80a1 	beq.w	800ee7e <_svfiprintf_r+0x1c6>
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed46:	f10a 0a01 	add.w	sl, sl, #1
 800ed4a:	9304      	str	r3, [sp, #16]
 800ed4c:	9307      	str	r3, [sp, #28]
 800ed4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ed52:	931a      	str	r3, [sp, #104]	; 0x68
 800ed54:	4654      	mov	r4, sl
 800ed56:	2205      	movs	r2, #5
 800ed58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed5c:	4850      	ldr	r0, [pc, #320]	; (800eea0 <_svfiprintf_r+0x1e8>)
 800ed5e:	f7f1 fa4f 	bl	8000200 <memchr>
 800ed62:	9a04      	ldr	r2, [sp, #16]
 800ed64:	b9d8      	cbnz	r0, 800ed9e <_svfiprintf_r+0xe6>
 800ed66:	06d0      	lsls	r0, r2, #27
 800ed68:	bf44      	itt	mi
 800ed6a:	2320      	movmi	r3, #32
 800ed6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed70:	0711      	lsls	r1, r2, #28
 800ed72:	bf44      	itt	mi
 800ed74:	232b      	movmi	r3, #43	; 0x2b
 800ed76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed7a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed7e:	2b2a      	cmp	r3, #42	; 0x2a
 800ed80:	d015      	beq.n	800edae <_svfiprintf_r+0xf6>
 800ed82:	9a07      	ldr	r2, [sp, #28]
 800ed84:	4654      	mov	r4, sl
 800ed86:	2000      	movs	r0, #0
 800ed88:	f04f 0c0a 	mov.w	ip, #10
 800ed8c:	4621      	mov	r1, r4
 800ed8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed92:	3b30      	subs	r3, #48	; 0x30
 800ed94:	2b09      	cmp	r3, #9
 800ed96:	d94d      	bls.n	800ee34 <_svfiprintf_r+0x17c>
 800ed98:	b1b0      	cbz	r0, 800edc8 <_svfiprintf_r+0x110>
 800ed9a:	9207      	str	r2, [sp, #28]
 800ed9c:	e014      	b.n	800edc8 <_svfiprintf_r+0x110>
 800ed9e:	eba0 0308 	sub.w	r3, r0, r8
 800eda2:	fa09 f303 	lsl.w	r3, r9, r3
 800eda6:	4313      	orrs	r3, r2
 800eda8:	9304      	str	r3, [sp, #16]
 800edaa:	46a2      	mov	sl, r4
 800edac:	e7d2      	b.n	800ed54 <_svfiprintf_r+0x9c>
 800edae:	9b03      	ldr	r3, [sp, #12]
 800edb0:	1d19      	adds	r1, r3, #4
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	9103      	str	r1, [sp, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	bfbb      	ittet	lt
 800edba:	425b      	neglt	r3, r3
 800edbc:	f042 0202 	orrlt.w	r2, r2, #2
 800edc0:	9307      	strge	r3, [sp, #28]
 800edc2:	9307      	strlt	r3, [sp, #28]
 800edc4:	bfb8      	it	lt
 800edc6:	9204      	strlt	r2, [sp, #16]
 800edc8:	7823      	ldrb	r3, [r4, #0]
 800edca:	2b2e      	cmp	r3, #46	; 0x2e
 800edcc:	d10c      	bne.n	800ede8 <_svfiprintf_r+0x130>
 800edce:	7863      	ldrb	r3, [r4, #1]
 800edd0:	2b2a      	cmp	r3, #42	; 0x2a
 800edd2:	d134      	bne.n	800ee3e <_svfiprintf_r+0x186>
 800edd4:	9b03      	ldr	r3, [sp, #12]
 800edd6:	1d1a      	adds	r2, r3, #4
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	9203      	str	r2, [sp, #12]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	bfb8      	it	lt
 800ede0:	f04f 33ff 	movlt.w	r3, #4294967295
 800ede4:	3402      	adds	r4, #2
 800ede6:	9305      	str	r3, [sp, #20]
 800ede8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800eeb0 <_svfiprintf_r+0x1f8>
 800edec:	7821      	ldrb	r1, [r4, #0]
 800edee:	2203      	movs	r2, #3
 800edf0:	4650      	mov	r0, sl
 800edf2:	f7f1 fa05 	bl	8000200 <memchr>
 800edf6:	b138      	cbz	r0, 800ee08 <_svfiprintf_r+0x150>
 800edf8:	9b04      	ldr	r3, [sp, #16]
 800edfa:	eba0 000a 	sub.w	r0, r0, sl
 800edfe:	2240      	movs	r2, #64	; 0x40
 800ee00:	4082      	lsls	r2, r0
 800ee02:	4313      	orrs	r3, r2
 800ee04:	3401      	adds	r4, #1
 800ee06:	9304      	str	r3, [sp, #16]
 800ee08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee0c:	4825      	ldr	r0, [pc, #148]	; (800eea4 <_svfiprintf_r+0x1ec>)
 800ee0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ee12:	2206      	movs	r2, #6
 800ee14:	f7f1 f9f4 	bl	8000200 <memchr>
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	d038      	beq.n	800ee8e <_svfiprintf_r+0x1d6>
 800ee1c:	4b22      	ldr	r3, [pc, #136]	; (800eea8 <_svfiprintf_r+0x1f0>)
 800ee1e:	bb1b      	cbnz	r3, 800ee68 <_svfiprintf_r+0x1b0>
 800ee20:	9b03      	ldr	r3, [sp, #12]
 800ee22:	3307      	adds	r3, #7
 800ee24:	f023 0307 	bic.w	r3, r3, #7
 800ee28:	3308      	adds	r3, #8
 800ee2a:	9303      	str	r3, [sp, #12]
 800ee2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee2e:	4433      	add	r3, r6
 800ee30:	9309      	str	r3, [sp, #36]	; 0x24
 800ee32:	e768      	b.n	800ed06 <_svfiprintf_r+0x4e>
 800ee34:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee38:	460c      	mov	r4, r1
 800ee3a:	2001      	movs	r0, #1
 800ee3c:	e7a6      	b.n	800ed8c <_svfiprintf_r+0xd4>
 800ee3e:	2300      	movs	r3, #0
 800ee40:	3401      	adds	r4, #1
 800ee42:	9305      	str	r3, [sp, #20]
 800ee44:	4619      	mov	r1, r3
 800ee46:	f04f 0c0a 	mov.w	ip, #10
 800ee4a:	4620      	mov	r0, r4
 800ee4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee50:	3a30      	subs	r2, #48	; 0x30
 800ee52:	2a09      	cmp	r2, #9
 800ee54:	d903      	bls.n	800ee5e <_svfiprintf_r+0x1a6>
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d0c6      	beq.n	800ede8 <_svfiprintf_r+0x130>
 800ee5a:	9105      	str	r1, [sp, #20]
 800ee5c:	e7c4      	b.n	800ede8 <_svfiprintf_r+0x130>
 800ee5e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee62:	4604      	mov	r4, r0
 800ee64:	2301      	movs	r3, #1
 800ee66:	e7f0      	b.n	800ee4a <_svfiprintf_r+0x192>
 800ee68:	ab03      	add	r3, sp, #12
 800ee6a:	9300      	str	r3, [sp, #0]
 800ee6c:	462a      	mov	r2, r5
 800ee6e:	4b0f      	ldr	r3, [pc, #60]	; (800eeac <_svfiprintf_r+0x1f4>)
 800ee70:	a904      	add	r1, sp, #16
 800ee72:	4638      	mov	r0, r7
 800ee74:	f7fd fcf2 	bl	800c85c <_printf_float>
 800ee78:	1c42      	adds	r2, r0, #1
 800ee7a:	4606      	mov	r6, r0
 800ee7c:	d1d6      	bne.n	800ee2c <_svfiprintf_r+0x174>
 800ee7e:	89ab      	ldrh	r3, [r5, #12]
 800ee80:	065b      	lsls	r3, r3, #25
 800ee82:	f53f af2d 	bmi.w	800ece0 <_svfiprintf_r+0x28>
 800ee86:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee88:	b01d      	add	sp, #116	; 0x74
 800ee8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee8e:	ab03      	add	r3, sp, #12
 800ee90:	9300      	str	r3, [sp, #0]
 800ee92:	462a      	mov	r2, r5
 800ee94:	4b05      	ldr	r3, [pc, #20]	; (800eeac <_svfiprintf_r+0x1f4>)
 800ee96:	a904      	add	r1, sp, #16
 800ee98:	4638      	mov	r0, r7
 800ee9a:	f7fd ff83 	bl	800cda4 <_printf_i>
 800ee9e:	e7eb      	b.n	800ee78 <_svfiprintf_r+0x1c0>
 800eea0:	0801181c 	.word	0x0801181c
 800eea4:	08011826 	.word	0x08011826
 800eea8:	0800c85d 	.word	0x0800c85d
 800eeac:	0800ec05 	.word	0x0800ec05
 800eeb0:	08011822 	.word	0x08011822

0800eeb4 <__sflush_r>:
 800eeb4:	898a      	ldrh	r2, [r1, #12]
 800eeb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eeba:	4605      	mov	r5, r0
 800eebc:	0710      	lsls	r0, r2, #28
 800eebe:	460c      	mov	r4, r1
 800eec0:	d458      	bmi.n	800ef74 <__sflush_r+0xc0>
 800eec2:	684b      	ldr	r3, [r1, #4]
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	dc05      	bgt.n	800eed4 <__sflush_r+0x20>
 800eec8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	dc02      	bgt.n	800eed4 <__sflush_r+0x20>
 800eece:	2000      	movs	r0, #0
 800eed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800eed6:	2e00      	cmp	r6, #0
 800eed8:	d0f9      	beq.n	800eece <__sflush_r+0x1a>
 800eeda:	2300      	movs	r3, #0
 800eedc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800eee0:	682f      	ldr	r7, [r5, #0]
 800eee2:	6a21      	ldr	r1, [r4, #32]
 800eee4:	602b      	str	r3, [r5, #0]
 800eee6:	d032      	beq.n	800ef4e <__sflush_r+0x9a>
 800eee8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800eeea:	89a3      	ldrh	r3, [r4, #12]
 800eeec:	075a      	lsls	r2, r3, #29
 800eeee:	d505      	bpl.n	800eefc <__sflush_r+0x48>
 800eef0:	6863      	ldr	r3, [r4, #4]
 800eef2:	1ac0      	subs	r0, r0, r3
 800eef4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800eef6:	b10b      	cbz	r3, 800eefc <__sflush_r+0x48>
 800eef8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eefa:	1ac0      	subs	r0, r0, r3
 800eefc:	2300      	movs	r3, #0
 800eefe:	4602      	mov	r2, r0
 800ef00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef02:	6a21      	ldr	r1, [r4, #32]
 800ef04:	4628      	mov	r0, r5
 800ef06:	47b0      	blx	r6
 800ef08:	1c43      	adds	r3, r0, #1
 800ef0a:	89a3      	ldrh	r3, [r4, #12]
 800ef0c:	d106      	bne.n	800ef1c <__sflush_r+0x68>
 800ef0e:	6829      	ldr	r1, [r5, #0]
 800ef10:	291d      	cmp	r1, #29
 800ef12:	d82b      	bhi.n	800ef6c <__sflush_r+0xb8>
 800ef14:	4a29      	ldr	r2, [pc, #164]	; (800efbc <__sflush_r+0x108>)
 800ef16:	410a      	asrs	r2, r1
 800ef18:	07d6      	lsls	r6, r2, #31
 800ef1a:	d427      	bmi.n	800ef6c <__sflush_r+0xb8>
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	6062      	str	r2, [r4, #4]
 800ef20:	04d9      	lsls	r1, r3, #19
 800ef22:	6922      	ldr	r2, [r4, #16]
 800ef24:	6022      	str	r2, [r4, #0]
 800ef26:	d504      	bpl.n	800ef32 <__sflush_r+0x7e>
 800ef28:	1c42      	adds	r2, r0, #1
 800ef2a:	d101      	bne.n	800ef30 <__sflush_r+0x7c>
 800ef2c:	682b      	ldr	r3, [r5, #0]
 800ef2e:	b903      	cbnz	r3, 800ef32 <__sflush_r+0x7e>
 800ef30:	6560      	str	r0, [r4, #84]	; 0x54
 800ef32:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef34:	602f      	str	r7, [r5, #0]
 800ef36:	2900      	cmp	r1, #0
 800ef38:	d0c9      	beq.n	800eece <__sflush_r+0x1a>
 800ef3a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef3e:	4299      	cmp	r1, r3
 800ef40:	d002      	beq.n	800ef48 <__sflush_r+0x94>
 800ef42:	4628      	mov	r0, r5
 800ef44:	f7ff f9e2 	bl	800e30c <_free_r>
 800ef48:	2000      	movs	r0, #0
 800ef4a:	6360      	str	r0, [r4, #52]	; 0x34
 800ef4c:	e7c0      	b.n	800eed0 <__sflush_r+0x1c>
 800ef4e:	2301      	movs	r3, #1
 800ef50:	4628      	mov	r0, r5
 800ef52:	47b0      	blx	r6
 800ef54:	1c41      	adds	r1, r0, #1
 800ef56:	d1c8      	bne.n	800eeea <__sflush_r+0x36>
 800ef58:	682b      	ldr	r3, [r5, #0]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d0c5      	beq.n	800eeea <__sflush_r+0x36>
 800ef5e:	2b1d      	cmp	r3, #29
 800ef60:	d001      	beq.n	800ef66 <__sflush_r+0xb2>
 800ef62:	2b16      	cmp	r3, #22
 800ef64:	d101      	bne.n	800ef6a <__sflush_r+0xb6>
 800ef66:	602f      	str	r7, [r5, #0]
 800ef68:	e7b1      	b.n	800eece <__sflush_r+0x1a>
 800ef6a:	89a3      	ldrh	r3, [r4, #12]
 800ef6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef70:	81a3      	strh	r3, [r4, #12]
 800ef72:	e7ad      	b.n	800eed0 <__sflush_r+0x1c>
 800ef74:	690f      	ldr	r7, [r1, #16]
 800ef76:	2f00      	cmp	r7, #0
 800ef78:	d0a9      	beq.n	800eece <__sflush_r+0x1a>
 800ef7a:	0793      	lsls	r3, r2, #30
 800ef7c:	680e      	ldr	r6, [r1, #0]
 800ef7e:	bf08      	it	eq
 800ef80:	694b      	ldreq	r3, [r1, #20]
 800ef82:	600f      	str	r7, [r1, #0]
 800ef84:	bf18      	it	ne
 800ef86:	2300      	movne	r3, #0
 800ef88:	eba6 0807 	sub.w	r8, r6, r7
 800ef8c:	608b      	str	r3, [r1, #8]
 800ef8e:	f1b8 0f00 	cmp.w	r8, #0
 800ef92:	dd9c      	ble.n	800eece <__sflush_r+0x1a>
 800ef94:	6a21      	ldr	r1, [r4, #32]
 800ef96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ef98:	4643      	mov	r3, r8
 800ef9a:	463a      	mov	r2, r7
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	47b0      	blx	r6
 800efa0:	2800      	cmp	r0, #0
 800efa2:	dc06      	bgt.n	800efb2 <__sflush_r+0xfe>
 800efa4:	89a3      	ldrh	r3, [r4, #12]
 800efa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efaa:	81a3      	strh	r3, [r4, #12]
 800efac:	f04f 30ff 	mov.w	r0, #4294967295
 800efb0:	e78e      	b.n	800eed0 <__sflush_r+0x1c>
 800efb2:	4407      	add	r7, r0
 800efb4:	eba8 0800 	sub.w	r8, r8, r0
 800efb8:	e7e9      	b.n	800ef8e <__sflush_r+0xda>
 800efba:	bf00      	nop
 800efbc:	dfbffffe 	.word	0xdfbffffe

0800efc0 <_fflush_r>:
 800efc0:	b538      	push	{r3, r4, r5, lr}
 800efc2:	690b      	ldr	r3, [r1, #16]
 800efc4:	4605      	mov	r5, r0
 800efc6:	460c      	mov	r4, r1
 800efc8:	b913      	cbnz	r3, 800efd0 <_fflush_r+0x10>
 800efca:	2500      	movs	r5, #0
 800efcc:	4628      	mov	r0, r5
 800efce:	bd38      	pop	{r3, r4, r5, pc}
 800efd0:	b118      	cbz	r0, 800efda <_fflush_r+0x1a>
 800efd2:	6a03      	ldr	r3, [r0, #32]
 800efd4:	b90b      	cbnz	r3, 800efda <_fflush_r+0x1a>
 800efd6:	f7fe f893 	bl	800d100 <__sinit>
 800efda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d0f3      	beq.n	800efca <_fflush_r+0xa>
 800efe2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800efe4:	07d0      	lsls	r0, r2, #31
 800efe6:	d404      	bmi.n	800eff2 <_fflush_r+0x32>
 800efe8:	0599      	lsls	r1, r3, #22
 800efea:	d402      	bmi.n	800eff2 <_fflush_r+0x32>
 800efec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800efee:	f7fe fb02 	bl	800d5f6 <__retarget_lock_acquire_recursive>
 800eff2:	4628      	mov	r0, r5
 800eff4:	4621      	mov	r1, r4
 800eff6:	f7ff ff5d 	bl	800eeb4 <__sflush_r>
 800effa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800effc:	07da      	lsls	r2, r3, #31
 800effe:	4605      	mov	r5, r0
 800f000:	d4e4      	bmi.n	800efcc <_fflush_r+0xc>
 800f002:	89a3      	ldrh	r3, [r4, #12]
 800f004:	059b      	lsls	r3, r3, #22
 800f006:	d4e1      	bmi.n	800efcc <_fflush_r+0xc>
 800f008:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f00a:	f7fe faf5 	bl	800d5f8 <__retarget_lock_release_recursive>
 800f00e:	e7dd      	b.n	800efcc <_fflush_r+0xc>

0800f010 <__swhatbuf_r>:
 800f010:	b570      	push	{r4, r5, r6, lr}
 800f012:	460c      	mov	r4, r1
 800f014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f018:	2900      	cmp	r1, #0
 800f01a:	b096      	sub	sp, #88	; 0x58
 800f01c:	4615      	mov	r5, r2
 800f01e:	461e      	mov	r6, r3
 800f020:	da0d      	bge.n	800f03e <__swhatbuf_r+0x2e>
 800f022:	89a3      	ldrh	r3, [r4, #12]
 800f024:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f028:	f04f 0100 	mov.w	r1, #0
 800f02c:	bf0c      	ite	eq
 800f02e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f032:	2340      	movne	r3, #64	; 0x40
 800f034:	2000      	movs	r0, #0
 800f036:	6031      	str	r1, [r6, #0]
 800f038:	602b      	str	r3, [r5, #0]
 800f03a:	b016      	add	sp, #88	; 0x58
 800f03c:	bd70      	pop	{r4, r5, r6, pc}
 800f03e:	466a      	mov	r2, sp
 800f040:	f000 f848 	bl	800f0d4 <_fstat_r>
 800f044:	2800      	cmp	r0, #0
 800f046:	dbec      	blt.n	800f022 <__swhatbuf_r+0x12>
 800f048:	9901      	ldr	r1, [sp, #4]
 800f04a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f04e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f052:	4259      	negs	r1, r3
 800f054:	4159      	adcs	r1, r3
 800f056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f05a:	e7eb      	b.n	800f034 <__swhatbuf_r+0x24>

0800f05c <__smakebuf_r>:
 800f05c:	898b      	ldrh	r3, [r1, #12]
 800f05e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f060:	079d      	lsls	r5, r3, #30
 800f062:	4606      	mov	r6, r0
 800f064:	460c      	mov	r4, r1
 800f066:	d507      	bpl.n	800f078 <__smakebuf_r+0x1c>
 800f068:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f06c:	6023      	str	r3, [r4, #0]
 800f06e:	6123      	str	r3, [r4, #16]
 800f070:	2301      	movs	r3, #1
 800f072:	6163      	str	r3, [r4, #20]
 800f074:	b002      	add	sp, #8
 800f076:	bd70      	pop	{r4, r5, r6, pc}
 800f078:	ab01      	add	r3, sp, #4
 800f07a:	466a      	mov	r2, sp
 800f07c:	f7ff ffc8 	bl	800f010 <__swhatbuf_r>
 800f080:	9900      	ldr	r1, [sp, #0]
 800f082:	4605      	mov	r5, r0
 800f084:	4630      	mov	r0, r6
 800f086:	f7ff f9b5 	bl	800e3f4 <_malloc_r>
 800f08a:	b948      	cbnz	r0, 800f0a0 <__smakebuf_r+0x44>
 800f08c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f090:	059a      	lsls	r2, r3, #22
 800f092:	d4ef      	bmi.n	800f074 <__smakebuf_r+0x18>
 800f094:	f023 0303 	bic.w	r3, r3, #3
 800f098:	f043 0302 	orr.w	r3, r3, #2
 800f09c:	81a3      	strh	r3, [r4, #12]
 800f09e:	e7e3      	b.n	800f068 <__smakebuf_r+0xc>
 800f0a0:	89a3      	ldrh	r3, [r4, #12]
 800f0a2:	6020      	str	r0, [r4, #0]
 800f0a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f0a8:	81a3      	strh	r3, [r4, #12]
 800f0aa:	9b00      	ldr	r3, [sp, #0]
 800f0ac:	6163      	str	r3, [r4, #20]
 800f0ae:	9b01      	ldr	r3, [sp, #4]
 800f0b0:	6120      	str	r0, [r4, #16]
 800f0b2:	b15b      	cbz	r3, 800f0cc <__smakebuf_r+0x70>
 800f0b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	f000 f81d 	bl	800f0f8 <_isatty_r>
 800f0be:	b128      	cbz	r0, 800f0cc <__smakebuf_r+0x70>
 800f0c0:	89a3      	ldrh	r3, [r4, #12]
 800f0c2:	f023 0303 	bic.w	r3, r3, #3
 800f0c6:	f043 0301 	orr.w	r3, r3, #1
 800f0ca:	81a3      	strh	r3, [r4, #12]
 800f0cc:	89a3      	ldrh	r3, [r4, #12]
 800f0ce:	431d      	orrs	r5, r3
 800f0d0:	81a5      	strh	r5, [r4, #12]
 800f0d2:	e7cf      	b.n	800f074 <__smakebuf_r+0x18>

0800f0d4 <_fstat_r>:
 800f0d4:	b538      	push	{r3, r4, r5, lr}
 800f0d6:	4d07      	ldr	r5, [pc, #28]	; (800f0f4 <_fstat_r+0x20>)
 800f0d8:	2300      	movs	r3, #0
 800f0da:	4604      	mov	r4, r0
 800f0dc:	4608      	mov	r0, r1
 800f0de:	4611      	mov	r1, r2
 800f0e0:	602b      	str	r3, [r5, #0]
 800f0e2:	f7f4 fd9c 	bl	8003c1e <_fstat>
 800f0e6:	1c43      	adds	r3, r0, #1
 800f0e8:	d102      	bne.n	800f0f0 <_fstat_r+0x1c>
 800f0ea:	682b      	ldr	r3, [r5, #0]
 800f0ec:	b103      	cbz	r3, 800f0f0 <_fstat_r+0x1c>
 800f0ee:	6023      	str	r3, [r4, #0]
 800f0f0:	bd38      	pop	{r3, r4, r5, pc}
 800f0f2:	bf00      	nop
 800f0f4:	20019ec8 	.word	0x20019ec8

0800f0f8 <_isatty_r>:
 800f0f8:	b538      	push	{r3, r4, r5, lr}
 800f0fa:	4d06      	ldr	r5, [pc, #24]	; (800f114 <_isatty_r+0x1c>)
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	4604      	mov	r4, r0
 800f100:	4608      	mov	r0, r1
 800f102:	602b      	str	r3, [r5, #0]
 800f104:	f7f4 fd9b 	bl	8003c3e <_isatty>
 800f108:	1c43      	adds	r3, r0, #1
 800f10a:	d102      	bne.n	800f112 <_isatty_r+0x1a>
 800f10c:	682b      	ldr	r3, [r5, #0]
 800f10e:	b103      	cbz	r3, 800f112 <_isatty_r+0x1a>
 800f110:	6023      	str	r3, [r4, #0]
 800f112:	bd38      	pop	{r3, r4, r5, pc}
 800f114:	20019ec8 	.word	0x20019ec8

0800f118 <_sbrk_r>:
 800f118:	b538      	push	{r3, r4, r5, lr}
 800f11a:	4d06      	ldr	r5, [pc, #24]	; (800f134 <_sbrk_r+0x1c>)
 800f11c:	2300      	movs	r3, #0
 800f11e:	4604      	mov	r4, r0
 800f120:	4608      	mov	r0, r1
 800f122:	602b      	str	r3, [r5, #0]
 800f124:	f7f4 fda4 	bl	8003c70 <_sbrk>
 800f128:	1c43      	adds	r3, r0, #1
 800f12a:	d102      	bne.n	800f132 <_sbrk_r+0x1a>
 800f12c:	682b      	ldr	r3, [r5, #0]
 800f12e:	b103      	cbz	r3, 800f132 <_sbrk_r+0x1a>
 800f130:	6023      	str	r3, [r4, #0]
 800f132:	bd38      	pop	{r3, r4, r5, pc}
 800f134:	20019ec8 	.word	0x20019ec8

0800f138 <__assert_func>:
 800f138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f13a:	4614      	mov	r4, r2
 800f13c:	461a      	mov	r2, r3
 800f13e:	4b09      	ldr	r3, [pc, #36]	; (800f164 <__assert_func+0x2c>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	4605      	mov	r5, r0
 800f144:	68d8      	ldr	r0, [r3, #12]
 800f146:	b14c      	cbz	r4, 800f15c <__assert_func+0x24>
 800f148:	4b07      	ldr	r3, [pc, #28]	; (800f168 <__assert_func+0x30>)
 800f14a:	9100      	str	r1, [sp, #0]
 800f14c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f150:	4906      	ldr	r1, [pc, #24]	; (800f16c <__assert_func+0x34>)
 800f152:	462b      	mov	r3, r5
 800f154:	f000 f872 	bl	800f23c <fiprintf>
 800f158:	f000 f882 	bl	800f260 <abort>
 800f15c:	4b04      	ldr	r3, [pc, #16]	; (800f170 <__assert_func+0x38>)
 800f15e:	461c      	mov	r4, r3
 800f160:	e7f3      	b.n	800f14a <__assert_func+0x12>
 800f162:	bf00      	nop
 800f164:	200008fc 	.word	0x200008fc
 800f168:	08011837 	.word	0x08011837
 800f16c:	08011844 	.word	0x08011844
 800f170:	08011872 	.word	0x08011872

0800f174 <_calloc_r>:
 800f174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f176:	fba1 2402 	umull	r2, r4, r1, r2
 800f17a:	b94c      	cbnz	r4, 800f190 <_calloc_r+0x1c>
 800f17c:	4611      	mov	r1, r2
 800f17e:	9201      	str	r2, [sp, #4]
 800f180:	f7ff f938 	bl	800e3f4 <_malloc_r>
 800f184:	9a01      	ldr	r2, [sp, #4]
 800f186:	4605      	mov	r5, r0
 800f188:	b930      	cbnz	r0, 800f198 <_calloc_r+0x24>
 800f18a:	4628      	mov	r0, r5
 800f18c:	b003      	add	sp, #12
 800f18e:	bd30      	pop	{r4, r5, pc}
 800f190:	220c      	movs	r2, #12
 800f192:	6002      	str	r2, [r0, #0]
 800f194:	2500      	movs	r5, #0
 800f196:	e7f8      	b.n	800f18a <_calloc_r+0x16>
 800f198:	4621      	mov	r1, r4
 800f19a:	f7fe f989 	bl	800d4b0 <memset>
 800f19e:	e7f4      	b.n	800f18a <_calloc_r+0x16>

0800f1a0 <__ascii_mbtowc>:
 800f1a0:	b082      	sub	sp, #8
 800f1a2:	b901      	cbnz	r1, 800f1a6 <__ascii_mbtowc+0x6>
 800f1a4:	a901      	add	r1, sp, #4
 800f1a6:	b142      	cbz	r2, 800f1ba <__ascii_mbtowc+0x1a>
 800f1a8:	b14b      	cbz	r3, 800f1be <__ascii_mbtowc+0x1e>
 800f1aa:	7813      	ldrb	r3, [r2, #0]
 800f1ac:	600b      	str	r3, [r1, #0]
 800f1ae:	7812      	ldrb	r2, [r2, #0]
 800f1b0:	1e10      	subs	r0, r2, #0
 800f1b2:	bf18      	it	ne
 800f1b4:	2001      	movne	r0, #1
 800f1b6:	b002      	add	sp, #8
 800f1b8:	4770      	bx	lr
 800f1ba:	4610      	mov	r0, r2
 800f1bc:	e7fb      	b.n	800f1b6 <__ascii_mbtowc+0x16>
 800f1be:	f06f 0001 	mvn.w	r0, #1
 800f1c2:	e7f8      	b.n	800f1b6 <__ascii_mbtowc+0x16>

0800f1c4 <_realloc_r>:
 800f1c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1c8:	4680      	mov	r8, r0
 800f1ca:	4614      	mov	r4, r2
 800f1cc:	460e      	mov	r6, r1
 800f1ce:	b921      	cbnz	r1, 800f1da <_realloc_r+0x16>
 800f1d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1d4:	4611      	mov	r1, r2
 800f1d6:	f7ff b90d 	b.w	800e3f4 <_malloc_r>
 800f1da:	b92a      	cbnz	r2, 800f1e8 <_realloc_r+0x24>
 800f1dc:	f7ff f896 	bl	800e30c <_free_r>
 800f1e0:	4625      	mov	r5, r4
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e8:	f000 f841 	bl	800f26e <_malloc_usable_size_r>
 800f1ec:	4284      	cmp	r4, r0
 800f1ee:	4607      	mov	r7, r0
 800f1f0:	d802      	bhi.n	800f1f8 <_realloc_r+0x34>
 800f1f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f1f6:	d812      	bhi.n	800f21e <_realloc_r+0x5a>
 800f1f8:	4621      	mov	r1, r4
 800f1fa:	4640      	mov	r0, r8
 800f1fc:	f7ff f8fa 	bl	800e3f4 <_malloc_r>
 800f200:	4605      	mov	r5, r0
 800f202:	2800      	cmp	r0, #0
 800f204:	d0ed      	beq.n	800f1e2 <_realloc_r+0x1e>
 800f206:	42bc      	cmp	r4, r7
 800f208:	4622      	mov	r2, r4
 800f20a:	4631      	mov	r1, r6
 800f20c:	bf28      	it	cs
 800f20e:	463a      	movcs	r2, r7
 800f210:	f7fe f9f3 	bl	800d5fa <memcpy>
 800f214:	4631      	mov	r1, r6
 800f216:	4640      	mov	r0, r8
 800f218:	f7ff f878 	bl	800e30c <_free_r>
 800f21c:	e7e1      	b.n	800f1e2 <_realloc_r+0x1e>
 800f21e:	4635      	mov	r5, r6
 800f220:	e7df      	b.n	800f1e2 <_realloc_r+0x1e>

0800f222 <__ascii_wctomb>:
 800f222:	b149      	cbz	r1, 800f238 <__ascii_wctomb+0x16>
 800f224:	2aff      	cmp	r2, #255	; 0xff
 800f226:	bf85      	ittet	hi
 800f228:	238a      	movhi	r3, #138	; 0x8a
 800f22a:	6003      	strhi	r3, [r0, #0]
 800f22c:	700a      	strbls	r2, [r1, #0]
 800f22e:	f04f 30ff 	movhi.w	r0, #4294967295
 800f232:	bf98      	it	ls
 800f234:	2001      	movls	r0, #1
 800f236:	4770      	bx	lr
 800f238:	4608      	mov	r0, r1
 800f23a:	4770      	bx	lr

0800f23c <fiprintf>:
 800f23c:	b40e      	push	{r1, r2, r3}
 800f23e:	b503      	push	{r0, r1, lr}
 800f240:	4601      	mov	r1, r0
 800f242:	ab03      	add	r3, sp, #12
 800f244:	4805      	ldr	r0, [pc, #20]	; (800f25c <fiprintf+0x20>)
 800f246:	f853 2b04 	ldr.w	r2, [r3], #4
 800f24a:	6800      	ldr	r0, [r0, #0]
 800f24c:	9301      	str	r3, [sp, #4]
 800f24e:	f000 f83f 	bl	800f2d0 <_vfiprintf_r>
 800f252:	b002      	add	sp, #8
 800f254:	f85d eb04 	ldr.w	lr, [sp], #4
 800f258:	b003      	add	sp, #12
 800f25a:	4770      	bx	lr
 800f25c:	200008fc 	.word	0x200008fc

0800f260 <abort>:
 800f260:	b508      	push	{r3, lr}
 800f262:	2006      	movs	r0, #6
 800f264:	f000 f976 	bl	800f554 <raise>
 800f268:	2001      	movs	r0, #1
 800f26a:	f7f4 fc89 	bl	8003b80 <_exit>

0800f26e <_malloc_usable_size_r>:
 800f26e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f272:	1f18      	subs	r0, r3, #4
 800f274:	2b00      	cmp	r3, #0
 800f276:	bfbc      	itt	lt
 800f278:	580b      	ldrlt	r3, [r1, r0]
 800f27a:	18c0      	addlt	r0, r0, r3
 800f27c:	4770      	bx	lr

0800f27e <__sfputc_r>:
 800f27e:	6893      	ldr	r3, [r2, #8]
 800f280:	3b01      	subs	r3, #1
 800f282:	2b00      	cmp	r3, #0
 800f284:	b410      	push	{r4}
 800f286:	6093      	str	r3, [r2, #8]
 800f288:	da08      	bge.n	800f29c <__sfputc_r+0x1e>
 800f28a:	6994      	ldr	r4, [r2, #24]
 800f28c:	42a3      	cmp	r3, r4
 800f28e:	db01      	blt.n	800f294 <__sfputc_r+0x16>
 800f290:	290a      	cmp	r1, #10
 800f292:	d103      	bne.n	800f29c <__sfputc_r+0x1e>
 800f294:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f298:	f7fe b85b 	b.w	800d352 <__swbuf_r>
 800f29c:	6813      	ldr	r3, [r2, #0]
 800f29e:	1c58      	adds	r0, r3, #1
 800f2a0:	6010      	str	r0, [r2, #0]
 800f2a2:	7019      	strb	r1, [r3, #0]
 800f2a4:	4608      	mov	r0, r1
 800f2a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2aa:	4770      	bx	lr

0800f2ac <__sfputs_r>:
 800f2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ae:	4606      	mov	r6, r0
 800f2b0:	460f      	mov	r7, r1
 800f2b2:	4614      	mov	r4, r2
 800f2b4:	18d5      	adds	r5, r2, r3
 800f2b6:	42ac      	cmp	r4, r5
 800f2b8:	d101      	bne.n	800f2be <__sfputs_r+0x12>
 800f2ba:	2000      	movs	r0, #0
 800f2bc:	e007      	b.n	800f2ce <__sfputs_r+0x22>
 800f2be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2c2:	463a      	mov	r2, r7
 800f2c4:	4630      	mov	r0, r6
 800f2c6:	f7ff ffda 	bl	800f27e <__sfputc_r>
 800f2ca:	1c43      	adds	r3, r0, #1
 800f2cc:	d1f3      	bne.n	800f2b6 <__sfputs_r+0xa>
 800f2ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f2d0 <_vfiprintf_r>:
 800f2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2d4:	460d      	mov	r5, r1
 800f2d6:	b09d      	sub	sp, #116	; 0x74
 800f2d8:	4614      	mov	r4, r2
 800f2da:	4698      	mov	r8, r3
 800f2dc:	4606      	mov	r6, r0
 800f2de:	b118      	cbz	r0, 800f2e8 <_vfiprintf_r+0x18>
 800f2e0:	6a03      	ldr	r3, [r0, #32]
 800f2e2:	b90b      	cbnz	r3, 800f2e8 <_vfiprintf_r+0x18>
 800f2e4:	f7fd ff0c 	bl	800d100 <__sinit>
 800f2e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f2ea:	07d9      	lsls	r1, r3, #31
 800f2ec:	d405      	bmi.n	800f2fa <_vfiprintf_r+0x2a>
 800f2ee:	89ab      	ldrh	r3, [r5, #12]
 800f2f0:	059a      	lsls	r2, r3, #22
 800f2f2:	d402      	bmi.n	800f2fa <_vfiprintf_r+0x2a>
 800f2f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f2f6:	f7fe f97e 	bl	800d5f6 <__retarget_lock_acquire_recursive>
 800f2fa:	89ab      	ldrh	r3, [r5, #12]
 800f2fc:	071b      	lsls	r3, r3, #28
 800f2fe:	d501      	bpl.n	800f304 <_vfiprintf_r+0x34>
 800f300:	692b      	ldr	r3, [r5, #16]
 800f302:	b99b      	cbnz	r3, 800f32c <_vfiprintf_r+0x5c>
 800f304:	4629      	mov	r1, r5
 800f306:	4630      	mov	r0, r6
 800f308:	f7fe f860 	bl	800d3cc <__swsetup_r>
 800f30c:	b170      	cbz	r0, 800f32c <_vfiprintf_r+0x5c>
 800f30e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f310:	07dc      	lsls	r4, r3, #31
 800f312:	d504      	bpl.n	800f31e <_vfiprintf_r+0x4e>
 800f314:	f04f 30ff 	mov.w	r0, #4294967295
 800f318:	b01d      	add	sp, #116	; 0x74
 800f31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f31e:	89ab      	ldrh	r3, [r5, #12]
 800f320:	0598      	lsls	r0, r3, #22
 800f322:	d4f7      	bmi.n	800f314 <_vfiprintf_r+0x44>
 800f324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f326:	f7fe f967 	bl	800d5f8 <__retarget_lock_release_recursive>
 800f32a:	e7f3      	b.n	800f314 <_vfiprintf_r+0x44>
 800f32c:	2300      	movs	r3, #0
 800f32e:	9309      	str	r3, [sp, #36]	; 0x24
 800f330:	2320      	movs	r3, #32
 800f332:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f336:	f8cd 800c 	str.w	r8, [sp, #12]
 800f33a:	2330      	movs	r3, #48	; 0x30
 800f33c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f4f0 <_vfiprintf_r+0x220>
 800f340:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f344:	f04f 0901 	mov.w	r9, #1
 800f348:	4623      	mov	r3, r4
 800f34a:	469a      	mov	sl, r3
 800f34c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f350:	b10a      	cbz	r2, 800f356 <_vfiprintf_r+0x86>
 800f352:	2a25      	cmp	r2, #37	; 0x25
 800f354:	d1f9      	bne.n	800f34a <_vfiprintf_r+0x7a>
 800f356:	ebba 0b04 	subs.w	fp, sl, r4
 800f35a:	d00b      	beq.n	800f374 <_vfiprintf_r+0xa4>
 800f35c:	465b      	mov	r3, fp
 800f35e:	4622      	mov	r2, r4
 800f360:	4629      	mov	r1, r5
 800f362:	4630      	mov	r0, r6
 800f364:	f7ff ffa2 	bl	800f2ac <__sfputs_r>
 800f368:	3001      	adds	r0, #1
 800f36a:	f000 80a9 	beq.w	800f4c0 <_vfiprintf_r+0x1f0>
 800f36e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f370:	445a      	add	r2, fp
 800f372:	9209      	str	r2, [sp, #36]	; 0x24
 800f374:	f89a 3000 	ldrb.w	r3, [sl]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	f000 80a1 	beq.w	800f4c0 <_vfiprintf_r+0x1f0>
 800f37e:	2300      	movs	r3, #0
 800f380:	f04f 32ff 	mov.w	r2, #4294967295
 800f384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f388:	f10a 0a01 	add.w	sl, sl, #1
 800f38c:	9304      	str	r3, [sp, #16]
 800f38e:	9307      	str	r3, [sp, #28]
 800f390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f394:	931a      	str	r3, [sp, #104]	; 0x68
 800f396:	4654      	mov	r4, sl
 800f398:	2205      	movs	r2, #5
 800f39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f39e:	4854      	ldr	r0, [pc, #336]	; (800f4f0 <_vfiprintf_r+0x220>)
 800f3a0:	f7f0 ff2e 	bl	8000200 <memchr>
 800f3a4:	9a04      	ldr	r2, [sp, #16]
 800f3a6:	b9d8      	cbnz	r0, 800f3e0 <_vfiprintf_r+0x110>
 800f3a8:	06d1      	lsls	r1, r2, #27
 800f3aa:	bf44      	itt	mi
 800f3ac:	2320      	movmi	r3, #32
 800f3ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3b2:	0713      	lsls	r3, r2, #28
 800f3b4:	bf44      	itt	mi
 800f3b6:	232b      	movmi	r3, #43	; 0x2b
 800f3b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3bc:	f89a 3000 	ldrb.w	r3, [sl]
 800f3c0:	2b2a      	cmp	r3, #42	; 0x2a
 800f3c2:	d015      	beq.n	800f3f0 <_vfiprintf_r+0x120>
 800f3c4:	9a07      	ldr	r2, [sp, #28]
 800f3c6:	4654      	mov	r4, sl
 800f3c8:	2000      	movs	r0, #0
 800f3ca:	f04f 0c0a 	mov.w	ip, #10
 800f3ce:	4621      	mov	r1, r4
 800f3d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f3d4:	3b30      	subs	r3, #48	; 0x30
 800f3d6:	2b09      	cmp	r3, #9
 800f3d8:	d94d      	bls.n	800f476 <_vfiprintf_r+0x1a6>
 800f3da:	b1b0      	cbz	r0, 800f40a <_vfiprintf_r+0x13a>
 800f3dc:	9207      	str	r2, [sp, #28]
 800f3de:	e014      	b.n	800f40a <_vfiprintf_r+0x13a>
 800f3e0:	eba0 0308 	sub.w	r3, r0, r8
 800f3e4:	fa09 f303 	lsl.w	r3, r9, r3
 800f3e8:	4313      	orrs	r3, r2
 800f3ea:	9304      	str	r3, [sp, #16]
 800f3ec:	46a2      	mov	sl, r4
 800f3ee:	e7d2      	b.n	800f396 <_vfiprintf_r+0xc6>
 800f3f0:	9b03      	ldr	r3, [sp, #12]
 800f3f2:	1d19      	adds	r1, r3, #4
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	9103      	str	r1, [sp, #12]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	bfbb      	ittet	lt
 800f3fc:	425b      	neglt	r3, r3
 800f3fe:	f042 0202 	orrlt.w	r2, r2, #2
 800f402:	9307      	strge	r3, [sp, #28]
 800f404:	9307      	strlt	r3, [sp, #28]
 800f406:	bfb8      	it	lt
 800f408:	9204      	strlt	r2, [sp, #16]
 800f40a:	7823      	ldrb	r3, [r4, #0]
 800f40c:	2b2e      	cmp	r3, #46	; 0x2e
 800f40e:	d10c      	bne.n	800f42a <_vfiprintf_r+0x15a>
 800f410:	7863      	ldrb	r3, [r4, #1]
 800f412:	2b2a      	cmp	r3, #42	; 0x2a
 800f414:	d134      	bne.n	800f480 <_vfiprintf_r+0x1b0>
 800f416:	9b03      	ldr	r3, [sp, #12]
 800f418:	1d1a      	adds	r2, r3, #4
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	9203      	str	r2, [sp, #12]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	bfb8      	it	lt
 800f422:	f04f 33ff 	movlt.w	r3, #4294967295
 800f426:	3402      	adds	r4, #2
 800f428:	9305      	str	r3, [sp, #20]
 800f42a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f500 <_vfiprintf_r+0x230>
 800f42e:	7821      	ldrb	r1, [r4, #0]
 800f430:	2203      	movs	r2, #3
 800f432:	4650      	mov	r0, sl
 800f434:	f7f0 fee4 	bl	8000200 <memchr>
 800f438:	b138      	cbz	r0, 800f44a <_vfiprintf_r+0x17a>
 800f43a:	9b04      	ldr	r3, [sp, #16]
 800f43c:	eba0 000a 	sub.w	r0, r0, sl
 800f440:	2240      	movs	r2, #64	; 0x40
 800f442:	4082      	lsls	r2, r0
 800f444:	4313      	orrs	r3, r2
 800f446:	3401      	adds	r4, #1
 800f448:	9304      	str	r3, [sp, #16]
 800f44a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f44e:	4829      	ldr	r0, [pc, #164]	; (800f4f4 <_vfiprintf_r+0x224>)
 800f450:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f454:	2206      	movs	r2, #6
 800f456:	f7f0 fed3 	bl	8000200 <memchr>
 800f45a:	2800      	cmp	r0, #0
 800f45c:	d03f      	beq.n	800f4de <_vfiprintf_r+0x20e>
 800f45e:	4b26      	ldr	r3, [pc, #152]	; (800f4f8 <_vfiprintf_r+0x228>)
 800f460:	bb1b      	cbnz	r3, 800f4aa <_vfiprintf_r+0x1da>
 800f462:	9b03      	ldr	r3, [sp, #12]
 800f464:	3307      	adds	r3, #7
 800f466:	f023 0307 	bic.w	r3, r3, #7
 800f46a:	3308      	adds	r3, #8
 800f46c:	9303      	str	r3, [sp, #12]
 800f46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f470:	443b      	add	r3, r7
 800f472:	9309      	str	r3, [sp, #36]	; 0x24
 800f474:	e768      	b.n	800f348 <_vfiprintf_r+0x78>
 800f476:	fb0c 3202 	mla	r2, ip, r2, r3
 800f47a:	460c      	mov	r4, r1
 800f47c:	2001      	movs	r0, #1
 800f47e:	e7a6      	b.n	800f3ce <_vfiprintf_r+0xfe>
 800f480:	2300      	movs	r3, #0
 800f482:	3401      	adds	r4, #1
 800f484:	9305      	str	r3, [sp, #20]
 800f486:	4619      	mov	r1, r3
 800f488:	f04f 0c0a 	mov.w	ip, #10
 800f48c:	4620      	mov	r0, r4
 800f48e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f492:	3a30      	subs	r2, #48	; 0x30
 800f494:	2a09      	cmp	r2, #9
 800f496:	d903      	bls.n	800f4a0 <_vfiprintf_r+0x1d0>
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d0c6      	beq.n	800f42a <_vfiprintf_r+0x15a>
 800f49c:	9105      	str	r1, [sp, #20]
 800f49e:	e7c4      	b.n	800f42a <_vfiprintf_r+0x15a>
 800f4a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4a4:	4604      	mov	r4, r0
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e7f0      	b.n	800f48c <_vfiprintf_r+0x1bc>
 800f4aa:	ab03      	add	r3, sp, #12
 800f4ac:	9300      	str	r3, [sp, #0]
 800f4ae:	462a      	mov	r2, r5
 800f4b0:	4b12      	ldr	r3, [pc, #72]	; (800f4fc <_vfiprintf_r+0x22c>)
 800f4b2:	a904      	add	r1, sp, #16
 800f4b4:	4630      	mov	r0, r6
 800f4b6:	f7fd f9d1 	bl	800c85c <_printf_float>
 800f4ba:	4607      	mov	r7, r0
 800f4bc:	1c78      	adds	r0, r7, #1
 800f4be:	d1d6      	bne.n	800f46e <_vfiprintf_r+0x19e>
 800f4c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f4c2:	07d9      	lsls	r1, r3, #31
 800f4c4:	d405      	bmi.n	800f4d2 <_vfiprintf_r+0x202>
 800f4c6:	89ab      	ldrh	r3, [r5, #12]
 800f4c8:	059a      	lsls	r2, r3, #22
 800f4ca:	d402      	bmi.n	800f4d2 <_vfiprintf_r+0x202>
 800f4cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f4ce:	f7fe f893 	bl	800d5f8 <__retarget_lock_release_recursive>
 800f4d2:	89ab      	ldrh	r3, [r5, #12]
 800f4d4:	065b      	lsls	r3, r3, #25
 800f4d6:	f53f af1d 	bmi.w	800f314 <_vfiprintf_r+0x44>
 800f4da:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f4dc:	e71c      	b.n	800f318 <_vfiprintf_r+0x48>
 800f4de:	ab03      	add	r3, sp, #12
 800f4e0:	9300      	str	r3, [sp, #0]
 800f4e2:	462a      	mov	r2, r5
 800f4e4:	4b05      	ldr	r3, [pc, #20]	; (800f4fc <_vfiprintf_r+0x22c>)
 800f4e6:	a904      	add	r1, sp, #16
 800f4e8:	4630      	mov	r0, r6
 800f4ea:	f7fd fc5b 	bl	800cda4 <_printf_i>
 800f4ee:	e7e4      	b.n	800f4ba <_vfiprintf_r+0x1ea>
 800f4f0:	0801181c 	.word	0x0801181c
 800f4f4:	08011826 	.word	0x08011826
 800f4f8:	0800c85d 	.word	0x0800c85d
 800f4fc:	0800f2ad 	.word	0x0800f2ad
 800f500:	08011822 	.word	0x08011822

0800f504 <_raise_r>:
 800f504:	291f      	cmp	r1, #31
 800f506:	b538      	push	{r3, r4, r5, lr}
 800f508:	4604      	mov	r4, r0
 800f50a:	460d      	mov	r5, r1
 800f50c:	d904      	bls.n	800f518 <_raise_r+0x14>
 800f50e:	2316      	movs	r3, #22
 800f510:	6003      	str	r3, [r0, #0]
 800f512:	f04f 30ff 	mov.w	r0, #4294967295
 800f516:	bd38      	pop	{r3, r4, r5, pc}
 800f518:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f51a:	b112      	cbz	r2, 800f522 <_raise_r+0x1e>
 800f51c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f520:	b94b      	cbnz	r3, 800f536 <_raise_r+0x32>
 800f522:	4620      	mov	r0, r4
 800f524:	f000 f830 	bl	800f588 <_getpid_r>
 800f528:	462a      	mov	r2, r5
 800f52a:	4601      	mov	r1, r0
 800f52c:	4620      	mov	r0, r4
 800f52e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f532:	f000 b817 	b.w	800f564 <_kill_r>
 800f536:	2b01      	cmp	r3, #1
 800f538:	d00a      	beq.n	800f550 <_raise_r+0x4c>
 800f53a:	1c59      	adds	r1, r3, #1
 800f53c:	d103      	bne.n	800f546 <_raise_r+0x42>
 800f53e:	2316      	movs	r3, #22
 800f540:	6003      	str	r3, [r0, #0]
 800f542:	2001      	movs	r0, #1
 800f544:	e7e7      	b.n	800f516 <_raise_r+0x12>
 800f546:	2400      	movs	r4, #0
 800f548:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f54c:	4628      	mov	r0, r5
 800f54e:	4798      	blx	r3
 800f550:	2000      	movs	r0, #0
 800f552:	e7e0      	b.n	800f516 <_raise_r+0x12>

0800f554 <raise>:
 800f554:	4b02      	ldr	r3, [pc, #8]	; (800f560 <raise+0xc>)
 800f556:	4601      	mov	r1, r0
 800f558:	6818      	ldr	r0, [r3, #0]
 800f55a:	f7ff bfd3 	b.w	800f504 <_raise_r>
 800f55e:	bf00      	nop
 800f560:	200008fc 	.word	0x200008fc

0800f564 <_kill_r>:
 800f564:	b538      	push	{r3, r4, r5, lr}
 800f566:	4d07      	ldr	r5, [pc, #28]	; (800f584 <_kill_r+0x20>)
 800f568:	2300      	movs	r3, #0
 800f56a:	4604      	mov	r4, r0
 800f56c:	4608      	mov	r0, r1
 800f56e:	4611      	mov	r1, r2
 800f570:	602b      	str	r3, [r5, #0]
 800f572:	f7f4 faf5 	bl	8003b60 <_kill>
 800f576:	1c43      	adds	r3, r0, #1
 800f578:	d102      	bne.n	800f580 <_kill_r+0x1c>
 800f57a:	682b      	ldr	r3, [r5, #0]
 800f57c:	b103      	cbz	r3, 800f580 <_kill_r+0x1c>
 800f57e:	6023      	str	r3, [r4, #0]
 800f580:	bd38      	pop	{r3, r4, r5, pc}
 800f582:	bf00      	nop
 800f584:	20019ec8 	.word	0x20019ec8

0800f588 <_getpid_r>:
 800f588:	f7f4 bae2 	b.w	8003b50 <_getpid>

0800f58c <_init>:
 800f58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f58e:	bf00      	nop
 800f590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f592:	bc08      	pop	{r3}
 800f594:	469e      	mov	lr, r3
 800f596:	4770      	bx	lr

0800f598 <_fini>:
 800f598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59a:	bf00      	nop
 800f59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f59e:	bc08      	pop	{r3}
 800f5a0:	469e      	mov	lr, r3
 800f5a2:	4770      	bx	lr
