--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;

 129665 paths analyzed, 5198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.871ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_23 (SLICE_X90Y42.A1), 295 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_22 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.812ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (1.402 - 1.379)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_22 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<23>
                                                       E2M/EC/tx_curr_bytes_left_22
    SLICE_X51Y41.B2      net (fanout=4)        1.176   E2M/EC/tx_curr_bytes_left<22>
    SLICE_X51Y41.B       Tilo                  0.094   N1103
                                                       E2M/EC/tx_state_cmp_eq0027252_SW1
    SLICE_X63Y42.A1      net (fanout=2)        1.250   N695
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y42.A1      net (fanout=24)       0.978   E2M/EC/N1631
    SLICE_X90Y42.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<23>1
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (1.241ns logic, 6.571ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_22 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.811ns (Levels of Logic = 6)
  Clock Path Skew:      0.023ns (1.402 - 1.379)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_22 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<23>
                                                       E2M/EC/tx_curr_bytes_left_22
    SLICE_X51Y41.B2      net (fanout=4)        1.176   E2M/EC/tx_curr_bytes_left<22>
    SLICE_X51Y41.B       Tilo                  0.094   N1103
                                                       E2M/EC/tx_state_cmp_eq0027252_SW1
    SLICE_X63Y42.A1      net (fanout=2)        1.250   N695
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.C2      net (fanout=3)        1.224   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Tilo                  0.392   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y42.A1      net (fanout=24)       0.978   E2M/EC/N1631
    SLICE_X90Y42.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<23>1
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.811ns (1.244ns logic, 6.567ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_27 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.804ns (Levels of Logic = 6)
  Clock Path Skew:      0.031ns (1.402 - 1.371)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_27 to E2M/EC/tx_header_buffer_src_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y42.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<29>
                                                       E2M/EC/tx_curr_bytes_left_27
    SLICE_X51Y41.B3      net (fanout=4)        1.168   E2M/EC/tx_curr_bytes_left<27>
    SLICE_X51Y41.B       Tilo                  0.094   N1103
                                                       E2M/EC/tx_state_cmp_eq0027252_SW1
    SLICE_X63Y42.A1      net (fanout=2)        1.250   N695
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y42.A1      net (fanout=24)       0.978   E2M/EC/N1631
    SLICE_X90Y42.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<26>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<23>1
                                                       E2M/EC/tx_header_buffer_src_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.804ns (1.241ns logic, 6.563ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X58Y44.B1), 516 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_23 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.656ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (1.252 - 1.379)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_23 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.DQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<23>
                                                       E2M/EC/tx_curr_bytes_left_23
    SLICE_X34Y38.D1      net (fanout=4)        1.418   E2M/EC/tx_curr_bytes_left<23>
    SLICE_X34Y38.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_lut<23>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (1.995ns logic, 5.661ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_21 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (1.252 - 1.379)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_21 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<23>
                                                       E2M/EC/tx_curr_bytes_left_21
    SLICE_X34Y38.B2      net (fanout=4)        1.308   E2M/EC/tx_curr_bytes_left<21>
    SLICE_X34Y38.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_lut<21>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.655ns (2.104ns logic, 5.551ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_19 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.604ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (1.252 - 1.382)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_19 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.DQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<19>
                                                       E2M/EC/tx_curr_bytes_left_19
    SLICE_X34Y37.D1      net (fanout=4)        1.262   E2M/EC/tx_curr_bytes_left<19>
    SLICE_X34Y37.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_lut<19>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.604ns (2.099ns logic, 5.505ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_23 (SLICE_X80Y30.D2), 179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_19 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.797ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.378 - 1.362)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_19 to E2M/EC/tx_header_buffer_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.AQ      Tcko                  0.450   E2M/EC/rx_mem_length<22>
                                                       E2M/EC/rx_mem_length_19
    SLICE_X53Y43.B1      net (fanout=9)        1.613   E2M/EC/rx_mem_length<19>
    SLICE_X53Y43.B       Tilo                  0.094   N535
                                                       E2M/EC/rx_state_cmp_eq0032127
    SLICE_X59Y45.A4      net (fanout=3)        0.946   E2M/EC/rx_state_cmp_eq0032127
    SLICE_X59Y45.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121_1
    SLICE_X75Y43.A4      net (fanout=4)        1.042   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X75Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111_1
    SLICE_X75Y42.C2      net (fanout=1)        0.735   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1111
    SLICE_X75Y42.C       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X80Y30.C5      net (fanout=49)       1.594   E2M/EC/N45
    SLICE_X80Y30.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>30_SW0
    SLICE_X80Y30.D2      net (fanout=1)        0.937   N641
    SLICE_X80Y30.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>35
                                                       E2M/EC/tx_header_buffer_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (0.930ns logic, 6.867ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_21 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.755ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.378 - 1.362)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_21 to E2M/EC/tx_header_buffer_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<22>
                                                       E2M/EC/rx_mem_length_21
    SLICE_X52Y46.D2      net (fanout=9)        1.562   E2M/EC/rx_mem_length<21>
    SLICE_X52Y46.D       Tilo                  0.094   N456
                                                       E2M/EC/rx_state_cmp_eq0032252_SW0
    SLICE_X59Y45.A2      net (fanout=3)        0.955   N456
    SLICE_X59Y45.A       Tilo                  0.094   E2M/EC/N137
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121_1
    SLICE_X75Y43.A4      net (fanout=4)        1.042   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X75Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1111
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111_1
    SLICE_X75Y42.C2      net (fanout=1)        0.735   E2M/EC/tx_header_buffer_dest_add_mux0000<0>1111
    SLICE_X75Y42.C       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X80Y30.C5      net (fanout=49)       1.594   E2M/EC/N45
    SLICE_X80Y30.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>30_SW0
    SLICE_X80Y30.D2      net (fanout=1)        0.937   N641
    SLICE_X80Y30.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>35
                                                       E2M/EC/tx_header_buffer_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.930ns logic, 6.825ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_23 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.756ns (Levels of Logic = 6)
  Clock Path Skew:      0.054ns (1.378 - 1.324)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 to E2M/EC/tx_header_buffer_dest_add_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y50.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2
    SLICE_X66Y50.A1      net (fanout=47)       1.436   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<2>
    SLICE_X66Y50.A       Tilo                  0.094   E2M/EC/tx_state_mux0000<1>5
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X68Y47.A1      net (fanout=3)        1.064   E2M/EC/tx_state_cmp_eq0033
    SLICE_X68Y47.A       Tilo                  0.094   E2M/EC/N307
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X75Y42.B1      net (fanout=6)        1.363   E2M/EC/N291
    SLICE_X75Y42.B       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139_1
    SLICE_X75Y42.C3      net (fanout=1)        0.432   E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y42.C       Tilo                  0.094   E2M/EC/N45
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X80Y30.C5      net (fanout=49)       1.594   E2M/EC/N45
    SLICE_X80Y30.C       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>30_SW0
    SLICE_X80Y30.D2      net (fanout=1)        0.937   N641
    SLICE_X80Y30.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<23>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<23>35
                                                       E2M/EC/tx_header_buffer_dest_add_23
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (0.930ns logic, 6.826ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_35 (SLICE_X91Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_src_add_27 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (1.543 - 1.406)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_src_add_27 to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y40.AQ      Tcko                  0.414   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_27
    SLICE_X91Y39.A6      net (fanout=2)        0.268   E2M/EC/tx_header_buffer_src_add<27>
    SLICE_X91Y39.CLK     Tah         (-Th)     0.197   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.217ns logic, 0.268ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X3Y15.DIADIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.777 - 0.589)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y75.DQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3
    RAMB36_X3Y15.DIADIL3    net (fanout=2)        0.452   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
    RAMB36_X3Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.580ns (0.128ns logic, 0.452ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAMB36_X3Y15.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.777 - 0.589)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y75.BQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_1
    RAMB36_X3Y15.DIADIL1    net (fanout=2)        0.454   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram<1>
    RAMB36_X3Y15.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.582ns (0.128ns logic, 0.454ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X0Y12.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X55Y97.BX      net (fanout=1)        0.307   E2M/delayCtrl0Reset<0>
    SLICE_X55Y97.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.439ns logic, 0.307ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X55Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y97.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X55Y97.BX      net (fanout=1)        0.282   E2M/delayCtrl0Reset<0>
    SLICE_X55Y97.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_4/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<7>/SR
  Logical resource: E2M/delayCtrl0Reset_5/SR
  Location pin: SLICE_X54Y97.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;

 14845 paths analyzed, 2330 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.830ns.
--------------------------------------------------------------------------------

Paths for end point tm/outputMemoryWriteData_3 (SLICE_X9Y70.D1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.517ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X8Y77.A1       net (fanout=73)       3.494   tm/outputMemoryWriteAdd<0>
    SLICE_X8Y77.AMUX     Tilo                  0.362   tm/str/responseDownReg<67>
                                                       tm/Mmux__varindex0000_77
                                                       tm/Mmux__varindex0000_6_f7_2
    SLICE_X9Y70.D1       net (fanout=1)        1.183   tm/Mmux__varindex0000_6_f73
    SLICE_X9Y70.CLK      Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      5.517ns (0.840ns logic, 4.677ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X8Y77.B1       net (fanout=73)       3.489   tm/outputMemoryWriteAdd<0>
    SLICE_X8Y77.AMUX     Topba                 0.354   tm/str/responseDownReg<67>
                                                       tm/Mmux__varindex0000_83
                                                       tm/Mmux__varindex0000_6_f7_2
    SLICE_X9Y70.D1       net (fanout=1)        1.183   tm/Mmux__varindex0000_6_f73
    SLICE_X9Y70.CLK      Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      5.504ns (0.832ns logic, 4.672ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_1 (FF)
  Destination:          tm/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.559ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_1 to tm/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.BQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_1
    SLICE_X8Y77.A3       net (fanout=73)       2.536   tm/outputMemoryWriteAdd<1>
    SLICE_X8Y77.AMUX     Tilo                  0.362   tm/str/responseDownReg<67>
                                                       tm/Mmux__varindex0000_77
                                                       tm/Mmux__varindex0000_6_f7_2
    SLICE_X9Y70.D1       net (fanout=1)        1.183   tm/Mmux__varindex0000_6_f73
    SLICE_X9Y70.CLK      Tas                   0.028   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<3>1
                                                       tm/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (0.840ns logic, 3.719ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point tm/outputMemoryWriteData_0 (SLICE_X9Y70.A6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X6Y84.A5       net (fanout=73)       3.354   tm/outputMemoryWriteAdd<0>
    SLICE_X6Y84.AMUX     Tilo                  0.374   tm/Mmux__varindex0001_5_f7
                                                       tm/Mmux__varindex0001_6
                                                       tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.A6       net (fanout=1)        1.249   tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.CLK      Tas                   0.026   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<0>1
                                                       tm/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (0.850ns logic, 4.603ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_0 (FF)
  Destination:          tm/outputMemoryWriteData_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_0 to tm/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.AQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_0
    SLICE_X6Y84.B5       net (fanout=73)       3.349   tm/outputMemoryWriteAdd<0>
    SLICE_X6Y84.AMUX     Topba                 0.371   tm/Mmux__varindex0001_5_f7
                                                       tm/Mmux__varindex0001_7
                                                       tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.A6       net (fanout=1)        1.249   tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.CLK      Tas                   0.026   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<0>1
                                                       tm/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      5.445ns (0.847ns logic, 4.598ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/outputMemoryWriteAdd_1 (FF)
  Destination:          tm/outputMemoryWriteData_0 (FF)
  Requirement:          5.888ns
  Data Path Delay:      4.578ns (Levels of Logic = 2)
  Clock Path Skew:      -0.235ns (1.307 - 1.542)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/outputMemoryWriteAdd_1 to tm/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y56.BQ      Tcko                  0.450   tm/outputMemoryWriteAdd<2>
                                                       tm/outputMemoryWriteAdd_1
    SLICE_X6Y84.B6       net (fanout=73)       2.482   tm/outputMemoryWriteAdd<1>
    SLICE_X6Y84.AMUX     Topba                 0.371   tm/Mmux__varindex0001_5_f7
                                                       tm/Mmux__varindex0001_7
                                                       tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.A6       net (fanout=1)        1.249   tm/Mmux__varindex0001_5_f7
    SLICE_X9Y70.CLK      Tas                   0.026   tm/outputMemoryWriteData<3>
                                                       tm/outputMemoryWriteData_mux0000<0>1
                                                       tm/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.847ns logic, 3.731ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point tm/inputMemoryReadAdd_15 (SLICE_X39Y52.B6), 179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/length_4 (FF)
  Destination:          tm/inputMemoryReadAdd_15 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (1.276 - 1.354)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/length_4 to tm/inputMemoryReadAdd_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.450   tm/length<7>
                                                       tm/length_4
    SLICE_X34Y61.A5      net (fanout=2)        0.750   tm/length<4>
    SLICE_X34Y61.COUT    Topcya                0.509   tm/Msub_lengthMinus1_Madd_cy<7>
                                                       tm/Msub_lengthMinus1_Madd_lut<4>_INV_0
                                                       tm/Msub_lengthMinus1_Madd_cy<7>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   tm/Msub_lengthMinus1_Madd_cy<7>
    SLICE_X34Y62.COUT    Tbyp                  0.104   tm/Msub_lengthMinus1_Madd_cy<11>
                                                       tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.DMUX    Tcind                 0.402   tm/Msub_lengthMinus1_Madd_cy<15>
                                                       tm/Msub_lengthMinus1_Madd_cy<15>
    SLICE_X35Y61.B4      net (fanout=1)        0.659   tm/lengthMinus1<15>
    SLICE_X35Y61.BMUX    Topbb                 0.613   tm/currState_cmp_ne0002
                                                       tm/Mcompar_currState_cmp_ne0002_lut<5>
                                                       tm/Mcompar_currState_cmp_ne0002_cy<5>
    SLICE_X34Y56.B6      net (fanout=4)        0.501   tm/currState_cmp_ne0002
    SLICE_X34Y56.AMUX    Topba                 0.371   tm/N0
                                                       tm/inputMemoryReadAdd_mux0000<0>1_F
                                                       tm/inputMemoryReadAdd_mux0000<0>1
    SLICE_X39Y52.B6      net (fanout=17)       0.900   tm/N0
    SLICE_X39Y52.CLK     Tas                   0.027   tm/inputMemoryReadAdd<15>
                                                       tm/inputMemoryReadAdd_mux0000<1>1
                                                       tm/inputMemoryReadAdd_15
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (2.476ns logic, 2.810ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/length_8 (FF)
  Destination:          tm/inputMemoryReadAdd_15 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.088ns (1.276 - 1.364)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/length_8 to tm/inputMemoryReadAdd_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y62.AQ      Tcko                  0.450   tm/length<11>
                                                       tm/length_8
    SLICE_X34Y62.A5      net (fanout=2)        0.797   tm/length<8>
    SLICE_X34Y62.COUT    Topcya                0.509   tm/Msub_lengthMinus1_Madd_cy<11>
                                                       tm/Msub_lengthMinus1_Madd_lut<8>_INV_0
                                                       tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.DMUX    Tcind                 0.402   tm/Msub_lengthMinus1_Madd_cy<15>
                                                       tm/Msub_lengthMinus1_Madd_cy<15>
    SLICE_X35Y61.B4      net (fanout=1)        0.659   tm/lengthMinus1<15>
    SLICE_X35Y61.BMUX    Topbb                 0.613   tm/currState_cmp_ne0002
                                                       tm/Mcompar_currState_cmp_ne0002_lut<5>
                                                       tm/Mcompar_currState_cmp_ne0002_cy<5>
    SLICE_X34Y56.B6      net (fanout=4)        0.501   tm/currState_cmp_ne0002
    SLICE_X34Y56.AMUX    Topba                 0.371   tm/N0
                                                       tm/inputMemoryReadAdd_mux0000<0>1_F
                                                       tm/inputMemoryReadAdd_mux0000<0>1
    SLICE_X39Y52.B6      net (fanout=17)       0.900   tm/N0
    SLICE_X39Y52.CLK     Tas                   0.027   tm/inputMemoryReadAdd<15>
                                                       tm/inputMemoryReadAdd_mux0000<1>1
                                                       tm/inputMemoryReadAdd_15
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (2.372ns logic, 2.857ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tm/length_4 (FF)
  Destination:          tm/inputMemoryReadAdd_15 (FF)
  Requirement:          5.888ns
  Data Path Delay:      5.190ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (1.276 - 1.354)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: tm/length_4 to tm/inputMemoryReadAdd_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y61.AQ      Tcko                  0.450   tm/length<7>
                                                       tm/length_4
    SLICE_X34Y61.A5      net (fanout=2)        0.750   tm/length<4>
    SLICE_X34Y61.COUT    Topcya                0.509   tm/Msub_lengthMinus1_Madd_cy<7>
                                                       tm/Msub_lengthMinus1_Madd_lut<4>_INV_0
                                                       tm/Msub_lengthMinus1_Madd_cy<7>
    SLICE_X34Y62.CIN     net (fanout=1)        0.000   tm/Msub_lengthMinus1_Madd_cy<7>
    SLICE_X34Y62.COUT    Tbyp                  0.104   tm/Msub_lengthMinus1_Madd_cy<11>
                                                       tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.CIN     net (fanout=1)        0.000   tm/Msub_lengthMinus1_Madd_cy<11>
    SLICE_X34Y63.AMUX    Tcina                 0.271   tm/Msub_lengthMinus1_Madd_cy<15>
                                                       tm/Msub_lengthMinus1_Madd_cy<15>
    SLICE_X35Y61.A4      net (fanout=1)        0.686   tm/lengthMinus1<12>
    SLICE_X35Y61.BMUX    Topab                 0.621   tm/currState_cmp_ne0002
                                                       tm/Mcompar_currState_cmp_ne0002_lut<4>
                                                       tm/Mcompar_currState_cmp_ne0002_cy<5>
    SLICE_X34Y56.B6      net (fanout=4)        0.501   tm/currState_cmp_ne0002
    SLICE_X34Y56.AMUX    Topba                 0.371   tm/N0
                                                       tm/inputMemoryReadAdd_mux0000<0>1_F
                                                       tm/inputMemoryReadAdd_mux0000<0>1
    SLICE_X39Y52.B6      net (fanout=17)       0.900   tm/N0
    SLICE_X39Y52.CLK     Tas                   0.027   tm/inputMemoryReadAdd<15>
                                                       tm/inputMemoryReadAdd_mux0000<1>1
                                                       tm/inputMemoryReadAdd_15
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (2.353ns logic, 2.837ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y10.ADDRAU10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/outputMemoryWriteAdd_8 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.776 - 0.628)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/outputMemoryWriteAdd_8 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y52.CQ         Tcko                  0.414   tm/outputMemoryWriteAdd<9>
                                                          tm/outputMemoryWriteAdd_8
    RAMB36_X1Y10.ADDRAU10   net (fanout=10)       0.472   tm/outputMemoryWriteAdd<8>
    RAMB36_X1Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.592ns (0.120ns logic, 0.472ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y10.ADDRAU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/outputMemoryWriteAdd_7 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.776 - 0.628)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/outputMemoryWriteAdd_7 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y52.BQ         Tcko                  0.414   tm/outputMemoryWriteAdd<9>
                                                          tm/outputMemoryWriteAdd_7
    RAMB36_X1Y10.ADDRAU9    net (fanout=11)       0.472   tm/outputMemoryWriteAdd<7>
    RAMB36_X1Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.592ns (0.120ns logic, 0.472ns route)
                                                          (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y10.ADDRAU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tm/outputMemoryWriteAdd_6 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.776 - 0.628)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tm/outputMemoryWriteAdd_6 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y52.AQ         Tcko                  0.414   tm/outputMemoryWriteAdd<9>
                                                          tm/outputMemoryWriteAdd_6
    RAMB36_X1Y10.ADDRAU8    net (fanout=11)       0.475   tm/outputMemoryWriteAdd<6>
    RAMB36_X1Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.595ns (0.120ns logic, 0.475ns route)
                                                          (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X0Y12.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBU
  Location pin: RAMB36_X0Y12.CLKBWRCLKU
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.600ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      2.440ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (1.387 - 1.401)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y77.BQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y18.DIBDIL5    net (fanout=3)        1.648   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.440ns (0.792ns logic, 1.648ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      2.332ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (1.387 - 1.399)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y76.BQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        1.540   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.332ns (0.792ns logic, 1.540ns route)
                                                          (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      2.219ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (1.387 - 1.399)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y76.DQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y18.DIBDIL3    net (fanout=3)        1.427   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.219ns (0.792ns logic, 1.427ns route)
                                                          (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.750 - 0.596)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y86.AQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.793   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.812ns (0.019ns logic, 0.793ns route)
                                                          (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y13.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.164ns (0.761 - 0.597)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y72.AQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y13.ENARDENL   net (fanout=2)        0.825   E2M/EC/fifoToSysACERead
    RAMB36_X3Y13.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.844ns (0.019ns logic, 0.825ns route)
                                                          (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.747 - 0.597)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X90Y72.AQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y13.ENARDENL       net (fanout=2)        0.825   E2M/EC/fifoToSysACERead
    RAMB36_X3Y13.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.844ns (0.019ns logic, 0.825ns route)
                                                              (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (1.491 - 1.303)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y77.AQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        1.070   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.198ns (0.128ns logic, 1.070ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y13.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X86Y74.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.817ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.623ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.817ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y86.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.433   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (2.384ns logic, 1.433ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.510ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.510ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y86.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.319   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.510ns (2.191ns logic, 1.319ns route)
                                                       (62.4% logic, 37.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.122ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.318ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y85.CQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.719   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (2.403ns logic, 1.719ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.789ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.789ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y85.CQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.582   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (2.207ns logic, 1.582ns route)
                                                       (58.2% logic, 41.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.485ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL5), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.675ns (requirement - data path)
  Source:               sysACE_MPDATA<5> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.485ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<5> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    U7.I                    Tiopi                 0.881   sysACE_MPDATA<5>
                                                          sysACE_MPDATA<5>
                                                          E2M/EC/sysACEIO/IOBUF_B5/IBUF
    RAMB36_X3Y18.DIADIL5    net (fanout=1)        1.262   E2M/EC/sysACE_MPDATA_Out<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.485ns (1.223ns logic, 1.262ns route)
                                                          (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.727ns (requirement - data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.433ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    K6.I                    Tiopi                 0.901   sysACE_MPDATA<11>
                                                          sysACE_MPDATA<11>
                                                          E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB36_X3Y18.DIADIL11   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.433ns (1.243ns logic, 1.190ns route)
                                                          (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X90Y86.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X90Y86.A5      net (fanout=2)        0.614   E2M/EC/fromSysACEFifoFull
    SLICE_X90Y86.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.751ns logic, 0.614ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.336ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.537   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.304ns (0.767ns logic, 6.537ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        5.986   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.753ns (0.767ns logic, 5.986ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y16.DIPADIPL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.175ns (0.778 - 0.603)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y83.CQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    RAMB36_X3Y16.DIPADIPL0  net (fanout=4)        0.314   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X3Y16.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.442ns (0.128ns logic, 0.314ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X3Y16.DIPADIPU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.774 - 0.603)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X90Y83.CQ         Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram_0
    RAMB36_X3Y16.DIPADIPU0  net (fanout=4)        0.314   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X3Y16.CLKARDCLKU Trckd_DIPA  (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.442ns (0.128ns logic, 0.314ns route)
                                                          (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y16.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.778 - 0.562)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X84Y85.DQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7
    RAMB36_X3Y16.ADDRAL11   net (fanout=5)        0.506   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
    RAMB36_X3Y16.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.645ns (0.139ns logic, 0.506ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y16.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.381ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X98Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y74.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y71.AX      net (fanout=2)        0.918   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y71.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.463ns logic, 0.918ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X90Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y67.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y67.AX      net (fanout=1)        0.509   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X90Y67.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.442ns logic, 0.509ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X92Y66.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y66.AX      net (fanout=2)        0.492   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y66.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.459ns logic, 0.492ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X88Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y68.DX      net (fanout=2)        0.284   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y68.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.203ns logic, 0.284ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X88Y67.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y67.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y67.D4      net (fanout=2)        0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X88Y67.CLK     Tah         (-Th)     0.216   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.217ns logic, 0.361ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X92Y67.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y67.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y67.D4      net (fanout=2)        0.363   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X92Y67.CLK     Tah         (-Th)     0.216   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.217ns logic, 0.363ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.443ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X60Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X72Y60.A3      net (fanout=3)        1.022   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X72Y60.AMUX    Tilo                  0.362   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X60Y59.SR      net (fanout=1)        1.064   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X60Y59.CLK     Tsrck                 0.545   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.357ns logic, 2.086ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X73Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.790ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X73Y60.B3      net (fanout=3)        0.996   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X73Y60.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X73Y60.A5      net (fanout=1)        0.224   N28
    SLICE_X73Y60.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.790ns (0.570ns logic, 1.220ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X90Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y73.BX      net (fanout=3)        0.971   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y73.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.439ns logic, 0.971ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X90Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y73.BX      net (fanout=3)        0.894   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y73.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.183ns logic, 0.894ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X73Y60.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X73Y60.B3      net (fanout=3)        0.916   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X73Y60.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X73Y60.A5      net (fanout=1)        0.206   N28
    SLICE_X73Y60.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.304ns logic, 1.122ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X60Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y60.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X72Y60.A3      net (fanout=3)        0.940   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X72Y60.AMUX    Tilo                  0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X60Y59.SR      net (fanout=1)        0.979   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X60Y59.CLK     Tcksr       (-Th)    -0.204   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (0.951ns logic, 1.919ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.094ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X103Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B5     net (fanout=2)        0.978   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y80.A1     net (fanout=2)        0.838   N0
    SLICE_X103Y80.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y84.C5     net (fanout=13)       0.695   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y84.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y80.CE     net (fanout=4)        0.601   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y80.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.982ns logic, 3.112ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X103Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B5     net (fanout=2)        0.978   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y80.A1     net (fanout=2)        0.838   N0
    SLICE_X103Y80.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y84.C5     net (fanout=13)       0.695   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y84.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y80.CE     net (fanout=4)        0.601   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y80.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.982ns logic, 3.112ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X103Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B5     net (fanout=2)        0.978   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y80.B      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y80.A1     net (fanout=2)        0.838   N0
    SLICE_X103Y80.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y84.C5     net (fanout=13)       0.695   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y84.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y80.CE     net (fanout=4)        0.601   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y80.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.982ns logic, 3.112ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (SLICE_X94Y72.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y72.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    SLICE_X94Y72.D6      net (fanout=1)        0.272   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
    SLICE_X94Y72.CLK     Tah         (-Th)     0.067   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.347ns logic, 0.272ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X92Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y66.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X92Y64.AX      net (fanout=1)        0.425   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X92Y64.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.197ns logic, 0.425ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X89Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.645ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y68.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X89Y68.AX      net (fanout=1)        0.441   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X89Y68.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.204ns logic, 0.441ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.220ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X95Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.598 - 0.657)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X95Y70.AX      net (fanout=1)        0.637   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X95Y70.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.442ns logic, 0.637ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X95Y70.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.598 - 0.657)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y73.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X95Y70.CX      net (fanout=1)        0.593   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X95Y70.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.454ns logic, 0.593ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X93Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (0.601 - 0.661)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y73.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X93Y72.AX      net (fanout=1)        0.500   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X93Y72.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.442ns logic, 0.500ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X93Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.646 - 0.615)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y73.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X93Y72.DX      net (fanout=1)        0.273   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X93Y72.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.195ns logic, 0.273ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X93Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.031ns (0.646 - 0.615)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y73.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X93Y72.CX      net (fanout=1)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X93Y72.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.196ns logic, 0.283ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X95Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.003ns (0.130 - 0.127)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y72.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X95Y71.AX      net (fanout=1)        0.271   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X95Y71.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.185ns logic, 0.271ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.074ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y80.BX      net (fanout=2)        0.635   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y80.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.439ns logic, 0.635ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X77Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.767ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y83.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y80.BX      net (fanout=2)        0.584   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X77Y80.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.767ns (0.183ns logic, 0.584ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.088ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X77Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (1.235 - 1.317)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y80.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X77Y79.CX      net (fanout=1)        0.470   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X77Y79.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.454ns logic, 0.470ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X78Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.151 - 0.168)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y86.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X78Y87.BX      net (fanout=1)        0.510   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X78Y87.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.439ns logic, 0.510ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X78Y87.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.947ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.151 - 0.168)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y86.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X78Y87.CX      net (fanout=1)        0.493   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X78Y87.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.947ns (0.454ns logic, 0.493ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X79Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.141 - 0.134)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y85.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X79Y86.AX      net (fanout=1)        0.272   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X79Y86.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X79Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.141 - 0.134)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y85.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X79Y86.BX      net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X79Y86.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X79Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.007ns (0.141 - 0.134)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y85.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2
    SLICE_X79Y86.CX      net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<2>
    SLICE_X79Y86.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.196ns logic, 0.275ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;

 49747 paths analyzed, 617 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.947ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_9 (SLICE_X58Y44.B1), 1094 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.947ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_3 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y36.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_3
    SLICE_X34Y33.D2      net (fanout=6)        1.168   E2M/EC/tx_curr_bytes_left<3>
    SLICE_X34Y33.COUT    Topcyd                0.392   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<3>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y34.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y34.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y35.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y35.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.947ns (2.536ns logic, 5.411ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_9 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.941ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_9 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y38.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<10>
                                                       E2M/EC/tx_curr_bytes_left_9
    SLICE_X34Y35.B1      net (fanout=6)        1.282   E2M/EC/tx_curr_bytes_left<9>
    SLICE_X34Y35.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<9>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.941ns (2.416ns logic, 5.525ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.834ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_0 to E2M/EC/tx_header_buffer_len_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_0
    SLICE_X34Y33.A2      net (fanout=6)        0.959   E2M/EC/tx_curr_bytes_left<0>
    SLICE_X34Y33.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/tx_curr_bytes_left<0>_rt.1
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y34.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X34Y34.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y35.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X34Y35.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X34Y36.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X34Y37.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X34Y38.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X34Y39.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X33Y36.B1      net (fanout=2)        1.194   E2M/EC/_sub0001<26>
    SLICE_X33Y36.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y43.B6      net (fanout=16)       1.940   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y43.B       Tilo                  0.094   E2M/EC/N2831
                                                       E2M/EC/tx_header_buffer_len_mux0000<0>2
    SLICE_X58Y44.B1      net (fanout=9)        1.109   E2M/EC/N53
    SLICE_X58Y44.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<9>1
                                                       E2M/EC/tx_header_buffer_len_9
    -------------------------------------------------  ---------------------------
    Total                                      7.834ns (2.632ns logic, 5.202ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_43 (SLICE_X90Y39.A3), 75 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.937ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X53Y42.B1      net (fanout=6)        1.932   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X53Y42.B       Tilo                  0.094   N1107
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A5      net (fanout=2)        0.586   E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y39.A3      net (fanout=24)       1.011   E2M/EC/N1631
    SLICE_X90Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.937ns (1.241ns logic, 6.696ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X53Y42.B1      net (fanout=6)        1.932   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X53Y42.B       Tilo                  0.094   N1107
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A5      net (fanout=2)        0.586   E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.C2      net (fanout=3)        1.224   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Tilo                  0.392   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y39.A3      net (fanout=24)       1.011   E2M/EC/N1631
    SLICE_X90Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (1.244ns logic, 6.692ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_header_buffer_src_add_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X66Y50.D1      net (fanout=38)       2.701   E2M/EC/tx_read_len<1>
    SLICE_X66Y50.D       Tilo                  0.094   E2M/EC/tx_state_mux0000<1>5
                                                       E2M/EC/N305_SW0
    SLICE_X66Y43.A6      net (fanout=3)        0.653   E2M/EC/tx_state_mux0000<1>5
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X90Y39.A3      net (fanout=24)       1.011   E2M/EC/N1631
    SLICE_X90Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<46>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<43>1
                                                       E2M/EC/tx_header_buffer_src_add_43
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (1.147ns logic, 6.736ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_35 (SLICE_X91Y39.A3), 75 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.917ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X53Y42.B1      net (fanout=6)        1.932   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X53Y42.B       Tilo                  0.094   N1107
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A5      net (fanout=2)        0.586   E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X91Y39.A3      net (fanout=24)       0.991   E2M/EC/N1631
    SLICE_X91Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (1.241ns logic, 6.676ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.916ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y34.BQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X53Y42.B1      net (fanout=6)        1.932   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X53Y42.B       Tilo                  0.094   N1107
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A5      net (fanout=2)        0.586   E2M/EC/tx_state_cmp_eq002734
    SLICE_X63Y42.A       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X66Y43.A3      net (fanout=4)        0.796   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.C2      net (fanout=3)        1.224   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Tilo                  0.392   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X91Y39.A3      net (fanout=24)       0.991   E2M/EC/N1631
    SLICE_X91Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.916ns (1.244ns logic, 6.672ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_35 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.863ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_header_buffer_src_add_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X66Y50.D1      net (fanout=38)       2.701   E2M/EC/tx_read_len<1>
    SLICE_X66Y50.D       Tilo                  0.094   E2M/EC/tx_state_mux0000<1>5
                                                       E2M/EC/N305_SW0
    SLICE_X66Y43.A6      net (fanout=3)        0.653   E2M/EC/tx_state_mux0000<1>5
    SLICE_X66Y43.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/N305_1
    SLICE_X77Y45.D2      net (fanout=3)        1.228   E2M/EC/N3052
    SLICE_X77Y45.CMUX    Topdc                 0.389   N532
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X90Y43.A2      net (fanout=1)        1.143   N532
    SLICE_X90Y43.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X91Y39.A3      net (fanout=24)       0.991   E2M/EC/N1631
    SLICE_X91Y39.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<38>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<35>1
                                                       E2M/EC/tx_header_buffer_src_add_35
    -------------------------------------------------  ---------------------------
    Total                                      7.863ns (1.147ns logic, 6.716ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_5 (SLICE_X55Y43.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_5 to E2M/EC/tx_header_buffer_len_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y43.DQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<5>
                                                       E2M/EC/tx_header_buffer_len_5
    SLICE_X55Y43.D6      net (fanout=2)        0.261   E2M/EC/tx_header_buffer_len<5>
    SLICE_X55Y43.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<5>1
                                                       E2M/EC/tx_header_buffer_len_5
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.219ns logic, 0.261ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X56Y43.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y43.BQ      Tcko                  0.433   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X56Y43.B6      net (fanout=2)        0.281   E2M/EC/tx_header_buffer_len<7>
    SLICE_X56Y43.CLK     Tah         (-Th)     0.222   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.211ns logic, 0.281ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_7 (SLICE_X36Y37.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_7 (FF)
  Destination:          E2M/EC/tx_packet_payload_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_7 to E2M/EC/tx_packet_payload_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y37.CQ      Tcko                  0.433   E2M/EC/tx_packet_payload<7>
                                                       E2M/EC/tx_packet_payload_7
    SLICE_X36Y37.C6      net (fanout=2)        0.277   E2M/EC/tx_packet_payload<7>
    SLICE_X36Y37.CLK     Tah         (-Th)     0.217   E2M/EC/tx_packet_payload<7>
                                                       E2M/EC/tx_packet_payload_7_mux0000
                                                       E2M/EC/tx_packet_payload_7
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.216ns logic, 0.277ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.926ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X33Y60.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.CQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X35Y64.C4      net (fanout=3)        0.518   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X35Y64.C       Tilo                  0.094   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X33Y60.CE      net (fanout=1)        0.635   E2M/EC/userLogicReset_not0001
    SLICE_X33Y60.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (0.773ns logic, 1.153ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X35Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.CQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X38Y64.A3      net (fanout=3)        0.622   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X38Y64.A       Tilo                  0.094   inputMemoryReadData<0>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X35Y64.CE      net (fanout=1)        0.473   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X35Y64.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.773ns logic, 1.095ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X35Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.CQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X38Y64.A3      net (fanout=3)        0.573   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X38Y64.A       Tilo                  0.087   inputMemoryReadData<0>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X35Y64.CE      net (fanout=1)        0.435   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X35Y64.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.547ns logic, 1.008ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X33Y60.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.CQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X35Y64.C4      net (fanout=3)        0.476   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X35Y64.C       Tilo                  0.087   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X33Y60.CE      net (fanout=1)        0.585   E2M/EC/userLogicReset_not0001
    SLICE_X33Y60.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.547ns logic, 1.061ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;

 12212 paths analyzed, 3229 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.901ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_47 (SLICE_X72Y27.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetControllerClockDomain (FF)
  Destination:          E2M/EC/tx_save_dest_add_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/resetControllerClockDomain to E2M/EC/tx_save_dest_add_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcko                  0.450   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B3     net (fanout=24)       2.680   E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B      Tilo                  0.094   E2M/EC/resetControllerClockDomain_inv
                                                       E2M/EC/resetControllerClockDomain_inv991_INV_0
    SLICE_X72Y27.CE      net (fanout=166)      4.451   E2M/EC/resetControllerClockDomain_inv
    SLICE_X72Y27.CLK     Tceck                 0.226   E2M/EC/tx_save_dest_add<47>
                                                       E2M/EC/tx_save_dest_add_47
    -------------------------------------------------  ---------------------------
    Total                                      7.901ns (0.770ns logic, 7.131ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_9 (SLICE_X72Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetControllerClockDomain (FF)
  Destination:          E2M/EC/tx_save_dest_add_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/resetControllerClockDomain to E2M/EC/tx_save_dest_add_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcko                  0.450   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B3     net (fanout=24)       2.680   E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B      Tilo                  0.094   E2M/EC/resetControllerClockDomain_inv
                                                       E2M/EC/resetControllerClockDomain_inv991_INV_0
    SLICE_X72Y28.CE      net (fanout=166)      4.448   E2M/EC/resetControllerClockDomain_inv
    SLICE_X72Y28.CLK     Tceck                 0.226   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_9
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (0.770ns logic, 7.128ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_save_dest_add_8 (SLICE_X72Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/resetControllerClockDomain (FF)
  Destination:          E2M/EC/tx_save_dest_add_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/resetControllerClockDomain to E2M/EC/tx_save_dest_add_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcko                  0.450   E2M/EC/resetControllerClockDomain
                                                       E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B3     net (fanout=24)       2.680   E2M/EC/resetControllerClockDomain
    SLICE_X100Y63.B      Tilo                  0.094   E2M/EC/resetControllerClockDomain_inv
                                                       E2M/EC/resetControllerClockDomain_inv991_INV_0
    SLICE_X72Y28.CE      net (fanout=166)      4.448   E2M/EC/resetControllerClockDomain_inv
    SLICE_X72Y28.CLK     Tceck                 0.226   E2M/EC/tx_save_dest_add<10>
                                                       E2M/EC/tx_save_dest_add_8
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (0.770ns logic, 7.128ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay (SLICE_X88Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y68.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X88Y68.AX      net (fanout=2)        0.289   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    SLICE_X88Y68.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.178ns logic, 0.289ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X72Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_0 to E2M/emac_ll/rx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y84.AQ      Tcko                  0.433   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_0
    SLICE_X72Y84.BX      net (fanout=1)        0.285   E2M/emac_ll/rx_pre_reset_0_i<0>
    SLICE_X72Y84.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X96Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y78.AQ      Tcko                  0.433   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X96Y78.BX      net (fanout=1)        0.285   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X96Y78.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.340(R)|    4.094(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.372(R)|    4.125(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.238(R)|    4.004(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.403(R)|    4.156(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.326(R)|    4.082(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.176(R)|    3.945(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.333(R)|    4.088(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.260(R)|    4.021(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.313(R)|    4.069(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.249(R)|    4.013(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -1.244(R)|    4.009(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.228(R)|    3.994(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.251(R)|    4.016(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.288(R)|    4.049(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.265(R)|    4.028(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.425(R)|    4.177(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.689(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.380(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    7.947|         |    3.678|         |
GMII_RX_CLK_0  |    1.074|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.081|         |         |         |
GMII_RX_CLK_0  |    7.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    5.240|         |         |         |
sysACE_CLK     |    4.634|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 208580 paths, 0 nets, and 16314 connections

Design statistics:
   Minimum period:   7.947ns{1}   (Maximum frequency: 125.834MHz)
   Maximum path delay from/to any node:   7.947ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 12 14:20:19 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 472 MB



