/********************************************************************
*
* ESM0 INTERRUPT MAP. header file
*
* Copyright (C) 2015-2019 Texas Instruments Incorporated.
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_ESM0_INTERRUPT_MAP_H_
#define CSLR_ESM0_INTERRUPT_MAP_H_

#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

/*
* List of intr sources for receiver: ESM0
*/

#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD0_LOCKLOSS_IPCFG_0                                   (0U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD1_LOCKLOSS_IPCFG_0                                   (1U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD2_LOCKLOSS_IPCFG_0                                   (2U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD3_LOCKLOSS_IPCFG_0                                   (3U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD4_LOCKLOSS_IPCFG_0                                   (4U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF_SSMOD7_LOCKLOSS_IPCFG_0                                   (7U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF_SSMOD8_LOCKLOSS_IPCFG_0                                   (8U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRACF_SSMOD12_LOCKLOSS_IPCFG_0                                  (12U)
#define CSLR_ESM0_ESM_LVL_EVENT_PLLFRAC2_SSMOD14_LOCKLOSS_IPCFG_0                                  (14U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_NONFATAL_0                      (32U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CONTROLLER_GLOBAL_ERROR_FATAL_0                         (33U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_HS_PHY_GLOBAL_ERROR_0                                   (34U)
#define CSLR_ESM0_ESM_LVL_EVENT_A72SS0_CORE0_INTERRIRQ_0                                           (40U)
#define CSLR_ESM0_ESM_LVL_EVENT_A72SS0_CORE0_EXTERRIRQ_0                                           (41U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_0                    (48U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_1                    (49U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_2                    (50U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_3                    (51U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_4                    (52U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_5                    (53U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_6                    (54U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_7                    (55U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_8                    (56U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_9                    (57U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_10                   (58U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_11                   (59U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_12                   (60U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_13                   (61U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_14                   (62U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_15                   (63U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_16                   (64U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_17                   (65U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_18                   (66U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_19                   (67U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_20                   (68U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_39                   (69U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_40                   (70U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_41                   (71U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_46                   (72U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_47                   (73U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_48                   (74U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_62                   (75U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_ESM_EVENTS_OUT_LEVEL_63                   (76U)
#define CSLR_ESM0_ESM_LVL_EVENT_COMPUTE_CLUSTER0_MSMC_EN_EN_SNOOP_TIMED_OUT_INTR0_0                (103U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC0_INTR_ERR_LEVEL_0                                              (104U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC1_INTR_ERR_LEVEL_0                                              (105U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC2_INTR_ERR_LEVEL_0                                              (106U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC3_INTR_ERR_LEVEL_0                                              (107U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC4_INTR_ERR_LEVEL_0                                              (108U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC5_INTR_ERR_LEVEL_0                                              (109U)
#define CSLR_ESM0_ESM_LVL_EVENT_DCC6_INTR_ERR_LEVEL_0                                              (110U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_SEC_PEND_0                                               (120U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA5_ECC_DED_PEND_0                                               (121U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_NONFATAL_0                                            (124U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_ASF_INT_FATAL_0                                               (125U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0                              (126U)
#define CSLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0                            (127U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN16_MCANSS_ECC_CORR_LVL_INT_0                                   (140U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN16_MCANSS_ECC_UNCORR_LVL_INT_0                                 (141U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN17_MCANSS_ECC_CORR_LVL_INT_0                                   (142U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN17_MCANSS_ECC_UNCORR_LVL_INT_0                                 (143U)
#define CSLR_ESM0_ESM_LVL_EVENT_I3C0_PCLK_ECC_UNCORR_LVL_0                                         (152U)
#define CSLR_ESM0_ESM_LVL_EVENT_I3C0_SCLK_ECC_UNCORR_LVL_0                                         (153U)
#define CSLR_ESM0_ESM_LVL_EVENT_I3C0_I3C_NONFATAL__INT_0                                           (154U)
#define CSLR_ESM0_ESM_LVL_EVENT_I3C0_I3C_FATAL__INT_0                                              (155U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                  (160U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_MODSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                (161U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (162U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_UDMASS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (163U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                   (164U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_NBSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0                 (165U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0                 (166U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0               (167U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K0_ECC_CORR_LEVEL_0                                       (170U)
#define CSLR_ESM0_ESM_LVL_EVENT_MSRAM_512K0_ECC_UNCORR_LEVEL_0                                     (171U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_CORR_LEVEL_0                                         (172U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_UNCORR_LEVEL_0                                       (173U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_CORR_LEVEL_0                                       (174U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSRAM2KECC0_ECC_UNCORR_LEVEL_0                                     (175U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_CORR_ERR_LVL_0                                 (176U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_UNCORR_ERR_LVL_0                               (177U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_CORR_ERR_LVL_0                                 (178U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_UNCORR_ERR_LVL_0                               (179U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_CORR_ERR_LVL_0                               (180U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0                             (181U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_CORR_ERR_LVL_0                               (182U)
#define CSLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0                             (183U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_SE_TO_ESM_0_0                                   (188U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_DE_TO_ESM_0_0                                   (189U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_SE_TO_ESM_1_0                                   (190U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_COMMON0_ECC_DE_TO_ESM_1_0                                   (191U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_CORR_ERR_LVL_0                             (292U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CFG_ECC_AGGR_UNCORR_ERR_LVL_0                           (293U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_CORR_ERR_LVL_0                             (294U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_CTL_ECC_AGGR_UNCORR_ERR_LVL_0                           (295U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_CORR_ERR_LVL_0                            (296U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_VBUS_ECC_AGGR_UNCORR_ERR_LVL_0                          (297U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_CORR_ERR_LVL_0                                 (298U)
#define CSLR_ESM0_ESM_LVL_EVENT_DDR0_DDRSS_DRAM_ECC_UNCORR_ERR_LVL_0                               (299U)
#define CSLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_SEC_PEND_0                                               (306U)
#define CSLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_DED_PEND_0                                               (307U)
#define CSLR_ESM0_ESM_LVL_EVENT_SERDES_10G1_PHY_PWR_TIMEOUT_LVL_0                                  (308U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_CORR_LVL_INT_0                                    (312U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0                                  (313U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_CORR_LVL_INT_0                                    (314U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0                                  (315U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_CORR_LVL_INT_0                                    (316U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN2_MCANSS_ECC_UNCORR_LVL_INT_0                                  (317U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_CORR_LVL_INT_0                                    (318U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN3_MCANSS_ECC_UNCORR_LVL_INT_0                                  (319U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_CORR_LVL_INT_0                                    (320U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN4_MCANSS_ECC_UNCORR_LVL_INT_0                                  (321U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_CORR_LVL_INT_0                                    (322U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN5_MCANSS_ECC_UNCORR_LVL_INT_0                                  (323U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_CORR_LVL_INT_0                                    (324U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN6_MCANSS_ECC_UNCORR_LVL_INT_0                                  (325U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_CORR_LVL_INT_0                                    (326U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN7_MCANSS_ECC_UNCORR_LVL_INT_0                                  (327U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_CORR_LVL_INT_0                                    (328U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN8_MCANSS_ECC_UNCORR_LVL_INT_0                                  (329U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_CORR_LVL_INT_0                                    (330U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN9_MCANSS_ECC_UNCORR_LVL_INT_0                                  (331U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_CORR_LVL_INT_0                                   (332U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN10_MCANSS_ECC_UNCORR_LVL_INT_0                                 (333U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_CORR_LVL_INT_0                                   (334U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN11_MCANSS_ECC_UNCORR_LVL_INT_0                                 (335U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_CORR_LVL_INT_0                                   (336U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN12_MCANSS_ECC_UNCORR_LVL_INT_0                                 (337U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_CORR_LVL_INT_0                                   (338U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN13_MCANSS_ECC_UNCORR_LVL_INT_0                                 (339U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN14_MCANSS_ECC_CORR_LVL_INT_0                                   (340U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN14_MCANSS_ECC_UNCORR_LVL_INT_0                                 (341U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN15_MCANSS_ECC_CORR_LVL_INT_0                                   (342U)
#define CSLR_ESM0_ESM_LVL_EVENT_MCAN15_MCANSS_ECC_UNCORR_LVL_INT_0                                 (343U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_CORR_LEVEL_0                                       (373U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC0_UNCORR_LEVEL_0                                     (374U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ECC1_UNCORR_LEVEL_0                                     (375U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ASF_NONFATAL_LEVEL_0                                    (376U)
#define CSLR_ESM0_ESM_LVL_EVENT_PCIE1_PCIE_ASF_FATAL_LEVEL_0                                       (377U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET6_TIMED_OUT_0                                  (378U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET7_TIMED_OUT_0                                  (379U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET2_TIMED_OUT_0                                  (380U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET3_TIMED_OUT_0                                  (381U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET0_TIMED_OUT_0                                  (382U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET1_TIMED_OUT_0                                  (383U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET10_TIMED_OUT_0                                 (384U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET11_TIMED_OUT_0                                 (385U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET12_TIMED_OUT_0                                 (386U)
#define CSLR_ESM0_ESM_LVL_EVENT_MASTER_SAFETY_GASKET13_TIMED_OUT_0                                 (387U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_DST_TIMED_OUT_0                      (391U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_EXP_INTR_0                                            (392U)
#define CSLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_EXP_INTR_0                                            (393U)
#define CSLR_ESM0_ESM_LVL_EVENT_TIMEOUT0_TRANS_ERR_LVL_0                                           (400U)
#define CSLR_ESM0_ESM_LVL_EVENT_TIMEOUT1_TRANS_ERR_LVL_0                                           (401U)
#define CSLR_ESM0_ESM_LVL_EVENT_TIMEOUT2_TRANS_ERR_LVL_0                                           (402U)
#define CSLR_ESM0_ESM_LVL_EVENT_TIMEOUT3_TRANS_ERR_LVL_0                                           (403U)
#define CSLR_ESM0_ESM_LVL_EVENT_TIMEOUT4_TRANS_ERR_LVL_0                                           (404U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_CFG_TRANS_ERR_LVL_0                  (408U)
#define CSLR_ESM0_ESM_LVL_EVENT_NAVSS0_VIRTSS_VIRTSS_FFI_PVU0_SRC_TRANS_ERR_LVL_0                  (409U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA9_ECC_SEC_PEND_0                                               (416U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA9_ECC_DED_PEND_0                                               (417U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA10_ECC_SEC_PEND_0                                              (418U)
#define CSLR_ESM0_ESM_LVL_EVENT_PDMA10_ECC_DED_PEND_0                                              (419U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_CORR_LEVEL_0                                             (422U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_UNCORR_LEVEL_0                                           (423U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR16_CORR_LEVEL_0                                            (424U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR16_UNCORR_LEVEL_0                                          (425U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR17_CORR_LEVEL_0                                            (426U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR17_UNCORR_LEVEL_0                                          (427U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_CORR_LEVEL_0                                             (432U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR4_UNCORR_LEVEL_0                                           (433U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_CORR_LEVEL_0                                             (434U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR5_UNCORR_LEVEL_0                                           (435U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_CORR_LEVEL_0                                             (436U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR6_UNCORR_LEVEL_0                                           (437U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_CORR_LEVEL_0                                            (444U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR10_UNCORR_LEVEL_0                                          (445U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_CORR_LEVEL_0                                            (446U)
#define CSLR_ESM0_ESM_LVL_EVENT_ECC_AGGR11_UNCORR_LEVEL_0                                          (447U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_123_0                                            (456U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_MULTI_0                                          (457U)
#define CSLR_ESM0_ESM_LVL_EVENT_DFTSS0_DFT_SAFETY_ONE_0                                            (458U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST0_DFT_PBIST_SAFETY_ERROR_0                                    (459U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST1_DFT_PBIST_SAFETY_ERROR_0                                    (460U)
#define CSLR_ESM0_ESM_LVL_EVENT_PBIST2_DFT_PBIST_SAFETY_ERROR_0                                    (467U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_ALWAYSON_CS1_CLKSTOP_REQ_0                  (480U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_TEST_CS1_CLKSTOP_REQ_0                      (481U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_PBIST_CS1_CLKSTOP_REQ_0                     (482U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_AUDIO_CS1_CLKSTOP_REQ_0                      (483U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_ATL_CS1_CLKSTOP_REQ_0                        (484U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MOTOR_CS1_CLKSTOP_REQ_0                      (486U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_MISCIO_CS1_CLKSTOP_REQ_0                     (487U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_GPMC_CS1_CLKSTOP_REQ_0                       (488U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_VPFE_CS1_CLKSTOP_REQ_0                       (489U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE0_CS1_CLKSTOP_REQ_0                     (491U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE1_CS1_CLKSTOP_REQ_0                     (492U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_DEBUG_CS1_CLKSTOP_REQ_0                     (493U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_DATA_0_CS1_CLKSTOP_REQ_0                    (494U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EMIF_CFG_0_CS1_CLKSTOP_REQ_0                     (495U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_SPARE2_CS1_CLKSTOP_REQ_0                     (498U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CC_TOP_PBIST_CS1_CLKSTOP_REQ_0                   (499U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_USB_0_CS1_CLKSTOP_REQ_0                          (500U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC4B_0_CS1_CLKSTOP_REQ_0                        (503U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MMC8B_0_CS1_CLKSTOP_REQ_0                        (505U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PCIE_1_CS1_CLKSTOP_REQ_0                         (509U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PER_I3C_CS1_CLKSTOP_REQ_0                        (513U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_0_CS1_CLKSTOP_REQ_0                  (514U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_1_CS1_CLKSTOP_REQ_0                  (515U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_2_CS1_CLKSTOP_REQ_0                  (516U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_3_CS1_CLKSTOP_REQ_0                  (517U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_4_CS1_CLKSTOP_REQ_0                  (518U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_5_CS1_CLKSTOP_REQ_0                  (519U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_6_CS1_CLKSTOP_REQ_0                  (520U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_7_CS1_CLKSTOP_REQ_0                  (521U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_8_CS1_CLKSTOP_REQ_0                  (522U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_9_CS1_CLKSTOP_REQ_0                  (523U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_10_CS1_CLKSTOP_REQ_0                 (524U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_11_CS1_CLKSTOP_REQ_0                 (525U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_12_CS1_CLKSTOP_REQ_0                 (526U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_MAIN_MCANSS_13_CS1_CLKSTOP_REQ_0                 (527U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_CS1_CLKSTOP_REQ_0                            (528U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSS_PBIST_CS1_CLKSTOP_REQ_0                      (529U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DSI_CS1_CLKSTOP_REQ_0                            (530U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_0_CS1_CLKSTOP_REQ_0                          (531U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_EDP_1_CS1_CLKSTOP_REQ_0                          (532U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_0_CS1_CLKSTOP_REQ_0                        (533U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_1_CS1_CLKSTOP_REQ_0                        (534U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_2_CS1_CLKSTOP_REQ_0                        (535U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSITX_0_CS1_CLKSTOP_REQ_0                        (536U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_TX_DPHY_0_CS1_CLKSTOP_REQ_0                      (537U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_CSIRX_PHY_0_CS1_CLKSTOP_REQ_0                    (538U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_9GSS_CS1_CLKSTOP_REQ_0                           (543U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_SERDES_0_CS1_CLKSTOP_REQ_0                       (544U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_0_CS1_CLKSTOP_REQ_0                      (550U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_1_CS1_CLKSTOP_REQ_0                      (551U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_2_CS1_CLKSTOP_REQ_0                      (552U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_DMTIMER_3_CS1_CLKSTOP_REQ_0                      (553U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_CS1_CLKSTOP_REQ_0                  (558U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_CLUSTER_0_PBIST_CS1_CLKSTOP_REQ_0            (559U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_0_CS1_CLKSTOP_REQ_0                          (560U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_A72_1_CS1_CLKSTOP_REQ_0                          (561U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_0_CS1_CLKSTOP_REQ_0                  (573U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_0_R5_1_CS1_CLKSTOP_REQ_0                  (574U)
#define CSLR_ESM0_ESM_LVL_EVENT_PSC0_PSC_MOD_MNLP_PULSAR_PBIST_0_CS1_CLKSTOP_REQ_0                 (575U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_CORRECTED_PULSE_0                                (608U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE0_ECC_UNCORRECTED_PULSE_0                              (609U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_CORRECTED_PULSE_0                                (610U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CORE1_ECC_UNCORRECTED_PULSE_0                              (611U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (612U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (612U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_SELFTEST_ERR_PULSE_0                               (612U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (613U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (613U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_COMPARE_ERR_PULSE_0                                (613U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (614U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (614U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_BUS_MONITOR_ERR_PULSE_0                            (614U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (615U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (615U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_COMMON0_VIM_COMPARE_ERR_PULSE_0                            (615U)
#define CSLR_ESM0_ESM_PLS_EVENT0_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define CSLR_ESM0_ESM_PLS_EVENT1_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define CSLR_ESM0_ESM_PLS_EVENT2_R5FSS0_CCM_COMPARE_STAT_PULSE_INTR_0                              (616U)
#define CSLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define CSLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define CSLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_AXIM_ERR_0                              (628U)
#define CSLR_ESM0_ESM_PLS_EVENT0_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define CSLR_ESM0_ESM_PLS_EVENT1_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define CSLR_ESM0_ESM_PLS_EVENT2_COMPUTE_CLUSTER0_GIC500SS_ECC_FATAL_0                             (629U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_0                                            (632U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_1                                            (633U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_2                                            (634U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_3                                            (635U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_4                                            (636U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_5                                            (637U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_6                                            (638U)
#define CSLR_ESM0_ESM_PLS_EVENT0_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define CSLR_ESM0_ESM_PLS_EVENT1_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define CSLR_ESM0_ESM_PLS_EVENT2_GPIOMUX_INTRTR0_OUTP_7                                            (639U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI0_INTR_WWD_0                                                   (656U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI0_INTR_WWD_0                                                   (656U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI0_INTR_WWD_0                                                   (656U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI1_INTR_WWD_0                                                   (657U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI1_INTR_WWD_0                                                   (657U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI1_INTR_WWD_0                                                   (657U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI28_INTR_WWD_0                                                  (664U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI28_INTR_WWD_0                                                  (664U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI28_INTR_WWD_0                                                  (664U)
#define CSLR_ESM0_ESM_PLS_EVENT0_RTI29_INTR_WWD_0                                                  (665U)
#define CSLR_ESM0_ESM_PLS_EVENT1_RTI29_INTR_WWD_0                                                  (665U)
#define CSLR_ESM0_ESM_PLS_EVENT2_RTI29_INTR_WWD_0                                                  (665U)

#ifdef __cplusplus
}
#endif
#endif /* CSLR_ESM0_INTERRUPT_MAP_H_ */

