// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Linear (
        ap_start,
        start_full_n,
        start_out,
        start_write,
        in_r_TDATA,
        in_r_TID,
        in_r_TDEST,
        in_r_TUSER,
        in_r_TLAST,
        out_V_data_V_din,
        out_V_data_V_full_n,
        out_V_data_V_write,
        out_V_id_V_din,
        out_V_id_V_full_n,
        out_V_id_V_write,
        out_V_dest_V_din,
        out_V_dest_V_full_n,
        out_V_dest_V_write,
        out_V_user_V_din,
        out_V_user_V_full_n,
        out_V_user_V_write,
        out_V_last_V_din,
        out_V_last_V_full_n,
        out_V_last_V_write,
        ap_clk,
        ap_rst,
        in_r_TVALID,
        in_r_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_start;
input   start_full_n;
output   start_out;
output   start_write;
input  [511:0] in_r_TDATA;
input  [7:0] in_r_TID;
input  [7:0] in_r_TDEST;
input  [15:0] in_r_TUSER;
input  [0:0] in_r_TLAST;
output  [511:0] out_V_data_V_din;
input   out_V_data_V_full_n;
output   out_V_data_V_write;
output  [7:0] out_V_id_V_din;
input   out_V_id_V_full_n;
output   out_V_id_V_write;
output  [7:0] out_V_dest_V_din;
input   out_V_dest_V_full_n;
output   out_V_dest_V_write;
output  [15:0] out_V_user_V_din;
input   out_V_user_V_full_n;
output   out_V_user_V_write;
output  [0:0] out_V_last_V_din;
input   out_V_last_V_full_n;
output   out_V_last_V_write;
input   ap_clk;
input   ap_rst;
input   in_r_TVALID;
output   in_r_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg start_write;

reg    real_start;
reg    start_once_reg;
wire    internal_ap_ready;
wire    MatMul_U0_ap_start;
wire    MatMul_U0_start_out;
wire    MatMul_U0_start_write;
wire   [511:0] MatMul_U0_c_V_data_V_din;
wire    MatMul_U0_c_V_data_V_write;
wire   [7:0] MatMul_U0_c_V_id_V_din;
wire    MatMul_U0_c_V_id_V_write;
wire   [7:0] MatMul_U0_c_V_dest_V_din;
wire    MatMul_U0_c_V_dest_V_write;
wire   [15:0] MatMul_U0_c_V_user_V_din;
wire    MatMul_U0_c_V_user_V_write;
wire   [0:0] MatMul_U0_c_V_last_V_din;
wire    MatMul_U0_c_V_last_V_write;
wire    MatMul_U0_in_r_TREADY;
wire    MatMul_U0_ap_done;
wire    MatMul_U0_ap_ready;
wire    MatMul_U0_ap_idle;
wire    MatMul_U0_ap_continue;
wire    AddBias_U0_ap_start;
wire    AddBias_U0_ap_done;
wire    AddBias_U0_ap_continue;
wire    AddBias_U0_ap_idle;
wire    AddBias_U0_ap_ready;
wire    AddBias_U0_in_V_data_V_read;
wire    AddBias_U0_in_V_id_V_read;
wire    AddBias_U0_in_V_dest_V_read;
wire    AddBias_U0_in_V_user_V_read;
wire    AddBias_U0_in_V_last_V_read;
wire   [511:0] AddBias_U0_out_V_data_V_din;
wire    AddBias_U0_out_V_data_V_write;
wire   [7:0] AddBias_U0_out_V_id_V_din;
wire    AddBias_U0_out_V_id_V_write;
wire   [7:0] AddBias_U0_out_V_dest_V_din;
wire    AddBias_U0_out_V_dest_V_write;
wire   [15:0] AddBias_U0_out_V_user_V_din;
wire    AddBias_U0_out_V_user_V_write;
wire   [0:0] AddBias_U0_out_V_last_V_din;
wire    AddBias_U0_out_V_last_V_write;
wire    ap_sync_continue;
wire    pipe_V_data_V_full_n;
wire   [511:0] pipe_V_data_V_dout;
wire    pipe_V_data_V_empty_n;
wire    pipe_V_id_V_full_n;
wire   [7:0] pipe_V_id_V_dout;
wire    pipe_V_id_V_empty_n;
wire    pipe_V_dest_V_full_n;
wire   [7:0] pipe_V_dest_V_dout;
wire    pipe_V_dest_V_empty_n;
wire    pipe_V_user_V_full_n;
wire   [15:0] pipe_V_user_V_dout;
wire    pipe_V_user_V_empty_n;
wire    pipe_V_last_V_full_n;
wire   [0:0] pipe_V_last_V_dout;
wire    pipe_V_last_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_AddBias_U0_din;
wire    start_for_AddBias_U0_full_n;
wire   [0:0] start_for_AddBias_U0_dout;
wire    start_for_AddBias_U0_empty_n;
wire    AddBias_U0_start_full_n;
wire    AddBias_U0_start_write;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
end

MatMul MatMul_U0(
    .ap_start(MatMul_U0_ap_start),
    .start_full_n(start_for_AddBias_U0_full_n),
    .start_out(MatMul_U0_start_out),
    .start_write(MatMul_U0_start_write),
    .in_r_TDATA(in_r_TDATA),
    .in_r_TID(in_r_TID),
    .in_r_TDEST(in_r_TDEST),
    .in_r_TUSER(in_r_TUSER),
    .in_r_TLAST(in_r_TLAST),
    .c_V_data_V_din(MatMul_U0_c_V_data_V_din),
    .c_V_data_V_full_n(pipe_V_data_V_full_n),
    .c_V_data_V_write(MatMul_U0_c_V_data_V_write),
    .c_V_id_V_din(MatMul_U0_c_V_id_V_din),
    .c_V_id_V_full_n(pipe_V_id_V_full_n),
    .c_V_id_V_write(MatMul_U0_c_V_id_V_write),
    .c_V_dest_V_din(MatMul_U0_c_V_dest_V_din),
    .c_V_dest_V_full_n(pipe_V_dest_V_full_n),
    .c_V_dest_V_write(MatMul_U0_c_V_dest_V_write),
    .c_V_user_V_din(MatMul_U0_c_V_user_V_din),
    .c_V_user_V_full_n(pipe_V_user_V_full_n),
    .c_V_user_V_write(MatMul_U0_c_V_user_V_write),
    .c_V_last_V_din(MatMul_U0_c_V_last_V_din),
    .c_V_last_V_full_n(pipe_V_last_V_full_n),
    .c_V_last_V_write(MatMul_U0_c_V_last_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_r_TVALID(in_r_TVALID),
    .in_r_TREADY(MatMul_U0_in_r_TREADY),
    .ap_done(MatMul_U0_ap_done),
    .ap_ready(MatMul_U0_ap_ready),
    .ap_idle(MatMul_U0_ap_idle),
    .ap_continue(MatMul_U0_ap_continue)
);

AddBias AddBias_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(AddBias_U0_ap_start),
    .ap_done(AddBias_U0_ap_done),
    .ap_continue(AddBias_U0_ap_continue),
    .ap_idle(AddBias_U0_ap_idle),
    .ap_ready(AddBias_U0_ap_ready),
    .in_V_data_V_dout(pipe_V_data_V_dout),
    .in_V_data_V_empty_n(pipe_V_data_V_empty_n),
    .in_V_data_V_read(AddBias_U0_in_V_data_V_read),
    .in_V_id_V_dout(pipe_V_id_V_dout),
    .in_V_id_V_empty_n(pipe_V_id_V_empty_n),
    .in_V_id_V_read(AddBias_U0_in_V_id_V_read),
    .in_V_dest_V_dout(pipe_V_dest_V_dout),
    .in_V_dest_V_empty_n(pipe_V_dest_V_empty_n),
    .in_V_dest_V_read(AddBias_U0_in_V_dest_V_read),
    .in_V_user_V_dout(pipe_V_user_V_dout),
    .in_V_user_V_empty_n(pipe_V_user_V_empty_n),
    .in_V_user_V_read(AddBias_U0_in_V_user_V_read),
    .in_V_last_V_dout(pipe_V_last_V_dout),
    .in_V_last_V_empty_n(pipe_V_last_V_empty_n),
    .in_V_last_V_read(AddBias_U0_in_V_last_V_read),
    .out_V_data_V_din(AddBias_U0_out_V_data_V_din),
    .out_V_data_V_full_n(out_V_data_V_full_n),
    .out_V_data_V_write(AddBias_U0_out_V_data_V_write),
    .out_V_id_V_din(AddBias_U0_out_V_id_V_din),
    .out_V_id_V_full_n(out_V_id_V_full_n),
    .out_V_id_V_write(AddBias_U0_out_V_id_V_write),
    .out_V_dest_V_din(AddBias_U0_out_V_dest_V_din),
    .out_V_dest_V_full_n(out_V_dest_V_full_n),
    .out_V_dest_V_write(AddBias_U0_out_V_dest_V_write),
    .out_V_user_V_din(AddBias_U0_out_V_user_V_din),
    .out_V_user_V_full_n(out_V_user_V_full_n),
    .out_V_user_V_write(AddBias_U0_out_V_user_V_write),
    .out_V_last_V_din(AddBias_U0_out_V_last_V_din),
    .out_V_last_V_full_n(out_V_last_V_full_n),
    .out_V_last_V_write(AddBias_U0_out_V_last_V_write)
);

fifo_w512_d2_A pipe_V_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(MatMul_U0_c_V_data_V_din),
    .if_full_n(pipe_V_data_V_full_n),
    .if_write(MatMul_U0_c_V_data_V_write),
    .if_dout(pipe_V_data_V_dout),
    .if_empty_n(pipe_V_data_V_empty_n),
    .if_read(AddBias_U0_in_V_data_V_read)
);

fifo_w8_d2_A pipe_V_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(MatMul_U0_c_V_id_V_din),
    .if_full_n(pipe_V_id_V_full_n),
    .if_write(MatMul_U0_c_V_id_V_write),
    .if_dout(pipe_V_id_V_dout),
    .if_empty_n(pipe_V_id_V_empty_n),
    .if_read(AddBias_U0_in_V_id_V_read)
);

fifo_w8_d2_A pipe_V_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(MatMul_U0_c_V_dest_V_din),
    .if_full_n(pipe_V_dest_V_full_n),
    .if_write(MatMul_U0_c_V_dest_V_write),
    .if_dout(pipe_V_dest_V_dout),
    .if_empty_n(pipe_V_dest_V_empty_n),
    .if_read(AddBias_U0_in_V_dest_V_read)
);

fifo_w16_d2_A pipe_V_user_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(MatMul_U0_c_V_user_V_din),
    .if_full_n(pipe_V_user_V_full_n),
    .if_write(MatMul_U0_c_V_user_V_write),
    .if_dout(pipe_V_user_V_dout),
    .if_empty_n(pipe_V_user_V_empty_n),
    .if_read(AddBias_U0_in_V_user_V_read)
);

fifo_w1_d2_A pipe_V_last_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(MatMul_U0_c_V_last_V_din),
    .if_full_n(pipe_V_last_V_full_n),
    .if_write(MatMul_U0_c_V_last_V_write),
    .if_dout(pipe_V_last_V_dout),
    .if_empty_n(pipe_V_last_V_empty_n),
    .if_read(AddBias_U0_in_V_last_V_read)
);

start_for_AddBias_U0 start_for_AddBias_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_AddBias_U0_din),
    .if_full_n(start_for_AddBias_U0_full_n),
    .if_write(MatMul_U0_start_write),
    .if_dout(start_for_AddBias_U0_dout),
    .if_empty_n(start_for_AddBias_U0_empty_n),
    .if_read(AddBias_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

assign AddBias_U0_ap_continue = ap_continue;

assign AddBias_U0_ap_start = start_for_AddBias_U0_empty_n;

assign AddBias_U0_start_full_n = 1'b1;

assign AddBias_U0_start_write = 1'b0;

assign MatMul_U0_ap_continue = 1'b1;

assign MatMul_U0_ap_start = real_start;

assign ap_done = AddBias_U0_ap_done;

assign ap_idle = (MatMul_U0_ap_idle & AddBias_U0_ap_idle);

assign ap_ready = internal_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = AddBias_U0_ap_done;

assign ap_sync_ready = MatMul_U0_ap_ready;

assign in_r_TREADY = MatMul_U0_in_r_TREADY;

assign internal_ap_ready = ap_sync_ready;

assign out_V_data_V_din = AddBias_U0_out_V_data_V_din;

assign out_V_data_V_write = AddBias_U0_out_V_data_V_write;

assign out_V_dest_V_din = AddBias_U0_out_V_dest_V_din;

assign out_V_dest_V_write = AddBias_U0_out_V_dest_V_write;

assign out_V_id_V_din = AddBias_U0_out_V_id_V_din;

assign out_V_id_V_write = AddBias_U0_out_V_id_V_write;

assign out_V_last_V_din = AddBias_U0_out_V_last_V_din;

assign out_V_last_V_write = AddBias_U0_out_V_last_V_write;

assign out_V_user_V_din = AddBias_U0_out_V_user_V_din;

assign out_V_user_V_write = AddBias_U0_out_V_user_V_write;

assign start_for_AddBias_U0_din = 1'b1;

assign start_out = real_start;

endmodule //Linear
