Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot randomled_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.randomled_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'rst' [D:/Project/FPGA/randomled/randomled.srcs/sim_1/new/randomled_tb.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "randomled_tb_time_synth.sdf", for root module "randomled_tb/led1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "randomled_tb_time_synth.sdf", for root module "randomled_tb/led1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.randomled
Compiling module xil_defaultlib.randomled_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot randomled_tb_time_synth
