\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def}{}\doxysection{FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def结构体 参考}
\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def}\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}


{\ttfamily \#include $<$hal\+\_\+fsmc.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_ae3088eb8408e474c07879a2a1be37230}{FSMC\+\_\+\+SMRead\+Pipe}}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a759a96c9d895528522aa1d6e6cce4d09}{FSMC\+\_\+\+Ready\+Mode}}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a9e2d261e8419f9e0640021c9783d9773}{FSMC\+\_\+\+Write\+Period}}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a2d08e2ab227ff55186d0dfc6dd4b9f7e}{FSMC\+\_\+\+Write\+Hold\+Time}}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a3a0b83c9773301063a1a0806a395fbe4}{FSMC\+\_\+\+Addr\+Set\+Time}}
\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a57d209c28a4f78a8513d8f2f2d09c7ea}{FSMC\+\_\+\+Read\+Period}}
\item 
\mbox{\hyperlink{group___f_s_m_c___exported___types_gac7e350865ac6d8b44cfded181628e1bb}{FSMC\+\_\+\+NORSRAM\+\_\+\+Data\+Width\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a99f8777c4959878f72eb51181fbb36ca}{FSMC\+\_\+\+Data\+Width}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00091}{91}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a3a0b83c9773301063a1a0806a395fbe4}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a3a0b83c9773301063a1a0806a395fbe4}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_AddrSetTime@{FSMC\_AddrSetTime}}
\index{FSMC\_AddrSetTime@{FSMC\_AddrSetTime}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_AddrSetTime}{FSMC\_AddrSetTime}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Addr\+Set\+Time}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00100}{100}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a99f8777c4959878f72eb51181fbb36ca}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a99f8777c4959878f72eb51181fbb36ca}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_DataWidth@{FSMC\_DataWidth}}
\index{FSMC\_DataWidth@{FSMC\_DataWidth}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_DataWidth}{FSMC\_DataWidth}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___f_s_m_c___exported___types_gac7e350865ac6d8b44cfded181628e1bb}{FSMC\+\_\+\+NORSRAM\+\_\+\+Data\+Width\+\_\+\+Type\+Def}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Data\+Width}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00104}{104}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a57d209c28a4f78a8513d8f2f2d09c7ea}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a57d209c28a4f78a8513d8f2f2d09c7ea}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_ReadPeriod@{FSMC\_ReadPeriod}}
\index{FSMC\_ReadPeriod@{FSMC\_ReadPeriod}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_ReadPeriod}{FSMC\_ReadPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Read\+Period}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00102}{102}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a759a96c9d895528522aa1d6e6cce4d09}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a759a96c9d895528522aa1d6e6cce4d09}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_ReadyMode@{FSMC\_ReadyMode}}
\index{FSMC\_ReadyMode@{FSMC\_ReadyMode}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_ReadyMode}{FSMC\_ReadyMode}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Ready\+Mode}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00094}{94}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_ae3088eb8408e474c07879a2a1be37230}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_ae3088eb8408e474c07879a2a1be37230}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_SMReadPipe@{FSMC\_SMReadPipe}}
\index{FSMC\_SMReadPipe@{FSMC\_SMReadPipe}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_SMReadPipe}{FSMC\_SMReadPipe}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+SMRead\+Pipe}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00092}{92}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a2d08e2ab227ff55186d0dfc6dd4b9f7e}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a2d08e2ab227ff55186d0dfc6dd4b9f7e}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_WriteHoldTime@{FSMC\_WriteHoldTime}}
\index{FSMC\_WriteHoldTime@{FSMC\_WriteHoldTime}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_WriteHoldTime}{FSMC\_WriteHoldTime}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Write\+Hold\+Time}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00098}{98}} 行定义.

\mbox{\Hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a9e2d261e8419f9e0640021c9783d9773}\label{struct_f_s_m_c___n_o_r_s_r_a_m___bank___init_type_def_a9e2d261e8419f9e0640021c9783d9773}} 
\index{FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}!FSMC\_WritePeriod@{FSMC\_WritePeriod}}
\index{FSMC\_WritePeriod@{FSMC\_WritePeriod}!FSMC\_NORSRAM\_Bank\_InitTypeDef@{FSMC\_NORSRAM\_Bank\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FSMC\_WritePeriod}{FSMC\_WritePeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} FSMC\+\_\+\+NORSRAM\+\_\+\+Bank\+\_\+\+Init\+Type\+Def\+::\+FSMC\+\_\+\+Write\+Period}



在文件 \mbox{\hyperlink{hal__fsmc_8h_source}{hal\+\_\+fsmc.\+h}} 第 \mbox{\hyperlink{hal__fsmc_8h_source_l00096}{96}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+HAL\+\_\+\+Lib/\+Inc/\mbox{\hyperlink{hal__fsmc_8h}{hal\+\_\+fsmc.\+h}}\end{DoxyCompactItemize}
