import serial
import time
import random

# ==========================================
# è¨­å®šå€
# ==========================================
COM_PORT = 'COM10'  # è«‹ç¢ºèª Port
BAUD_RATE = 115200
WIDTH = 32          
HEIGHT = 240
REF_START_ADDR = 1000
MB_X_POS = 0
MB_Y_POS = 0

class VirtualFPGAEnv:
    def __init__(self, width, height, ref_start):
        self.width = width
        self.height = height
        self.ref_start = ref_start

    def get_ref_pixel(self, x, y):
        pixel_addr = self.ref_start + (y * self.width) + x
        return pixel_addr & 0xFF 

    def get_ref_block(self, top_left_x, top_left_y):
        max_x = self.width - 16
        max_y = self.height - 16
        clamp_x = max(0, min(top_left_x, max_x))
        clamp_y = max(0, min(top_left_y, max_y))
        
        block = []
        for r in range(16):
            for c in range(16):
                px = clamp_x + c
                py = clamp_y + r
                block.append(self.get_ref_pixel(px, py))
        return block

def calculate_sad(block_a, block_b):
    sad = 0
    for i in range(256):
        sad += abs(block_a[i] - block_b[i])
    return sad

def run_verification():
    print(f"--- å•Ÿå‹• FPGA çµ‚æ¥µé©—è­‰ V3 (WIDTH={WIDTH}) ---")
    
    try:
        ser = serial.Serial(COM_PORT, BAUD_RATE, timeout=5, xonxoff=False)
        time.sleep(2) 
        print("é€£ç·šæˆåŠŸã€‚")

        # 1. ç”¢ç”Ÿæ¸¬è©¦è³‡æ–™
        random.seed()
        test_data = [random.randint(0, 255) for _ in range(256)]
        
        # è¨ˆç®—ç‰¹å¾µå€¼
        data_sum = sum(test_data)
        print(f"â˜… æœ¬æ¬¡äº‚æ•¸è³‡æ–™ç¸½å’Œ (CheckSum): {data_sum}")
        print("(å¦‚æœä¸æŒ‰ Resetï¼ŒFPGA å¯èƒ½æœƒå¿½è¦–é€™çµ„æ–°è³‡æ–™)")

        print("1. ç™¼é€ä¸¦é©—è­‰è¼¸å…¥è³‡æ–™...")
        data_error = False
        for i in range(256):
            sent_byte = bytes([test_data[i]])
            ser.write(sent_byte)
            echo = ser.read(1)
            if echo != sent_byte:
                data_error = True
        
        if data_error:
            print("âŒ å‚³è¼¸éŒ¯èª¤ (Echo Mismatch)")
            return
        else:
            print("âœ… å‚³è¼¸æˆåŠŸ (Echo Match)")

        print("2. æ¥æ”¶ FPGA é‹ç®—çµæœ...")
        result_bytes = []
        for i in range(4):
            b = ser.read(1)
            if len(b) == 1:
                result_bytes.append(b[0])
                ser.write(b'K')
            else:
                print("Timeout waiting for result."); return

        # è§£æçµæœ
        raw_mv_x, raw_mv_y, sad_h, sad_l = result_bytes
        def parse_signed(val): return (val - 64) if (val & 0x20) else val
        fpga_mv_x = parse_signed(raw_mv_x & 0x3F)
        fpga_mv_y = parse_signed(raw_mv_y & 0x3F)
        fpga_sad  = (sad_h << 8) | sad_l
        
        print(f"\n[FPGA å›å‚³] MV=({fpga_mv_x}, {fpga_mv_y}), SAD={fpga_sad}")
        
        # Python é©—ç®—
        env = VirtualFPGAEnv(WIDTH, HEIGHT, REF_START_ADDR)
        check_block = env.get_ref_block(MB_X_POS + fpga_mv_x, MB_Y_POS + fpga_mv_y)
        check_sad = calculate_sad(test_data, check_block)
        
        print(f"[Python é©—ç®—] SAD={check_sad}", end="")
        
        if check_sad == fpga_sad:
            print(" âœ… MATCH!")
            print("\nğŸ‰ æ­å–œï¼æœ¬æ¬¡é©—è­‰å®Œå…¨æ­£ç¢ºï¼")
        else:
            print(" âŒ MISMATCH")
            print(f"å·®ç•°: {abs(check_sad - fpga_sad)}")
            print("\nğŸ’¡ æç¤ºï¼šå¦‚æœä¸Šæ¬¡æˆåŠŸï¼Œé€™æ¬¡å¤±æ•—ï¼Œè«‹è¨˜å¾—åœ¨åŸ·è¡Œå‰æŒ‰ä¸€ä¸‹ FPGA ä¸Šçš„ btnC (Reset)ï¼")

        ser.close()

    except Exception as e:
        print(f"éŒ¯èª¤: {e}")

if __name__ == "__main__":
    run_verification()