// Seed: 1160393224
`define pp_13 0
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output reg id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output id_8,
    input logic id_9
    , id_13,
    input id_10,
    output logic id_11,
    output id_12
);
  logic id_14;
  always @(posedge id_6) begin
    id_4 <= id_1;
  end
endmodule
