// Seed: 141392924
macromodule module_0 (
    input  supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  wor id_5;
  assign id_3 = -1;
  always_latch
    if (1) begin : LABEL_0
      id_3 = id_5;
    end
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input logic id_6,
    input tri id_7,
    input logic id_8,
    input tri id_9,
    output wire id_10,
    input wor id_11,
    input tri1 id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_15, id_16;
  always id_14 <= id_8;
  assign id_14 = id_6;
  wire id_17;
endmodule
