/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Sep 11 11:35:12 2015
 *                 Full Compile MD5 Checksum  e0399ae4e2f444b7b28cf6de51ff1df8
 *                     (minus title and desc)
 *                 MD5 Checksum               7c36c117fb75b7ddee60b26f64997e26
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     167
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_FW_CFG_H__
#define BCHP_RAAGA_DSP_FW_CFG_H__

/***************************************************************************
 *RAAGA_DSP_FW_CFG - Raaga DSP FW Configuration Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR 0x00c23000 /* [RW] FIFO 0 BASEADDRESS */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID 0x00c23004 /* [RW] FIFO ID Containing HOST2DSP Command */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1         0x00c23008 /* [RW] UNUSED REGISTER SPACE */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2         0x00c2300c /* [RW] UNUSED REGISTER SPACE */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR   0x00c23010 /* [RW] Base Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR    0x00c23014 /* [RW] End Address for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR  0x00c23018 /* [RW] Write Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR   0x00c2301c /* [RW] Read Pointer for FIFO 0 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR   0x00c23020 /* [RW] Base Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR    0x00c23024 /* [RW] End Address for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR  0x00c23028 /* [RW] Write Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR   0x00c2302c /* [RW] Read Pointer for FIFO 1 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR   0x00c23030 /* [RW] Base Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR    0x00c23034 /* [RW] End Address for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR  0x00c23038 /* [RW] Write Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR   0x00c2303c /* [RW] Read Pointer for FIFO 2 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR   0x00c23040 /* [RW] Base Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR    0x00c23044 /* [RW] End Address for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR  0x00c23048 /* [RW] Write Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR   0x00c2304c /* [RW] Read Pointer for FIFO 3 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR   0x00c23050 /* [RW] Base Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR    0x00c23054 /* [RW] End Address for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR  0x00c23058 /* [RW] Write Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR   0x00c2305c /* [RW] Read Pointer for FIFO 4 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR   0x00c23060 /* [RW] Base Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR    0x00c23064 /* [RW] End Address for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR  0x00c23068 /* [RW] Write Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR   0x00c2306c /* [RW] Read Pointer for FIFO 5 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR   0x00c23070 /* [RW] Base Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR    0x00c23074 /* [RW] End Address for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR  0x00c23078 /* [RW] Write Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR   0x00c2307c /* [RW] Read Pointer for FIFO 6 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR   0x00c23080 /* [RW] Base Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR    0x00c23084 /* [RW] End Address for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR  0x00c23088 /* [RW] Write Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR   0x00c2308c /* [RW] Read Pointer for FIFO 7 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR   0x00c23090 /* [RW] Base Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR    0x00c23094 /* [RW] End Address for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR  0x00c23098 /* [RW] Write Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR   0x00c2309c /* [RW] Read Pointer for FIFO 8 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR   0x00c230a0 /* [RW] Base Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR    0x00c230a4 /* [RW] End Address for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR  0x00c230a8 /* [RW] Write Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR   0x00c230ac /* [RW] Read Pointer for FIFO 9 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR  0x00c230b0 /* [RW] Base Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR   0x00c230b4 /* [RW] End Address for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR 0x00c230b8 /* [RW] Write Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR  0x00c230bc /* [RW] Read Pointer for FIFO 10 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR  0x00c230c0 /* [RW] Base Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR   0x00c230c4 /* [RW] End Address for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR 0x00c230c8 /* [RW] Write Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR  0x00c230cc /* [RW] Read Pointer for FIFO 11 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR  0x00c230d0 /* [RW] Base Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR   0x00c230d4 /* [RW] End Address for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR 0x00c230d8 /* [RW] Write Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR  0x00c230dc /* [RW] Read Pointer for FIFO 12 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR  0x00c230e0 /* [RW] Base Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR   0x00c230e4 /* [RW] End Address for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR 0x00c230e8 /* [RW] Write Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR  0x00c230ec /* [RW] Read Pointer for FIFO 13 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR  0x00c230f0 /* [RW] Base Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR   0x00c230f4 /* [RW] End Address for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR 0x00c230f8 /* [RW] Write Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR  0x00c230fc /* [RW] Read Pointer for FIFO 14 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR  0x00c23100 /* [RW] Base Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR   0x00c23104 /* [RW] End Address for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR 0x00c23108 /* [RW] Write Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR  0x00c2310c /* [RW] Read Pointer for FIFO 15 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR  0x00c23110 /* [RW] Base Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR   0x00c23114 /* [RW] End Address for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR 0x00c23118 /* [RW] Write Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR  0x00c2311c /* [RW] Read Pointer for FIFO 16 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR  0x00c23120 /* [RW] Base Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR   0x00c23124 /* [RW] End Address for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR 0x00c23128 /* [RW] Write Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR  0x00c2312c /* [RW] Read Pointer for FIFO 17 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR  0x00c23130 /* [RW] Base Address for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR   0x00c23134 /* [RW] End Address for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR 0x00c23138 /* [RW] Write Pointer for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR  0x00c2313c /* [RW] Read Pointer for FIFO 18 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR  0x00c23140 /* [RW] Base Address for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR   0x00c23144 /* [RW] End Address for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR 0x00c23148 /* [RW] Write Pointer for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR  0x00c2314c /* [RW] Read Pointer for FIFO 19 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR  0x00c23150 /* [RW] Base Address for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR   0x00c23154 /* [RW] End Address for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR 0x00c23158 /* [RW] Write Pointer for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR  0x00c2315c /* [RW] Read Pointer for FIFO 20 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR  0x00c23160 /* [RW] Base Address for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR   0x00c23164 /* [RW] End Address for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR 0x00c23168 /* [RW] Write Pointer for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR  0x00c2316c /* [RW] Read Pointer for FIFO 21 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR  0x00c23170 /* [RW] Base Address for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR   0x00c23174 /* [RW] End Address for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR 0x00c23178 /* [RW] Write Pointer for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR  0x00c2317c /* [RW] Read Pointer for FIFO 22 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR  0x00c23180 /* [RW] Base Address for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR   0x00c23184 /* [RW] End Address for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR 0x00c23188 /* [RW] Write Pointer for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR  0x00c2318c /* [RW] Read Pointer for FIFO 23 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR  0x00c23190 /* [RW] Base Address for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR   0x00c23194 /* [RW] End Address for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR 0x00c23198 /* [RW] Write Pointer for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR  0x00c2319c /* [RW] Read Pointer for FIFO 24 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR  0x00c231a0 /* [RW] Base Address for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR   0x00c231a4 /* [RW] End Address for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR 0x00c231a8 /* [RW] Write Pointer for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR  0x00c231ac /* [RW] Read Pointer for FIFO 25 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR  0x00c231b0 /* [RW] Base Address for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR   0x00c231b4 /* [RW] End Address for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR 0x00c231b8 /* [RW] Write Pointer for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR  0x00c231bc /* [RW] Read Pointer for FIFO 26 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR  0x00c231c0 /* [RW] Base Address for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR   0x00c231c4 /* [RW] End Address for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR 0x00c231c8 /* [RW] Write Pointer for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR  0x00c231cc /* [RW] Read Pointer for FIFO 27 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR  0x00c231d0 /* [RW] Base Address for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR   0x00c231d4 /* [RW] End Address for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR 0x00c231d8 /* [RW] Write Pointer for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR  0x00c231dc /* [RW] Read Pointer for FIFO 28 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR  0x00c231e0 /* [RW] Base Address for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR   0x00c231e4 /* [RW] End Address for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR 0x00c231e8 /* [RW] Write Pointer for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR  0x00c231ec /* [RW] Read Pointer for FIFO 29 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR  0x00c231f0 /* [RW] Base Address for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR   0x00c231f4 /* [RW] End Address for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR 0x00c231f8 /* [RW] Write Pointer for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR  0x00c231fc /* [RW] Read Pointer for FIFO 30 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR  0x00c23200 /* [RW] Base Address for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR   0x00c23204 /* [RW] End Address for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR 0x00c23208 /* [RW] Write Pointer for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR  0x00c2320c /* [RW] Read Pointer for FIFO 31 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR  0x00c23210 /* [RW] Base Address for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR   0x00c23214 /* [RW] End Address for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR 0x00c23218 /* [RW] Write Pointer for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR  0x00c2321c /* [RW] Read Pointer for FIFO 32 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR  0x00c23220 /* [RW] Base Address for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR   0x00c23224 /* [RW] End Address for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR 0x00c23228 /* [RW] Write Pointer for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR  0x00c2322c /* [RW] Read Pointer for FIFO 33 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR  0x00c23230 /* [RW] Base Address for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR   0x00c23234 /* [RW] End Address for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR 0x00c23238 /* [RW] Write Pointer for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR  0x00c2323c /* [RW] Read Pointer for FIFO 34 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR  0x00c23240 /* [RW] Base Address for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR   0x00c23244 /* [RW] End Address for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR 0x00c23248 /* [RW] Write Pointer for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR  0x00c2324c /* [RW] Read Pointer for FIFO 35 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR  0x00c23250 /* [RW] Base Address for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR   0x00c23254 /* [RW] End Address for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR 0x00c23258 /* [RW] Write Pointer for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR  0x00c2325c /* [RW] Read Pointer for FIFO 36 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR  0x00c23260 /* [RW] Base Address for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR   0x00c23264 /* [RW] End Address for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR 0x00c23268 /* [RW] Write Pointer for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR  0x00c2326c /* [RW] Read Pointer for FIFO 37 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR  0x00c23270 /* [RW] Base Address for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR   0x00c23274 /* [RW] End Address for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR 0x00c23278 /* [RW] Write Pointer for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR  0x00c2327c /* [RW] Read Pointer for FIFO 38 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR  0x00c23280 /* [RW] Base Address for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR   0x00c23284 /* [RW] End Address for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR 0x00c23288 /* [RW] Write Pointer for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR  0x00c2328c /* [RW] Read Pointer for FIFO 39 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR  0x00c23290 /* [RW] Base Address for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR   0x00c23294 /* [RW] End Address for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR 0x00c23298 /* [RW] Write Pointer for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR  0x00c2329c /* [RW] Read Pointer for FIFO 40 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR  0x00c232a0 /* [RW] Base Address for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR   0x00c232a4 /* [RW] End Address for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR 0x00c232a8 /* [RW] Write Pointer for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR  0x00c232ac /* [RW] Read Pointer for FIFO 41 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR  0x00c232b0 /* [RW] Base Address for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR   0x00c232b4 /* [RW] End Address for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR 0x00c232b8 /* [RW] Write Pointer for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR  0x00c232bc /* [RW] Read Pointer for FIFO 42 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR  0x00c232c0 /* [RW] Base Address for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR   0x00c232c4 /* [RW] End Address for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR 0x00c232c8 /* [RW] Write Pointer for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR  0x00c232cc /* [RW] Read Pointer for FIFO 43 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR  0x00c232d0 /* [RW] Base Address for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR   0x00c232d4 /* [RW] End Address for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR 0x00c232d8 /* [RW] Write Pointer for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR  0x00c232dc /* [RW] Read Pointer for FIFO 44 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR  0x00c232e0 /* [RW] Base Address for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR   0x00c232e4 /* [RW] End Address for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR 0x00c232e8 /* [RW] Write Pointer for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR  0x00c232ec /* [RW] Read Pointer for FIFO 45 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR  0x00c232f0 /* [RW] Base Address for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR   0x00c232f4 /* [RW] End Address for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR 0x00c232f8 /* [RW] Write Pointer for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR  0x00c232fc /* [RW] Read Pointer for FIFO 46 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR  0x00c23300 /* [RW] Base Address for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR   0x00c23304 /* [RW] End Address for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR 0x00c23308 /* [RW] Write Pointer for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR  0x00c2330c /* [RW] Read Pointer for FIFO 47 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR  0x00c23310 /* [RW] Base Address for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR   0x00c23314 /* [RW] End Address for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR 0x00c23318 /* [RW] Write Pointer for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR  0x00c2331c /* [RW] Read Pointer for FIFO 48 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR  0x00c23320 /* [RW] Base Address for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR   0x00c23324 /* [RW] End Address for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR 0x00c23328 /* [RW] Write Pointer for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR  0x00c2332c /* [RW] Read Pointer for FIFO 49 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR  0x00c23330 /* [RW] Base Address for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR   0x00c23334 /* [RW] End Address for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR 0x00c23338 /* [RW] Write Pointer for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR  0x00c2333c /* [RW] Read Pointer for FIFO 50 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR  0x00c23340 /* [RW] Base Address for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR   0x00c23344 /* [RW] End Address for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR 0x00c23348 /* [RW] Write Pointer for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR  0x00c2334c /* [RW] Read Pointer for FIFO 51 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR  0x00c23350 /* [RW] Base Address for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR   0x00c23354 /* [RW] End Address for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR 0x00c23358 /* [RW] Write Pointer for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR  0x00c2335c /* [RW] Read Pointer for FIFO 52 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR  0x00c23360 /* [RW] Base Address for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR   0x00c23364 /* [RW] End Address for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR 0x00c23368 /* [RW] Write Pointer for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR  0x00c2336c /* [RW] Read Pointer for FIFO 53 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR  0x00c23370 /* [RW] Base Address for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR   0x00c23374 /* [RW] End Address for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR 0x00c23378 /* [RW] Write Pointer for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR  0x00c2337c /* [RW] Read Pointer for FIFO 54 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR  0x00c23380 /* [RW] Base Address for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR   0x00c23384 /* [RW] End Address for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR 0x00c23388 /* [RW] Write Pointer for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR  0x00c2338c /* [RW] Read Pointer for FIFO 55 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR  0x00c23390 /* [RW] Base Address for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR   0x00c23394 /* [RW] End Address for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR 0x00c23398 /* [RW] Write Pointer for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR  0x00c2339c /* [RW] Read Pointer for FIFO 56 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR  0x00c233a0 /* [RW] Base Address for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR   0x00c233a4 /* [RW] End Address for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR 0x00c233a8 /* [RW] Write Pointer for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR  0x00c233ac /* [RW] Read Pointer for FIFO 57 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR  0x00c233b0 /* [RW] Base Address for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR   0x00c233b4 /* [RW] End Address for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR 0x00c233b8 /* [RW] Write Pointer for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR  0x00c233bc /* [RW] Read Pointer for FIFO 58 */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR 0x00c233c0 /* [RW] Base Address for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR 0x00c233c4 /* [RW] End Address for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR 0x00c233c8 /* [RW] Write Pointer for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR 0x00c233cc /* [RW] Read Pointer for FIFO DRAMLOGS */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR 0x00c233d0 /* [RW] Base Address for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR 0x00c233d4 /* [RW] End Address for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR 0x00c233d8 /* [RW] Write Pointer for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR 0x00c233dc /* [RW] Read Pointer for FIFO UART */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR 0x00c233e0 /* [RW] Base Address for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR 0x00c233e4 /* [RW] End Address for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR 0x00c233e8 /* [RW] Write Pointer for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR 0x00c233ec /* [RW] Read Pointer for FIFO COREDUMP */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR 0x00c233f0 /* [RW] Base Address for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR 0x00c233f4 /* [RW] End Address for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR 0x00c233f8 /* [RW] Write Pointer for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR 0x00c233fc /* [RW] Read Pointer for FIFO TARGETPRINT */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG 0x00c23400 /* [RW] Base Address for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG 0x00c23404 /* [RW] End Address for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG 0x00c23408 /* [RW] Write Pointer for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG 0x00c2340c /* [RW] Read Pointer for FIFO 0 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG 0x00c23410 /* [RW] Base Address for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG 0x00c23414 /* [RW] End Address for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG 0x00c23418 /* [RW] Write Pointer for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG 0x00c2341c /* [RW] Read Pointer for FIFO 1 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG 0x00c23420 /* [RW] Base Address for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG 0x00c23424 /* [RW] End Address for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG 0x00c23428 /* [RW] Write Pointer for FIFO 2 DEBUG */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG 0x00c2342c /* [RW] Read Pointer for FIFO 2 DEBUG */

/***************************************************************************
 *HOST2DSPCMD_FIFO0_BASEADDR - FIFO 0 BASEADDRESS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: HOST2DSPCMD_FIFO0_BASEADDR :: HOST2DSP_COMMAND_FIFO_0_ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR_HOST2DSP_COMMAND_FIFO_0_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO0_BASEADDR_HOST2DSP_COMMAND_FIFO_0_ADDR_SHIFT 0

/***************************************************************************
 *HOST2DSPCMD_FIFO_ID - FIFO ID Containing HOST2DSP Command
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: HOST2DSPCMD_FIFO_ID :: HOST2DSP_COMMAND_FIFO_INDEX [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID_HOST2DSP_COMMAND_FIFO_INDEX_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_HOST2DSPCMD_FIFO_ID_HOST2DSP_COMMAND_FIFO_INDEX_SHIFT 0

/***************************************************************************
 *SW_UNUSED1 - UNUSED REGISTER SPACE
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNUSED1 :: SW_UNUSED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1_SW_UNUSED_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED1_SW_UNUSED_SHIFT           0

/***************************************************************************
 *SW_UNUSED2 - UNUSED REGISTER SPACE
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_UNUSED2 :: SW_UNUSED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2_SW_UNUSED_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_UNUSED2_SW_UNUSED_SHIFT           0

/***************************************************************************
 *FIFO_0_BASE_ADDR - Base Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_0_END_ADDR - End Address for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_0_WRITE_ADDR - Write Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_0_READ_ADDR - Read Pointer for FIFO 0
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_0_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_0_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_1_BASE_ADDR - Base Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_1_END_ADDR - End Address for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_1_WRITE_ADDR - Write Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_1_READ_ADDR - Read Pointer for FIFO 1
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_1_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_1_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_2_BASE_ADDR - Base Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_2_END_ADDR - End Address for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_2_WRITE_ADDR - Write Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_2_READ_ADDR - Read Pointer for FIFO 2
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_2_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_2_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_3_BASE_ADDR - Base Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_3_END_ADDR - End Address for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_3_WRITE_ADDR - Write Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_3_READ_ADDR - Read Pointer for FIFO 3
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_3_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_3_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_4_BASE_ADDR - Base Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_4_END_ADDR - End Address for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_4_WRITE_ADDR - Write Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_4_READ_ADDR - Read Pointer for FIFO 4
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_4_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_4_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_5_BASE_ADDR - Base Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_5_END_ADDR - End Address for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_5_WRITE_ADDR - Write Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_5_READ_ADDR - Read Pointer for FIFO 5
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_5_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_5_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_6_BASE_ADDR - Base Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_6_END_ADDR - End Address for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_6_WRITE_ADDR - Write Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_6_READ_ADDR - Read Pointer for FIFO 6
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_6_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_6_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_7_BASE_ADDR - Base Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_7_END_ADDR - End Address for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_7_WRITE_ADDR - Write Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_7_READ_ADDR - Read Pointer for FIFO 7
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_7_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_7_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_8_BASE_ADDR - Base Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_8_END_ADDR - End Address for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_8_WRITE_ADDR - Write Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_8_READ_ADDR - Read Pointer for FIFO 8
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_8_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_8_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_9_BASE_ADDR - Base Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_BASE_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_9_END_ADDR - End Address for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR_ADDR_MASK            0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_END_ADDR_ADDR_SHIFT           0

/***************************************************************************
 *FIFO_9_WRITE_ADDR - Write Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_WRITE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_9_READ_ADDR - Read Pointer for FIFO 9
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_9_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_9_READ_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_10_BASE_ADDR - Base Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_10_END_ADDR - End Address for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_10_WRITE_ADDR - Write Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_10_READ_ADDR - Read Pointer for FIFO 10
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_10_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_10_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_11_BASE_ADDR - Base Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_11_END_ADDR - End Address for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_11_WRITE_ADDR - Write Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_11_READ_ADDR - Read Pointer for FIFO 11
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_11_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_11_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_12_BASE_ADDR - Base Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_12_END_ADDR - End Address for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_12_WRITE_ADDR - Write Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_12_READ_ADDR - Read Pointer for FIFO 12
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_12_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_12_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_13_BASE_ADDR - Base Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_13_END_ADDR - End Address for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_13_WRITE_ADDR - Write Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_13_READ_ADDR - Read Pointer for FIFO 13
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_13_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_13_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_14_BASE_ADDR - Base Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_14_END_ADDR - End Address for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_14_WRITE_ADDR - Write Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_14_READ_ADDR - Read Pointer for FIFO 14
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_14_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_14_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_15_BASE_ADDR - Base Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_15_END_ADDR - End Address for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_15_WRITE_ADDR - Write Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_15_READ_ADDR - Read Pointer for FIFO 15
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_15_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_15_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_16_BASE_ADDR - Base Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_16_END_ADDR - End Address for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_16_WRITE_ADDR - Write Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_16_READ_ADDR - Read Pointer for FIFO 16
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_16_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_16_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_17_BASE_ADDR - Base Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_17_END_ADDR - End Address for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_17_WRITE_ADDR - Write Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_17_READ_ADDR - Read Pointer for FIFO 17
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_17_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_17_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_18_BASE_ADDR - Base Address for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_18_END_ADDR - End Address for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_18_WRITE_ADDR - Write Pointer for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_18_READ_ADDR - Read Pointer for FIFO 18
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_18_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_18_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_19_BASE_ADDR - Base Address for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_19_END_ADDR - End Address for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_19_WRITE_ADDR - Write Pointer for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_19_READ_ADDR - Read Pointer for FIFO 19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_19_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_19_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_20_BASE_ADDR - Base Address for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_20_END_ADDR - End Address for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_20_WRITE_ADDR - Write Pointer for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_20_READ_ADDR - Read Pointer for FIFO 20
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_20_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_20_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_21_BASE_ADDR - Base Address for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_21_END_ADDR - End Address for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_21_WRITE_ADDR - Write Pointer for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_21_READ_ADDR - Read Pointer for FIFO 21
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_21_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_21_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_22_BASE_ADDR - Base Address for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_22_END_ADDR - End Address for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_22_WRITE_ADDR - Write Pointer for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_22_READ_ADDR - Read Pointer for FIFO 22
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_22_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_22_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_23_BASE_ADDR - Base Address for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_23_END_ADDR - End Address for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_23_WRITE_ADDR - Write Pointer for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_23_READ_ADDR - Read Pointer for FIFO 23
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_23_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_23_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_24_BASE_ADDR - Base Address for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_24_END_ADDR - End Address for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_24_WRITE_ADDR - Write Pointer for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_24_READ_ADDR - Read Pointer for FIFO 24
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_24_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_24_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_25_BASE_ADDR - Base Address for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_25_END_ADDR - End Address for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_25_WRITE_ADDR - Write Pointer for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_25_READ_ADDR - Read Pointer for FIFO 25
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_25_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_25_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_26_BASE_ADDR - Base Address for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_26_END_ADDR - End Address for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_26_WRITE_ADDR - Write Pointer for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_26_READ_ADDR - Read Pointer for FIFO 26
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_26_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_26_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_27_BASE_ADDR - Base Address for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_27_END_ADDR - End Address for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_27_WRITE_ADDR - Write Pointer for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_27_READ_ADDR - Read Pointer for FIFO 27
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_27_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_27_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_28_BASE_ADDR - Base Address for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_28_END_ADDR - End Address for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_28_WRITE_ADDR - Write Pointer for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_28_READ_ADDR - Read Pointer for FIFO 28
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_28_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_28_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_29_BASE_ADDR - Base Address for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_29_END_ADDR - End Address for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_29_WRITE_ADDR - Write Pointer for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_29_READ_ADDR - Read Pointer for FIFO 29
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_29_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_29_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_30_BASE_ADDR - Base Address for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_30_END_ADDR - End Address for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_30_WRITE_ADDR - Write Pointer for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_30_READ_ADDR - Read Pointer for FIFO 30
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_30_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_30_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_31_BASE_ADDR - Base Address for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_31_END_ADDR - End Address for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_31_WRITE_ADDR - Write Pointer for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_31_READ_ADDR - Read Pointer for FIFO 31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_31_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_31_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_32_BASE_ADDR - Base Address for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_32_END_ADDR - End Address for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_32_WRITE_ADDR - Write Pointer for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_32_READ_ADDR - Read Pointer for FIFO 32
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_32_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_32_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_33_BASE_ADDR - Base Address for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_33_END_ADDR - End Address for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_33_WRITE_ADDR - Write Pointer for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_33_READ_ADDR - Read Pointer for FIFO 33
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_33_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_33_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_34_BASE_ADDR - Base Address for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_34_END_ADDR - End Address for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_34_WRITE_ADDR - Write Pointer for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_34_READ_ADDR - Read Pointer for FIFO 34
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_34_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_34_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_35_BASE_ADDR - Base Address for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_35_END_ADDR - End Address for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_35_WRITE_ADDR - Write Pointer for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_35_READ_ADDR - Read Pointer for FIFO 35
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_35_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_35_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_36_BASE_ADDR - Base Address for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_36_END_ADDR - End Address for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_36_WRITE_ADDR - Write Pointer for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_36_READ_ADDR - Read Pointer for FIFO 36
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_36_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_36_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_37_BASE_ADDR - Base Address for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_37_END_ADDR - End Address for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_37_WRITE_ADDR - Write Pointer for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_37_READ_ADDR - Read Pointer for FIFO 37
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_37_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_37_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_38_BASE_ADDR - Base Address for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_38_END_ADDR - End Address for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_38_WRITE_ADDR - Write Pointer for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_38_READ_ADDR - Read Pointer for FIFO 38
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_38_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_38_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_39_BASE_ADDR - Base Address for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_39_END_ADDR - End Address for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_39_WRITE_ADDR - Write Pointer for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_39_READ_ADDR - Read Pointer for FIFO 39
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_39_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_39_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_40_BASE_ADDR - Base Address for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_40_END_ADDR - End Address for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_40_WRITE_ADDR - Write Pointer for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_40_READ_ADDR - Read Pointer for FIFO 40
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_40_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_40_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_41_BASE_ADDR - Base Address for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_41_END_ADDR - End Address for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_41_WRITE_ADDR - Write Pointer for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_41_READ_ADDR - Read Pointer for FIFO 41
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_41_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_41_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_42_BASE_ADDR - Base Address for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_42_END_ADDR - End Address for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_42_WRITE_ADDR - Write Pointer for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_42_READ_ADDR - Read Pointer for FIFO 42
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_42_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_42_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_43_BASE_ADDR - Base Address for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_43_END_ADDR - End Address for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_43_WRITE_ADDR - Write Pointer for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_43_READ_ADDR - Read Pointer for FIFO 43
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_43_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_43_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_44_BASE_ADDR - Base Address for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_44_END_ADDR - End Address for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_44_WRITE_ADDR - Write Pointer for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_44_READ_ADDR - Read Pointer for FIFO 44
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_44_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_44_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_45_BASE_ADDR - Base Address for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_45_END_ADDR - End Address for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_45_WRITE_ADDR - Write Pointer for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_45_READ_ADDR - Read Pointer for FIFO 45
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_45_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_45_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_46_BASE_ADDR - Base Address for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_46_END_ADDR - End Address for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_46_WRITE_ADDR - Write Pointer for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_46_READ_ADDR - Read Pointer for FIFO 46
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_46_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_46_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_47_BASE_ADDR - Base Address for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_47_END_ADDR - End Address for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_47_WRITE_ADDR - Write Pointer for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_47_READ_ADDR - Read Pointer for FIFO 47
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_47_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_47_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_48_BASE_ADDR - Base Address for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_48_END_ADDR - End Address for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_48_WRITE_ADDR - Write Pointer for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_48_READ_ADDR - Read Pointer for FIFO 48
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_48_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_48_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_49_BASE_ADDR - Base Address for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_49_END_ADDR - End Address for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_49_WRITE_ADDR - Write Pointer for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_49_READ_ADDR - Read Pointer for FIFO 49
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_49_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_49_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_50_BASE_ADDR - Base Address for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_50_END_ADDR - End Address for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_50_WRITE_ADDR - Write Pointer for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_50_READ_ADDR - Read Pointer for FIFO 50
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_50_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_50_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_51_BASE_ADDR - Base Address for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_51_END_ADDR - End Address for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_51_WRITE_ADDR - Write Pointer for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_51_READ_ADDR - Read Pointer for FIFO 51
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_51_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_51_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_52_BASE_ADDR - Base Address for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_52_END_ADDR - End Address for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_52_WRITE_ADDR - Write Pointer for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_52_READ_ADDR - Read Pointer for FIFO 52
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_52_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_52_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_53_BASE_ADDR - Base Address for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_53_END_ADDR - End Address for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_53_WRITE_ADDR - Write Pointer for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_53_READ_ADDR - Read Pointer for FIFO 53
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_53_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_53_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_54_BASE_ADDR - Base Address for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_54_END_ADDR - End Address for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_54_WRITE_ADDR - Write Pointer for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_54_READ_ADDR - Read Pointer for FIFO 54
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_54_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_54_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_55_BASE_ADDR - Base Address for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_55_END_ADDR - End Address for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_55_WRITE_ADDR - Write Pointer for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_55_READ_ADDR - Read Pointer for FIFO 55
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_55_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_55_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_56_BASE_ADDR - Base Address for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_56_END_ADDR - End Address for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_56_WRITE_ADDR - Write Pointer for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_56_READ_ADDR - Read Pointer for FIFO 56
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_56_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_56_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_57_BASE_ADDR - Base Address for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_57_END_ADDR - End Address for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_57_WRITE_ADDR - Write Pointer for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_57_READ_ADDR - Read Pointer for FIFO 57
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_57_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_57_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_58_BASE_ADDR - Base Address for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_BASE_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_58_END_ADDR - End Address for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR_ADDR_MASK           0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_END_ADDR_ADDR_SHIFT          0

/***************************************************************************
 *FIFO_58_WRITE_ADDR - Write Pointer for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_WRITE_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_58_READ_ADDR - Read Pointer for FIFO 58
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_58_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR_ADDR_MASK          0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_58_READ_ADDR_ADDR_SHIFT         0

/***************************************************************************
 *FIFO_DRAMLOGS_BASE_ADDR - Base Address for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_BASE_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_DRAMLOGS_END_ADDR - End Address for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_END_ADDR_ADDR_SHIFT    0

/***************************************************************************
 *FIFO_DRAMLOGS_WRITE_ADDR - Write Pointer for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR_ADDR_MASK   0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_WRITE_ADDR_ADDR_SHIFT  0

/***************************************************************************
 *FIFO_DRAMLOGS_READ_ADDR - Read Pointer for FIFO DRAMLOGS
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_DRAMLOGS_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_DRAMLOGS_READ_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_UART_BASE_ADDR - Base Address for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_BASE_ADDR_ADDR_SHIFT       0

/***************************************************************************
 *FIFO_UART_END_ADDR - End Address for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR_ADDR_MASK         0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_END_ADDR_ADDR_SHIFT        0

/***************************************************************************
 *FIFO_UART_WRITE_ADDR - Write Pointer for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR_ADDR_MASK       0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_WRITE_ADDR_ADDR_SHIFT      0

/***************************************************************************
 *FIFO_UART_READ_ADDR - Read Pointer for FIFO UART
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_UART_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_UART_READ_ADDR_ADDR_SHIFT       0

/***************************************************************************
 *FIFO_COREDUMP_BASE_ADDR - Base Address for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_BASE_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_COREDUMP_END_ADDR - End Address for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_END_ADDR_ADDR_SHIFT    0

/***************************************************************************
 *FIFO_COREDUMP_WRITE_ADDR - Write Pointer for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR_ADDR_MASK   0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_WRITE_ADDR_ADDR_SHIFT  0

/***************************************************************************
 *FIFO_COREDUMP_READ_ADDR - Read Pointer for FIFO COREDUMP
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_COREDUMP_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_COREDUMP_READ_ADDR_ADDR_SHIFT   0

/***************************************************************************
 *FIFO_TARGETPRINT_BASE_ADDR - Base Address for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_BASE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_BASE_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_END_ADDR - End Address for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_END_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR_ADDR_MASK  0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_END_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_WRITE_ADDR - Write Pointer for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_WRITE_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_WRITE_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *FIFO_TARGETPRINT_READ_ADDR - Read Pointer for FIFO TARGETPRINT
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: FIFO_TARGETPRINT_READ_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_FIFO_TARGETPRINT_READ_ADDR_ADDR_SHIFT 0

/***************************************************************************
 *BASE_ADDR_FIFO_0_DEBUG - Base Address for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_0_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_0_DEBUG - End Address for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_0_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_0_DEBUG - Write Pointer for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_0_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_0_DEBUG - Read Pointer for FIFO 0 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_0_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_0_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *BASE_ADDR_FIFO_1_DEBUG - Base Address for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_1_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_1_DEBUG - End Address for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_1_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_1_DEBUG - Write Pointer for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_1_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_1_DEBUG - Read Pointer for FIFO 1 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_1_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_1_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *BASE_ADDR_FIFO_2_DEBUG - Base Address for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: BASE_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_BASE_ADDR_FIFO_2_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *END_ADDR_FIFO_2_DEBUG - End Address for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: END_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_END_ADDR_FIFO_2_DEBUG_ADDR_SHIFT     0

/***************************************************************************
 *WRITE_ADDR_FIFO_2_DEBUG - Write Pointer for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: WRITE_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG_ADDR_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_WRITE_ADDR_FIFO_2_DEBUG_ADDR_SHIFT   0

/***************************************************************************
 *READ_ADDR_FIFO_2_DEBUG - Read Pointer for FIFO 2 DEBUG
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: READ_ADDR_FIFO_2_DEBUG :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG_ADDR_MASK     0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_READ_ADDR_FIFO_2_DEBUG_ADDR_SHIFT    0

/***************************************************************************
 *SW_VIDEO_RAW_PIC_DESC%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_BASE    0x00c23430
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_START   0
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_END     31
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_VIDEO_RAW_PIC_DESC%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_VIDEO_RAW_PIC_DESCi :: SW_VIDEO_REGISTER [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_SW_VIDEO_REGISTER_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_VIDEO_RAW_PIC_DESCi_SW_VIDEO_REGISTER_SHIFT 0


/***************************************************************************
 *SW_SDK_DEBUG_REGISTERS%i - Reserved Register 0..19
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_BASE   0x00c234b0
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_START  0
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_END    19
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SW_SDK_DEBUG_REGISTERS%i - Reserved Register 0..19
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_SDK_DEBUG_REGISTERSi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_SW_UNDEFINED_MASK 0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_SDK_DEBUG_REGISTERSi_SW_UNDEFINED_SHIFT 0


/***************************************************************************
 *SW_DEBUG_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_BASE           0x00c23500
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_START          0
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_END            31
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *SW_DEBUG_SPARE%i - Reserved Register 0..31
 ***************************************************************************/
/* RAAGA_DSP_FW_CFG :: SW_DEBUG_SPAREi :: SW_UNDEFINED [31:00] */
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_SW_UNDEFINED_MASK    0xffffffff
#define BCHP_RAAGA_DSP_FW_CFG_SW_DEBUG_SPAREi_SW_UNDEFINED_SHIFT   0


#endif /* #ifndef BCHP_RAAGA_DSP_FW_CFG_H__ */

/* End of File */
