Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Sat Dec 17 19:11:12 2022
| Host         : DESKTOP-OUSEAHU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         70          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock/regSCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136)
--------------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.481        0.000                      0                 1063        0.117        0.000                      0                 1063        3.000        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clock/inner/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_AudioClock     {0.000 40.690}     81.380          12.288          
  clkfbout_AudioClock     {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/inner/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_AudioClock          76.325        0.000                      0                   65        0.117        0.000                      0                   65       40.190        0.000                       0                    35  
  clkfbout_AudioClock                                                                                                                                                      47.845        0.000                       0                     3  
sys_clk_pin                     0.481        0.000                      0                  998        0.135        0.000                      0                  998        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)                                                         
(none)               clk_out1_AudioClock                       
(none)               clkfbout_AudioClock                       
(none)               sys_clk_pin                               
(none)                                    clk_out1_AudioClock  
(none)                                    sys_clk_pin          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/inner/inst/clk_in1
  To Clock:  clock/inner/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/inner/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inner/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AudioClock
  To Clock:  clk_out1_AudioClock

Setup :            0  Failing Endpoints,  Worst Slack       76.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.325ns  (required time - arrival time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.765ns (40.726%)  route 2.569ns (59.274%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.554     1.556    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 f  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     2.963    clock/counter_reg[18]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.087 r  clock/counter1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.087    clock/counter1_carry__1_i_3_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.637 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.638    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.752    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.974 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.567    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.866 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     5.890    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[0]/C
                         clock pessimism             -0.001    82.828    
                         clock uncertainty           -0.184    82.644    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    82.215    clock/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         82.215    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 76.325    

Slack (MET) :             76.325ns  (required time - arrival time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.765ns (40.726%)  route 2.569ns (59.274%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.554     1.556    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 f  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     2.963    clock/counter_reg[18]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.087 r  clock/counter1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.087    clock/counter1_carry__1_i_3_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.637 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.638    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.752    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.974 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.567    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.866 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     5.890    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism             -0.001    82.828    
                         clock uncertainty           -0.184    82.644    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    82.215    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         82.215    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 76.325    

Slack (MET) :             76.325ns  (required time - arrival time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.765ns (40.726%)  route 2.569ns (59.274%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.554     1.556    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 f  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     2.963    clock/counter_reg[18]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.087 r  clock/counter1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.087    clock/counter1_carry__1_i_3_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.637 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.638    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.752    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.974 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.567    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.866 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     5.890    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism             -0.001    82.828    
                         clock uncertainty           -0.184    82.644    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    82.215    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         82.215    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 76.325    

Slack (MET) :             76.325ns  (required time - arrival time)
  Source:                 clock/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.765ns (40.726%)  route 2.569ns (59.274%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 82.829 - 81.380 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.554     1.556    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     2.012 f  clock/counter_reg[18]/Q
                         net (fo=2, routed)           0.951     2.963    clock/counter_reg[18]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.087 r  clock/counter1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.087    clock/counter1_carry__1_i_3_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.637 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.638    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.752 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.752    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.974 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.567    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.866 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     5.890    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445    82.829    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism             -0.001    82.828    
                         clock uncertainty           -0.184    82.644    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    82.215    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         82.215    
                         arrival time                          -5.890    
  -------------------------------------------------------------------
                         slack                                 76.325    

Slack (MET) :             76.371ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.993ns (45.579%)  route 2.380ns (54.421%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     5.940    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 76.371    

Slack (MET) :             76.371ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.993ns (45.579%)  route 2.380ns (54.421%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     5.940    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 76.371    

Slack (MET) :             76.371ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.993ns (45.579%)  route 2.380ns (54.421%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     5.940    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 76.371    

Slack (MET) :             76.371ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.993ns (45.579%)  route 2.380ns (54.421%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     5.940    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 76.371    

Slack (MET) :             76.472ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.993ns (46.658%)  route 2.279ns (53.342%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.874     5.839    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                 76.472    

Slack (MET) :             76.472ns  (required time - arrival time)
  Source:                 clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_AudioClock rise@81.380ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.993ns (46.658%)  route 2.279ns (53.342%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 82.830 - 81.380 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.565     1.567    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     2.023 f  clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.835    clock/counter_reg[3]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.124     2.959 r  clock/counter1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.959    clock/counter1_carry_i_4_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.509 r  clock/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.509    clock/counter1_carry_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.623 r  clock/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.623    clock/counter1_carry__0_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.737 r  clock/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     3.737    clock/counter1_carry__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.851 r  clock/counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.851    clock/counter1
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.073 r  clock/counter1_carry__3/O[0]
                         net (fo=2, routed)           0.593     4.666    clock/counter1_carry__3_n_7
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.299     4.965 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.874     5.839    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                     81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    81.380 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460    82.841    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    79.711 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    81.292    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    81.383 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446    82.830    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism              0.094    82.924    
                         clock uncertainty           -0.184    82.740    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    82.311    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         82.311    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                 76.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.055 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.055    clock/counter_reg[16]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[16]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.066 r  clock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.066    clock/counter_reg[16]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[18]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.091 r  clock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[16]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[17]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.091 r  clock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.091    clock/counter_reg[16]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[19]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.581%)  route 0.134ns (25.419%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.094 r  clock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.094    clock/counter_reg[20]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[20]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.099%)  route 0.134ns (24.901%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.105 r  clock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.105    clock/counter_reg[20]_i_1_n_5
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[22]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.130 r  clock/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.130    clock/counter_reg[20]_i_1_n_6
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[21]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.203%)  route 0.134ns (23.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.130 r  clock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.130    clock/counter_reg[20]_i_1_n_4
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[23]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.328%)  route 0.134ns (23.672%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.079 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    clock/counter_reg[20]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.133 r  clock/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.133    clock/counter_reg[24]_i_1_n_7
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[24]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clock/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            clock/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_AudioClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AudioClock rise@0.000ns - clk_out1_AudioClock rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.779%)  route 0.134ns (23.221%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.564     0.566    clock/MCLK
    SLICE_X36Y49         FDRE                                         r  clock/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  clock/counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.840    clock/counter_reg[14]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.000 r  clock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.001    clock/counter_reg[12]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.040 r  clock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.040    clock/counter_reg[16]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.079 r  clock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.079    clock/counter_reg[20]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.144 r  clock/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.144    clock/counter_reg[24]_i_1_n_5
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[26]/C
                         clock pessimism              0.000     0.832    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     0.937    clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AudioClock
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y0    clock/inner/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y46     clock/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y48     clock/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y48     clock/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y49     clock/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y50     clock/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y46     clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y48     clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y49     clock/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AudioClock
  To Clock:  clkfbout_AudioClock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AudioClock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock/inner/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clock/inner/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock/inner/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 rom/address_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.939ns  (logic 0.721ns (18.304%)  route 3.218ns (81.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 10.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566    10.118    rom/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  rom/address_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.422    10.540 r  rom/address_reg[12]/Q
                         net (fo=51, routed)          1.898    12.437    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[12]
    SLICE_X44Y66         LUT5 (Prop_lut5_I2_O)        0.299    12.736 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.320    14.057    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/ramloop[34].ram.ram_ena
    RAMB36_X2Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.465    14.836    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.016    
                         clock uncertainty           -0.035    14.981    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.538    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 rom/address_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.645ns  (logic 0.484ns (13.277%)  route 3.161ns (86.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 10.124 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.572    10.124    rom/CLK_100MHZ
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.484    10.608 r  rom/address_reg[8]/Q
                         net (fo=50, routed)          3.161    13.769    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.476    14.847    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.743    14.256    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 rom/address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.646ns  (logic 0.484ns (13.275%)  route 3.162ns (86.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 10.124 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.572    10.124    rom/CLK_100MHZ
    SLICE_X14Y48         FDRE                                         r  rom/address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.484    10.608 r  rom/address_reg[9]/Q
                         net (fo=50, routed)          3.162    13.770    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.474    14.845    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.187    15.032    
                         clock uncertainty           -0.035    14.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    14.260    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 rom/address_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.900ns  (logic 0.459ns (11.769%)  route 3.441ns (88.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 10.123 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.571    10.123    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.459    10.582 r  rom/address_reg[3]/Q
                         net (fo=50, routed)          3.441    14.023    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.485    14.856    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.514    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.885ns  (logic 0.459ns (11.814%)  route 3.426ns (88.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 10.120 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568    10.120    rom/CLK_100MHZ
    SLICE_X31Y47         FDRE                                         r  rom/address_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.459    10.579 r  rom/address_reg[15]/Q
                         net (fo=52, routed)          3.426    14.005    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.489    14.860    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.187    15.047    
                         clock uncertainty           -0.035    15.012    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.497    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 rom/address_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.808ns  (logic 0.459ns (12.054%)  route 3.349ns (87.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 10.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566    10.118    rom/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  rom/address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    10.577 r  rom/address_reg[11]/Q
                         net (fo=51, routed)          3.349    13.926    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.474    14.845    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.990    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.424    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 rom/address_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.855ns  (logic 0.459ns (11.906%)  route 3.396ns (88.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 10.120 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.568    10.120    rom/CLK_100MHZ
    SLICE_X31Y47         FDRE                                         r  rom/address_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.459    10.579 r  rom/address_reg[15]/Q
                         net (fo=52, routed)          3.396    13.975    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.474    14.845    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.990    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.475    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rom/address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.604ns  (logic 0.484ns (13.430%)  route 3.120ns (86.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 10.124 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.572    10.124    rom/CLK_100MHZ
    SLICE_X14Y48         FDRE                                         r  rom/address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.484    10.608 r  rom/address_reg[9]/Q
                         net (fo=50, routed)          3.120    13.728    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.459    14.830    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.010    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    14.238    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 rom/address_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.776ns  (logic 0.459ns (12.157%)  route 3.317ns (87.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 10.118 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.566    10.118    rom/CLK_100MHZ
    SLICE_X31Y41         FDRE                                         r  rom/address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.459    10.577 r  rom/address_reg[11]/Q
                         net (fo=51, routed)          3.317    13.894    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.459    14.830    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.010    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.409    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 rom/address_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.789ns  (logic 0.459ns (12.114%)  route 3.330ns (87.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 10.123 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.571    10.123    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.459    10.582 r  rom/address_reg[0]/Q
                         net (fo=52, routed)          3.330    13.912    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.482    14.853    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.187    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.439    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.487%)  route 0.235ns (62.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.559     1.472    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  transformer/addressB_reg[5]/Q
                         net (fo=5, routed)           0.235     1.849    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.871     2.029    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.714    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.452%)  route 0.233ns (64.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.473    transformer/CLK_100MHZ
    SLICE_X48Y30         FDRE                                         r  transformer/addressB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  transformer/addressB_reg[8]/Q
                         net (fo=5, routed)           0.233     1.834    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.871     2.029    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129     1.660    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.128%)  route 0.298ns (67.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.559     1.472    transformer/CLK_100MHZ
    SLICE_X45Y31         FDSE                                         r  transformer/addressA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  transformer/addressA_reg[8]/Q
                         net (fo=5, routed)           0.298     1.911    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.873     2.031    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.736    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.054%)  route 0.299ns (67.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.559     1.472    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  transformer/addressB_reg[2]/Q
                         net (fo=8, routed)           0.299     1.912    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.871     2.029    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.714    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.091%)  route 0.298ns (67.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.473    transformer/CLK_100MHZ
    SLICE_X48Y30         FDRE                                         r  transformer/addressB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  transformer/addressB_reg[7]/Q
                         net (fo=6, routed)           0.298     1.913    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.871     2.029    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.714    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.020%)  route 0.622ns (76.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.473    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y33         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          0.515     2.130    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X49Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.175 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.107     2.281    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.873     2.031    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     1.782    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.078    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/addressA_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.110%)  route 0.123ns (39.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.556     1.469    transformer/CLK_100MHZ
    SLICE_X45Y28         FDSE                                         r  transformer/addressA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  transformer/addressA_reg[1]/Q
                         net (fo=9, routed)           0.123     1.734    transformer/addressA_reg_n_0_[1]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  transformer/addressA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.779    transformer/addressA[3]_i_1_n_0
    SLICE_X44Y28         FDSE                                         r  transformer/addressA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.824     1.982    transformer/CLK_100MHZ
    SLICE_X44Y28         FDSE                                         r  transformer/addressA_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X44Y28         FDSE (Hold_fdse_C_D)         0.091     1.573    transformer/addressA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.215%)  route 0.151ns (51.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.566     1.479    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y47         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=29, routed)          0.151     1.772    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X28Y47         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.836     1.994    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y47         FDRE                                         r  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.070     1.549    rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 transformer/addressA_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.200%)  route 0.359ns (71.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.556     1.469    transformer/CLK_100MHZ
    SLICE_X45Y28         FDSE                                         r  transformer/addressA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  transformer/addressA_reg[1]/Q
                         net (fo=9, routed)           0.359     1.969    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.873     2.031    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.736    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 transformer/addressB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.446%)  route 0.338ns (70.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.560     1.473    transformer/CLK_100MHZ
    SLICE_X48Y30         FDRE                                         r  transformer/addressB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  transformer/addressB_reg[9]/Q
                         net (fo=4, routed)           0.338     1.952    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.871     2.029    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.714    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   rom/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46  rom/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46  rom/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y48  rom/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y48  rom/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48  rom/address_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48  rom/address_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46  rom/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y46  rom/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y48  rom/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y48  rom/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y41  rom/address_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48  rom/address_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y48  rom/address_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.291ns  (logic 5.135ns (38.640%)  route 8.155ns (61.360%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.582     9.746    LED0_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.545    13.291 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    13.291    LED0
    E1                                                                r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.515ns  (logic 5.008ns (40.016%)  route 7.507ns (59.984%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           7.507     8.974    LED1_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.541    12.515 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    12.515    LED1
    G3                                                                r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 4.432ns (46.064%)  route 5.190ns (53.936%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/enable_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/enable_reg/Q
                         net (fo=2, routed)           1.557     2.075    clock/SCLK
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.146     2.221 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.633     5.854    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768     9.622 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     9.622    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regLRCK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.359ns  (logic 4.025ns (48.147%)  route 4.335ns (51.853%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE                         0.000     0.000 r  transmitter/regLRCK_reg/C
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/regLRCK_reg/Q
                         net (fo=1, routed)           4.335     4.791    LRCK_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.569     8.359 r  LRCK_OBUF_inst/O
                         net (fo=0)                   0.000     8.359    LRCK
    B11                                                               r  LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regSDIN_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.064ns (51.090%)  route 3.891ns (48.910%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  transmitter/regSDIN_reg/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmitter/regSDIN_reg/Q
                         net (fo=1, routed)           3.891     4.409    SDIN_OBUF
    D12                  OBUF (Prop_obuf_I_O)         3.546     7.955 r  SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.955    SDIN
    D12                                                               r  SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 1.621ns (20.746%)  route 6.192ns (79.254%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.192     7.659    transmitter/LED1_OBUF
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.154     7.813 r  transmitter/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     7.813    transmitter/FSM_sequential_currState[1]_i_1_n_0
    SLICE_X49Y34         FDRE                                         r  transmitter/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transmitter/FSM_sequential_currState_reg[0]_inv/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.783ns  (logic 1.591ns (20.440%)  route 6.192ns (79.560%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           6.192     7.659    transmitter/LED1_OBUF
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.783 r  transmitter/FSM_sequential_currState[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     7.783    transmitter/FSM_sequential_currState[0]_inv_i_1_n_0
    SLICE_X49Y34         FDRE                                         r  transmitter/FSM_sequential_currState_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.285ns (50.089%)  route 3.273ns (49.911%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.759     1.215    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.889 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.889    transmitter/regREADY2_carry_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.003    transmitter/regREADY2_carry__0_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.117    transmitter/regREADY2_carry__1_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.231 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.231    transmitter/regREADY2_carry__2_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.345 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.345    transmitter/regREADY2_carry__3_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.459 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.459    transmitter/regREADY2_carry__4_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.573 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.573    transmitter/regREADY2_carry__5_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.921 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           1.110     4.031    transmitter/in8[30]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.303     4.334 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.334    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.825 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.814     5.639    transmitter/regLRCK0_carry__2_n_2
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.329     5.968 r  transmitter/regLRCK_i_1/O
                         net (fo=1, routed)           0.591     6.558    transmitter/regLRCK_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  transmitter/regLRCK_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regREADY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.359ns  (logic 2.924ns (45.983%)  route 3.435ns (54.017%))
  Logic Levels:           11  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.759     1.215    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.889 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.889    transmitter/regREADY2_carry_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.003    transmitter/regREADY2_carry__0_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.117    transmitter/regREADY2_carry__1_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.231 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.231    transmitter/regREADY2_carry__2_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.345 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.345    transmitter/regREADY2_carry__3_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.459 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.459    transmitter/regREADY2_carry__4_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.715 f  transmitter/regREADY2_carry__5/O[2]
                         net (fo=4, routed)           1.460     4.175    transmitter/in8[27]
    SLICE_X32Y33         LUT2 (Prop_lut2_I1_O)        0.302     4.477 r  transmitter/regREADY1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.477    transmitter/regREADY1_carry__2_i_3_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.027 f  transmitter/regREADY1_carry__2/CO[3]
                         net (fo=3, routed)           1.216     6.243    transmitter/regREADY1_carry__2_n_0
    SLICE_X46Y34         LUT4 (Prop_lut4_I1_O)        0.116     6.359 r  transmitter/regREADY_i_1/O
                         net (fo=1, routed)           0.000     6.359    transmitter/regREADY_i_1_n_0
    SLICE_X46Y34         FDRE                                         r  transmitter/regREADY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regLRCK_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 3.285ns (55.037%)  route 2.684ns (44.963%))
  Logic Levels:           12  (CARRY4=9 FDRE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[2]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bitCounter_reg[2]/Q
                         net (fo=1, routed)           0.759     1.215    transmitter/bitCounter_reg_n_0_[2]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.889 r  transmitter/regREADY2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.889    transmitter/regREADY2_carry_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.003 r  transmitter/regREADY2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.003    transmitter/regREADY2_carry__0_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.117 r  transmitter/regREADY2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.117    transmitter/regREADY2_carry__1_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.231 r  transmitter/regREADY2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.231    transmitter/regREADY2_carry__2_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.345 r  transmitter/regREADY2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.345    transmitter/regREADY2_carry__3_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.459 r  transmitter/regREADY2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.459    transmitter/regREADY2_carry__4_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.573 r  transmitter/regREADY2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.573    transmitter/regREADY2_carry__5_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.921 f  transmitter/regREADY2_carry__6/O[1]
                         net (fo=4, routed)           1.110     4.031    transmitter/in8[30]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.303     4.334 r  transmitter/regLRCK0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     4.334    transmitter/regLRCK0_carry__2_i_3_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     4.825 r  transmitter/regLRCK0_carry__2/CO[1]
                         net (fo=2, routed)           0.815     5.640    transmitter/regLRCK0_carry__2_n_2
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.329     5.969 r  transmitter/regLRCK_i_2/O
                         net (fo=1, routed)           0.000     5.969    transmitter/regLRCK
    SLICE_X45Y34         FDRE                                         r  transmitter/regLRCK_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regTX_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE                         0.000     0.000 r  transmitter/regTX_reg[17]/C
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[17]/Q
                         net (fo=1, routed)           0.137     0.278    transmitter/regTX_reg_n_0_[17]
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.323 r  transmitter/regTX[18]_i_1/O
                         net (fo=1, routed)           0.000     0.323    transmitter/regTX[18]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE                         0.000     0.000 r  transmitter/regTX_reg[29]/C
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[29]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[29]
    SLICE_X48Y36         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[30]
    SLICE_X48Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[4]/C
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmitter/regTX_reg[4]/Q
                         net (fo=1, routed)           0.107     0.235    transmitter/regTX_reg_n_0_[4]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.104     0.339 r  transmitter/regTX[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    transmitter/regTX[5]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.448%)  route 0.156ns (45.552%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  transmitter/regTX_reg[23]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[23]/Q
                         net (fo=1, routed)           0.156     0.297    transmitter/regTX_reg_n_0_[23]
    SLICE_X48Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.342 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000     0.342    transmitter/regTX[24]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE                         0.000     0.000 r  transmitter/regTX_reg[0]/C
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    transmitter/regTX_reg_n_0_[0]
    SLICE_X49Y33         LUT4 (Prop_lut4_I3_O)        0.043     0.342 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    transmitter/regTX[1]
    SLICE_X49Y33         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE                         0.000     0.000 r  transmitter/regTX_reg[10]/C
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[10]/Q
                         net (fo=1, routed)           0.157     0.298    transmitter/regTX_reg_n_0_[10]
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.045     0.343 r  transmitter/regTX[11]_i_1/O
                         net (fo=1, routed)           0.000     0.343    transmitter/regTX[11]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  transmitter/regTX_reg[11]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[11]/Q
                         net (fo=1, routed)           0.162     0.303    transmitter/regTX_reg_n_0_[11]
    SLICE_X48Y34         LUT4 (Prop_lut4_I3_O)        0.045     0.348 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     0.348    transmitter/regTX[12]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/regTX_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/regTX_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE                         0.000     0.000 r  transmitter/regTX_reg[19]/C
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/regTX_reg[19]/Q
                         net (fo=1, routed)           0.162     0.303    transmitter/regTX_reg_n_0_[19]
    SLICE_X48Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.348 r  transmitter/regTX[20]_i_1/O
                         net (fo=1, routed)           0.000     0.348    transmitter/regTX[20]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[12]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/bitCounter_reg[12]/Q
                         net (fo=1, routed)           0.108     0.249    transmitter/bitCounter_reg_n_0_[12]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  transmitter/regREADY2_carry__1/O[3]
                         net (fo=4, routed)           0.000     0.357    transmitter/in8[12]
    SLICE_X47Y30         FDRE                                         r  transmitter/bitCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bitCounter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/bitCounter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  transmitter/bitCounter_reg[16]/C
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/bitCounter_reg[16]/Q
                         net (fo=1, routed)           0.108     0.249    transmitter/bitCounter_reg_n_0_[16]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  transmitter/regREADY2_carry__2/O[3]
                         net (fo=4, routed)           0.000     0.357    transmitter/in8[16]
    SLICE_X47Y31         FDRE                                         r  transmitter/bitCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_AudioClock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.215ns  (logic 3.624ns (44.114%)  route 4.591ns (55.886%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock fall edge)
                                                     40.690    40.690 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.690 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577    42.268    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    38.935 f  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    40.596    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.692 f  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          2.930    43.622    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.528    47.150 f  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    47.150    MCLK
    G13                                                               f  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.602ns  (logic 4.434ns (51.545%)  route 4.168ns (48.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577     1.577    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.554     1.556    clock/MCLK
    SLICE_X38Y51         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.535     2.609    clock/wireSCLK
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.148     2.757 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.633     6.390    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         3.768    10.158 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.158    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_AudioClock'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.255ns (50.413%)  route 1.234ns (49.587%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.748     0.750    MCLK_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.229     1.979 r  MCLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    MCLK
    G13                                                               r  MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/regSCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.538ns (51.897%)  route 1.425ns (48.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.562     0.564    clock/MCLK
    SLICE_X38Y51         FDRE                                         r  clock/regSCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  clock/regSCLK_reg/Q
                         net (fo=3, routed)           0.177     0.905    clock/wireSCLK
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.043     0.948 r  clock/SCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.248     2.196    SCLK_OBUF
    A11                  OBUF (Prop_obuf_I_O)         1.331     3.527 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.527    SCLK
    A11                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_AudioClock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.577    26.577    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    23.245 f  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    24.906    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    25.002 f  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    26.577    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_AudioClock'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock/inner/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.551     0.551    clock/inner/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock/inner/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock/inner/inst/clkfbout_AudioClock
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/inner/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock/inner/inst/clkfbout_buf_AudioClock
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock/inner/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.202ns  (logic 1.036ns (47.053%)  route 1.166ns (52.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=2, routed)           1.166     7.203    transmitter/doutb[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.154     7.357 r  transmitter/regTX[30]_i_1/O
                         net (fo=1, routed)           0.000     7.357    transmitter/regTX[30]
    SLICE_X48Y36         FDRE                                         r  transmitter/regTX_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.186ns  (logic 1.034ns (47.294%)  route 1.152ns (52.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=2, routed)           1.152     7.190    transmitter/doutb[3]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.152     7.342 r  transmitter/regTX[3]_i_1/O
                         net (fo=1, routed)           0.000     7.342    transmitter/regTX[3]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.172ns  (logic 1.006ns (46.322%)  route 1.166ns (53.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=2, routed)           1.166     7.203    transmitter/doutb[14]
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.327 r  transmitter/regTX[14]_i_1/O
                         net (fo=1, routed)           0.000     7.327    transmitter/regTX[14]
    SLICE_X48Y36         FDRE                                         r  transmitter/regTX_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 1.006ns (46.610%)  route 1.152ns (53.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=2, routed)           1.152     7.190    transmitter/doutb[3]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.314 r  transmitter/regTX[19]_i_1/O
                         net (fo=1, routed)           0.000     7.314    transmitter/regTX[19]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.052ns  (logic 1.036ns (50.489%)  route 1.016ns (49.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=2, routed)           1.016     7.053    transmitter/doutb[8]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.154     7.207 r  transmitter/regTX[8]_i_1/O
                         net (fo=1, routed)           0.000     7.207    transmitter/regTX[8]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.028ns  (logic 1.034ns (50.978%)  route 0.994ns (49.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=2, routed)           0.994     7.032    transmitter/doutb[13]
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.152     7.184 r  transmitter/regTX[29]_i_1/O
                         net (fo=1, routed)           0.000     7.184    transmitter/regTX[29]
    SLICE_X48Y36         FDRE                                         r  transmitter/regTX_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.022ns  (logic 1.006ns (49.754%)  route 1.016ns (50.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[8]
                         net (fo=2, routed)           1.016     7.053    transmitter/doutb[8]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.177 r  transmitter/regTX[24]_i_1/O
                         net (fo=1, routed)           0.000     7.177    transmitter/regTX[24]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 1.031ns (51.240%)  route 0.981ns (48.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           0.981     7.018    transmitter/doutb[9]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.149     7.167 r  transmitter/regTX[9]_i_1/O
                         net (fo=1, routed)           0.000     7.167    transmitter/regTX[9]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.000ns  (logic 1.006ns (50.291%)  route 0.994ns (49.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[13])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[13]
                         net (fo=2, routed)           0.994     7.032    transmitter/doutb[13]
    SLICE_X48Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.156 r  transmitter/regTX[13]_i_1/O
                         net (fo=1, routed)           0.000     7.156    transmitter/regTX[13]
    SLICE_X48Y36         FDRE                                         r  transmitter/regTX_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.987ns  (logic 1.006ns (50.626%)  route 0.981ns (49.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.604     5.155    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     6.037 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=2, routed)           0.981     7.018    transmitter/doutb[9]
    SLICE_X48Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.142 r  transmitter/regTX[25]_i_1/O
                         net (fo=1, routed)           0.000     7.142    transmitter/regTX[25]
    SLICE_X48Y33         FDRE                                         r  transmitter/regTX_reg[25]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.249ns (52.616%)  route 0.224ns (47.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=2, routed)           0.224     1.938    transmitter/doutb[4]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  transmitter/regTX[20]_i_1/O
                         net (fo=1, routed)           0.000     1.983    transmitter/regTX[20]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.249ns (52.218%)  route 0.228ns (47.782%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=2, routed)           0.228     1.942    transmitter/doutb[6]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.045     1.987 r  transmitter/regTX[22]_i_1/O
                         net (fo=1, routed)           0.000     1.987    transmitter/regTX[22]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.253ns (53.013%)  route 0.224ns (46.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=2, routed)           0.224     1.938    transmitter/doutb[4]
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.049     1.987 r  transmitter/regTX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.987    transmitter/regTX[4]
    SLICE_X48Y35         FDRE                                         r  transmitter/regTX_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.255ns (52.812%)  route 0.228ns (47.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=2, routed)           0.228     1.942    transmitter/doutb[6]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.051     1.993 r  transmitter/regTX[6]_i_1/O
                         net (fo=1, routed)           0.000     1.993    transmitter/regTX[6]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.249ns (48.515%)  route 0.264ns (51.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=2, routed)           0.264     1.978    transmitter/doutb[1]
    SLICE_X49Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.023 r  transmitter/regTX[17]_i_1/O
                         net (fo=1, routed)           0.000     2.023    transmitter/regTX[17]
    SLICE_X49Y33         FDRE                                         r  transmitter/regTX_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.249ns (48.515%)  route 0.264ns (51.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=2, routed)           0.264     1.978    transmitter/doutb[1]
    SLICE_X49Y33         LUT4 (Prop_lut4_I0_O)        0.045     2.023 r  transmitter/regTX[1]_i_1/O
                         net (fo=1, routed)           0.000     2.023    transmitter/regTX[1]
    SLICE_X49Y33         FDRE                                         r  transmitter/regTX_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.248ns (48.321%)  route 0.265ns (51.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=2, routed)           0.265     1.979    transmitter/doutb[7]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.044     2.023 r  transmitter/regTX[7]_i_1/O
                         net (fo=1, routed)           0.000     2.023    transmitter/regTX[7]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.249ns (48.421%)  route 0.265ns (51.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=2, routed)           0.265     1.979    transmitter/doutb[7]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.024 r  transmitter/regTX[23]_i_1/O
                         net (fo=1, routed)           0.000     2.024    transmitter/regTX[23]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.249ns (48.342%)  route 0.266ns (51.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=2, routed)           0.266     1.980    transmitter/doutb[12]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.025 r  transmitter/regTX[12]_i_1/O
                         net (fo=1, routed)           0.000     2.025    transmitter/regTX[12]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter/regTX_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.249ns (48.342%)  route 0.266ns (51.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.596     1.510    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.204     1.714 r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[12]
                         net (fo=2, routed)           0.266     1.980    transmitter/doutb[12]
    SLICE_X48Y34         LUT4 (Prop_lut4_I0_O)        0.045     2.025 r  transmitter/regTX[28]_i_1/O
                         net (fo=1, routed)           0.000     2.025    transmitter/regTX[28]
    SLICE_X48Y34         FDRE                                         r  transmitter/regTX_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_AudioClock

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.591ns (21.445%)  route 5.827ns (78.555%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     7.418    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.591ns (21.445%)  route 5.827ns (78.555%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     7.418    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.591ns (21.445%)  route 5.827ns (78.555%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     7.418    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.418ns  (logic 1.591ns (21.445%)  route 5.827ns (78.555%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          1.024     7.418    clock/counter[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.445     1.448    clock/MCLK
    SLICE_X36Y46         FDRE                                         r  clock/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.591ns (21.588%)  route 5.778ns (78.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     7.369    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.591ns (21.588%)  route 5.778ns (78.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     7.369    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.591ns (21.588%)  route 5.778ns (78.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     7.369    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.591ns (21.588%)  route 5.778ns (78.412%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.975     7.369    clock/counter[0]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y47         FDRE                                         r  clock/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.591ns (21.888%)  route 5.677ns (78.112%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.874     7.268    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.268ns  (logic 1.591ns (21.888%)  route 5.677ns (78.112%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.484ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           4.803     6.270    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.874     7.268    clock/counter[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.460     1.460    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          1.446     1.449    clock/MCLK
    SLICE_X36Y48         FDRE                                         r  clock/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/regSCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.324ns  (logic 0.280ns (12.039%)  route 2.044ns (87.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.044     2.279    clock/LED1_OBUF
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.045     2.324 r  clock/regSCLK_i_1/O
                         net (fo=1, routed)           0.000     2.324    clock/regSCLK_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  clock/regSCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X38Y51         FDRE                                         r  clock/regSCLK_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.024%)  route 2.258ns (88.976%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.538    clock/counter[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.024%)  route 2.258ns (88.976%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.538    clock/counter[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.024%)  route 2.258ns (88.976%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.538    clock/counter[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[26]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.538ns  (logic 0.280ns (11.024%)  route 2.258ns (88.976%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.198     2.538    clock/counter[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y52         FDRE                                         r  clock/counter_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.280ns (10.992%)  route 2.266ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.545    clock/counter[0]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.280ns (10.992%)  route 2.266ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.545    clock/counter[0]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.280ns (10.992%)  route 2.266ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.545    clock/counter[0]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.545ns  (logic 0.280ns (10.992%)  route 2.266ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.206     2.545    clock/counter[0]_i_1_n_0
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y51         FDRE                                         r  clock/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_AudioClock  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.547ns  (logic 0.280ns (10.986%)  route 2.267ns (89.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           2.060     2.295    clock/LED1_OBUF
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     2.340 r  clock/counter[0]_i_1/O
                         net (fo=32, routed)          0.207     2.547    clock/counter[0]_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AudioClock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.819     0.819    clock/inner/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock/inner/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock/inner/inst/clk_out1_AudioClock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/inner/inst/clkout1_buf/O
                         net (fo=34, routed)          0.830     0.832    clock/MCLK
    SLICE_X36Y50         FDRE                                         r  clock/counter_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.591ns (17.301%)  route 7.604ns (82.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.031     9.195    rom/SR[0]
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.453     9.825    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.591ns (17.301%)  route 7.604ns (82.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.031     9.195    rom/SR[0]
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.453     9.825    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.591ns (17.301%)  route 7.604ns (82.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.031     9.195    rom/SR[0]
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.453     9.825    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.195ns  (logic 1.591ns (17.301%)  route 7.604ns (82.699%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          2.031     9.195    rom/SR[0]
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.453     9.825    rom/CLK_100MHZ
    SLICE_X13Y46         FDRE                                         r  rom/address_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transformer/FSM_sequential_currReadState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.591ns (17.524%)  route 7.487ns (82.476%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.913     9.078    transformer/SR[0]
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.443     4.815    transformer/CLK_100MHZ
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            transformer/FSM_sequential_currReadState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.078ns  (logic 1.591ns (17.524%)  route 7.487ns (82.476%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.913     9.078    transformer/SR[0]
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.443     4.815    transformer/CLK_100MHZ
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.591ns (17.672%)  route 7.411ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 9.826 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.838     9.002    rom/SR[0]
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.454     9.826    rom/CLK_100MHZ
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.591ns (17.672%)  route 7.411ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 9.826 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.838     9.002    rom/SR[0]
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.454     9.826    rom/CLK_100MHZ
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.591ns (17.672%)  route 7.411ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 9.826 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.838     9.002    rom/SR[0]
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.454     9.826    rom/CLK_100MHZ
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            rom/address_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.002ns  (logic 1.591ns (17.672%)  route 7.411ns (82.328%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 9.826 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.574     7.040    clock/LED1_OBUF
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.164 r  clock/LED0_OBUF_inst_i_1/O
                         net (fo=25, routed)          1.838     9.002    rom/SR[0]
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         1.454     9.826    rom/CLK_100MHZ
    SLICE_X14Y47         FDRE                                         r  rom/address_reg[8]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currReadState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.245ns (39.955%)  route 0.368ns (60.045%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.368     0.516    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I2_O)        0.097     0.613 r  transformer/FSM_sequential_currReadState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.613    transformer/currReadState__0[1]
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.828     1.986    transformer/CLK_100MHZ
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/FSM_sequential_currReadState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.246ns (40.053%)  route 0.368ns (59.947%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.368     0.516    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.614 r  transformer/FSM_sequential_currReadState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.614    transformer/currReadState__0[0]
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.828     1.986    transformer/CLK_100MHZ
    SLICE_X46Y32         FDRE                                         r  transformer/FSM_sequential_currReadState_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.246ns (34.072%)  route 0.476ns (65.928%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.113     0.722    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X45Y32         FDCE                                         r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.828     1.986    transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X45Y32         FDCE                                         r  transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/transformer/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_cooolgate_en_gate_99_cooolDelFlop/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.886%)  route 0.606ns (71.114%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.242     0.852    transformer/addressB
    SLICE_X46Y29         FDRE                                         r  transformer/addressB_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.825     1.983    transformer/CLK_100MHZ
    SLICE_X46Y29         FDRE                                         r  transformer/addressB_reg[4]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[0]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[1]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[2]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[3]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[5]/C

Slack:                    inf
  Source:                 transmitter/regREADY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transformer/addressB_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.246ns (23.499%)  route 0.801ns (76.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE                         0.000     0.000 r  transmitter/regREADY_reg/C
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  transmitter/regREADY_reg/Q
                         net (fo=4, routed)           0.363     0.511    transformer/READY
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.098     0.609 r  transformer/addressB[9]_i_1/O
                         net (fo=11, routed)          0.438     1.047    transformer/addressB
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=192, routed)         0.827     1.985    transformer/CLK_100MHZ
    SLICE_X48Y29         FDRE                                         r  transformer/addressB_reg[6]/C





