*******************************************************************

  Device    [APM]

  Author    [rjliu]

  Abstract  []

  Revision History:

********************************************************************************/
symbol logsym of APM // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 180 # 3000 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ]  ->  [ , 3000 ]
                            <
                                //1st

                                TEST_SE_N       @[ , 106], // align to A_CE

                                Z[0]            @[ , 260],
                                Z[1]            @[ , 262],
                                Z[2]            @[ , 264],
                                Z[3]            @[ , 266],
                                Z[4]            @[ , 268],
                                Z[5]            @[ , 270],
                                Z[6]            @[ , 272],
                                Z[7]            @[ , 274],
                                Z[8]            @[ , 276],
                                Z[9]            @[ , 278],
                                Z[10]           @[ , 280],
                                Z[11]           @[ , 282],
                                Z[12]           @[ , 284],
                                Z[13]           @[ , 286],
                                Z[14]           @[ , 288],
                                Z[15]           @[ , 290],
                                Z[16]           @[ , 292],
                                Z[17]           @[ , 294],
                                Z[18]           @[ , 296],
                                Z[19]           @[ , 298],
                                Z[20]           @[ , 300],
                                Z[21]           @[ , 302],
                                Z[22]           @[ , 304],
                                Z[23]           @[ , 306],
                                Z[24]           @[ , 308],
                                Z[25]           @[ , 310],
                                Z[26]           @[ , 312],
                                Z[27]           @[ , 314],
                                Z[28]           @[ , 316],
                                Z[29]           @[ , 318],
                                Z[30]           @[ , 320],
                                Z[31]           @[ , 322],
                                Z[32]           @[ , 324],
                                Z[33]           @[ , 326],
                                Z[34]           @[ , 328],
                                Z[35]           @[ , 330],
                                Z[36]           @[ , 332],
                                Z[37]           @[ , 334],
                                Z[38]           @[ , 336],
                                Z[39]           @[ , 338],
                                Z[40]           @[ , 340],
                                Z[41]           @[ , 342],
                                Z[42]           @[ , 344],
                                Z[43]           @[ , 346],
                                Z[44]           @[ , 348],
                                Z[45]           @[ , 350],
                                Z[46]           @[ , 352],
                                Z[47]           @[ , 354],

                                //2nd

                                TEST_SI         @[ , 30+1200],
                                TEST_MODE_N     @[ , 32+1200],
                                MODEX           @[ , 36+1200],
                                MODEY[0]        @[ , 38+1200],
                                MODEY[1]        @[ , 40+1200],
                                MODEY[2]        @[ , 42+1200],
                                MODEZ[0]        @[ , 44+1200],
                                MODEZ[1]        @[ , 46+1200],
                                MODEZ[2]        @[ , 48+1200],
                                MODEZ[3]        @[ , 50+1200],

                                CLK             @[ , 102+1200], // align to A_CLK

                                Y[0]            @[ , 244+1200],
                                Y[1]            @[ , 246+1200],
                                Y[2]            @[ , 248+1200],
                                Y[3]            @[ , 250+1200],
                                Y[4]            @[ , 252+1200],
                                Y[5]            @[ , 254+1200],
                                Y[6]            @[ , 256+1200],
                                Y[7]            @[ , 258+1200],
                                Y[8]            @[ , 260+1200],
                                Y[9]            @[ , 262+1200],
                                Y[10]           @[ , 264+1200],
                                Y[11]           @[ , 266+1200],
                                Y[12]           @[ , 268+1200],
                                Y[13]           @[ , 270+1200],
                                Y[14]           @[ , 272+1200],
                                Y[15]           @[ , 274+1200],
                                Y[16]           @[ , 276+1200],
                                Y[17]           @[ , 278+1200],

                                CE_X            @[ , 318+1200],
                                CE_Y            @[ , 316+1200],
                                CE_Z            @[ , 314+1200],
                                CE_M            @[ , 312+1200],
                                CE_P            @[ , 310+1200],
                                CE_PRE          @[ , 308+1200],
                                CE_MODEX        @[ , 306+1200],
                                CE_MODEY        @[ , 304+1200],
                                CE_MODEZ        @[ , 302+1200],
                                RST_X           @[ , 298+1200],
                                RST_Y           @[ , 296+1200],
                                RST_Z           @[ , 294+1200],
                                RST_M           @[ , 292+1200],
                                RST_P           @[ , 290+1200],
                                RST_PRE         @[ , 288+1200],
                                RST_MODEX       @[ , 286+1200],
                                RST_MODEY       @[ , 284+1200],
                                RST_MODEZ       @[ , 282+1200],

                                X[0]            @[ , 322+1200],
                                X[1]            @[ , 324+1200],
                                X[2]            @[ , 326+1200],
                                X[3]            @[ , 328+1200],
                                X[4]            @[ , 330+1200],
                                X[5]            @[ , 332+1200],
                                X[6]            @[ , 334+1200],
                                X[7]            @[ , 336+1200],
                                X[8]            @[ , 338+1200],
                                X[9]            @[ , 340+1200],
                                X[10]           @[ , 342+1200],
                                X[11]           @[ , 344+1200],
                                X[12]           @[ , 346+1200],
                                X[13]           @[ , 348+1200],
                                X[14]           @[ , 350+1200],
                                X[15]           @[ , 352+1200],
                                X[16]           @[ , 354+1200],
                                X[17]           @[ , 356+1200],

                                TEST_RSTN       @[ , 364+1200], // align to S_RS

                                //output
                                //3rd

                                TEST_SO         @[ , 256+2400],
                                P[0]            @[ , 260+2400],
                                P[1]            @[ , 262+2400],
                                P[2]            @[ , 264+2400],
                                P[3]            @[ , 266+2400],
                                P[4]            @[ , 268+2400],
                                P[5]            @[ , 270+2400],
                                P[6]            @[ , 272+2400],
                                P[7]            @[ , 274+2400],
                                P[8]            @[ , 276+2400],
                                P[9]            @[ , 278+2400],
                                P[10]           @[ , 280+2400],
                                P[11]           @[ , 282+2400],
                                P[12]           @[ , 284+2400],
                                P[13]           @[ , 286+2400],
                                P[14]           @[ , 288+2400],
                                P[15]           @[ , 290+2400],
                                P[16]           @[ , 292+2400],
                                P[17]           @[ , 294+2400],
                                P[18]           @[ , 296+2400],
                                P[19]           @[ , 298+2400],
                                P[20]           @[ , 300+2400],
                                P[21]           @[ , 302+2400],
                                P[22]           @[ , 304+2400],
                                P[23]           @[ , 306+2400],
                                P[24]           @[ , 308+2400],
                                P[25]           @[ , 310+2400],
                                P[26]           @[ , 312+2400],
                                P[27]           @[ , 314+2400],
                                P[28]           @[ , 316+2400],
                                P[29]           @[ , 318+2400],
                                P[30]           @[ , 320+2400],
                                P[31]           @[ , 322+2400],
                                P[32]           @[ , 324+2400],
                                P[33]           @[ , 326+2400],
                                P[34]           @[ , 328+2400],
                                P[35]           @[ , 330+2400],
                                P[36]           @[ , 332+2400],
                                P[37]           @[ , 334+2400],
                                P[38]           @[ , 336+2400],
                                P[39]           @[ , 338+2400],
                                P[40]           @[ , 340+2400],
                                P[41]           @[ , 342+2400],
                                P[42]           @[ , 344+2400],
                                P[43]           @[ , 346+2400],
                                P[44]           @[ , 348+2400],
                                P[45]           @[ , 350+2400],
                                P[46]           @[ , 352+2400],
                                P[47]           @[ , 354+2400]
                                >
              ->  [ 180, ]   <

                               PO[0]            @[2,],
                               PO[1]            @[4,],
                               PO[2]            @[6,],
                               PO[3]            @[8,],
                               PO[4]            @[10,],
                               PO[5]            @[12,],
                               PO[6]            @[14,],
                               PO[7]            @[16,],
                               PO[8]            @[18,],
                               PO[9]            @[20,],
                               PO[10]           @[22,],
                               PO[11]           @[24,],
                               PO[12]           @[26,],
                               PO[13]           @[28,],
                               PO[14]           @[30,],
                               PO[15]           @[32,],
                               PO[16]           @[34,],
                               PO[17]           @[36,],
                               PO[18]           @[38,],
                               PO[19]           @[40,],
                               PO[20]           @[42,],
                               PO[21]           @[44,],
                               PO[22]           @[46,],
                               PO[23]           @[48,],
                               PO[24]           @[50,],
                               PO[25]           @[52,],
                               PO[26]           @[54,],
                               PO[27]           @[56,],
                               PO[28]           @[58,],
                               PO[29]           @[60,],
                               PO[30]           @[62,],
                               PO[31]           @[64,],
                               PO[32]           @[66,],
                               PO[33]           @[68,],
                               PO[34]           @[70,],
                               PO[35]           @[72,],
                               PO[36]           @[74,],
                               PO[37]           @[76,],
                               PO[38]           @[78,],
                               PO[39]           @[80,],
                               PO[40]           @[82,],
                               PO[41]           @[84,],
                               PO[42]           @[86,],
                               PO[43]           @[88,],
                               PO[44]           @[90,],
                               PO[45]           @[92,],
                               PO[46]           @[94,],
                               PO[47]           @[96,],

                               XBI[0]            @[100,],
                               XBI[1]            @[102,],
                               XBI[2]            @[104,],
                               XBI[3]            @[106,],
                               XBI[4]            @[108,],
                               XBI[5]            @[110,],
                               XBI[6]            @[112,],
                               XBI[7]            @[114,],
                               XBI[8]            @[116,],
                               XBI[9]            @[118,],
                               XBI[10]           @[120,],
                               XBI[11]           @[122,],
                               XBI[12]           @[124,],
                               XBI[13]           @[126,],
                               XBI[14]           @[128,],
                               XBI[15]           @[130,],
                               XBI[16]           @[132,],
                               XBI[17]           @[134,],

                               XO[0]             @[140,],
                               XO[1]             @[142,],
                               XO[2]             @[144,],
                               XO[3]             @[146,],
                               XO[4]             @[148,],
                               XO[5]             @[150,],
                               XO[6]             @[152,],
                               XO[7]             @[154,],
                               XO[8]             @[156,],
                               XO[9]             @[158,],
                               XO[10]            @[160,],
                               XO[11]            @[162,],
                               XO[12]            @[164,],
                               XO[13]            @[166,],
                               XO[14]            @[168,],
                               XO[15]            @[170,],
                               XO[16]            @[172,],
                               XO[17]            @[174,],
                               PCO               @[178,]

                             >

              ->  [ , 0]

              ->  [ 0, ]  <

                               PI[0]            @[2,],
                               PI[1]            @[4,],
                               PI[2]            @[6,],
                               PI[3]            @[8,],
                               PI[4]            @[10,],
                               PI[5]            @[12,],
                               PI[6]            @[14,],
                               PI[7]            @[16,],
                               PI[8]            @[18,],
                               PI[9]            @[20,],
                               PI[10]           @[22,],
                               PI[11]           @[24,],
                               PI[12]           @[26,],
                               PI[13]           @[28,],
                               PI[14]           @[30,],
                               PI[15]           @[32,],
                               PI[16]           @[34,],
                               PI[17]           @[36,],
                               PI[18]           @[38,],
                               PI[19]           @[40,],
                               PI[20]           @[42,],
                               PI[21]           @[44,],
                               PI[22]           @[46,],
                               PI[23]           @[48,],
                               PI[24]           @[50,],
                               PI[25]           @[52,],
                               PI[26]           @[54,],
                               PI[27]           @[56,],
                               PI[28]           @[58,],
                               PI[29]           @[60,],
                               PI[30]           @[62,],
                               PI[31]           @[64,],
                               PI[32]           @[66,],
                               PI[33]           @[68,],
                               PI[34]           @[70,],
                               PI[35]           @[72,],
                               PI[36]           @[74,],
                               PI[37]           @[76,],
                               PI[38]           @[78,],
                               PI[39]           @[80,],
                               PI[40]           @[82,],
                               PI[41]           @[84,],
                               PI[42]           @[86,],
                               PI[43]           @[88,],
                               PI[44]           @[90,],
                               PI[45]           @[92,],
                               PI[46]           @[94,],
                               PI[47]           @[96,],

                               XBO[0]            @[100,],
                               XBO[1]            @[102,],
                               XBO[2]            @[104,],
                               XBO[3]            @[106,],
                               XBO[4]            @[108,],
                               XBO[5]            @[110,],
                               XBO[6]            @[112,],
                               XBO[7]            @[114,],
                               XBO[8]            @[116,],
                               XBO[9]            @[118,],
                               XBO[10]           @[120,],
                               XBO[11]           @[122,],
                               XBO[12]           @[124,],
                               XBO[13]           @[126,],
                               XBO[14]           @[128,],
                               XBO[15]           @[130,],
                               XBO[16]           @[132,],
                               XBO[17]           @[134,],

                               XI[0]             @[140,],
                               XI[1]             @[142,],
                               XI[2]             @[144,],
                               XI[3]             @[146,],
                               XI[4]             @[148,],
                               XI[5]             @[150,],
                               XI[6]             @[152,],
                               XI[7]             @[154,],
                               XI[8]             @[156,],
                               XI[9]             @[158,],
                               XI[10]            @[160,],
                               XI[11]            @[162,],
                               XI[12]            @[164,],
                               XI[13]            @[166,],
                               XI[14]            @[168,],
                               XI[15]            @[170,],
                               XI[16]            @[172,],
                               XI[17]            @[174,],

                               PCI               @[178,]
                          >

                 ;

}; // symbol logsym of APM




/*******************************************************************************

  Device    [APM]

  Author    [rjliu]

  Abstract  [The schematic for APM]

  Revision History:

********************************************************************************/
//schematic schm of APM
//{
//    // The bounding box
//    generate ( 800 # 600 );
//
//    unsigned int APM9A_X = 100;
//    unsigned int APM9A_Y = 15;
//    unsigned int APM9B_X = 140;
//    unsigned int APM9B_Y = 15;
//
//
//    unsigned int U_X_SIGN_EXT_X = 150;
//    unsigned int U_X_SIGN_EXT_Y = 100+30;
//    unsigned int U_Y_SIGN_EXT_X = U_X_SIGN_EXT_X;
//    unsigned int U_Y_SIGN_EXT_Y = 220 -6;
//
//    unsigned int Y_SIGN_IMUX_X = U_X_SIGN_EXT_X - 50;
//    unsigned int Y_SIGN_IMUX_Y = 100 + 120;
//
//    unsigned int U_Z_SIGN_EXT_X = U_X_SIGN_EXT_X;
//    unsigned int U_Z_SIGN_EXT_Y = 100 + 180 ;
//    unsigned int U_XR_X         = U_X_SIGN_EXT_X;
//    unsigned int U_XR_Y         = 100 ;
//
//
//    unsigned int U_XO_X = 300;
//    unsigned int U_XO_Y = 180;
//    unsigned int X0_REG_X = 350;
//    unsigned int X0_REG_Y = 200;
//
//
//    unsigned int X0_SEL_X = U_X_SIGN_EXT_X+50;
//    unsigned int X0_SEL_Y = 100 + 50;
//    unsigned int U_ZI_X = U_X_SIGN_EXT_X+50;
//    unsigned int U_ZI_Y = 100 + 100;
//    unsigned int U_YI_X = U_X_SIGN_EXT_X+50;
//    unsigned int U_YI_Y = 100 + 150 ;
//
//
//    unsigned int REG_ZIMUX_X = 300;
//    unsigned int REG_ZIMUX_Y = 60-4;
//    unsigned int MUX1_X = REG_ZIMUX_X;
//    unsigned int MUX1_Y = 100 + 60;
//
//
//    unsigned int U_MODELXI_X = 350;
//    unsigned int U_MODELXI_Y = 100-14;
//
//    unsigned int U_PREC_X    = 450;
//    unsigned int U_PREC_Y    = 40;
//
//
//    unsigned int A_MUX_X = 400;
//    unsigned int A_MUX_Y = 40;
//    unsigned int B_MUX_X = 400;
//    unsigned int B_MUX_Y = 60-4;
//
//    unsigned int MUX_A_X = 580;
//    unsigned int MUX_A_Y = 140;
//    unsigned int MUX_B_X = 580;
//    unsigned int MUX_B_Y = 160;
//
//    unsigned int MUX_AB_X = 550;
//    unsigned int MUX_AB_Y = 140 ;
//    unsigned int MUX_CD_X = 550;
//    unsigned int MUX_CD_Y = 160;
//
//    unsigned int MUX_C_X = 500;
//    unsigned int MUX_C_Y = 100 + 180 ;
//    unsigned int MUX_D_X = 500;
//    unsigned int MUX_D_Y = 100 + 210;
//
//
//    unsigned int U_PREI_X = 500;
//    unsigned int U_PREI_Y = 100-26;
//    unsigned int APM_MULT_XSEL_X = 550;
//    unsigned int APM_MULT_XSEL_Y = 100 + 50;
//
//    unsigned int U_MULT_X    = 600+20;
//    unsigned int U_MULT_Y    = 100 + 100;
//    unsigned int U_MI_X      = 600+50;
//    unsigned int U_MI_Y      = 100 + 150 ;
//    unsigned int PAI_AND_X   = 600;
//    unsigned int PAI_AND_Y   = 100 + 200;
//
//
//    unsigned int U_PI_X      = 400;
//    unsigned int U_PI_Y      = 500 ;
//    unsigned int U_ADD_X     = 300;
//    unsigned int U_ADD_Y     = 500;
//
//    unsigned int INV_MUXA_X  = 250;
//    unsigned int INV_MUXA_Y  = 500-2;
//    unsigned int INV_MUXB_X  = 250;
//    unsigned int INV_MUXB_Y  = 520+4;
//
//    unsigned int ADD_CIN_SEL_X = 200;
//    unsigned int ADD_CIN_SEL_Y = 500+4;
//
//    unsigned int ADD_XOR_X = 150;
//    unsigned int ADD_XOR_Y = 500+6;
//
//    unsigned int U_MODELZ3_X = 100;
//    unsigned int U_MODELZ3_Y = 450;
//    unsigned int U_MODELZ2_X = 100;
//    unsigned int U_MODELZ2_Y = 400 ;
//    unsigned int U_MODELZ1_X = 100;
//    unsigned int U_MODELZ1_Y = 350;
//    unsigned int U_MODELZ0_X = 100;
//    unsigned int U_MODELZ0_Y = 300;
//
//
//    unsigned int MUX8_X = 50;
//    unsigned int MUX8_Y = 450-2;
//    unsigned int MUX7_X = 50;
//    unsigned int MUX7_Y = 400-2;
//    unsigned int MUX6_X = 50;
//    unsigned int MUX6_Y = 350-2;
//    unsigned int MUX5_X = 50;
//    unsigned int MUX5_Y = 300-2;
//
//    unsigned int MUX2_X = 200;
//    unsigned int MUX2_Y = 330-2;
//    unsigned int MUX3_X = 200;
//    unsigned int MUX3_Y = 380-2;
//    unsigned int MUX4_X = 200;
//    unsigned int MUX4_Y = 430-2;
//
//    unsigned int U_MODELY0_X = 300;
//    unsigned int U_MODELY0_Y = 330;
//    unsigned int U_MODELY1_X = 300;
//    unsigned int U_MODELY1_Y = 380;
//    unsigned int U_MODELY2_X = 300;
//    unsigned int U_MODELY2_Y = 430 ;
//
//    unsigned int U_PCOI_X    = 500;
//    unsigned int U_PCOI_Y    = 100 + 450 ;
//
//
//    unsigned int PRI_MUX_X = 450;
//    unsigned int PRI_MUX_Y = 450;
//    unsigned int PAI_MUX_X = 700;
//    unsigned int PAI_MUX_Y = 200 + 30;
//    unsigned int PBI_MUX_X = 550;
//    unsigned int PBI_MUX_Y = 200 + 60+10;
//
//    unsigned int P1_MUX_X = 700;
//    unsigned int P1_MUX_Y = 200 + 150;
//    unsigned int PP1_MUX_X = 700-50;
//    unsigned int PP1_MUX_Y = 200 + 150 ;
//
//    unsigned int P2_MUX_X = 700;
//    unsigned int P2_MUX_Y = 200 + 210;
//    unsigned int PP2_MUX_X = 700-50;
//    unsigned int PP2_MUX_Y = 200 + 210 ;
//
//    unsigned int PO1_X = 700;
//    unsigned int PO1_Y = 200 + 330 ;
//    unsigned int PO2_X = 650;
//    unsigned int PO2_Y = 200 + 330 ;
//    unsigned int PO3_X = 600;
//    unsigned int PO3_Y = 200 + 330 - 2;
//
//
//    unsigned int MUX_A1_X = 700;
//    unsigned int MUX_A1_Y = 560 -2;
//    unsigned int MUX_A2_X = 700-50;
//    unsigned int MUX_A2_Y = 560 -2;
//
//
//    device DUM_INST ( symbol logsym ) APM9A
//         @[APM9A_X,APM9A_Y];
//
//    device DUM_INST ( symbol logsym ) APM9B
//         @[APM9B_X,APM9B_Y];
//
//
//    device APM_SIGN_EXTEND_18 ( symbol logsym ) U_X_SIGN_EXT
//         @[U_X_SIGN_EXT_X,U_X_SIGN_EXT_Y];
//
//    device APM_REG_48_1 ( symbol logsym )  U_ZI
//         @[U_ZI_X,U_ZI_Y];
//
//    device APM_SIGN_EXTEND_18 ( symbol logsym ) U_Y_SIGN_EXT
//         @[U_Y_SIGN_EXT_X,U_Y_SIGN_EXT_Y];
//
//    device APM_SIGN_EXTEND_48 ( symbol logsym ) U_Z_SIGN_EXT
//         @[U_Z_SIGN_EXT_X,U_Z_SIGN_EXT_Y];
//
//    device  APM_REG_18_3 ( symbol logsym ) U_XO
//         @[U_XO_X,U_XO_Y];
//
//    device APM_REG_XSEL ( symbol logsym )  X0_SEL
//         @[X0_SEL_X,X0_SEL_Y];
//
//    device APM_REG_XSEL ( symbol logsym )  X0_REG
//         @[X0_REG_X,X0_REG_Y];
//
//    device APM_YREG_18_1 ( symbol logsym )  U_YI
//         @[U_YI_X,U_YI_Y];
//
//    device REG_ZIMUX ( symbol logsym )  REG_ZIMUX
//         @[REG_ZIMUX_X,REG_ZIMUX_Y];
//
//    device Y_SIGN_IMUX ( symbol logsym ) Y_SIGN_IMUX
//         @[Y_SIGN_IMUX_X,Y_SIGN_IMUX_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_1
//         @[MUX1_X,MUX1_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_2
//         @[MUX2_X,MUX2_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_3
//         @[MUX3_X,MUX3_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_4
//         @[MUX4_X,MUX4_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_5
//         @[MUX5_X,MUX5_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_6
//         @[MUX6_X,MUX6_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_7
//         @[MUX7_X,MUX7_Y];
//
//    device MUX_OTO ( symbol logsym )  MUX_8
//         @[MUX8_X,MUX8_Y];
//
//    device APM_REG ( symbol logsym )  U_MODELXI
//         @[U_MODELXI_X,U_MODELXI_Y];
//
//    device APM_REG_AMY ( symbol logsym )  U_MODELY0
//         @[U_MODELY0_X,U_MODELY0_Y];
//
//    device APM_REG_AMY ( symbol logsym )  U_MODELY1
//         @[U_MODELY1_X,U_MODELY1_Y];
//
//    device APM_REG_AMY ( symbol logsym )  U_MODELY2
//         @[U_MODELY2_X,U_MODELY2_Y];
//
//    device APM_REG_AMZ ( symbol logsym )  U_MODELZ0
//         @[U_MODELZ0_X,U_MODELZ0_Y];
//
//    device APM_REG_AMZ ( symbol logsym )  U_MODELZ1
//         @[U_MODELZ1_X,U_MODELZ1_Y];
//
//    device APM_REG_AMZ ( symbol logsym )  U_MODELZ2
//         @[U_MODELZ2_X,U_MODELZ2_Y];
//
//    device APM_REG_AMZ ( symbol logsym )  U_MODELZ3
//         @[U_MODELZ3_X,U_MODELZ3_Y];
//
//    device APM_REG_18_1 ( symbol logsym )  U_XR
//         @[U_XR_X,U_XR_Y];
//
//    device APM_ADDSUB ( symbol logsym )  U_PREC
//         @[U_PREC_X,U_PREC_Y];
//
//    device A_MUX ( symbol logsym )  A_MUX
//         @[A_MUX_X,A_MUX_Y];
//
//    device A_MUX ( symbol logsym )  B_MUX
//         @[B_MUX_X,B_MUX_Y];
//
//    device MUX_A ( symbol logsym )  MUX_A
//         @[MUX_A_X,MUX_A_Y];
//
//    device MUX_AB ( symbol logsym )  MUX_AB
//         @[MUX_AB_X,MUX_AB_Y];
//
//    device MUX_A ( symbol logsym )  MUX_B
//         @[MUX_B_X,MUX_B_Y];
//
//    device MUX_AB ( symbol logsym )  MUX_CD
//         @[MUX_CD_X,MUX_CD_Y];
//
//    device MUX_A ( symbol logsym )  MUX_C
//         @[MUX_C_X,MUX_C_Y];
//
//    device MUX_A ( symbol logsym )  MUX_D
//         @[MUX_D_X,MUX_D_Y];
//
//
//    device A_MUX ( symbol logsym ) APM_REG_XOSEL
//         @[750,55];
//
//    device A_MUX ( symbol logsym ) IRZ_SHFEN
//         @[750,120] ;
//
//    device APM_REG_18_1 ( symbol logsym )  U_PREI
//         @[U_PREI_X,U_PREI_Y];
//
//    device APM_MULT ( symbol logsym )  U_MULT
//         @[U_MULT_X,U_MULT_Y];
//
//    device APM_MREG_48_1 ( symbol logsym )  U_MI
//         @[U_MI_X,U_MI_Y];
//
//    device PAI_AND ( symbol logsym )  PAI_AND
//         @[PAI_AND_X,PAI_AND_Y];
//
//     device ADD_XOR ( symbol logsym )  ADD_XOR
//         @[ADD_XOR_X,ADD_XOR_Y];
//
//     device ADD_CIN_SEL ( symbol logsym )  ADD_CIN_SEL
//         @[ADD_CIN_SEL_X,ADD_CIN_SEL_Y];
//
//     device APM_ADD ( symbol logsym )  U_ADD
//         @[U_ADD_X,U_ADD_Y];
//
//     device APM_PREG_48_1 ( symbol logsym )  U_PI
//         @[U_PI_X,U_PI_Y];
//
//     device APM_REG_AP ( symbol logsym )  U_PCOI
//         @[U_PCOI_X,U_PCOI_Y];
//
//    device PRI_MUX ( symbol logsym )  PRI_MUX
//         @[PRI_MUX_X,PRI_MUX_Y];
//
//    device PAI_MUX ( symbol logsym )  PAI_MUX
//         @[PAI_MUX_X,PAI_MUX_Y];
//
//    device PBI_MUX ( symbol logsym )  PBI_MUX
//         @[PBI_MUX_X,PBI_MUX_Y];
//
//    device INV_MUX ( symbol logsym )  INV_MUXA
//         @[INV_MUXA_X,INV_MUXA_Y];
//
//    device INV_MUX ( symbol logsym )  INV_MUXB
//         @[INV_MUXB_X,INV_MUXB_Y];
//
//    device P_MUX ( symbol logsym )  P1_MUX
//         @[P1_MUX_X,P1_MUX_Y];
//
//
//    device PP_MUX ( symbol logsym )  PP1_MUX
//         @[PP1_MUX_X,PP1_MUX_Y];
//
//    device P_MUX ( symbol logsym )  P2_MUX
//         @[P2_MUX_X,P2_MUX_Y];
//
//    device PP_MUX ( symbol logsym )  PP2_MUX
//         @[PP2_MUX_X,PP2_MUX_Y];
//
//    device PO_MUX ( symbol logsym )  PO1
//         @[PO1_X,PO1_Y];
//
//    device POO_MUX ( symbol logsym )  PO2
//         @[PO2_X,PO2_Y];
//
//    device POO_MUX ( symbol logsym )  PO3
//         @[PO3_X,PO3_Y];
//
//    device PCOI_MUX ( symbol logsym )  MUX_A1
//         @[MUX_A1_X,MUX_A1_Y];
//
//    device PCOI_2MUX ( symbol logsym )  MUX_A2
//         @[MUX_A2_X,MUX_A2_Y];
//
//
//    //
//    // All device has been drawn. Now map the graphical object to the corresponding object
//    // in the logic structure netlist
//    //
//    map (
//            <instance APM9A >           => <instance APM9A          of device APM (structure netlist)> ,
//            <instance APM9B>            => <instance APM9B          of device APM (structure netlist)> ,
//            <instance U_X_SIGN_EXT>     => <instance U_X_SIGN_EXT   of device APM (structure netlist)> ,
//            <instance U_ZI>             => <instance U_ZI           of device APM (structure netlist)> ,
//            <instance U_Y_SIGN_EXT>     => <instance U_Y_SIGN_EXT   of device APM (structure netlist)> ,
//            <instance U_Z_SIGN_EXT>     => <instance U_Z_SIGN_EXT   of device APM (structure netlist)> ,
//            <instance U_XO>             => <instance U_XO           of device APM (structure netlist)> ,
//            <instance X0_SEL>           => <instance X0_SEL         of device APM (structure netlist)> ,
//            <instance X0_REG>           => <instance X0_REG         of device APM (structure netlist)> ,
//            <instance U_YI>             => <instance U_YI           of device APM (structure netlist)> ,
//            <instance REG_ZIMUX>        => <instance REG_ZIMUX      of device APM (structure netlist)> ,
//            <instance Y_SIGN_IMUX>      => <instance Y_SIGN_IMUX    of device APM (structure netlist)> ,
//            <instance MUX_1>            => <instance MUX_1          of device APM (structure netlist)> ,
//            <instance MUX_2>            => <instance MUX_2          of device APM (structure netlist)> ,
//            <instance MUX_3>            => <instance MUX_3          of device APM (structure netlist)> ,
//            <instance MUX_4>            => <instance MUX_4          of device APM (structure netlist)> ,
//            <instance MUX_5>            => <instance MUX_5          of device APM (structure netlist)> ,
//            <instance MUX_6>            => <instance MUX_6          of device APM (structure netlist)> ,
//            <instance MUX_7>            => <instance MUX_7          of device APM (structure netlist)> ,
//            <instance MUX_8>            => <instance MUX_8          of device APM (structure netlist)> ,
//            <instance U_MODELXI>        => <instance U_MODELXI      of device APM (structure netlist)> ,
//            <instance U_MODELY0>        => <instance U_MODELY0      of device APM (structure netlist)> ,
//            <instance U_MODELY1>        => <instance U_MODELY1      of device APM (structure netlist)> ,
//            <instance U_MODELY2>        => <instance U_MODELY2      of device APM (structure netlist)> ,
//            <instance U_MODELZ0>        => <instance U_MODELZ0      of device APM (structure netlist)> ,
//            <instance U_MODELZ1>        => <instance U_MODELZ1      of device APM (structure netlist)> ,
//            <instance U_MODELZ2>        => <instance U_MODELZ2      of device APM (structure netlist)> ,
//            <instance U_MODELZ3>        => <instance U_MODELZ3      of device APM (structure netlist)> ,
//            <instance U_XR>             => <instance U_XR           of device APM (structure netlist)> ,
//            <instance U_PREC>           => <instance U_PREC         of device APM (structure netlist)> ,
//            <instance A_MUX>            => <instance A_MUX          of device APM (structure netlist)> ,
//            <instance B_MUX>            => <instance B_MUX          of device APM (structure netlist)> ,
//            <instance MUX_A>            => <instance MUX_A          of device APM (structure netlist)> ,
//            <instance MUX_AB>           => <instance MUX_AB         of device APM (structure netlist)> ,
//            <instance MUX_B>            => <instance MUX_B          of device APM (structure netlist)> ,
//            <instance MUX_CD>           => <instance MUX_CD         of device APM (structure netlist)> ,
//            <instance MUX_C>            => <instance MUX_C          of device APM (structure netlist)> ,
//            <instance MUX_D>            => <instance MUX_D          of device APM (structure netlist)> ,
//            <instance U_PREI>           => <instance U_PREI         of device APM (structure netlist)> ,
//            <instance U_MULT>           => <instance U_MULT         of device APM (structure netlist)> ,
//            <instance U_MI>             => <instance U_MI           of device APM (structure netlist)> ,
//            <instance PAI_AND>          => <instance PAI_AND        of device APM (structure netlist)> ,
//            <instance ADD_XOR>          => <instance ADD_XOR        of device APM (structure netlist)> ,
//            <instance ADD_CIN_SEL>      => <instance ADD_CIN_SEL    of device APM (structure netlist)> ,
//            <instance U_ADD>            => <instance U_ADD          of device APM (structure netlist)> ,
//            <instance U_PI>             => <instance U_PI           of device APM (structure netlist)> ,
//            <instance U_PCOI>           => <instance U_PCOI         of device APM (structure netlist)> ,
//            <instance PRI_MUX>          => <instance PRI_MUX        of device APM (structure netlist)> ,
//            <instance PAI_MUX>          => <instance PAI_MUX        of device APM (structure netlist)> ,
//            <instance PBI_MUX>          => <instance PBI_MUX        of device APM (structure netlist)> ,
//            <instance INV_MUXA>         => <instance INV_MUXA       of device APM (structure netlist)> ,
//            <instance INV_MUXB>         => <instance INV_MUXB       of device APM (structure netlist)> ,
//            <instance P1_MUX>           => <instance P1_MUX         of device APM (structure netlist)> ,
//            <instance PP1_MUX>          => <instance PP1_MUX        of device APM (structure netlist)> ,
//            <instance P2_MUX>           => <instance P2_MUX         of device APM (structure netlist)> ,
//            <instance PP2_MUX>          => <instance PP2_MUX        of device APM (structure netlist)> ,
//            <instance PO1>              => <instance PO1            of device APM (structure netlist)> ,
//            <instance PO2>              => <instance PO2            of device APM (structure netlist)> ,
//            <instance PO3>              => <instance PO3            of device APM (structure netlist)> ,
//            <instance APM_REG_XOSEL>    => <instance APM_REG_XOSEL  of device APM (structure netlist)> ,
//            <instance IRZ_SHFEN>        => <instance IRZ_SHFEN      of device APM (structure netlist)> ,
//            <instance MUX_A1>           => <instance MUX_A1         of device APM (structure netlist)> ,
//            <instance MUX_A2>           => <instance MUX_A2         of device APM (structure netlist)>
//        );
//
//
//
//    //
//    // Layout all ports.
//    //
//    // Since ports drive or are driven by pins of symbol instance, derive the port
//    // location from those pins
//
//    unsigned int PORT_LEFT = 10;
//    unsigned int PORT_BUTTOM = 10;
//    unsigned int PORT_TOP = 580;
//    unsigned int PORT_RIGHT = 780;
//
//    unsigned int pin_offset_X = 0;
//    unsigned int pin_offset_Y = 0;
//
//
//    port CLK     @[PORT_LEFT, 30];
//    port CE_X    @[PORT_LEFT, <pin CE of <instance U_XO>>#-];
//    port RST_X   @[PORT_LEFT, <pin RST of <instance U_XO>>#-];
//
//
//    port XO[0]  @[PORT_RIGHT,<pin O[0] of <instance APM_REG_XOSEL>>#-];
//    port XBO[0] @[PORT_RIGHT,<pin O[0] of <instance IRZ_SHFEN>>#-];
//    port P[23]  @[PORT_RIGHT,<pin O[0] of <instance P1_MUX>>#-];
//    port P[47]  @[PORT_RIGHT,<pin O[0] of <instance P2_MUX>>#-];
//    port PO[0]  @[PORT_RIGHT,<pin O[0] of <instance PO1>>#-];
//    port PCO    @[PORT_RIGHT,<pin O of <instance MUX_A1>>#-];
//
//    port XI[0]  @[PORT_LEFT,<pin I1[0] of <instance X0_SEL>>#-];
//
//    port X[0]   @[PORT_LEFT,<pin I[0] of <instance U_X_SIGN_EXT>>#-];
//
//    port CE_Y   @[PORT_LEFT,<pin CE of <instance U_YI>>#-];
//
//    port RST_Y  @[PORT_LEFT,<pin RST of <instance U_YI>>#-];
//
//    port XBI[0] @[PORT_LEFT,<pin I1[0] of <instance REG_ZIMUX>>#-];
//
//    port CE_Z   @[PORT_LEFT,<pin CE of <instance U_ZI>>#-];
//    port RST_Z  @[PORT_LEFT,<pin RST of <instance U_ZI>>#-];
//
//    port Z[0]   @[PORT_LEFT,<pin I[0] of <instance U_Z_SIGN_EXT>>#-];
//
//    port PI[0]  @[PORT_LEFT,<pin I2[0] of <instance PBI_MUX>>#-];
//
//    port Y[0]   @[PORT_LEFT,<pin I[0] of <instance Y_SIGN_IMUX>>#-];
//
//    port CE_P   @[PORT_LEFT,<pin CE of <instance U_PCOI>>#-];
//
//    port RST_P  @[PORT_LEFT,<pin RST of <instance U_PCOI>>#-];
//
//    port PCI    @[PORT_LEFT,(<pin I0 of <instance ADD_CIN_SEL>>#-)-16];
//
//    port CE_MODEZ       @[PORT_LEFT,(<pin CE of <instance U_MODELZ3>>#-)-10];
//
//    port RST_MODEZ      @[PORT_LEFT,(<pin RST of <instance U_MODELZ3>>#-)-40];
//
//    port MODEZ[3]       @[PORT_LEFT,<pin I of <instance MUX_8>>#-];
//
//    port MODEZ[2]       @[PORT_LEFT,<pin I of <instance MUX_7>>#-];
//
//    port MODEZ[1]       @[PORT_LEFT,<pin I of <instance MUX_6>>#-];
//
//    port MODEZ[0]       @[PORT_LEFT,<pin I of <instance MUX_5>>#-];
//
//    port CE_MODEX       @[PORT_LEFT,<pin CE of <instance U_MODELXI>>#-];
//    port RST_MODEX      @[PORT_LEFT,<pin RST of <instance U_MODELXI>>#-];
//
//    port CE_MODEY       @[PORT_LEFT,(<pin CE of <instance U_MODELY1>>#-)+6];
//    port RST_MODEY      @[PORT_LEFT,(<pin RST of <instance U_MODELY2>>#-)+4];
//
//
//    port CE_PRE         @[PORT_LEFT,<pin CE of <instance U_PREI>>#-];
//    port RST_PRE        @[PORT_LEFT,<pin RST of <instance U_PREI>>#-];
//
//    port CE_M           @[PORT_LEFT,(<pin CE of <instance U_MI>>#-)-14];
//    port RST_M          @[PORT_LEFT,(<pin RST of <instance U_MI>>#-)-12];
//
//    port MODEX          @[PORT_LEFT,(<pin I of <instance MUX_1>>#-)+10];
//
//    port MODEY[0]       @[PORT_LEFT,<pin I of <instance MUX_2>>#-];
//
//    port MODEY[1]       @[PORT_LEFT,<pin I of <instance MUX_3>>#-];
//
//    port MODEY[2]       @[PORT_LEFT,<pin I of <instance MUX_4>>#-];
//
//
//
//   line lnCE_X
//      <port CE_X> -> <pin CE of <instance U_XO>>;
//
//   line lnRST_X
//      <port RST_X> -> <pin RST of <instance U_XO>>;
//
//   line lnXO
//      <pin O[0] of <instance APM_REG_XOSEL>>   ->
//      [(<pin O[0] of <instance APM_REG_XOSEL>>#|)+4,]                                           ->
//      <port XO[0]>,
//
//      [(<pin O[0] of <instance APM_REG_XOSEL>>#|)+4,<pin O[0] of <instance APM_REG_XOSEL>>#-]   ->
//      [,(<pin O[0] of <instance APM_REG_XOSEL>>#-)+10]      ->
//      [(<pin I3[0] of <instance REG_ZIMUX>>#|)-5,]          ->
//      [,<pin I3[0] of <instance REG_ZIMUX>>#-]              ->
//      <pin I3[0] of <instance REG_ZIMUX>>;
//
//   line lnXBO
//      <pin O[0] of <instance IRZ_SHFEN>>   ->
//      <port XBO[0]>;
//
//
//   line lnXI
//      <port XI[0]> -> <pin I1[0] of <instance X0_SEL>>;
//
//   line lnX
//      <port X[0]>  -> <pin I[0] of <instance U_X_SIGN_EXT>>;
//
//
//   line lnCE_Y
//      <port CE_Y> -> <pin CE of <instance U_YI>>;
//
//   line lnRST_Y
//      <port RST_Y> -> <pin RST of <instance U_YI>>;
//
//   line lnXBI
//      <port XBI[0]>                             ->
//      [(<port XBI[0]>#|)+25,]                   ->
//      <pin I1[0] of <instance REG_ZIMUX>>,
//
//      [(<port XBI[0]>#|)+25,<port XBI[0]>#-]    ->
//      [,<pin D[0] of <instance U_XR>>#-]        ->
//      <pin D[0] of <instance U_XR>>;
//
//
//   line lnCE_Z
//      <port CE_Z>                         ->
//      [(<port CE_Z>#|)+30,]               ->
//      <pin CE of <instance U_ZI>>,
//
//      [(<port CE_Z>#|)+30,<port CE_Z>#-]  ->
//      [,<pin CE of <instance U_XR>>#-]    ->
//      <pin CE of <instance U_XR>>;
//
//
//
//   line lnRST_Z
//      <port RST_Z>                          ->
//      [(<port RST_Z>#|)+20,]                ->
//      <pin RST of <instance U_ZI>>,
//
//      [(<port RST_Z>#|)+20,<port RST_Z>#-]  ->
//      [,<pin RST of <instance U_XR>>#-]     ->
//      <pin RST of <instance U_XR>>;
//
//
//   line lnZ
//      <port Z[0]> -> <pin I[0] of <instance U_Z_SIGN_EXT>>;
//
//   line lnY
//      <port Y[0]> -> <pin I[0] of <instance Y_SIGN_IMUX>>;
//
//
//
//   line lnPI
//      <port PI[0]> -> <pin I2[0] of <instance PBI_MUX>>;
//
//
//   line lnXV
//       <pin O[0] of <instance U_X_SIGN_EXT>>                ->
//       [<pin O[0] of <instance U_X_SIGN_EXT>>#| + 5,]       ->
//       [,<pin I0[0] of <instance X0_SEL>>#-]                ->
//       <pin I0[0] of <instance X0_SEL>>;
//
//   line lnYV
//       <pin O[0] of <instance U_Y_SIGN_EXT>>               ->
//       [<pin O[0] of <instance U_Y_SIGN_EXT>>#| + 5,]      ->
//       [,<pin D[0] of <instance U_YI>>#-]                  ->
//       <pin D[0] of <instance U_YI>>;
//
//   line lnYSIGN
//       <pin O[0] of <instance Y_SIGN_IMUX>>              ->
//       <pin I[0] of <instance U_Y_SIGN_EXT>>;
//
//   line lnXBR
//       <pin Q[0] of <instance U_XR>>               ->
//       [<pin Q[0] of <instance U_XR>>#| + 7,]      ->
//       [,<pin I2[0] of <instance REG_ZIMUX>>#-]    ->
//       <pin I2[0] of <instance REG_ZIMUX>>;
//
//
//   line lnZI
//      <pin Q[0] of <instance U_ZI>>            ->
//      [(<pin Q[0] of <instance U_ZI>>#|)+8,]   ->
//      [,<pin I1[0] of <instance PBI_MUX>>#-]   ->
//      <pin I1[0] of <instance PBI_MUX>>,
//
//      [(<pin Q[0] of <instance U_ZI>>#|)+8,<pin Q[0] of <instance U_ZI>>#-]       ->
//      [,<pin I0[0] of <instance REG_ZIMUX>>#-]                                    ->
//      <pin I0[0] of <instance REG_ZIMUX>>;
//
//
//   line lnNXBI
//       <pin O[0] of <instance REG_ZIMUX>>              ->
//       [(<pin O[0] of <instance REG_ZIMUX>>#|)+4,]     ->
//       <pin I[0] of <instance B_MUX>>,
//
//       [(<pin O[0] of <instance REG_ZIMUX>>#|)+4,<pin O[0] of <instance REG_ZIMUX>>#-]    ->
//       [,<pin I[0] of <instance IRZ_SHFEN>>#-]                                            ->
//       <pin I[0] of <instance IRZ_SHFEN>>;
//
//
//   line lnYI
//       <pin Q[0] of <instance U_YI>>              ->
//       [(<pin Q[0] of <instance U_YI>>#|)+2,]     ->
//       [,<pin I[0] of <instance MUX_C>>#-]        ->
//       <pin I[0] of <instance MUX_C>>,
//
//       [(<pin Q[0] of <instance U_YI>>#|)+2,<pin I[0] of <instance MUX_C>>#-]     ->
//       [,<pin I[0] of <instance MUX_D>>#-]                                        ->
//       <pin I[0] of <instance MUX_D>>;
//
//
//   line lnX0SEL
//       <pin O[0] of <instance X0_SEL>>              ->
//       [(<pin O[0] of <instance X0_SEL>>#|)+4,]     ->
//       [,<pin D[0] of <instance U_XO>>#-]           ->
//       <pin D[0] of <instance U_XO>>,
//
//       [(<pin O[0] of <instance X0_SEL>>#|)+4,<pin D[0] of <instance U_XO>>#-]     ->
//       [,<pin I0[0] of <instance X0_REG>>#-]                                       ->
//       <pin I0[0] of <instance X0_REG>>;
//
//
//   line lnPRI
//       <pin O[0] of <instance PRI_MUX>>              ->
//       [(<pin O[0] of <instance PRI_MUX>>#|)+7,]     ->
//       [,<pin I0[0] of <instance PAI_AND>>#-]        ->
//       <pin I0[0] of <instance PAI_AND>>,
//
//       [(<pin O[0] of <instance PRI_MUX>>#|)+7,<pin I0[0] of <instance PAI_AND>>#-]     ->
//       [,<pin I0[0] of <instance PBI_MUX>>#-]                                           ->
//       <pin I0[0] of <instance PBI_MUX>>;
//
//
//   line lnNPI
//       <pin Q[0] of <instance U_PI>>                 ->
//       [(<pin Q[0] of <instance U_PI>>#|)+5,]        ->
//       [,<pin I0[0] of <instance PP2_MUX>>#-]        ->
//       <pin I0[0] of <instance PP2_MUX>>,
//
//       [(<pin Q[0] of <instance U_PI>>#|)+5,<pin I0[0] of <instance PP2_MUX>>#-]     ->
//       [,<pin I0[0] of <instance PP1_MUX>>#-]                                        ->
//       <pin I0[0] of <instance PP1_MUX>>;
//
//
//   line lnPR
//       <pin QREG[0] of <instance U_PI>>                 ->
//       [(<pin QREG[0] of <instance U_PI>>#|)+10,]       ->
//       [,<pin I0[0] of <instance PO3>>#-]               ->
//       <pin I0[0] of <instance PO3>>,
//
//       [(<pin QREG[0] of <instance U_PI>>#|)+10,<pin QREG[0] of <instance U_PI>>#-]     ->
//       [,<pin I[0] of <instance PRI_MUX>>#-]                                            ->
//       <pin I[0] of <instance PRI_MUX>>;
//
//
//    line lnPC
//       <pin S[0] of <instance U_ADD>>                 ->
//       [(<pin S[0] of <instance U_ADD>>#|)+5,]        ->
//       [,<pin D[0] of <instance U_PI>>#-]             ->
//       <pin D[0] of <instance U_PI>>,
//
//       [(<pin S[0] of <instance U_ADD>>#|)+5,<pin S[0] of <instance U_ADD>>#-]     ->
//       [,<pin I1[0] of <instance PO3>>#-]                                          ->
//       <pin I1[0] of <instance PO3>>;
//
//    line lnCE_P
//       <port CE_P>                                 ->
//       [(<pin CE of <instance U_PI>>#|)-5,]        ->
//       <pin CE of <instance U_PCOI>>,
//
//       [(<pin CE of <instance U_PI>>#|)-5,<port CE_P>#-]     ->
//       [,<pin CE of <instance U_PI>>#-]                      ->
//       <pin CE of <instance U_PI>>;
//
//    line lnRST_P
//       <port RST_P>                                  ->
//       [(<pin RST of <instance U_PI>>#|)-10,]        ->
//       <pin RST of <instance U_PCOI>>,
//
//       [(<pin RST of <instance U_PI>>#|)-10,<port RST_P>#-]     ->
//       [,<pin RST of <instance U_PI>>#-]                        ->
//       <pin RST of <instance U_PI>>;
//
//    line lnPA
//       <pin O[0] of <instance INV_MUXA>>                 ->
//       [(<pin O[0] of <instance INV_MUXA>>#|)+5,]        ->
//       [,<pin A[0] of <instance U_ADD>>#-]               ->
//       <pin A[0] of <instance U_ADD>>;
//
//    line lnPB
//       <pin O[0] of <instance INV_MUXB>>                 ->
//       [(<pin O[0] of <instance INV_MUXB>>#|)+5,]        ->
//       [,<pin B[0] of <instance U_ADD>>#-]               ->
//       <pin B[0] of <instance U_ADD>>;
//
//    line lnCINSEL
//       <pin O of <instance ADD_CIN_SEL>>                   ->
//       <pin CIN of <instance U_ADD>>;
//
//    line lnPCI
//       <port PCI>                                         ->
//       [(<pin I0 of <instance ADD_CIN_SEL>>#|)-5,]        ->
//       [,<pin I0 of <instance ADD_CIN_SEL>>#-]            ->
//       <pin I0 of <instance ADD_CIN_SEL>>;
//
//    line lnADD_XOR
//       <pin O of <instance ADD_XOR>>                   ->
//       <pin I1 of <instance ADD_CIN_SEL>>;
//
//
//    line lnMODEZI3
//       <pin Q[0] of <instance U_MODELZ3>>                  ->
//       [(<pin Q[0] of <instance U_MODELZ3>>#|)+10,]        ->
//       [,<pin I1 of <instance ADD_XOR>>#-]                 ->
//       <pin I1 of <instance ADD_XOR>>,
//
//       [(<pin Q[0] of <instance U_MODELZ3>>#|)+10,<pin I1 of <instance ADD_XOR>>#-]     ->
//       [,<pin SEL of <instance INV_MUXB>>#-]                                            ->
//       <pin SEL of <instance INV_MUXB>>;
//
//    line MODEZV3
//       <pin O of <instance MUX_8>>                   ->
//       <pin D[0] of <instance U_MODELZ3>>;
//
//    line MODEZV2
//       <pin O of <instance MUX_7>>                   ->
//       <pin D[0] of <instance U_MODELZ2>>;
//
//    line MODEZV1
//       <pin O of <instance MUX_6>>                   ->
//       <pin D[0] of <instance U_MODELZ1>>;
//
//    line MODEZV0
//       <pin O of <instance MUX_5>>                   ->
//       <pin D[0] of <instance U_MODELZ0>>;
//
//
//
//    line lnCE_MODEZ
//       <port CE_MODEZ>                                                ->
//       [(<pin CE of <instance U_MODELZ3>>#|)-4,]                      ->
//       [,<pin CE of <instance U_MODELZ3>>#-]                          ->
//       <pin CE of <instance U_MODELZ3>>,
//
//       [(<pin CE of <instance U_MODELZ3>>#|)-4,<port CE_MODEZ>#-]     ->
//       [,<pin CE of <instance U_MODELZ2>>#-]                          ->
//       <pin CE of <instance U_MODELZ2>>,
//
//       [(<pin CE of <instance U_MODELZ3>>#|)-4,<pin CE of <instance U_MODELZ2>>#-]     ->
//       [,<pin CE of <instance U_MODELZ1>>#-]                                           ->
//       <pin CE of <instance U_MODELZ1>>,
//
//       [(<pin CE of <instance U_MODELZ3>>#|)-4,<pin CE of <instance U_MODELZ1>>#-]     ->
//       [,<pin CE of <instance U_MODELZ0>>#-]                                           ->
//       <pin CE of <instance U_MODELZ0>>;
//
//
//    line lnRST_MODEZ
//       <port RST_MODEZ>                                                 ->
//       [(<pin RST of <instance U_MODELZ3>>#|)-8,]                       ->
//       [,<pin RST of <instance U_MODELZ3>>#-]                           ->
//       <pin RST of <instance U_MODELZ3>>,
//
//       [(<pin RST of <instance U_MODELZ3>>#|)-8,<port RST_MODEZ>#-]     ->
//       [,<pin RST of <instance U_MODELZ2>>#-]                           ->
//       <pin RST of <instance U_MODELZ2>>,
//
//       [(<pin RST of <instance U_MODELZ3>>#|)-8,<pin RST of <instance U_MODELZ2>>#-]       ->
//       [,<pin RST of <instance U_MODELZ1>>#-]                                              ->
//       <pin RST of <instance U_MODELZ1>>,
//
//       [(<pin RST of <instance U_MODELZ3>>#|)-8,<pin RST of <instance U_MODELZ1>>#-]       ->
//       [,<pin RST of <instance U_MODELZ0>>#-]                                              ->
//       <pin RST of <instance U_MODELZ0>>;
//
//
//    line lnCE_MODEY
//       <port CE_MODEY>                                                ->
//       [(<pin CE of <instance U_MODELY1>>#|)-4,]                      ->
//       [,<pin CE of <instance U_MODELY1>>#-]                          ->
//       <pin CE of <instance U_MODELY1>>,
//
//       [(<pin CE of <instance U_MODELY1>>#|)-4,<port CE_MODEY>#-]     ->
//       [,<pin CE of <instance U_MODELY2>>#-]                          ->
//       <pin CE of <instance U_MODELY2>>,
//
//       [(<pin CE of <instance U_MODELY1>>#|)-4,<pin CE of <instance U_MODELY1>>#-]     ->
//       [,<pin CE of <instance U_MODELY0>>#-]                                           ->
//       <pin CE of <instance U_MODELY0>>;
//
//
//    line lnRST_MODEY
//       <port RST_MODEY>                                                 ->
//       [(<pin RST of <instance U_MODELY2>>#|)-10,]                      ->
//       [,<pin RST of <instance U_MODELY2>>#-]                           ->
//       <pin RST of <instance U_MODELY2>>,
//
//       [(<pin RST of <instance U_MODELY2>>#|)-10,<pin RST of <instance U_MODELY2>>#-]     ->
//       [,<pin RST of <instance U_MODELY1>>#-]                                             ->
//       <pin RST of <instance U_MODELY1>>,
//
//       [(<pin RST of <instance U_MODELY1>>#|)-10,<pin RST of <instance U_MODELY1>>#-]       ->
//       [,<pin RST of <instance U_MODELY0>>#-]                                               ->
//       <pin RST of <instance U_MODELY0>>;
//
//
//
//
//    line lnMODEZ3
//       <port MODEZ[3]>  ->
//       <pin I of <instance MUX_8>>;
//
//    line lnMODEZ2
//       <port MODEZ[2]>  ->
//       <pin I of <instance MUX_7>>;
//
//    line lnMODEZ1
//       <port MODEZ[1]>  ->
//       <pin I of <instance MUX_6>>;
//
//    line lnMODEZ0
//       <port MODEZ[0]>  ->
//       <pin I of <instance MUX_5>>;
//
//
//
//    line lnMODEY2
//       <port MODEY[2]>  ->
//       <pin I of <instance MUX_4>>;
//
//    line lnMODEY1
//       <port MODEY[1]>  ->
//       <pin I of <instance MUX_3>>;
//
//    line lnMODEY0
//       <port MODEY[0]>  ->
//       <pin I of <instance MUX_2>>;
//
//
//
//    line lnPBI
//       <pin O[0] of <instance PBI_MUX>>                     ->
//       [(<pin O[0] of <instance PBI_MUX>>#|)+5,]            ->
//       [,(<pin I[0] of <instance INV_MUXA>>#-)-10]          ->
//       [(<pin I[0] of <instance INV_MUXA>>#|)-5,]           ->
//       [,<pin I[0] of <instance INV_MUXB>>#-]               ->
//       <pin I[0] of <instance INV_MUXB>>;
//
//    line lnXA
//       <pin O[0] of <instance PP1_MUX>>                     ->
//       <pin I[0] of <instance P1_MUX>>;
//
//    line lnXB
//       <pin O[0] of <instance PP2_MUX>>                     ->
//       <pin I[0] of <instance P2_MUX>>;
//
//    line lnP_0_23
//       <pin O[0] of <instance P1_MUX>>                      ->
//       <port P[23]>;
//
//    line lnP_24_47
//       <pin O[0] of <instance P2_MUX>>                      ->
//       <port P[47]>;
//
//    line lnXA2
//       <pin O[0] of <instance PO3>>                       ->
//       <pin I0[0] of <instance PO2>>;
//
//    line lnXA1
//       <pin O[0] of <instance PO2>>                       ->
//       <pin I[0] of <instance PO1>>;
//
//    line lnPO
//       <pin O[0] of <instance PO1>>                       ->
//       <port PO[0]>;
//
//
//    line lnB
//       <pin O[0] of <instance B_MUX>>                     ->
//       [(<pin O[0] of <instance B_MUX>>#|)+5,]            ->
//       [,<pin B[0] of <instance U_PREC>>#-]               ->
//       <pin B[0] of <instance U_PREC>>;
//
//    line lnA
//       <pin O[0] of <instance A_MUX>>                     ->
//       [(<pin O[0] of <instance A_MUX>>#|)+5,]            ->
//       [,<pin A[0] of <instance U_PREC>>#-]               ->
//       <pin A[0] of <instance U_PREC>>;
//
//    line lnMODEXI
//       <pin Q of <instance U_MODELXI>>                     ->
//       [(<pin AS of <instance U_PREC>>#|)-5,]              ->
//       [,<pin AS of <instance U_PREC>>#-]                  ->
//       <pin AS of <instance U_PREC>>;
//
//    line lnPREC
//       <pin S[0] of <instance U_PREC>>                     ->
//       [(<pin D[0] of <instance U_PREI>>#|)-5,]            ->
//       [,<pin D[0] of <instance U_PREI>>#-]                ->
//       <pin D[0] of <instance U_PREI>>;
//
//    line lnMODEXV
//       <pin O of <instance MUX_1>>                         ->
//       [(<pin D of <instance U_MODELXI>>#|)-6,]            ->
//       [,<pin D of <instance U_MODELXI>>#-]                ->
//       <pin D of <instance U_MODELXI>>;
//
//    line lnCE_MODEX
//       <port CE_MODEX>                                     ->
//       <pin CE of <instance U_MODELXI>>;
//
//    line lnRST_MODEX
//       <port RST_MODEX>                                     ->
//       <pin RST of <instance U_MODELXI>>;
//
//    line lnCE_PRE
//       <port CE_PRE>                                     ->
//       <pin CE of <instance U_PREI>>;
//
//    line lnRST_PRE
//       <port RST_PRE>                                     ->
//       <pin RST of <instance U_PREI>>;
//
//    line lnCE_M
//       <port CE_M>                                     ->
//       [(<pin CE of <instance U_MI>>#|)-2,]            ->
//       [,<pin CE of <instance U_MI>>#-]                ->
//       <pin CE of <instance U_MI>>;
//
//    line lnRST_M
//       <port RST_M>                                     ->
//       [(<pin RST of <instance U_MI>>#|)-6,]            ->
//       [,<pin RST of <instance U_MI>>#-]                ->
//       <pin RST of <instance U_MI>>;
//
//
//
//    line lnMODEX
//       <port MODEX>                                     ->
//       [(<pin I of <instance MUX_1>>#|)-5,]             ->
//       [,<pin I of <instance MUX_1>>#-]                 ->
//       <pin I of <instance MUX_1>>;
//
//    line lnX1
//       <pin QREG[0] of <instance U_XO>>                     ->
//       [(<pin I1[0] of <instance X0_REG>>#|)-4,]            ->
//       [,<pin I1[0] of <instance X0_REG>>#-]                ->
//       <pin I1[0] of <instance X0_REG>>;
//
//
//    line lnMC
//       <pin P[0] of <instance U_MULT>>                   ->
//       [(<pin D[0] of <instance U_MI>>#|)-4,]            ->
//       [,<pin D[0] of <instance U_MI>>#-]                ->
//       <pin D[0] of <instance U_MI>>;
//
//    line lnMI
//       <pin Q[0] of <instance U_MI>>                     ->
//       [(<pin Q[0] of <instance U_MI>>#|)+4,]            ->
//       [,<pin I0[0] of <instance PAI_MUX>>#-]            ->
//       <pin I0[0] of <instance PAI_MUX>>,
//
//       [(<pin Q[0] of <instance U_MI>>#|)+4,<pin Q[0] of <instance U_MI>>#-]        ->
//       [,(<pin I1[0] of <instance PO2>>#-)-10]                ->
//       [(<pin I1[0] of <instance PO2>>#|)-5,]                 ->
//        [,<pin I1[0] of <instance PO2>>#-]                    ->
//       <pin I1[0] of <instance PO2>>;
//
//    line lnAND_OUT
//       <pin O[0] of <instance PAI_AND>>                      ->
//       [(<pin I1[1] of <instance PAI_MUX>>#|)-4,]            ->
//       [,<pin I1[1] of <instance PAI_MUX>>#-]                ->
//       <pin I1[1] of <instance PAI_MUX>>;
//
//    line lnPAI
//       <pin O[0] of <instance PAI_MUX>>                      ->
//       [(<pin O[0] of <instance PAI_MUX>>#|)+4,]             ->
//       [,(<pin I[0] of <instance INV_MUXA>>#-)-15]           ->
//       [(<pin I[0] of <instance INV_MUXA>>#|)-2,]            ->
//       [,<pin I[0] of <instance INV_MUXA>>#-]                ->
//       <pin I[0] of <instance INV_MUXA>>;
//
//
//   line lnXAA1
//       <pin O of <instance MUX_A2>>                          ->
//       <pin I of <instance MUX_A1>>;
//
//
//   line lnPCO
//       <pin O of <instance MUX_A1>>                          ->
//       <port PCO>;
//
//   line lnMODEZI_0_2
//       <pin Q[0] of <instance U_MODELZ2>>                    ->
//       [(<pin Q[0] of <instance U_MODELZ2>>#|)+4,]           ->
//       [(<pin I3[0] of <instance PBI_MUX>>#|)-4,]            ->
//       [,<pin I3[0] of <instance PBI_MUX>>#-]                ->
//       <pin I3[0] of <instance PBI_MUX>>,
//
//
//       [(<pin Q[0] of <instance U_MODELZ2>>#|)+4,<pin Q[0] of <instance U_MODELZ2>>#-]       ->
//       [,<pin Q[0] of <instance U_MODELZ1>>#-]                                               ->
//       <pin Q[0] of <instance U_MODELZ1>>,
//
//       [(<pin Q[0] of <instance U_MODELZ2>>#|)+4,<pin Q[0] of <instance U_MODELZ1>>#-]     ->
//       [,<pin Q[0] of <instance U_MODELZ0>>#-]                                             ->
//       <pin Q[0] of <instance U_MODELZ0>>;
//
//
//   line lnPCOC
//       <pin CO of <instance U_ADD>>                    ->
//       [(<pin CO of <instance U_ADD>>#|)+2,]           ->
//       [,<pin D of <instance U_PCOI>>#-]               ->
//       <pin D of <instance U_PCOI>>,
//
//       [(<pin CO of <instance U_ADD>>#|)+2,<pin D of <instance U_PCOI>>#-]    ->
//       [,(<pin I1 of <instance MUX_A2>>#-)+10]                                ->
//       [(<pin I1 of <instance MUX_A2>>#|)-2,]                                 ->
//       [,<pin I1 of <instance MUX_A2>>#-]                                     ->
//       <pin I1 of <instance MUX_A2>>;
//
//   line lnPCOR
//       <pin QREG of <instance U_PCOI>>                   ->
//       <pin I0 of <instance MUX_A2>>;
//
//
//   line lnMULT_INB
//       <pin O[0] of <instance MUX_C>>                    ->
//       [(<pin O[0] of <instance MUX_C>>#|)+4,]           ->
//       [(<pin Y[0] of <instance U_MULT>>#|)-4,]          ->
//       [,<pin Y[0] of <instance U_MULT>>#-]              ->
//       <pin Y[0] of <instance U_MULT>>,
//
//
//       [(<pin O[0] of <instance MUX_C>>#|)+4,<pin O[0] of <instance MUX_C>>#-]    ->
//       [,<pin O[0] of <instance MUX_D>>#-]                                        ->
//       <pin O[0] of <instance MUX_D>>;
//
//
//   line lnZV
//       <pin O[0] of <instance U_Z_SIGN_EXT>>             ->
//       [(<pin D[0] of <instance U_ZI>>#|)-4,]            ->
//       [,<pin D[0] of <instance U_ZI>>#-]                ->
//       <pin D[0] of <instance U_ZI>>;
//
//
//   line lnSH_XO
//       <pin Q[0] of <instance U_XO>>                              ->
//       [(<pin I[0] of <instance APM_REG_XOSEL>>#|)-4,]            ->
//       [,<pin I[0] of <instance APM_REG_XOSEL>>#-]                ->
//       <pin I[0] of <instance APM_REG_XOSEL>>;
//
//   line lnMODEYV_0
//       <pin O of <instance MUX_2>>                            ->
//       <pin D[0] of <instance U_MODELY0>>;
//
//   line lnMODEYV_1
//       <pin O of <instance MUX_3>>                            ->
//       <pin D[0] of <instance U_MODELY1>>;
//
//
//   line lnMODEYV_2
//       <pin O of <instance MUX_4>>                            ->
//       <pin D[0] of <instance U_MODELY2>>;
//
//   line lnMODEYI_0
//       <pin Q[0] of <instance U_MODELY0>>                 ->
//       [(<pin I1 of <instance PAI_AND>>#|)-4,]            ->
//       [,<pin I1 of <instance PAI_AND>>#-]                ->
//       <pin I1 of <instance PAI_AND>>;
//
//   line lnMODEYI_1
//       <pin Q[0] of <instance U_MODELY1>>                ->
//       [(<pin S of <instance PAI_MUX>>#|)-8,]            ->
//       [,<pin S of <instance PAI_MUX>>#-]                ->
//       <pin S of <instance PAI_MUX>>;
//
//   line lnMODEYI_2
//       <pin Q[0] of <instance U_MODELY2>>                      ->
//       [(<pin Q[0] of <instance U_MODELY2>>#|)+4,]             ->
//       [,(<pin SEL of <instance INV_MUXA>>#-)-25]              ->
//       [(<pin SEL of <instance INV_MUXA>>#|)-10,]              ->
//       [,<pin SEL of <instance INV_MUXA>>#-]                   ->
//       <pin SEL of <instance INV_MUXA>>,
//
//       [(<pin SEL of <instance INV_MUXA>>#|)-10,(<pin SEL of <instance INV_MUXA>>#-)-25]       ->
//       [(<pin I0 of <instance ADD_XOR>>#|)-4,]                                                 ->
//       [,<pin I0 of <instance ADD_XOR>>#-]                                                     ->
//       <pin I0 of <instance ADD_XOR>>;
//
//
//
//   line lnPREI
//       <pin Q[0] of <instance U_PREI>>                    ->
//       [(<pin Q[0] of <instance U_PREI>>#|)+4,]           ->
//       [,<pin I1[0] of <instance MUX_AB>>#-]              ->
//       <pin I1[0] of <instance MUX_AB>>,
//
//
//       [(<pin Q[0] of <instance U_PREI>>#|)+4,<pin I1[0] of <instance MUX_AB>>#-]      ->
//       [,<pin I1[0] of <instance MUX_CD>>#-]                                           ->
//       <pin I1[0] of <instance MUX_CD>>;
//
//   line lnNXI
//       <pin O[0] of <instance X0_REG>>                    ->
//       [(<pin I[0] of <instance A_MUX>>#|)-4,]            ->
//       [,<pin I0[0] of <instance MUX_CD>>#-]              ->
//       <pin I0[0] of <instance MUX_CD>>,
//
//
//       [(<pin I[0] of <instance A_MUX>>#|)-4,<pin I0[0] of <instance MUX_CD>>#-]     ->
//       [,<pin I0[0] of <instance MUX_AB>>#-]                                         ->
//       <pin I0[0] of <instance MUX_AB>>,
//
//       [(<pin I[0] of <instance A_MUX>>#|)-4,<pin I0[0] of <instance MUX_AB>>#-]     ->
//       [,<pin I[0] of <instance A_MUX>>#-]                                           ->
//       <pin I[0] of <instance A_MUX>>;
//
//   line lnINAL
//       <pin O[0] of <instance MUX_AB>>                            ->
//       <pin I[0] of <instance MUX_A>>;
//
//   line lnINAT
//       <pin O[0] of <instance MUX_CD>>                            ->
//       <pin I[0] of <instance MUX_B>>;
//
//   line lnMULT_INA
//       <pin O[0] of <instance MUX_B>>                    ->
//       [(<pin O[0] of <instance MUX_B>>#|)+4,]           ->
//       [,<pin X[0] of <instance U_MULT>>#-]              ->
//       <pin X[0] of <instance U_MULT>>,
//
//       [(<pin O[0] of <instance MUX_B>>#|)+4,<pin O[0] of <instance MUX_B>>#-]     ->
//       [,<pin O[0] of <instance MUX_A>>#-]                                         ->
//       <pin O[0] of <instance MUX_A>>;
//
//
//   line lnCLK
//       <port CLK>                                         ->
//       [(<pin CLK of <instance U_MODELZ0>>#|)-20,]        ->
//       [,<pin CLK of <instance U_MODELZ0>>#-]             ->
//       <pin CLK of <instance U_MODELZ0>>,
//
//       [(<pin CLK of <instance U_MODELZ0>>#|)-20,<pin CLK of <instance U_MODELZ0>>#-]        ->
//       [,<pin CLK of <instance U_MODELZ1>>#-]                                                ->
//       <pin CLK of <instance U_MODELZ1>>,
//
//       [(<pin CLK of <instance U_MODELZ0>>#|)-20,<pin CLK of <instance U_MODELZ1>>#-]        ->
//       [,<pin CLK of <instance U_MODELZ2>>#-]                                                ->
//       <pin CLK of <instance U_MODELZ2>>,
//
//       [(<pin CLK of <instance U_MODELZ0>>#|)-20,<pin CLK of <instance U_MODELZ2>>#-]        ->
//       [,<pin CLK of <instance U_MODELZ3>>#-]                                                ->
//       <pin CLK of <instance U_MODELZ3>>,
//
//       [(<pin CLK of <instance U_MODELZ0>>#|)-20,<port CLK>#-]        ->
//       [(<pin CLK of <instance U_XR>>#-)-10,]                         ->
//       [,<pin CLK of <instance U_XR>>#-]                              ->
//       <pin CLK of <instance U_XR>>,
//
//       [(<pin CLK of <instance U_XR>>#-)-10,<port CLK>#-]        ->
//       [(<pin CLK of <instance U_ZI>>#|)-10,]                    ->
//       [,<pin CLK of <instance U_ZI>>#-]                         ->
//       <pin CLK of <instance U_ZI>>,
//
//       [(<pin CLK of <instance U_ZI>>#|)-10,<pin CLK of <instance U_ZI>>#-]        ->
//       [,<pin CLK of <instance U_YI>>#-]                                           ->
//       <pin CLK of <instance U_YI>>,
//
//       [(<pin CLK of <instance U_XR>>#-)-10,<port CLK>#-]        ->
//       [(<pin CLK of <instance U_XO>>#|)-20,]                    ->
//       [,<pin CLK of <instance U_XO>>#-]                         ->
//       <pin CLK of <instance U_XO>>,
//
//       [(<pin CLK of <instance U_XO>>#|)-20,<pin CLK of <instance U_XO>>#-]        ->
//       [,<pin CLK of <instance U_MODELY0>>#-]                                      ->
//       <pin CLK of <instance U_MODELY0>>,
//
//        [(<pin CLK of <instance U_XO>>#|)-20,<pin CLK of <instance U_MODELY0>>#-]        ->
//       [,<pin CLK of <instance U_MODELY1>>#-]                                            ->
//       <pin CLK of <instance U_MODELY1>>,
//
//        [(<pin CLK of <instance U_XO>>#|)-20,<pin CLK of <instance U_MODELY1>>#-]        ->
//       [,<pin CLK of <instance U_MODELY2>>#-]                                            ->
//       <pin CLK of <instance U_MODELY2>>,
//
//       [(<pin CLK of <instance U_XO>>#|)-20,<port CLK>#-]             ->
//       [(<pin CLK of <instance U_MODELXI>>#|)-20,]                    ->
//       [,<pin CLK of <instance U_MODELXI>>#-]                         ->
//       <pin CLK of <instance U_MODELXI>>,
//
//       [(<pin CLK of <instance U_MODELXI>>#|)-20,<port CLK>#-]   ->
//       [(<pin CLK of <instance U_PI>>#|)-20,]                    ->
//       [,<pin CLK of <instance U_PI>>#-]                         ->
//       <pin CLK of <instance U_PI>>,
//
//       [(<pin CLK of <instance U_PI>>#|)-20,<port CLK>#-]          ->
//       [(<pin CLK of <instance U_PREI>>#|)-15,]                    ->
//       [,<pin CLK of <instance U_PREI>>#-]                         ->
//       <pin CLK of <instance U_PREI>>,
//
//       [(<pin CLK of <instance U_PREI>>#|)-15,<pin CLK of <instance U_PREI>>#-]        ->
//       [,<pin CLK of <instance U_PCOI>>#-]                                             ->
//       <pin CLK of <instance U_PCOI>>,
//
//       [(<pin CLK of <instance U_PREI>>#|)-15,<port CLK>#-]      ->
//       [(<pin CLK of <instance U_MI>>#|)-40,]                    ->
//       [,<pin CLK of <instance U_MI>>#-]                         ->
//       <pin CLK of <instance U_MI>>;
//
//
//    //
//    // Map lines to nets in the logic counterpart
//    //
//    map (
//            <line lnCLK>         => <wire ntCLK          of device APM (structure netlist)> ,
//            <line lnMODEXV>      => <wire ntMODEXV       of device APM (structure netlist)> ,
//            <line lnMODEXI>      => <wire ntMODEXI       of device APM (structure netlist)> ,
//            <line lnXAA1>        => <wire ntXAA1         of device APM (structure netlist)> ,
//            <line lnPCOR>        => <wire ntPCOR         of device APM (structure netlist)> ,
//            <line lnPCOC>        => <wire ntPCOC         of device APM (structure netlist)> ,
//            <line lnPCI>         => <wire ntPCI          of device APM (structure netlist)> ,
//            <line lnMODEX>       => <wire ntMODEX        of device APM (structure netlist)> ,
//            <line lnRST_X>       => <wire ntRST_X        of device APM (structure netlist)> ,
//            <line lnCE_X>        => <wire ntCE_X         of device APM (structure netlist)> ,
//            <line lnRST_Y>       => <wire ntRST_Y        of device APM (structure netlist)> ,
//            <line lnCE_Y>        => <wire ntCE_Y         of device APM (structure netlist)> ,
//            <line lnRST_Z>       => <wire ntRST_Z        of device APM (structure netlist)> ,
//            <line lnCE_Z>        => <wire ntCE_Z         of device APM (structure netlist)> ,
//            <line lnRST_PRE>     => <wire ntRST_PRE      of device APM (structure netlist)> ,
//            <line lnCE_PRE>      => <wire ntCE_PRE       of device APM (structure netlist)> ,
//            <line lnRST_M>       => <wire ntRST_M        of device APM (structure netlist)> ,
//            <line lnCE_M>        => <wire ntCE_M         of device APM (structure netlist)> ,
//            <line lnRST_P>       => <wire ntRST_P        of device APM (structure netlist)> ,
//            <line lnCE_P>        => <wire ntCE_P         of device APM (structure netlist)> ,
//            <line lnRST_MODEX>   => <wire ntRST_MODEX    of device APM (structure netlist)> ,
//            <line lnCE_MODEX>    => <wire ntCE_MODEX     of device APM (structure netlist)> ,
//            <line lnCE_MODEY>    => <wire ntCE_MODEY     of device APM (structure netlist)> ,
//            <line lnRST_MODEY>   => <wire ntRST_MODEY    of device APM (structure netlist)> ,
//            <line lnRST_MODEZ>   => <wire ntRST_MODEZ    of device APM (structure netlist)> ,
//            <line lnCE_MODEZ>    => <wire ntCE_MODEZ     of device APM (structure netlist)> ,
//            <line lnADD_XOR>     => <wire ntADD_XOR      of device APM (structure netlist)>
//
//      );
//
//
//
//} // end schematic schm of APM





/*******************************************************************************

  Device    [APM]

  Author    [hejie]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of APM // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 140 # 320*3 );

    shape
    [ 0, 0 ]  ->  [ , 320*3 ]
              ->  [ 140, ]
              ->  [ , 0 ]
              ->  [ 0, ];


    "APM" @ [70,75*6];

    // Draw extra lines for clock ports
    line ck_A_arrow [0, 30+20] -> [20, 30] -> [0, 30-20];

}; // end of symbol fpsym of APM

/*******************************************************************************

  Device    [APM]

  Author    [hejie]

  Abstract  [The floorplan view for APM. This schematic view is solely used in
             floorplan editor]

  Revision History:

********************************************************************************/
floorplan
schematic floorplan_view of APM // pragma PAP_ARC_SHOW_BOUNDING_BOX
{
    // The bounding box
    generate ( 140 # 300*3 );

    //
    // Layout symbols that will be shown in the floorplan view
    // 
    device DUM_INST ( symbol fpsym_a ) APM9A
        @[3*8,60];
        
    device DUM_INST ( symbol fpsym_c ) APM9B
        @[3*8, 300 +180];              
                        

    map 
    (
        <instance APM9A>        => <instance APM9A       of device APM (structure fp_struct)> ,
        <instance APM9B>        => <instance APM9B       of device APM (structure fp_struct)>                      
    );
}; // end of schematic floorplan_view of APM

