
BachelorImproved1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00013368  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08013368  0c013368  0001b368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000005f8  08013378  0c013378  0001b378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00028000  2**0
                  ALLOC
  4 .data         00000908  20000000  0c013970  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00001714  20000908  0c014278  00020908  2**3
                  ALLOC
  6 .debug_aranges 00000a88  00000000  00000000  00020908  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000e014  00000000  00000000  00021390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002668  00000000  00000000  0002f3a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000eae9  00000000  00000000  00031a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000298c  00000000  00000000  000404f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009c17f  00000000  00000000  00042e84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003316  00000000  00000000  000df003  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000898  00000000  00000000  000e2320  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000e5a  00000000  00000000  000e2bb8  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001bf14  00000000  00000000  000e3a12  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 cd 69 00 08 cf 69 00 08     .........i...i..
 8000010:	d1 69 00 08 d3 69 00 08 d5 69 00 08 00 00 00 00     .i...i...i......
	...
 800002c:	d7 69 00 08 d9 69 00 08 00 00 00 00 db 69 00 08     .i...i.......i..
 800003c:	e5 84 00 08 df 69 00 08 e1 69 00 08 e3 69 00 08     .....i...i...i..
 800004c:	e5 69 00 08 e7 69 00 08 e9 69 00 08 eb 69 00 08     .i...i...i...i..
 800005c:	ed 69 00 08 ef 69 00 08 00 00 00 00 00 00 00 00     .i...i..........
 800006c:	00 00 00 00 f1 69 00 08 00 00 00 00 f3 69 00 08     .....i.......i..
 800007c:	f5 69 00 08 f7 69 00 08 f9 69 00 08 fb 69 00 08     .i...i...i...i..
 800008c:	fd 69 00 08 ff 69 00 08 01 6a 00 08 03 6a 00 08     .i...i...j...j..
 800009c:	05 6a 00 08 07 6a 00 08 09 6a 00 08 0b 6a 00 08     .j...j...j...j..
 80000ac:	0d 6a 00 08 0f 6a 00 08 11 6a 00 08 13 6a 00 08     .j...j...j...j..
 80000bc:	15 6a 00 08 17 6a 00 08 19 6a 00 08 1b 6a 00 08     .j...j...j...j..
 80000cc:	1d 6a 00 08 1f 6a 00 08 21 6a 00 08 23 6a 00 08     .j...j..!j..#j..
 80000dc:	25 6a 00 08 27 6a 00 08 29 6a 00 08 2b 6a 00 08     %j..'j..)j..+j..
 80000ec:	2d 6a 00 08 2f 6a 00 08 31 6a 00 08 33 6a 00 08     -j../j..1j..3j..
 80000fc:	35 6a 00 08 37 6a 00 08 39 6a 00 08 3b 6a 00 08     5j..7j..9j..;j..
 800010c:	3d 6a 00 08 3f 6a 00 08 41 6a 00 08 43 6a 00 08     =j..?j..Aj..Cj..
 800011c:	45 6a 00 08 47 6a 00 08 49 6a 00 08 4b 6a 00 08     Ej..Gj..Ij..Kj..
 800012c:	4d 6a 00 08 4f 6a 00 08 51 6a 00 08 53 6a 00 08     Mj..Oj..Qj..Sj..
 800013c:	55 6a 00 08 2d 2c 00 08 59 6a 00 08 5b 6a 00 08     Uj..-,..Yj..[j..
 800014c:	5d 6a 00 08 5f 6a 00 08 61 6a 00 08 63 6a 00 08     ]j.._j..aj..cj..
 800015c:	65 6a 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ej..............
 800016c:	00 00 00 00 67 6a 00 08 69 6a 00 08 6b 6a 00 08     ....gj..ij..kj..
 800017c:	6d 6a 00 08 6f 6a 00 08 71 6a 00 08 73 6a 00 08     mj..oj..qj..sj..
 800018c:	75 6a 00 08 77 6a 00 08 79 6a 00 08 7b 6a 00 08     uj..wj..yj..{j..
 800019c:	7d 6a 00 08 7f 6a 00 08 81 6a 00 08 dd 5c 00 08     }j...j...j...\..
 80001ac:	85 6a 00 08 87 6a 00 08 89 6a 00 08 8b 6a 00 08     .j...j...j...j..
 80001bc:	8d 6a 00 08 8f 6a 00 08 91 6a 00 08 f5 2b 00 08     .j...j...j...+..
 80001cc:	95 6a 00 08 97 6a 00 08 99 6a 00 08 9b 6a 00 08     .j...j...j...j..
 80001dc:	00 00 00 00 9d 6a 00 08 9f 6a 00 08 a1 6a 00 08     .....j...j...j..
 80001ec:	a3 6a 00 08 a5 6a 00 08 00 00 00 00 a7 6a 00 08     .j...j.......j..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08006ab1 	.word	0x08006ab1

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08009b05 	.word	0x08009b05

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c013970 	.word	0x0c013970
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000908 	.word	0x00000908
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c014278 	.word	0x0c014278
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000908 	.word	0x20000908
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00001714 	.word	0x00001714
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	0800c189 	.word	0x0800c189
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08005005 	.word	0x08005005
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <resetConnectionIndicator>:
extern int turnedOnSentTimer;

int stageOfInit = 0;

void resetConnectionIndicator(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle3,0);
 80002cc:	f243 7300 	movw	r3, #14080	; 0x3700
 80002d0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002d4:	685a      	ldr	r2, [r3, #4]
 80002d6:	f243 7300 	movw	r3, #14080	; 0x3700
 80002da:	f6c0 0301 	movt	r3, #2049	; 0x801
 80002de:	785b      	ldrb	r3, [r3, #1]
 80002e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80002e4:	fa01 f303 	lsl.w	r3, r1, r3
 80002e8:	6053      	str	r3, [r2, #4]
}
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr

080002f0 <chooseDevice>:


void chooseDevice(char *dev)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
	if(!strcmp(dev, "LSM9DS1"))
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f243 3178 	movw	r1, #13176	; 0x3378
 80002fe:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000302:	f00c fbc9 	bl	800ca98 <strcmp>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d138      	bne.n	800037e <chooseDevice+0x8e>
	{
		device[0] = 'L';
 800030c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000314:	f04f 024c 	mov.w	r2, #76	; 0x4c
 8000318:	701a      	strb	r2, [r3, #0]
		device[1] = 'S';
 800031a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800031e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000322:	f04f 0253 	mov.w	r2, #83	; 0x53
 8000326:	705a      	strb	r2, [r3, #1]
		device[2] = 'M';
 8000328:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800032c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000330:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000334:	709a      	strb	r2, [r3, #2]
		device[3] = '9';
 8000336:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800033a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800033e:	f04f 0239 	mov.w	r2, #57	; 0x39
 8000342:	70da      	strb	r2, [r3, #3]
		device[4] = 'D';
 8000344:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034c:	f04f 0244 	mov.w	r2, #68	; 0x44
 8000350:	711a      	strb	r2, [r3, #4]
		device[5] = 'S';
 8000352:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800035a:	f04f 0253 	mov.w	r2, #83	; 0x53
 800035e:	715a      	strb	r2, [r3, #5]
		device[6] = '1';
 8000360:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000364:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000368:	f04f 0231 	mov.w	r2, #49	; 0x31
 800036c:	719a      	strb	r2, [r3, #6]
		device[7] = '\0';
 800036e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000376:	f04f 0200 	mov.w	r2, #0
 800037a:	71da      	strb	r2, [r3, #7]
 800037c:	e1eb      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "Gyroscope"))
 800037e:	6878      	ldr	r0, [r7, #4]
 8000380:	f243 3180 	movw	r1, #13184	; 0x3380
 8000384:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000388:	f00c fb86 	bl	800ca98 <strcmp>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d146      	bne.n	8000420 <chooseDevice+0x130>
	{
		device[0] = 'G';
 8000392:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800039a:	f04f 0247 	mov.w	r2, #71	; 0x47
 800039e:	701a      	strb	r2, [r3, #0]
		device[1] = 'y';
 80003a0:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a8:	f04f 0279 	mov.w	r2, #121	; 0x79
 80003ac:	705a      	strb	r2, [r3, #1]
		device[2] = 'r';
 80003ae:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003b6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80003ba:	709a      	strb	r2, [r3, #2]
		device[3] = 'o';
 80003bc:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003c4:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003c8:	70da      	strb	r2, [r3, #3]
		device[4] = 's';
 80003ca:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d2:	f04f 0273 	mov.w	r2, #115	; 0x73
 80003d6:	711a      	strb	r2, [r3, #4]
		device[5] = 'c';
 80003d8:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003e0:	f04f 0263 	mov.w	r2, #99	; 0x63
 80003e4:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 80003e6:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ee:	f04f 026f 	mov.w	r2, #111	; 0x6f
 80003f2:	719a      	strb	r2, [r3, #6]
		device[7] = 'p';
 80003f4:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80003f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003fc:	f04f 0270 	mov.w	r2, #112	; 0x70
 8000400:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 8000402:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000406:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040a:	f04f 0265 	mov.w	r2, #101	; 0x65
 800040e:	721a      	strb	r2, [r3, #8]
		device[9] = '\0';
 8000410:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000414:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000418:	f04f 0200 	mov.w	r2, #0
 800041c:	725a      	strb	r2, [r3, #9]
 800041e:	e19a      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "Magnetometer"))
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f243 318c 	movw	r1, #13196	; 0x338c
 8000426:	f6c0 0101 	movt	r1, #2049	; 0x801
 800042a:	f00c fb35 	bl	800ca98 <strcmp>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d15b      	bne.n	80004ec <chooseDevice+0x1fc>
	{
		device[0] = 'M';
 8000434:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000438:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800043c:	f04f 024d 	mov.w	r2, #77	; 0x4d
 8000440:	701a      	strb	r2, [r3, #0]
		device[1] = 'a';
 8000442:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000446:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044a:	f04f 0261 	mov.w	r2, #97	; 0x61
 800044e:	705a      	strb	r2, [r3, #1]
		device[2] = 'g';
 8000450:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000454:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000458:	f04f 0267 	mov.w	r2, #103	; 0x67
 800045c:	709a      	strb	r2, [r3, #2]
		device[3] = 'n';
 800045e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000466:	f04f 026e 	mov.w	r2, #110	; 0x6e
 800046a:	70da      	strb	r2, [r3, #3]
		device[4] = 'e';
 800046c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000470:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000474:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000478:	711a      	strb	r2, [r3, #4]
		device[5] = 't';
 800047a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800047e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000482:	f04f 0274 	mov.w	r2, #116	; 0x74
 8000486:	715a      	strb	r2, [r3, #5]
		device[6] = 'o';
 8000488:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800048c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000490:	f04f 026f 	mov.w	r2, #111	; 0x6f
 8000494:	719a      	strb	r2, [r3, #6]
		device[7] = 'm';
 8000496:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800049a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800049e:	f04f 026d 	mov.w	r2, #109	; 0x6d
 80004a2:	71da      	strb	r2, [r3, #7]
		device[8] = 'e';
 80004a4:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80004a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ac:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004b0:	721a      	strb	r2, [r3, #8]
		device[9] = 't';
 80004b2:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80004b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004ba:	f04f 0274 	mov.w	r2, #116	; 0x74
 80004be:	725a      	strb	r2, [r3, #9]
		device[10] = 'e';
 80004c0:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004c8:	f04f 0265 	mov.w	r2, #101	; 0x65
 80004cc:	729a      	strb	r2, [r3, #10]
		device[11] = 'r';
 80004ce:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80004d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d6:	f04f 0272 	mov.w	r2, #114	; 0x72
 80004da:	72da      	strb	r2, [r3, #11]
		device[12] = '\0';
 80004dc:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80004e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004e4:	f04f 0200 	mov.w	r2, #0
 80004e8:	731a      	strb	r2, [r3, #12]
 80004ea:	e134      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "Temperature"))
 80004ec:	6878      	ldr	r0, [r7, #4]
 80004ee:	f243 319c 	movw	r1, #13212	; 0x339c
 80004f2:	f6c0 0101 	movt	r1, #2049	; 0x801
 80004f6:	f00c facf 	bl	800ca98 <strcmp>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d154      	bne.n	80005aa <chooseDevice+0x2ba>
	{
		device[0] = 'T';
 8000500:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000504:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000508:	f04f 0254 	mov.w	r2, #84	; 0x54
 800050c:	701a      	strb	r2, [r3, #0]
		device[1] = 'e';
 800050e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000516:	f04f 0265 	mov.w	r2, #101	; 0x65
 800051a:	705a      	strb	r2, [r3, #1]
		device[2] = 'm';
 800051c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000524:	f04f 026d 	mov.w	r2, #109	; 0x6d
 8000528:	709a      	strb	r2, [r3, #2]
		device[3] = 'p';
 800052a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800052e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000532:	f04f 0270 	mov.w	r2, #112	; 0x70
 8000536:	70da      	strb	r2, [r3, #3]
		device[4] = 'e';
 8000538:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800053c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000540:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000544:	711a      	strb	r2, [r3, #4]
		device[5] = 'r';
 8000546:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800054a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800054e:	f04f 0272 	mov.w	r2, #114	; 0x72
 8000552:	715a      	strb	r2, [r3, #5]
		device[6] = 'a';
 8000554:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800055c:	f04f 0261 	mov.w	r2, #97	; 0x61
 8000560:	719a      	strb	r2, [r3, #6]
		device[7] = 't';
 8000562:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000566:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056a:	f04f 0274 	mov.w	r2, #116	; 0x74
 800056e:	71da      	strb	r2, [r3, #7]
		device[8] = 'u';
 8000570:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000578:	f04f 0275 	mov.w	r2, #117	; 0x75
 800057c:	721a      	strb	r2, [r3, #8]
		device[9] = 'r';
 800057e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000582:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000586:	f04f 0272 	mov.w	r2, #114	; 0x72
 800058a:	725a      	strb	r2, [r3, #9]
		device[10] = 'e';
 800058c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000594:	f04f 0265 	mov.w	r2, #101	; 0x65
 8000598:	729a      	strb	r2, [r3, #10]
		device[11] = '\0';
 800059a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005a2:	f04f 0200 	mov.w	r2, #0
 80005a6:	72da      	strb	r2, [r3, #11]
 80005a8:	e0d5      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "Humidity"))
 80005aa:	6878      	ldr	r0, [r7, #4]
 80005ac:	f243 31a8 	movw	r1, #13224	; 0x33a8
 80005b0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80005b4:	f00c fa70 	bl	800ca98 <strcmp>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d13f      	bne.n	800063e <chooseDevice+0x34e>
	{
		device[0] = 'H';
 80005be:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80005c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005c6:	f04f 0248 	mov.w	r2, #72	; 0x48
 80005ca:	701a      	strb	r2, [r3, #0]
		device[1] = 'u';
 80005cc:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80005d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005d4:	f04f 0275 	mov.w	r2, #117	; 0x75
 80005d8:	705a      	strb	r2, [r3, #1]
		device[2] = 'm';
 80005da:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80005de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005e2:	f04f 026d 	mov.w	r2, #109	; 0x6d
 80005e6:	709a      	strb	r2, [r3, #2]
		device[3] = 'i';
 80005e8:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80005ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005f0:	f04f 0269 	mov.w	r2, #105	; 0x69
 80005f4:	70da      	strb	r2, [r3, #3]
		device[4] = 'd';
 80005f6:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80005fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80005fe:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000602:	711a      	strb	r2, [r3, #4]
		device[5] = 'i';
 8000604:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800060c:	f04f 0269 	mov.w	r2, #105	; 0x69
 8000610:	715a      	strb	r2, [r3, #5]
		device[6] = 't';
 8000612:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000616:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800061a:	f04f 0274 	mov.w	r2, #116	; 0x74
 800061e:	719a      	strb	r2, [r3, #6]
		device[7] = 'y';
 8000620:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000624:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000628:	f04f 0279 	mov.w	r2, #121	; 0x79
 800062c:	71da      	strb	r2, [r3, #7]
		device[8] = '\0';
 800062e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000636:	f04f 0200 	mov.w	r2, #0
 800063a:	721a      	strb	r2, [r3, #8]
 800063c:	e08b      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "TSL2561"))
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f243 31b4 	movw	r1, #13236	; 0x33b4
 8000644:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000648:	f00c fa26 	bl	800ca98 <strcmp>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d138      	bne.n	80006c4 <chooseDevice+0x3d4>
	{
		device[0] = 'T';
 8000652:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800065a:	f04f 0254 	mov.w	r2, #84	; 0x54
 800065e:	701a      	strb	r2, [r3, #0]
		device[1] = 'S';
 8000660:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000668:	f04f 0253 	mov.w	r2, #83	; 0x53
 800066c:	705a      	strb	r2, [r3, #1]
		device[2] = 'L';
 800066e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000676:	f04f 024c 	mov.w	r2, #76	; 0x4c
 800067a:	709a      	strb	r2, [r3, #2]
		device[3] = '2';
 800067c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000684:	f04f 0232 	mov.w	r2, #50	; 0x32
 8000688:	70da      	strb	r2, [r3, #3]
		device[4] = '5';
 800068a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800068e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000692:	f04f 0235 	mov.w	r2, #53	; 0x35
 8000696:	711a      	strb	r2, [r3, #4]
		device[5] = '6';
 8000698:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a0:	f04f 0236 	mov.w	r2, #54	; 0x36
 80006a4:	715a      	strb	r2, [r3, #5]
		device[6] = '1';
 80006a6:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ae:	f04f 0231 	mov.w	r2, #49	; 0x31
 80006b2:	719a      	strb	r2, [r3, #6]
		device[7] = '\0';
 80006b4:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80006b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006bc:	f04f 0200 	mov.w	r2, #0
 80006c0:	71da      	strb	r2, [r3, #7]
 80006c2:	e048      	b.n	8000756 <chooseDevice+0x466>
	}
	else if(!strcmp(dev, "All_sens"))
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	f243 31bc 	movw	r1, #13244	; 0x33bc
 80006ca:	f6c0 0101 	movt	r1, #2049	; 0x801
 80006ce:	f00c f9e3 	bl	800ca98 <strcmp>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d13e      	bne.n	8000756 <chooseDevice+0x466>
	{
		device[0] = 'A';
 80006d8:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80006dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006e0:	f04f 0241 	mov.w	r2, #65	; 0x41
 80006e4:	701a      	strb	r2, [r3, #0]
		device[1] = 'l';
 80006e6:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80006ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006ee:	f04f 026c 	mov.w	r2, #108	; 0x6c
 80006f2:	705a      	strb	r2, [r3, #1]
		device[2] = 'l';
 80006f4:	f640 53fc 	movw	r3, #3580	; 0xdfc
 80006f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006fc:	f04f 026c 	mov.w	r2, #108	; 0x6c
 8000700:	709a      	strb	r2, [r3, #2]
		device[3] = '_';
 8000702:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800070a:	f04f 025f 	mov.w	r2, #95	; 0x5f
 800070e:	70da      	strb	r2, [r3, #3]
		device[4] = 's';
 8000710:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000714:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000718:	f04f 0273 	mov.w	r2, #115	; 0x73
 800071c:	711a      	strb	r2, [r3, #4]
		device[5] = 'e';
 800071e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000726:	f04f 0265 	mov.w	r2, #101	; 0x65
 800072a:	715a      	strb	r2, [r3, #5]
		device[6] = 'n';
 800072c:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8000730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000734:	f04f 026e 	mov.w	r2, #110	; 0x6e
 8000738:	719a      	strb	r2, [r3, #6]
		device[7] = 's';
 800073a:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800073e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000742:	f04f 0273 	mov.w	r2, #115	; 0x73
 8000746:	71da      	strb	r2, [r3, #7]
		device[8] = '\0';
 8000748:	f640 53fc 	movw	r3, #3580	; 0xdfc
 800074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000750:	f04f 0200 	mov.w	r2, #0
 8000754:	721a      	strb	r2, [r3, #8]
	}
}
 8000756:	f107 0708 	add.w	r7, r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop

08000760 <resetConnection>:

void resetConnection(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
	resetConnectionIndicator();
 8000764:	f7ff fdb0 	bl	80002c8 <resetConnectionIndicator>
	removeReceiveTimer();
 8000768:	f000 f9d2 	bl	8000b10 <removeReceiveTimer>
	createMainTimer();
 800076c:	f000 f9ea 	bl	8000b44 <createMainTimer>
}
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop

08000774 <checkErrorOccurence>:

void checkErrorOccurence(char *allMsg)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
	if((strstr(allMsg, "+") != NULL)/* || (strstr(allMsg, "RDII") != NULL) || (strstr(allMsg, "discon") != NULL)*/)
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f04f 012b 	mov.w	r1, #43	; 0x2b
 8000782:	f00c f90b 	bl	800c99c <strchr>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d02f      	beq.n	80007ec <checkErrorOccurence+0x78>
	{
		if(strstr(allMsg, "+RDII") != NULL)//in case of disconnection
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f243 31c8 	movw	r1, #13256	; 0x33c8
 8000792:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000796:	f00c fc87 	bl	800d0a8 <strstr>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d054      	beq.n	800084a <checkErrorOccurence+0xd6>
		{
			stageOfConnection = 0;
 80007a0:	f640 131c 	movw	r3, #2332	; 0x91c
 80007a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007a8:	f04f 0200 	mov.w	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
			stageOfInit = 0;
 80007ae:	f640 1324 	movw	r3, #2340	; 0x924
 80007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
			initStatus = FALSE;
 80007bc:	f640 1308 	movw	r3, #2312	; 0x908
 80007c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c4:	f04f 0200 	mov.w	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]
			removeInitTimerRx = FALSE;
 80007ca:	f640 1309 	movw	r3, #2313	; 0x909
 80007ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d2:	f04f 0200 	mov.w	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
			connectionFailure = TRUE;
 80007d8:	f640 1320 	movw	r3, #2336	; 0x920
 80007dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e0:	f04f 0201 	mov.w	r2, #1
 80007e4:	701a      	strb	r2, [r3, #0]
			resetConnection();
 80007e6:	f7ff ffbb 	bl	8000760 <resetConnection>
 80007ea:	e02e      	b.n	800084a <checkErrorOccurence+0xd6>
		}
	}
	else if(strstr(allMsg, "discon") != NULL)
 80007ec:	6878      	ldr	r0, [r7, #4]
 80007ee:	f243 31d0 	movw	r1, #13264	; 0x33d0
 80007f2:	f6c0 0101 	movt	r1, #2049	; 0x801
 80007f6:	f00c fc57 	bl	800d0a8 <strstr>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d024      	beq.n	800084a <checkErrorOccurence+0xd6>
	{
		stageOfConnection = 0;
 8000800:	f640 131c 	movw	r3, #2332	; 0x91c
 8000804:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000808:	f04f 0200 	mov.w	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
		stageOfInit = 0;
 800080e:	f640 1324 	movw	r3, #2340	; 0x924
 8000812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000816:	f04f 0200 	mov.w	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
		initStatus = FALSE;
 800081c:	f640 1308 	movw	r3, #2312	; 0x908
 8000820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000824:	f04f 0200 	mov.w	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 800082a:	f640 1309 	movw	r3, #2313	; 0x909
 800082e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000832:	f04f 0200 	mov.w	r2, #0
 8000836:	701a      	strb	r2, [r3, #0]
		connectionFailure = TRUE;
 8000838:	f640 1320 	movw	r3, #2336	; 0x920
 800083c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000840:	f04f 0201 	mov.w	r2, #1
 8000844:	701a      	strb	r2, [r3, #0]
		resetConnection();
 8000846:	f7ff ff8b 	bl	8000760 <resetConnection>
	}
}
 800084a:	f107 0708 	add.w	r7, r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop

08000854 <manageConnection>:

void manageConnection(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	if(getStatusMainTimer())
 8000858:	f000 f924 	bl	8000aa4 <getStatusMainTimer>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d00c      	beq.n	800087c <manageConnection+0x28>
	{
		removeMainTimer();
 8000862:	f000 f93b 	bl	8000adc <removeMainTimer>
		setStatusMainTimer(FALSE);
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f000 f927 	bl	8000abc <setStatusMainTimer>
		stageOfConnection = 1;
 800086e:	f640 131c 	movw	r3, #2332	; 0x91c
 8000872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000876:	f04f 0201 	mov.w	r2, #1
 800087a:	601a      	str	r2, [r3, #0]
	}

	if(1 == stageOfConnection)
 800087c:	f640 131c 	movw	r3, #2332	; 0x91c
 8000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d127      	bne.n	80008da <manageConnection+0x86>
	{
		TimerIdRxMessage = SYSTM001_CreateTimer(40,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 800088a:	f04f 0028 	mov.w	r0, #40	; 0x28
 800088e:	f04f 0101 	mov.w	r1, #1
 8000892:	f640 52e1 	movw	r2, #3553	; 0xde1
 8000896:	f6c0 0200 	movt	r2, #2048	; 0x800
 800089a:	f04f 0300 	mov.w	r3, #0
 800089e:	f007 fe81 	bl	80085a4 <SYSTM001_CreateTimer>
 80008a2:	4602      	mov	r2, r0
 80008a4:	f640 1318 	movw	r3, #2328	; 0x918
 80008a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ac:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(TimerIdRxMessage);
 80008ae:	f640 1318 	movw	r3, #2328	; 0x918
 80008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f007 ff43 	bl	8008744 <SYSTM001_StartTimer>
		turnedOnSentTimer = 0;
 80008be:	f641 2378 	movw	r3, #6776	; 0x1a78
 80008c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008c6:	f04f 0200 	mov.w	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
		stageOfConnection = 0;
 80008cc:	f640 131c 	movw	r3, #2332	; 0x91c
 80008d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d4:	f04f 0200 	mov.w	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
	}
}
 80008da:	bd80      	pop	{r7, pc}

080008dc <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.answersBluetooth[0], "ROK\r\n");
 80008e0:	4b2d      	ldr	r3, [pc, #180]	; (8000998 <copyCheckAnswers+0xbc>)
 80008e2:	f243 32d8 	movw	r2, #13272	; 0x33d8
 80008e6:	f6c0 0201 	movt	r2, #2049	; 0x801
 80008ea:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ee:	6018      	str	r0, [r3, #0]
 80008f0:	f103 0304 	add.w	r3, r3, #4
 80008f4:	8019      	strh	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[1], "OK\r\n");
 80008f6:	4b29      	ldr	r3, [pc, #164]	; (800099c <copyCheckAnswers+0xc0>)
 80008f8:	f243 32e0 	movw	r2, #13280	; 0x33e0
 80008fc:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000900:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000904:	6018      	str	r0, [r3, #0]
 8000906:	f103 0304 	add.w	r3, r3, #4
 800090a:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[2], "OK\r\n");
 800090c:	4b24      	ldr	r3, [pc, #144]	; (80009a0 <copyCheckAnswers+0xc4>)
 800090e:	f243 32e0 	movw	r2, #13280	; 0x33e0
 8000912:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000916:	e892 0003 	ldmia.w	r2, {r0, r1}
 800091a:	6018      	str	r0, [r3, #0]
 800091c:	f103 0304 	add.w	r3, r3, #4
 8000920:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[3], "OK\r\n");
 8000922:	4b20      	ldr	r3, [pc, #128]	; (80009a4 <copyCheckAnswers+0xc8>)
 8000924:	f243 32e0 	movw	r2, #13280	; 0x33e0
 8000928:	f6c0 0201 	movt	r2, #2049	; 0x801
 800092c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000930:	6018      	str	r0, [r3, #0]
 8000932:	f103 0304 	add.w	r3, r3, #4
 8000936:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[4], "OK\r\n");
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <copyCheckAnswers+0xcc>)
 800093a:	f243 32e0 	movw	r2, #13280	; 0x33e0
 800093e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000942:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000946:	6018      	str	r0, [r3, #0]
 8000948:	f103 0304 	add.w	r3, r3, #4
 800094c:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[5], "OK\r\n");
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <copyCheckAnswers+0xd0>)
 8000950:	f243 32e0 	movw	r2, #13280	; 0x33e0
 8000954:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000958:	e892 0003 	ldmia.w	r2, {r0, r1}
 800095c:	6018      	str	r0, [r3, #0]
 800095e:	f103 0304 	add.w	r3, r3, #4
 8000962:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[6], "OK\r\n");
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <copyCheckAnswers+0xd4>)
 8000966:	f243 32e0 	movw	r2, #13280	; 0x33e0
 800096a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800096e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000972:	6018      	str	r0, [r3, #0]
 8000974:	f103 0304 	add.w	r3, r3, #4
 8000978:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[7], "OK\r\n");
 800097a:	4b0e      	ldr	r3, [pc, #56]	; (80009b4 <copyCheckAnswers+0xd8>)
 800097c:	f243 32e0 	movw	r2, #13280	; 0x33e0
 8000980:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000984:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000988:	6018      	str	r0, [r3, #0]
 800098a:	f103 0304 	add.w	r3, r3, #4
 800098e:	7019      	strb	r1, [r3, #0]
}
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	20000d5c 	.word	0x20000d5c
 800099c:	20000d70 	.word	0x20000d70
 80009a0:	20000d84 	.word	0x20000d84
 80009a4:	20000d98 	.word	0x20000d98
 80009a8:	20000dac 	.word	0x20000dac
 80009ac:	20000dc0 	.word	0x20000dc0
 80009b0:	20000dd4 	.word	0x20000dd4
 80009b4:	20000de8 	.word	0x20000de8

080009b8 <copyCommands>:

void copyCommands(void)
{
 80009b8:	b5b0      	push	{r4, r5, r7, lr}
 80009ba:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.commandsBluetooth[0], "AT+JRES\r\n");
 80009bc:	f640 233c 	movw	r3, #2620	; 0xa3c
 80009c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80009c4:	f243 32e8 	movw	r2, #13288	; 0x33e8
 80009c8:	f6c0 0201 	movt	r2, #2049	; 0x801
 80009cc:	ca07      	ldmia	r2, {r0, r1, r2}
 80009ce:	c303      	stmia	r3!, {r0, r1}
 80009d0:	801a      	strh	r2, [r3, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 80009d2:	4a2d      	ldr	r2, [pc, #180]	; (8000a88 <copyCommands+0xd0>)
 80009d4:	f243 33f4 	movw	r3, #13300	; 0x33f4
 80009d8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80009dc:	4614      	mov	r4, r2
 80009de:	461d      	mov	r5, r3
 80009e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80009e8:	c403      	stmia	r4!, {r0, r1}
 80009ea:	8022      	strh	r2, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[2], "AT+JSLN=07,Chmura1\r\n");
 80009ec:	4a27      	ldr	r2, [pc, #156]	; (8000a8c <copyCommands+0xd4>)
 80009ee:	f243 4310 	movw	r3, #13328	; 0x3410
 80009f2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80009f6:	4614      	mov	r4, r2
 80009f8:	461d      	mov	r5, r3
 80009fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80009fe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000a02:	6020      	str	r0, [r4, #0]
 8000a04:	f104 0404 	add.w	r4, r4, #4
 8000a08:	7021      	strb	r1, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 8000a0a:	4a21      	ldr	r2, [pc, #132]	; (8000a90 <copyCommands+0xd8>)
 8000a0c:	f243 4328 	movw	r3, #13352	; 0x3428
 8000a10:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000a14:	4611      	mov	r1, r2
 8000a16:	461a      	mov	r2, r3
 8000a18:	f04f 0349 	mov.w	r3, #73	; 0x49
 8000a1c:	4608      	mov	r0, r1
 8000a1e:	4611      	mov	r1, r2
 8000a20:	461a      	mov	r2, r3
 8000a22:	f00b feb9 	bl	800c798 <memcpy>
	strcpy(initCommandsAnswer.commandsBluetooth[4], "AT+JAAC=1\r\n");
 8000a26:	4a1b      	ldr	r2, [pc, #108]	; (8000a94 <copyCommands+0xdc>)
 8000a28:	f243 4374 	movw	r3, #13428	; 0x3474
 8000a2c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000a30:	4614      	mov	r4, r2
 8000a32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[5], "AT+JDIS=3\r\n");
 8000a3a:	4a17      	ldr	r2, [pc, #92]	; (8000a98 <copyCommands+0xe0>)
 8000a3c:	f243 4380 	movw	r3, #13440	; 0x3480
 8000a40:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000a44:	4614      	mov	r4, r2
 8000a46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 8000a4e:	4a13      	ldr	r2, [pc, #76]	; (8000a9c <copyCommands+0xe4>)
 8000a50:	f243 438c 	movw	r3, #13452	; 0x348c
 8000a54:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000a58:	4614      	mov	r4, r2
 8000a5a:	461d      	mov	r5, r3
 8000a5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000a62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a64:	682b      	ldr	r3, [r5, #0]
 8000a66:	461a      	mov	r2, r3
 8000a68:	8022      	strh	r2, [r4, #0]
 8000a6a:	f104 0402 	add.w	r4, r4, #2
 8000a6e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000a72:	7023      	strb	r3, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[7], "AT+JSCR\r\n");
 8000a74:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <copyCommands+0xe8>)
 8000a76:	f243 42b0 	movw	r2, #13488	; 0x34b0
 8000a7a:	f6c0 0201 	movt	r2, #2049	; 0x801
 8000a7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a80:	c303      	stmia	r3!, {r0, r1}
 8000a82:	801a      	strh	r2, [r3, #0]
}
 8000a84:	bdb0      	pop	{r4, r5, r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000aa0 	.word	0x20000aa0
 8000a8c:	20000b04 	.word	0x20000b04
 8000a90:	20000b68 	.word	0x20000b68
 8000a94:	20000bcc 	.word	0x20000bcc
 8000a98:	20000c30 	.word	0x20000c30
 8000a9c:	20000c94 	.word	0x20000c94
 8000aa0:	20000cf8 	.word	0x20000cf8

08000aa4 <getStatusMainTimer>:

bool getStatusMainTimer(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
	return removeMainTimerStatus;
 8000aa8:	f640 130a 	movw	r3, #2314	; 0x90a
 8000aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ab0:	781b      	ldrb	r3, [r3, #0]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <setStatusMainTimer>:

void setStatusMainTimer(int status)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	removeMainTimerStatus = status;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	f640 130a 	movw	r3, #2314	; 0x90a
 8000acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ad0:	701a      	strb	r2, [r3, #0]
}
 8000ad2:	f107 070c 	add.w	r7, r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr

08000adc <removeMainTimer>:

void removeMainTimer(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(mainInitTimerID);
 8000ae0:	f640 1310 	movw	r3, #2320	; 0x910
 8000ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4618      	mov	r0, r3
 8000aec:	f007 fe84 	bl	80087f8 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(mainInitTimerID);
 8000af0:	f640 1310 	movw	r3, #2320	; 0x910
 8000af4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f007 fec4 	bl	8008888 <SYSTM001_DeleteTimer>
	mainInitTimerID = 0;
 8000b00:	f640 1310 	movw	r3, #2320	; 0x910
 8000b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b08:	f04f 0200 	mov.w	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
}
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <removeReceiveTimer>:

void removeReceiveTimer(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdRxMessage);
 8000b14:	f640 1318 	movw	r3, #2328	; 0x918
 8000b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f007 fe6a 	bl	80087f8 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerIdRxMessage);
 8000b24:	f640 1318 	movw	r3, #2328	; 0x918
 8000b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f007 feaa 	bl	8008888 <SYSTM001_DeleteTimer>
	TimerIdRxMessage = 0;
 8000b34:	f640 1318 	movw	r3, #2328	; 0x918
 8000b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b3c:	f04f 0200 	mov.w	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
}
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <createMainTimer>:

void createMainTimer(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
	mainInitTimerID = SYSTM001_CreateTimer(400,SYSTM001_PERIODIC,timerHandlerInitBluetooth,&initCommandsAnswer);
 8000b48:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000b4c:	f04f 0101 	mov.w	r1, #1
 8000b50:	f640 32cd 	movw	r2, #3021	; 0xbcd
 8000b54:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000b58:	f640 233c 	movw	r3, #2620	; 0xa3c
 8000b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b60:	f007 fd20 	bl	80085a4 <SYSTM001_CreateTimer>
 8000b64:	4602      	mov	r2, r0
 8000b66:	f640 1310 	movw	r3, #2320	; 0x910
 8000b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b6e:	601a      	str	r2, [r3, #0]
	mainInitTimerStatus = SYSTM001_StartTimer(mainInitTimerID);
 8000b70:	f640 1310 	movw	r3, #2320	; 0x910
 8000b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f007 fde2 	bl	8008744 <SYSTM001_StartTimer>
 8000b80:	4602      	mov	r2, r0
 8000b82:	f240 0304 	movw	r3, #4
 8000b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b8a:	601a      	str	r2, [r3, #0]
}
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop

08000b90 <createReceiveTimer>:

void createReceiveTimer(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
	TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 8000b94:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000b98:	f04f 0101 	mov.w	r1, #1
 8000b9c:	f640 52e1 	movw	r2, #3553	; 0xde1
 8000ba0:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000ba4:	f04f 0300 	mov.w	r3, #0
 8000ba8:	f007 fcfc 	bl	80085a4 <SYSTM001_CreateTimer>
 8000bac:	4602      	mov	r2, r0
 8000bae:	f640 1318 	movw	r3, #2328	; 0x918
 8000bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bb6:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdRxMessage);
 8000bb8:	f640 1318 	movw	r3, #2328	; 0x918
 8000bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f007 fdbe 	bl	8008744 <SYSTM001_StartTimer>
}
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop

08000bcc <timerHandlerInitBluetooth>:

void timerHandlerInitBluetooth(void *T)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	static uint8_t whichCommand = 0;

	commandsAndAnswers *temp = (commandsAndAnswers*)T;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	60fb      	str	r3, [r7, #12]

	if(removeInitTimerRx == TRUE)
 8000bd8:	f640 1309 	movw	r3, #2313	; 0x909
 8000bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d120      	bne.n	8000c28 <timerHandlerInitBluetooth+0x5c>
	{
		SYSTM001_DeleteTimer(HandlTimerReceiveAnsID);
 8000be6:	f640 1314 	movw	r3, #2324	; 0x914
 8000bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f007 fe49 	bl	8008888 <SYSTM001_DeleteTimer>
		HandlTimerReceiveAnsID = 0;
 8000bf6:	f640 1314 	movw	r3, #2324	; 0x914
 8000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000bfe:	f04f 0200 	mov.w	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 8000c04:	f640 1309 	movw	r3, #2313	; 0x909
 8000c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c0c:	f04f 0200 	mov.w	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
		whichCommand = stageOfInit;
 8000c12:	f640 1324 	movw	r3, #2340	; 0x924
 8000c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	f640 132c 	movw	r3, #2348	; 0x92c
 8000c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c26:	701a      	strb	r2, [r3, #0]
	}

	if(TRUE == initStatus)
 8000c28:	f640 1308 	movw	r3, #2312	; 0x908
 8000c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d106      	bne.n	8000c44 <timerHandlerInitBluetooth+0x78>
	{
		removeMainTimerStatus = TRUE;
 8000c36:	f640 130a 	movw	r3, #2314	; 0x90a
 8000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c3e:	f04f 0201 	mov.w	r2, #1
 8000c42:	701a      	strb	r2, [r3, #0]
	}

	if(FALSE == initStatus && canSend == TRUE)
 8000c44:	f640 1308 	movw	r3, #2312	; 0x908
 8000c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d155      	bne.n	8000cfe <timerHandlerInitBluetooth+0x132>
 8000c52:	f240 0300 	movw	r3, #0
 8000c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d14e      	bne.n	8000cfe <timerHandlerInitBluetooth+0x132>
	{
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);
 8000c60:	f640 132c 	movw	r3, #2348	; 0x92c
 8000c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000c6e:	fb02 f303 	mul.w	r3, r2, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	18d3      	adds	r3, r2, r3
 8000c76:	4618      	mov	r0, r3
 8000c78:	f00b fffc 	bl	800cc74 <strlen>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	60bb      	str	r3, [r7, #8]

		send(temp->commandsBluetooth[whichCommand], length);
 8000c80:	f640 132c 	movw	r3, #2348	; 0x92c
 8000c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000c8e:	fb02 f303 	mul.w	r3, r2, r3
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	18d2      	adds	r2, r2, r3
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	4610      	mov	r0, r2
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	f000 f8c6 	bl	8000e2c <send>

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000ca0:	bf00      	nop
 8000ca2:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000ca6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000caa:	f04f 0109 	mov.w	r1, #9
 8000cae:	f007 f925 	bl	8007efc <UART001_GetFlagStatus>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d0f4      	beq.n	8000ca2 <timerHandlerInitBluetooth+0xd6>
		{
			//int h = 0;
		}

		canSend = FALSE;
 8000cb8:	f240 0300 	movw	r3, #0
 8000cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]
		askAboutSending();
 8000cc6:	f000 f98f 	bl	8000fe8 <askAboutSending>
		HandlTimerReceiveAnsID = SYSTM001_CreateTimer(300,SYSTM001_ONE_SHOT,timerHandlerInitBluetoothReceive,NULL);
 8000cca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000cce:	f04f 0100 	mov.w	r1, #0
 8000cd2:	f640 5209 	movw	r2, #3337	; 0xd09
 8000cd6:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	f007 fc61 	bl	80085a4 <SYSTM001_CreateTimer>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	f640 1314 	movw	r3, #2324	; 0x914
 8000ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cec:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(HandlTimerReceiveAnsID);
 8000cee:	f640 1314 	movw	r3, #2324	; 0x914
 8000cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f007 fd23 	bl	8008744 <SYSTM001_StartTimer>
	}
}
 8000cfe:	f107 0710 	add.w	r7, r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop

08000d08 <timerHandlerInitBluetoothReceive>:


void timerHandlerInitBluetoothReceive(void *T)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000d10:	f000 f8f4 	bl	8000efc <read>
 8000d14:	60f8      	str	r0, [r7, #12]
	//delayBt(10000);
	//askAboutSending();

	if(answer != NULL)
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d04e      	beq.n	8000dba <timerHandlerInitBluetoothReceive+0xb2>
	{
		if(checkFunction((unsigned char*)answer, (unsigned char*)initCommandsAnswer.answersBluetooth[stageOfInit]))
 8000d1c:	f640 1324 	movw	r3, #2340	; 0x924
 8000d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	4613      	mov	r3, r2
 8000d28:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000d2c:	189b      	adds	r3, r3, r2
 8000d2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000d32:	f503 7248 	add.w	r2, r3, #800	; 0x320
 8000d36:	f640 233c 	movw	r3, #2620	; 0xa3c
 8000d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d3e:	18d3      	adds	r3, r2, r3
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	4619      	mov	r1, r3
 8000d44:	f000 f9a4 	bl	8001090 <checkFunction>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d00b      	beq.n	8000d66 <timerHandlerInitBluetoothReceive+0x5e>
		{
			stageOfInit++;
 8000d4e:	f640 1324 	movw	r3, #2340	; 0x924
 8000d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f103 0201 	add.w	r2, r3, #1
 8000d5c:	f640 1324 	movw	r3, #2340	; 0x924
 8000d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d64:	601a      	str	r2, [r3, #0]
		}
		free(answer);
 8000d66:	68f8      	ldr	r0, [r7, #12]
 8000d68:	f00b fa60 	bl	800c22c <free>
		answer = NULL;
 8000d6c:	f04f 0300 	mov.w	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
		if(8 == stageOfInit)
 8000d72:	f640 1324 	movw	r3, #2340	; 0x924
 8000d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b08      	cmp	r3, #8
 8000d7e:	d11c      	bne.n	8000dba <timerHandlerInitBluetoothReceive+0xb2>
		{
			stageOfInit = 0;
 8000d80:	f640 1324 	movw	r3, #2340	; 0x924
 8000d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d88:	f04f 0200 	mov.w	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
			initStatus = TRUE;
 8000d8e:	f640 1308 	movw	r3, #2312	; 0x908
 8000d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d96:	f04f 0201 	mov.w	r2, #1
 8000d9a:	701a      	strb	r2, [r3, #0]
			IO004_SetOutputValue(IO004_Handle3,1);
 8000d9c:	f243 7300 	movw	r3, #14080	; 0x3700
 8000da0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000da4:	685a      	ldr	r2, [r3, #4]
 8000da6:	f243 7300 	movw	r3, #14080	; 0x3700
 8000daa:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000dae:	785b      	ldrb	r3, [r3, #1]
 8000db0:	f04f 0101 	mov.w	r1, #1
 8000db4:	fa01 f303 	lsl.w	r3, r1, r3
 8000db8:	6053      	str	r3, [r2, #4]
		}
	}
	canSend = TRUE;
 8000dba:	f240 0300 	movw	r3, #0
 8000dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dc2:	f04f 0201 	mov.w	r2, #1
 8000dc6:	701a      	strb	r2, [r3, #0]
	removeInitTimerRx = TRUE;
 8000dc8:	f640 1309 	movw	r3, #2313	; 0x909
 8000dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd0:	f04f 0201 	mov.w	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
}
 8000dd6:	f107 0710 	add.w	r7, r7, #16
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop

08000de0 <RxTimerHandler>:

void RxTimerHandler(void *T)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000de8:	f000 f888 	bl	8000efc <read>
 8000dec:	60f8      	str	r0, [r7, #12]
	if(answer != NULL){
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00b      	beq.n	8000e0c <RxTimerHandler+0x2c>
		checkErrorOccurence(answer);
 8000df4:	68f8      	ldr	r0, [r7, #12]
 8000df6:	f7ff fcbd 	bl	8000774 <checkErrorOccurence>
		chooseDevice(answer);
 8000dfa:	68f8      	ldr	r0, [r7, #12]
 8000dfc:	f7ff fa78 	bl	80002f0 <chooseDevice>
		free(answer);
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	f00b fa13 	bl	800c22c <free>
		answer = NULL;
 8000e06:	f04f 0300 	mov.w	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]
	}
}
 8000e0c:	f107 0710 	add.w	r7, r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <initBluetooth>:

void initBluetooth(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
	initFlowControl();
 8000e18:	f000 f966 	bl	80010e8 <initFlowControl>
	copyCheckAnswers();
 8000e1c:	f7ff fd5e 	bl	80008dc <copyCheckAnswers>
	copyCommands();
 8000e20:	f7ff fdca 	bl	80009b8 <copyCommands>

	createMainTimer();
 8000e24:	f7ff fe8e 	bl	8000b44 <createMainTimer>
}
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop

08000e2c <send>:

void send(char* command1, int length)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
	static int criticValue = 0;
	if(!statusRtsFlowControl())
 8000e36:	f000 f8ff 	bl	8001038 <statusRtsFlowControl>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d101      	bne.n	8000e44 <send+0x18>
	{
		stopAskingAboutSending();
 8000e40:	f000 f8e6 	bl	8001010 <stopAskingAboutSending>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 8000e44:	f243 63a8 	movw	r3, #13992	; 0x36a8
 8000e48:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	617b      	str	r3, [r7, #20]

	while(length)
 8000e56:	e04a      	b.n	8000eee <send+0xc2>
	{

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d131      	bne.n	8000ec8 <send+0x9c>
		{
			if(!checkStatusCts())
 8000e64:	f000 f8fe 	bl	8001064 <checkStatusCts>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d111      	bne.n	8000e92 <send+0x66>
			{
				char c = command1[WriteCount];
 8000e6e:	687a      	ldr	r2, [r7, #4]
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	18d3      	adds	r3, r2, r3
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	73fb      	strb	r3, [r7, #15]

				if(c >= 0)
				{
					UartRegs->TBUF[0] = c;
 8000e78:	7bfa      	ldrb	r2, [r7, #15]
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
					length--;
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e86:	603b      	str	r3, [r7, #0]
					WriteCount++;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	f103 0301 	add.w	r3, r3, #1
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	e01a      	b.n	8000ec8 <send+0x9c>
					WriteCount++;
				}
			}
			else
			{
				criticValue++;
 8000e92:	f640 1328 	movw	r3, #2344	; 0x928
 8000e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f103 0201 	add.w	r2, r3, #1
 8000ea0:	f640 1328 	movw	r3, #2344	; 0x928
 8000ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ea8:	601a      	str	r2, [r3, #0]

				if(criticValue > 3)
 8000eaa:	f640 1328 	movw	r3, #2344	; 0x928
 8000eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b03      	cmp	r3, #3
 8000eb6:	dd07      	ble.n	8000ec8 <send+0x9c>
				{
					criticValue = 0;
 8000eb8:	f640 1328 	movw	r3, #2344	; 0x928
 8000ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	601a      	str	r2, [r3, #0]
					break;
 8000ec6:	e015      	b.n	8000ef4 <send+0xc8>
				}
			}
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000ec8:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000ecc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000ed0:	f04f 010d 	mov.w	r1, #13
 8000ed4:	f007 f812 	bl	8007efc <UART001_GetFlagStatus>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d107      	bne.n	8000eee <send+0xc2>
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000ede:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000ee2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000ee6:	f04f 010d 	mov.w	r1, #13
 8000eea:	f007 f853 	bl	8007f94 <UART001_ClearFlag>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1b1      	bne.n	8000e58 <send+0x2c>
		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000ef4:	f107 0718 	add.w	r7, r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <read>:




unsigned char* read(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b084      	sub	sp, #16
 8000f00:	af00      	add	r7, sp, #0
	askAboutSending();
 8000f02:	f000 f871 	bl	8000fe8 <askAboutSending>
	unsigned char *readBuffer = NULL;
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
	int statusRxFifoFilling = 0;
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	60bb      	str	r3, [r7, #8]
	int howManyRead = 0;
 8000f12:	f04f 0300 	mov.w	r3, #0
 8000f16:	607b      	str	r3, [r7, #4]

	statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000f18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f1c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000f20:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000f24:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000f28:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000f2c:	60bb      	str	r3, [r7, #8]

	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000f2e:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000f32:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f36:	f04f 0110 	mov.w	r1, #16
 8000f3a:	f006 ffdf 	bl	8007efc <UART001_GetFlagStatus>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	d149      	bne.n	8000fd8 <read+0xdc>
	{

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f48:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000f4c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000f50:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000f54:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000f58:	60bb      	str	r3, [r7, #8]

		if(statusRxFifoFilling != 0)
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d018      	beq.n	8000f92 <read+0x96>
		{
			readBuffer = (unsigned char *)malloc((sizeof(unsigned char)*statusRxFifoFilling) + 1);
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	f103 0301 	add.w	r3, r3, #1
 8000f66:	4618      	mov	r0, r3
 8000f68:	f00b f958 	bl	800c21c <malloc>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	60fb      	str	r3, [r7, #12]

			howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readBuffer, statusRxFifoFilling);
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000f76:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f7a:	68f9      	ldr	r1, [r7, #12]
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	f006 feed 	bl	8007d5c <UART001_ReadDataBytes>
 8000f82:	4603      	mov	r3, r0
 8000f84:	607b      	str	r3, [r7, #4]

			readBuffer[statusRxFifoFilling] = '\0';
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	68fa      	ldr	r2, [r7, #12]
 8000f8a:	18d3      	adds	r3, r2, r3
 8000f8c:	f04f 0200 	mov.w	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000f92:	f243 60a8 	movw	r0, #13992	; 0x36a8
 8000f96:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f9a:	f04f 0110 	mov.w	r1, #16
 8000f9e:	f006 fff9 	bl	8007f94 <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000fa2:	e00d      	b.n	8000fc0 <read+0xc4>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000fa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fa8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000fac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fb0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000fb4:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000fb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000fbc:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			readBuffer[statusRxFifoFilling] = '\0';
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000fc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fc4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000fc8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000fcc:	f003 0308 	and.w	r3, r3, #8
 8000fd0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d0e5      	beq.n	8000fa4 <read+0xa8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}
	}

	stopAskingAboutSending();
 8000fd8:	f000 f81a 	bl	8001010 <stopAskingAboutSending>

	return readBuffer;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f107 0710 	add.w	r7, r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <askAboutSending>:

//UART Hardware Flow Control Functions
void askAboutSending(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, START_ASKING);
 8000fec:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8000ff0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8000ffa:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000ffe:	785b      	ldrb	r3, [r3, #1]
 8001000:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8001004:	fa01 f303 	lsl.w	r3, r1, r3
 8001008:	6053      	str	r3, [r2, #4]
}
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, STOP_ASKING);
 8001014:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8001018:	f6c0 0301 	movt	r3, #2049	; 0x801
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8001022:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001026:	785b      	ldrb	r3, [r3, #1]
 8001028:	f04f 0101 	mov.w	r1, #1
 800102c:	fa01 f303 	lsl.w	r3, r1, r3
 8001030:	6053      	str	r3, [r2, #4]
}
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle0);
 800103c:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8001040:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001048:	f243 63e8 	movw	r3, #14056	; 0x36e8
 800104c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001050:	785b      	ldrb	r3, [r3, #1]
 8001052:	fa22 f303 	lsr.w	r3, r2, r3
 8001056:	f003 0301 	and.w	r3, r3, #1
}
 800105a:	4618      	mov	r0, r3
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop

08001064 <checkStatusCts>:

int checkStatusCts(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle1);
 8001068:	f243 63f0 	movw	r3, #14064	; 0x36f0
 800106c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001074:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8001078:	f6c0 0301 	movt	r3, #2049	; 0x801
 800107c:	785b      	ldrb	r3, [r3, #1]
 800107e:	fa22 f303 	lsr.w	r3, r2, r3
 8001082:	f003 0301 	and.w	r3, r3, #1
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <checkFunction>:
//UART Hardware Flow Control Functions

int checkFunction(unsigned char *answer, unsigned char *readBuffer)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
	if(strcmp((char*)answer, (char*)readBuffer) == 0)
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	f00b fcfb 	bl	800ca98 <strcmp>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <checkFunction+0x1e>
	{
		return 1;
 80010a8:	f04f 0301 	mov.w	r3, #1
 80010ac:	e001      	b.n	80010b2 <checkFunction+0x22>
	}
	return 0;
 80010ae:	f04f 0300 	mov.w	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	f107 0708 	add.w	r7, r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <connectStatus>:

int connectStatus(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 80010c0:	f243 63f8 	movw	r3, #14072	; 0x36f8
 80010c4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010cc:	f243 63f8 	movw	r3, #14072	; 0x36f8
 80010d0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80010d4:	785b      	ldrb	r3, [r3, #1]
 80010d6:	fa22 f303 	lsr.w	r3, r2, r3
 80010da:	f003 0301 	and.w	r3, r3, #1
}
 80010de:	4618      	mov	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <initFlowControl>:

void initFlowControl(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	//stopAskingAboutSending();
	askAboutSending();
 80010ec:	f7ff ff7c 	bl	8000fe8 <askAboutSending>
}
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop

080010f4 <delayBt>:

void delayBt(uint32_t d)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < d; i++)
 80010fc:	f04f 0300 	mov.w	r3, #0
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	e003      	b.n	800110c <delayBt+0x18>
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f103 0301 	add.w	r3, r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	429a      	cmp	r2, r3
 8001112:	d3f7      	bcc.n	8001104 <delayBt+0x10>
	{
		;
	}
}
 8001114:	f107 0714 	add.w	r7, r7, #20
 8001118:	46bd      	mov	sp, r7
 800111a:	bc80      	pop	{r7}
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <cleanArray>:
 *      Author: Mateusz
 */
char device[20];

void cleanArray(void)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
	for(int i = 0; i < 20; i++)
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	e00c      	b.n	8001148 <cleanArray+0x28>
	{
		device[i] = '\0';
 800112e:	f640 53fc 	movw	r3, #3580	; 0xdfc
 8001132:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	189b      	adds	r3, r3, r2
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
 */
char device[20];

void cleanArray(void)
{
	for(int i = 0; i < 20; i++)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f103 0301 	add.w	r3, r3, #1
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b13      	cmp	r3, #19
 800114c:	ddef      	ble.n	800112e <cleanArray+0xe>
	{
		device[i] = '\0';
	}
}
 800114e:	f107 070c 	add.w	r7, r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	bc80      	pop	{r7}
 8001156:	4770      	bx	lr

08001158 <flushFIFO>:
 *      Author: Mateusz
 */
#include "FIFO_functions.h"

void flushFIFO(const I2C001Handle_type *  I2CHandle)
{
 8001158:	b480      	push	{r7}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	//USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
	USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	60fb      	str	r3, [r7, #12]
	USIC_FlushTxFIFO(I2CRegs);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800116c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8001176:	f107 0714 	add.w	r7, r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr

08001180 <clearErrorFlags>:

void clearErrorFlags(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
	if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 8001184:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001188:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800118c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800118e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001192:	2b00      	cmp	r3, #0
 8001194:	d029      	beq.n	80011ea <clearErrorFlags+0x6a>
	{
		// Clear error bits
		USIC1_CH1->PSCR |= 0x3FF;
 8001196:	f44f 7300 	mov.w	r3, #512	; 0x200
 800119a:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800119e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011a2:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80011a6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80011a8:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 80011ac:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 80011b0:	64da      	str	r2, [r3, #76]	; 0x4c
		// Flush transmit FIFO buffer
		USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 80011b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011b6:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80011ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011be:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80011c2:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 80011c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011ca:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		// Modify Transmit Data Valid
		WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 80011ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011d2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80011d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011da:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80011de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80011e0:	f022 0203 	bic.w	r2, r2, #3
 80011e4:	f042 0202 	orr.w	r2, r2, #2
 80011e8:	669a      	str	r2, [r3, #104]	; 0x68
	}
}
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <readHumidity>:

int canH = 1;
int canT = 1;

float readHumidity(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	if(canH)
 80011f6:	f240 0310 	movw	r3, #16
 80011fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	f000 80fa 	beq.w	80013fa <readHumidity+0x20a>
	{
		canH = 0;
 8001206:	f240 0310 	movw	r3, #16
 800120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8001214:	f04f 0304 	mov.w	r3, #4
 8001218:	717b      	strb	r3, [r7, #5]
		data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_WRITE);
 800121a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800121e:	713b      	strb	r3, [r7, #4]
		I2C001_WriteData(&I2C001_Handle1,&data1);
 8001220:	f107 0304 	add.w	r3, r7, #4
 8001224:	f243 7028 	movw	r0, #14120	; 0x3728
 8001228:	f6c0 0001 	movt	r0, #2049	; 0x801
 800122c:	4619      	mov	r1, r3
 800122e:	f008 fb4d 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001232:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001236:	f000 fc33 	bl	8001aa0 <delay11>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	707b      	strb	r3, [r7, #1]
		data2.Data1.Data = TRIGGER_HUMD_MEASURE_NOHOLD;
 8001240:	f04f 03f5 	mov.w	r3, #245	; 0xf5
 8001244:	703b      	strb	r3, [r7, #0]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 8001246:	463b      	mov	r3, r7
 8001248:	f243 7028 	movw	r0, #14120	; 0x3728
 800124c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001250:	4619      	mov	r1, r3
 8001252:	f008 fb3b 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001256:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800125a:	f000 fc21 	bl	8001aa0 <delay11>

		if(timerHumidOn == 0)
 800125e:	f640 1344 	movw	r3, #2372	; 0x944
 8001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d122      	bne.n	80012b2 <readHumidity+0xc2>
		{
			TimerRdHumid = SYSTM001_CreateTimer(55, SYSTM001_PERIODIC, readHumidTimerHandler, NULL);
 800126c:	f04f 0037 	mov.w	r0, #55	; 0x37
 8001270:	f04f 0101 	mov.w	r1, #1
 8001274:	f241 4211 	movw	r2, #5137	; 0x1411
 8001278:	f6c0 0200 	movt	r2, #2048	; 0x800
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	f007 f990 	bl	80085a4 <SYSTM001_CreateTimer>
 8001284:	4602      	mov	r2, r0
 8001286:	f640 6310 	movw	r3, #3600	; 0xe10
 800128a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800128e:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerRdHumid);
 8001290:	f640 6310 	movw	r3, #3600	; 0xe10
 8001294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f007 fa52 	bl	8008744 <SYSTM001_StartTimer>
			timerHumidOn = 1;
 80012a0:	f640 1344 	movw	r3, #2372	; 0x944
 80012a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a8:	f04f 0201 	mov.w	r2, #1
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e000      	b.n	80012b2 <readHumidity+0xc2>
				TimerRdHumid = 0;
				timerHumidOn = 0;
				canH = 1;
				break;
			}
		}
 80012b0:	bf00      	nop
			timerHumidOn = 1;
		}

		while(TRUE)
		{
			if(errorCounter > 3)
 80012b2:	f640 1330 	movw	r3, #2352	; 0x930
 80012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b03      	cmp	r3, #3
 80012be:	dd30      	ble.n	8001322 <readHumidity+0x132>
			{
				errorCounter = 0;
 80012c0:	f640 1330 	movw	r3, #2352	; 0x930
 80012c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 80012ce:	f640 6310 	movw	r3, #3600	; 0xe10
 80012d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4618      	mov	r0, r3
 80012da:	f007 fa8d 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 80012de:	f640 6310 	movw	r3, #3600	; 0xe10
 80012e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f007 facd 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 80012ee:	f640 6310 	movw	r3, #3600	; 0xe10
 80012f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 80012fc:	f640 1344 	movw	r3, #2372	; 0x944
 8001300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
				canH = 1;
 800130a:	f240 0310 	movw	r3, #16
 800130e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001312:	f04f 0201 	mov.w	r2, #1
 8001316:	601a      	str	r2, [r3, #0]
				return 998;
 8001318:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800131c:	f2c4 4379 	movt	r3, #17529	; 0x4479
 8001320:	e070      	b.n	8001404 <readHumidity+0x214>
			}
			else if(1 == wrong_checksum)
 8001322:	f640 1338 	movw	r3, #2360	; 0x938
 8001326:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d130      	bne.n	8001392 <readHumidity+0x1a2>
			{
				wrong_checksum = 0;
 8001330:	f640 1338 	movw	r3, #2360	; 0x938
 8001334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001338:	f04f 0200 	mov.w	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 800133e:	f640 6310 	movw	r3, #3600	; 0xe10
 8001342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f007 fa55 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 800134e:	f640 6310 	movw	r3, #3600	; 0xe10
 8001352:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fa95 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 800135e:	f640 6310 	movw	r3, #3600	; 0xe10
 8001362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001366:	f04f 0200 	mov.w	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 800136c:	f640 1344 	movw	r3, #2372	; 0x944
 8001370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001374:	f04f 0200 	mov.w	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
				canH = 1;
 800137a:	f240 0310 	movw	r3, #16
 800137e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001382:	f04f 0201 	mov.w	r2, #1
 8001386:	601a      	str	r2, [r3, #0]
				return 999;
 8001388:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800138c:	f2c4 4379 	movt	r3, #17529	; 0x4479
 8001390:	e038      	b.n	8001404 <readHumidity+0x214>
			}
			else if(1 == readHumid)
 8001392:	f640 133c 	movw	r3, #2364	; 0x93c
 8001396:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d187      	bne.n	80012b0 <readHumidity+0xc0>
			{
				readHumid = 0;
 80013a0:	f640 133c 	movw	r3, #2364	; 0x93c
 80013a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdHumid);
 80013ae:	f640 6310 	movw	r3, #3600	; 0xe10
 80013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f007 fa1d 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdHumid);
 80013be:	f640 6310 	movw	r3, #3600	; 0xe10
 80013c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f007 fa5d 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdHumid = 0;
 80013ce:	f640 6310 	movw	r3, #3600	; 0xe10
 80013d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
				timerHumidOn = 0;
 80013dc:	f640 1344 	movw	r3, #2372	; 0x944
 80013e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
				canH = 1;
 80013ea:	f240 0310 	movw	r3, #16
 80013ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f2:	f04f 0201 	mov.w	r2, #1
 80013f6:	601a      	str	r2, [r3, #0]
				break;
 80013f8:	bf00      	nop
			}
		}
	}
	return rh;
 80013fa:	f640 134c 	movw	r3, #2380	; 0x94c
 80013fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001402:	681b      	ldr	r3, [r3, #0]
}
 8001404:	4618      	mov	r0, r3
 8001406:	f107 0708 	add.w	r7, r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop

08001410 <readHumidTimerHandler>:

void readHumidTimerHandler(void *T)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08c      	sub	sp, #48	; 0x30
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8001418:	f04f 0305 	mov.w	r3, #5
 800141c:	767b      	strb	r3, [r7, #25]
	data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_READ);
 800141e:	f04f 0381 	mov.w	r3, #129	; 0x81
 8001422:	763b      	strb	r3, [r7, #24]
	I2C001_WriteData(&I2C001_Handle1,&data1);
 8001424:	f107 0318 	add.w	r3, r7, #24
 8001428:	f243 7028 	movw	r0, #14120	; 0x3728
 800142c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001430:	4619      	mov	r1, r3
 8001432:	f008 fa4b 	bl	80098cc <I2C001_WriteData>

	delay11(DELAY);
 8001436:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800143a:	f000 fb31 	bl	8001aa0 <delay11>

	if(I2C001_GetFlagStatus(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED) == I2C001_SET)
 800143e:	f243 7028 	movw	r0, #14120	; 0x3728
 8001442:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001446:	f04f 0106 	mov.w	r1, #6
 800144a:	f008 fa75 	bl	8009938 <I2C001_GetFlagStatus>
 800144e:	4603      	mov	r3, r0
 8001450:	2b03      	cmp	r3, #3
 8001452:	d114      	bne.n	800147e <readHumidTimerHandler+0x6e>
	{
		I2C001_ClearFlag(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED);
 8001454:	f243 7028 	movw	r0, #14120	; 0x3728
 8001458:	f6c0 0001 	movt	r0, #2049	; 0x801
 800145c:	f04f 0106 	mov.w	r1, #6
 8001460:	f008 face 	bl	8009a00 <I2C001_ClearFlag>
		errorCounter++;
 8001464:	f640 1330 	movw	r3, #2352	; 0x930
 8001468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f103 0201 	add.w	r2, r3, #1
 8001472:	f640 1330 	movw	r3, #2352	; 0x930
 8001476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	e0cf      	b.n	800161e <readHumidTimerHandler+0x20e>
	}
	else
	{
		uint8_t msb = 0x00;
 800147e:	f04f 0300 	mov.w	r3, #0
 8001482:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t lsb = 0x00;
 8001486:	f04f 0300 	mov.w	r3, #0
 800148a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		uint8_t checksum = 0x00;
 800148e:	f04f 0300 	mov.w	r3, #0
 8001492:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		USIC_CH_TypeDef* I2CRegs = I2C001_Handle1.I2CRegs;
 8001496:	f243 7328 	movw	r3, #14120	; 0x3728
 800149a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	62bb      	str	r3, [r7, #40]	; 0x28

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80014a2:	f04f 0302 	mov.w	r3, #2
 80014a6:	757b      	strb	r3, [r7, #21]
		data2.Data1.Data = ubyteFF;
 80014a8:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80014ac:	753b      	strb	r3, [r7, #20]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 80014ae:	f107 0314 	add.w	r3, r7, #20
 80014b2:	f243 7028 	movw	r0, #14120	; 0x3728
 80014b6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80014ba:	4619      	mov	r1, r3
 80014bc:	f008 fa06 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 80014c0:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80014c4:	f000 faec 	bl	8001aa0 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 80014c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80014ce:	f003 0308 	and.w	r3, r3, #8
 80014d2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d104      	bne.n	80014e4 <readHumidTimerHandler+0xd4>
		{
			msb = (uint8_t)I2CRegs->OUTR;
 80014da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014dc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80014e0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			//Result = (bool)TRUE;
		}

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80014e4:	f04f 0302 	mov.w	r3, #2
 80014e8:	747b      	strb	r3, [r7, #17]
		data3.Data1.Data = ubyteFF;
 80014ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80014ee:	743b      	strb	r3, [r7, #16]
		I2C001_WriteData(&I2C001_Handle1,&data3);
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	f243 7028 	movw	r0, #14120	; 0x3728
 80014f8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80014fc:	4619      	mov	r1, r3
 80014fe:	f008 f9e5 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001502:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001506:	f000 facb 	bl	8001aa0 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 800150a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800150c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001510:	f003 0308 	and.w	r3, r3, #8
 8001514:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d104      	bne.n	8001526 <readHumidTimerHandler+0x116>
		{
			lsb = (uint8_t)I2CRegs->OUTR;
 800151c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800151e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001522:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			//Result = (bool)TRUE;
		}

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8001526:	f04f 0303 	mov.w	r3, #3
 800152a:	737b      	strb	r3, [r7, #13]
		data4.Data1.Data = ubyteFF;
 800152c:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001530:	733b      	strb	r3, [r7, #12]
		I2C001_WriteData(&I2C001_Handle1,&data4);
 8001532:	f107 030c 	add.w	r3, r7, #12
 8001536:	f243 7028 	movw	r0, #14120	; 0x3728
 800153a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800153e:	4619      	mov	r1, r3
 8001540:	f008 f9c4 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001544:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001548:	f000 faaa 	bl	8001aa0 <delay11>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 800154c:	f04f 0306 	mov.w	r3, #6
 8001550:	727b      	strb	r3, [r7, #9]
		data5.Data1.Data = ubyteFF;
 8001552:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001556:	723b      	strb	r3, [r7, #8]
		I2C001_WriteData(&I2C001_Handle1,&data5);
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	f243 7028 	movw	r0, #14120	; 0x3728
 8001560:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001564:	4619      	mov	r1, r3
 8001566:	f008 f9b1 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 800156a:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800156e:	f000 fa97 	bl	8001aa0 <delay11>



		int d = USIC_GetRxFIFOFillingLevel(I2CRegs);
 8001572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001574:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001578:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800157c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
		// Read receive buffer, put the data in DataReceive1


		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 8001582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001584:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001588:	f003 0308 	and.w	r3, r3, #8
 800158c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001590:	2b00      	cmp	r3, #0
 8001592:	d104      	bne.n	800159e <readHumidTimerHandler+0x18e>
		{
			checksum = (uint8_t)I2CRegs->OUTR;
 8001594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001596:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800159a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			//Result = (bool)TRUE;
		}


		unsigned int rawHumid = ((unsigned int) msb << 8) | (unsigned int) lsb;
 800159e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80015a2:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80015a6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80015aa:	4313      	orrs	r3, r2
 80015ac:	623b      	str	r3, [r7, #32]

		if(check_crc(rawHumid, checksum) != 0)
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f000 fa87 	bl	8001acc <check_crc>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <readHumidTimerHandler+0x1c2>
		{
			wrong_checksum = 1;
 80015c4:	f640 1338 	movw	r3, #2360	; 0x938
 80015c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015cc:	f04f 0201 	mov.w	r2, #1
 80015d0:	601a      	str	r2, [r3, #0]
		}

		rawHumid &= 0xFFFC; //Zero out the status bits but keep them in place
 80015d2:	6a3a      	ldr	r2, [r7, #32]
 80015d4:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80015d8:	4013      	ands	r3, r2
 80015da:	623b      	str	r3, [r7, #32]

		//Given the raw temperature data, calculate the actual temperature
		float tempRH = rawHumid / (float)65536; //2^16 = 65536
 80015dc:	edd7 7a08 	vldr	s15, [r7, #32]
 80015e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015e4:	eddf 7a10 	vldr	s15, [pc, #64]	; 8001628 <readHumidTimerHandler+0x218>
 80015e8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80015ec:	edc7 7a07 	vstr	s15, [r7, #28]
		rh = -6 + (125 * tempRH); //From page 14
 80015f0:	ed97 7a07 	vldr	s14, [r7, #28]
 80015f4:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800162c <readHumidTimerHandler+0x21c>
 80015f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015fc:	eef1 7a08 	vmov.f32	s15, #24
 8001600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001604:	f640 134c 	movw	r3, #2380	; 0x94c
 8001608:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800160c:	edc3 7a00 	vstr	s15, [r3]

		readHumid = 1;
 8001610:	f640 133c 	movw	r3, #2364	; 0x93c
 8001614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001618:	f04f 0201 	mov.w	r2, #1
 800161c:	601a      	str	r2, [r3, #0]
	}
}
 800161e:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	47800000 	.word	0x47800000
 800162c:	42fa0000 	.word	0x42fa0000

08001630 <readTemperature>:

float readTemperature(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
	if(canT){
 8001636:	f240 0314 	movw	r3, #20
 800163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	f000 80fa 	beq.w	800183a <readTemperature+0x20a>
		canT = 0;
 8001646:	f240 0314 	movw	r3, #20
 800164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8001654:	f04f 0304 	mov.w	r3, #4
 8001658:	717b      	strb	r3, [r7, #5]
		data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_WRITE);
 800165a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800165e:	713b      	strb	r3, [r7, #4]
		I2C001_WriteData(&I2C001_Handle1,&data1);
 8001660:	f107 0304 	add.w	r3, r7, #4
 8001664:	f243 7028 	movw	r0, #14120	; 0x3728
 8001668:	f6c0 0001 	movt	r0, #2049	; 0x801
 800166c:	4619      	mov	r1, r3
 800166e:	f008 f92d 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001672:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001676:	f000 fa13 	bl	8001aa0 <delay11>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	707b      	strb	r3, [r7, #1]
		data2.Data1.Data = TRIGGER_TEMP_MEASURE_NOHOLD;
 8001680:	f04f 03f3 	mov.w	r3, #243	; 0xf3
 8001684:	703b      	strb	r3, [r7, #0]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 8001686:	463b      	mov	r3, r7
 8001688:	f243 7028 	movw	r0, #14120	; 0x3728
 800168c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001690:	4619      	mov	r1, r3
 8001692:	f008 f91b 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001696:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800169a:	f000 fa01 	bl	8001aa0 <delay11>

		if(timerTmpOn == 0)
 800169e:	f640 1348 	movw	r3, #2376	; 0x948
 80016a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d122      	bne.n	80016f2 <readTemperature+0xc2>
		{
			TimerRdTmp = SYSTM001_CreateTimer(55, SYSTM001_PERIODIC, readTmpTimerHandler, NULL);
 80016ac:	f04f 0037 	mov.w	r0, #55	; 0x37
 80016b0:	f04f 0101 	mov.w	r1, #1
 80016b4:	f641 0251 	movw	r2, #6225	; 0x1851
 80016b8:	f6c0 0200 	movt	r2, #2048	; 0x800
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	f006 ff70 	bl	80085a4 <SYSTM001_CreateTimer>
 80016c4:	4602      	mov	r2, r0
 80016c6:	f640 6314 	movw	r3, #3604	; 0xe14
 80016ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016ce:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerRdTmp);
 80016d0:	f640 6314 	movw	r3, #3604	; 0xe14
 80016d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f007 f832 	bl	8008744 <SYSTM001_StartTimer>
			timerTmpOn = 1;
 80016e0:	f640 1348 	movw	r3, #2376	; 0x948
 80016e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e8:	f04f 0201 	mov.w	r2, #1
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	e000      	b.n	80016f2 <readTemperature+0xc2>
				TimerRdTmp = 0;
				timerTmpOn = 0;
				canT = 1;
				break;
			}
		}
 80016f0:	bf00      	nop
			timerTmpOn = 1;
		}

		while(TRUE)
		{
			if(errorCounterTmp > 3)
 80016f2:	f640 1334 	movw	r3, #2356	; 0x934
 80016f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	dd30      	ble.n	8001762 <readTemperature+0x132>
			{
				errorCounterTmp = 0;
 8001700:	f640 1334 	movw	r3, #2356	; 0x934
 8001704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001708:	f04f 0200 	mov.w	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 800170e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f007 f86d 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 800171e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f007 f8ad 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 800172e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001732:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 800173c:	f640 1348 	movw	r3, #2376	; 0x948
 8001740:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001744:	f04f 0200 	mov.w	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
				canT = 1;
 800174a:	f240 0314 	movw	r3, #20
 800174e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001752:	f04f 0201 	mov.w	r2, #1
 8001756:	601a      	str	r2, [r3, #0]
				return 998;
 8001758:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800175c:	f2c4 4379 	movt	r3, #17529	; 0x4479
 8001760:	e070      	b.n	8001844 <readTemperature+0x214>
			}
			else if(1 == wrong_checksum)
 8001762:	f640 1338 	movw	r3, #2360	; 0x938
 8001766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d130      	bne.n	80017d2 <readTemperature+0x1a2>
			{
				wrong_checksum = 0;
 8001770:	f640 1338 	movw	r3, #2360	; 0x938
 8001774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 800177e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f007 f835 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 800178e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f007 f875 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 800179e:	f640 6314 	movw	r3, #3604	; 0xe14
 80017a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017a6:	f04f 0200 	mov.w	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 80017ac:	f640 1348 	movw	r3, #2376	; 0x948
 80017b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b4:	f04f 0200 	mov.w	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
				canT = 1;
 80017ba:	f240 0314 	movw	r3, #20
 80017be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017c2:	f04f 0201 	mov.w	r2, #1
 80017c6:	601a      	str	r2, [r3, #0]
				return 999;
 80017c8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80017cc:	f2c4 4379 	movt	r3, #17529	; 0x4479
 80017d0:	e038      	b.n	8001844 <readTemperature+0x214>
			}
			else if(1 == readTmp)
 80017d2:	f640 1340 	movw	r3, #2368	; 0x940
 80017d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d187      	bne.n	80016f0 <readTemperature+0xc0>
			{
				readTmp = 0;
 80017e0:	f640 1340 	movw	r3, #2368	; 0x940
 80017e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
				SYSTM001_StopTimer(TimerRdTmp);
 80017ee:	f640 6314 	movw	r3, #3604	; 0xe14
 80017f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f006 fffd 	bl	80087f8 <SYSTM001_StopTimer>
				SYSTM001_DeleteTimer(TimerRdTmp);
 80017fe:	f640 6314 	movw	r3, #3604	; 0xe14
 8001802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4618      	mov	r0, r3
 800180a:	f007 f83d 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerRdTmp = 0;
 800180e:	f640 6314 	movw	r3, #3604	; 0xe14
 8001812:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
				timerTmpOn = 0;
 800181c:	f640 1348 	movw	r3, #2376	; 0x948
 8001820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
				canT = 1;
 800182a:	f240 0314 	movw	r3, #20
 800182e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001832:	f04f 0201 	mov.w	r2, #1
 8001836:	601a      	str	r2, [r3, #0]
				break;
 8001838:	bf00      	nop
			}
		}
	}
	return realTemperature;
 800183a:	f640 1350 	movw	r3, #2384	; 0x950
 800183e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001842:	681b      	ldr	r3, [r3, #0]
}
 8001844:	4618      	mov	r0, r3
 8001846:	f107 0708 	add.w	r7, r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop

08001850 <readTmpTimerHandler>:

void readTmpTimerHandler(void *T)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08c      	sub	sp, #48	; 0x30
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MRStart;
 8001858:	f04f 0305 	mov.w	r3, #5
 800185c:	767b      	strb	r3, [r7, #25]
	data1.Data1.Data = ((HTDU21D_ADDRESS << 1) | I2C_READ);
 800185e:	f04f 0381 	mov.w	r3, #129	; 0x81
 8001862:	763b      	strb	r3, [r7, #24]
	I2C001_WriteData(&I2C001_Handle1,&data1);
 8001864:	f107 0318 	add.w	r3, r7, #24
 8001868:	f243 7028 	movw	r0, #14120	; 0x3728
 800186c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001870:	4619      	mov	r1, r3
 8001872:	f008 f82b 	bl	80098cc <I2C001_WriteData>

	delay11(DELAY);
 8001876:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800187a:	f000 f911 	bl	8001aa0 <delay11>

	if(I2C001_GetFlagStatus(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED) == I2C001_SET)
 800187e:	f243 7028 	movw	r0, #14120	; 0x3728
 8001882:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001886:	f04f 0106 	mov.w	r1, #6
 800188a:	f008 f855 	bl	8009938 <I2C001_GetFlagStatus>
 800188e:	4603      	mov	r3, r0
 8001890:	2b03      	cmp	r3, #3
 8001892:	d114      	bne.n	80018be <readTmpTimerHandler+0x6e>
	{
		I2C001_ClearFlag(&I2C001_Handle1,I2C001_FLAG_NACK_RECEIVED);
 8001894:	f243 7028 	movw	r0, #14120	; 0x3728
 8001898:	f6c0 0001 	movt	r0, #2049	; 0x801
 800189c:	f04f 0106 	mov.w	r1, #6
 80018a0:	f008 f8ae 	bl	8009a00 <I2C001_ClearFlag>
		errorCounterTmp++;
 80018a4:	f640 1334 	movw	r3, #2356	; 0x934
 80018a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f103 0201 	add.w	r2, r3, #1
 80018b2:	f640 1334 	movw	r3, #2356	; 0x934
 80018b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	e0e0      	b.n	8001a80 <readTmpTimerHandler+0x230>
	}
	else
	{
		uint8_t msb = 0x00;
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		uint8_t lsb = 0x00;
 80018c6:	f04f 0300 	mov.w	r3, #0
 80018ca:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
		uint8_t checksum = 0x00;
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

		USIC_CH_TypeDef* I2CRegs = I2C001_Handle1.I2CRegs;
 80018d6:	f243 7328 	movw	r3, #14120	; 0x3728
 80018da:	f6c0 0301 	movt	r3, #2049	; 0x801
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MRxAck0;
 80018e2:	f04f 0302 	mov.w	r3, #2
 80018e6:	757b      	strb	r3, [r7, #21]
		data2.Data1.Data = ubyteFF;
 80018e8:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80018ec:	753b      	strb	r3, [r7, #20]
		I2C001_WriteData(&I2C001_Handle1,&data2);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	f243 7028 	movw	r0, #14120	; 0x3728
 80018f6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80018fa:	4619      	mov	r1, r3
 80018fc:	f007 ffe6 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001900:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001904:	f000 f8cc 	bl	8001aa0 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 8001908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800190a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800190e:	f003 0308 	and.w	r3, r3, #8
 8001912:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001916:	2b00      	cmp	r3, #0
 8001918:	d104      	bne.n	8001924 <readTmpTimerHandler+0xd4>
		{
			msb = (uint8_t)I2CRegs->OUTR;
 800191a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001920:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			//Result = (bool)TRUE;
		}

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRxAck0;
 8001924:	f04f 0302 	mov.w	r3, #2
 8001928:	747b      	strb	r3, [r7, #17]
		data3.Data1.Data = ubyteFF;
 800192a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800192e:	743b      	strb	r3, [r7, #16]
		I2C001_WriteData(&I2C001_Handle1,&data3);
 8001930:	f107 0310 	add.w	r3, r7, #16
 8001934:	f243 7028 	movw	r0, #14120	; 0x3728
 8001938:	f6c0 0001 	movt	r0, #2049	; 0x801
 800193c:	4619      	mov	r1, r3
 800193e:	f007 ffc5 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001942:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001946:	f000 f8ab 	bl	8001aa0 <delay11>

		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 800194a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800194c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001958:	2b00      	cmp	r3, #0
 800195a:	d104      	bne.n	8001966 <readTmpTimerHandler+0x116>
		{
			lsb = (uint8_t)I2CRegs->OUTR;
 800195c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800195e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001962:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
			//Result = (bool)TRUE;
		}

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8001966:	f04f 0303 	mov.w	r3, #3
 800196a:	737b      	strb	r3, [r7, #13]
		data4.Data1.Data = ubyteFF;
 800196c:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001970:	733b      	strb	r3, [r7, #12]
		I2C001_WriteData(&I2C001_Handle1,&data4);
 8001972:	f107 030c 	add.w	r3, r7, #12
 8001976:	f243 7028 	movw	r0, #14120	; 0x3728
 800197a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800197e:	4619      	mov	r1, r3
 8001980:	f007 ffa4 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 8001984:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8001988:	f000 f88a 	bl	8001aa0 <delay11>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 800198c:	f04f 0306 	mov.w	r3, #6
 8001990:	727b      	strb	r3, [r7, #9]
		data5.Data1.Data = ubyteFF;
 8001992:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001996:	723b      	strb	r3, [r7, #8]
		I2C001_WriteData(&I2C001_Handle1,&data5);
 8001998:	f107 0308 	add.w	r3, r7, #8
 800199c:	f243 7028 	movw	r0, #14120	; 0x3728
 80019a0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80019a4:	4619      	mov	r1, r3
 80019a6:	f007 ff91 	bl	80098cc <I2C001_WriteData>

		delay11(DELAY);
 80019aa:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80019ae:	f000 f877 	bl	8001aa0 <delay11>



		int d = USIC_GetRxFIFOFillingLevel(I2CRegs);
 80019b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80019b8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80019bc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
		// Read receive buffer, put the data in DataReceive1


		if(!USIC_ubIsRxFIFOempty(I2CRegs))
 80019c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80019c8:	f003 0308 	and.w	r3, r3, #8
 80019cc:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d104      	bne.n	80019de <readTmpTimerHandler+0x18e>
		{
			checksum = (uint8_t)I2CRegs->OUTR;
 80019d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019d6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80019da:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
			//Result = (bool)TRUE;
		}


		unsigned int rawTmp = ((unsigned int) msb << 8) | (unsigned int) lsb;
 80019de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80019e2:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80019e6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80019ea:	4313      	orrs	r3, r2
 80019ec:	623b      	str	r3, [r7, #32]

		if(check_crc(rawTmp, checksum) != 0)
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	f000 f867 	bl	8001acc <check_crc>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d006      	beq.n	8001a12 <readTmpTimerHandler+0x1c2>
		{
			wrong_checksum = 1;
 8001a04:	f640 1338 	movw	r3, #2360	; 0x938
 8001a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a0c:	f04f 0201 	mov.w	r2, #1
 8001a10:	601a      	str	r2, [r3, #0]
		}

		rawTmp &= 0xFFFC; //Zero out the status bits but keep them in place
 8001a12:	6a3a      	ldr	r2, [r7, #32]
 8001a14:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 8001a18:	4013      	ands	r3, r2
 8001a1a:	623b      	str	r3, [r7, #32]

		//Given the raw temperature data, calculate the actual temperature
		float temp = rawTmp / (float)65536; //2^16 = 65536
 8001a1c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a24:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8001a98 <readTmpTimerHandler+0x248>
 8001a28:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001a2c:	edc7 7a07 	vstr	s15, [r7, #28]
		realTemperature = (float)(-46.85 + (175.72 * temp)); //From page 14
 8001a30:	69f8      	ldr	r0, [r7, #28]
 8001a32:	f00a f83d 	bl	800bab0 <__aeabi_f2d>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	a312      	add	r3, pc, #72	; (adr r3, 8001a88 <readTmpTimerHandler+0x238>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f00a f888 	bl	800bb58 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	a30f      	add	r3, pc, #60	; (adr r3, 8001a90 <readTmpTimerHandler+0x240>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f009 fecb 	bl	800b7f0 <__aeabi_dsub>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f00a fb3b 	bl	800c0dc <__aeabi_d2f>
 8001a66:	4602      	mov	r2, r0
 8001a68:	f640 1350 	movw	r3, #2384	; 0x950
 8001a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a70:	601a      	str	r2, [r3, #0]

		readTmp = 1;
 8001a72:	f640 1340 	movw	r3, #2368	; 0x940
 8001a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7a:	f04f 0201 	mov.w	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
	}
}
 8001a80:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	3d70a3d7 	.word	0x3d70a3d7
 8001a8c:	4065f70a 	.word	0x4065f70a
 8001a90:	cccccccd 	.word	0xcccccccd
 8001a94:	40476ccc 	.word	0x40476ccc
 8001a98:	47800000 	.word	0x47800000
 8001a9c:	f3af 8000 	nop.w

08001aa0 <delay11>:
	USIC_FlushTxFIFO(I2CRegs);
}*/


void delay11(int delay)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < delay; i++)
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	e003      	b.n	8001ab8 <delay11+0x18>
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f103 0301 	add.w	r3, r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fa      	ldr	r2, [r7, #12]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	dbf7      	blt.n	8001ab0 <delay11+0x10>
	{
		;
	}
}
 8001ac0:	f107 0714 	add.w	r7, r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop

08001acc <check_crc>:


uint8_t check_crc(uint16_t message_from_sensor, uint8_t check_value_from_sensor)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b087      	sub	sp, #28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	80fa      	strh	r2, [r7, #6]
 8001ad8:	717b      	strb	r3, [r7, #5]
	  uint32_t remainder = (uint32_t)message_from_sensor << 8; //Pad with 8 bits because we have to add in the check value
 8001ada:	88fb      	ldrh	r3, [r7, #6]
 8001adc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001ae0:	617b      	str	r3, [r7, #20]
	  remainder |= check_value_from_sensor; //Add on the check value
 8001ae2:	797b      	ldrb	r3, [r7, #5]
 8001ae4:	697a      	ldr	r2, [r7, #20]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	617b      	str	r3, [r7, #20]

	  uint32_t divsor = (uint32_t)SHIFTED_DIVISOR;
 8001aea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001aee:	f2c0 0398 	movt	r3, #152	; 0x98
 8001af2:	613b      	str	r3, [r7, #16]

	  for (int i = 0 ; i < 16 ; i++) //Operate on only 16 positions of max 24. The remaining 8 are our remainder and should be zero when we're done.
 8001af4:	f04f 0300 	mov.w	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	e015      	b.n	8001b28 <check_crc+0x5c>
	    //Serial.println(remainder, BIN);
	    //Serial.print("divsor:    ");
	    //Serial.println(divsor, BIN);
	    //Serial.println();

	    if( remainder & (uint32_t)1<<(23 - i) ) //Check if there is a one in the left position
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f1c3 0317 	rsb	r3, r3, #23
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	fa22 f303 	lsr.w	r3, r2, r3
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <check_crc+0x4c>
	      remainder ^= divsor;
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	4053      	eors	r3, r2
 8001b16:	617b      	str	r3, [r7, #20]

	    divsor >>= 1; //Rotate the divsor max 16 times so that we have 8 bits left of a remainder
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8001b1e:	613b      	str	r3, [r7, #16]
	  uint32_t remainder = (uint32_t)message_from_sensor << 8; //Pad with 8 bits because we have to add in the check value
	  remainder |= check_value_from_sensor; //Add on the check value

	  uint32_t divsor = (uint32_t)SHIFTED_DIVISOR;

	  for (int i = 0 ; i < 16 ; i++) //Operate on only 16 positions of max 24. The remaining 8 are our remainder and should be zero when we're done.
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	f103 0301 	add.w	r3, r3, #1
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	2b0f      	cmp	r3, #15
 8001b2c:	dde6      	ble.n	8001afc <check_crc+0x30>
	      remainder ^= divsor;

	    divsor >>= 1; //Rotate the divsor max 16 times so that we have 8 bits left of a remainder
	  }

	  return (uint8_t)remainder;
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	b2db      	uxtb	r3, r3
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	f107 071c 	add.w	r7, r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bc80      	pop	{r7}
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop

08001b40 <getAccelXf>:

uint16_t DataReceive1 = 0;
uint8_t received = 0;

float getAccelXf(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
	return accelXf;
 8001b44:	f640 1370 	movw	r3, #2416	; 0x970
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	681b      	ldr	r3, [r3, #0]
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bc80      	pop	{r7}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop

08001b58 <getAccelX>:

int16_t getAccelX(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
	return accelX;
 8001b5c:	f640 1368 	movw	r3, #2408	; 0x968
 8001b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	b21b      	sxth	r3, r3
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <getAccelYf>:

float getAccelYf(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
	return accelYf;
 8001b74:	f640 1374 	movw	r3, #2420	; 0x974
 8001b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b7c:	681b      	ldr	r3, [r3, #0]
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop

08001b88 <getAccelY>:

int16_t getAccelY(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
	return accelY;
 8001b8c:	f640 136a 	movw	r3, #2410	; 0x96a
 8001b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b94:	881b      	ldrh	r3, [r3, #0]
 8001b96:	b21b      	sxth	r3, r3
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <getAccelZf>:

float getAccelZf(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
	return accelZf;
 8001ba4:	f640 1378 	movw	r3, #2424	; 0x978
 8001ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bac:	681b      	ldr	r3, [r3, #0]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop

08001bb8 <getAccelZ>:

int16_t getAccelZ(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
	return accelZ;
 8001bbc:	f640 136c 	movw	r3, #2412	; 0x96c
 8001bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	b21b      	sxth	r3, r3
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <getGyroXf>:

float getGyroXf(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
	return gyroXf;
 8001bd4:	f640 1384 	movw	r3, #2436	; 0x984
 8001bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bdc:	681b      	ldr	r3, [r3, #0]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop

08001be8 <getGyroX>:

int16_t getGyroX(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
	return gyroX;
 8001bec:	f640 137c 	movw	r3, #2428	; 0x97c
 8001bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	b21b      	sxth	r3, r3
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <getGyroYf>:

float getGyroYf(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
	return gyroYf;
 8001c04:	f640 1388 	movw	r3, #2440	; 0x988
 8001c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c0c:	681b      	ldr	r3, [r3, #0]
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop

08001c18 <getGyroY>:

int16_t getGyroY(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
	return gyroY;
 8001c1c:	f640 137e 	movw	r3, #2430	; 0x97e
 8001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	b21b      	sxth	r3, r3
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <getGyroZf>:

float getGyroZf(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
	return gyroZf;
 8001c34:	f640 138c 	movw	r3, #2444	; 0x98c
 8001c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3c:	681b      	ldr	r3, [r3, #0]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop

08001c48 <getGyroZ>:

int16_t getGyroZ(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
	return gyroZ;
 8001c4c:	f640 1380 	movw	r3, #2432	; 0x980
 8001c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	b21b      	sxth	r3, r3
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr

08001c60 <getMagnetXf>:

float getMagnetXf(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
	return magnetXf;
 8001c64:	f640 1398 	movw	r3, #2456	; 0x998
 8001c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6c:	681b      	ldr	r3, [r3, #0]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop

08001c78 <getMagnetX>:

int16_t getMagnetX(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
	return magnetX;
 8001c7c:	f640 1390 	movw	r3, #2448	; 0x990
 8001c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	b21b      	sxth	r3, r3
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <getMagnetYf>:

float getMagnetYf(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
	return magnetYf;
 8001c94:	f640 139c 	movw	r3, #2460	; 0x99c
 8001c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c9c:	681b      	ldr	r3, [r3, #0]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop

08001ca8 <getMagnetY>:

int16_t getMagnetY(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
	return magnetY;
 8001cac:	f640 1392 	movw	r3, #2450	; 0x992
 8001cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	b21b      	sxth	r3, r3
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr

08001cc0 <getMagnetZf>:

float getMagnetZf(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
	return magnetZf;
 8001cc4:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8001cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ccc:	681b      	ldr	r3, [r3, #0]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bc80      	pop	{r7}
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop

08001cd8 <getMagnetZ>:

int16_t getMagnetZ(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
	return magnetZ;
 8001cdc:	f640 1394 	movw	r3, #2452	; 0x994
 8001ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	b21b      	sxth	r3, r3
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <startMeasurements>:

void startMeasurements(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(READING_DELAY,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor,&adrAndData);
 8001cf4:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8001cf8:	f04f 0101 	mov.w	r1, #1
 8001cfc:	f644 123d 	movw	r2, #18749	; 0x493d
 8001d00:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001d04:	f241 430c 	movw	r3, #5132	; 0x140c
 8001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d0c:	f006 fc4a 	bl	80085a4 <SYSTM001_CreateTimer>
 8001d10:	4602      	mov	r2, r0
 8001d12:	f640 1354 	movw	r3, #2388	; 0x954
 8001d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d1a:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8001d1c:	f640 1354 	movw	r3, #2388	; 0x954
 8001d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f006 fd0c 	bl	8008744 <SYSTM001_StartTimer>
}
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop

08001d30 <startMeasurements1>:

void startMeasurements1(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(READING_DELAY,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor1,&adrAndData);
 8001d34:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8001d38:	f04f 0101 	mov.w	r1, #1
 8001d3c:	f644 3261 	movw	r2, #19297	; 0x4b61
 8001d40:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001d44:	f241 430c 	movw	r3, #5132	; 0x140c
 8001d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d4c:	f006 fc2a 	bl	80085a4 <SYSTM001_CreateTimer>
 8001d50:	4602      	mov	r2, r0
 8001d52:	f640 1354 	movw	r3, #2388	; 0x954
 8001d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d5a:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8001d5c:	f640 1354 	movw	r3, #2388	; 0x954
 8001d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f006 fcec 	bl	8008744 <SYSTM001_StartTimer>
}
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop

08001d70 <resetMeasurements>:

void resetMeasurements(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdReadMeasurements);
 8001d74:	f640 1354 	movw	r3, #2388	; 0x954
 8001d78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f006 fd3a 	bl	80087f8 <SYSTM001_StopTimer>

	SYSTM001_DeleteTimer(TimerIdReadMeasurements);
 8001d84:	f640 1354 	movw	r3, #2388	; 0x954
 8001d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f006 fd7a 	bl	8008888 <SYSTM001_DeleteTimer>
}
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop

08001d98 <readAndSendMeasurements>:



void readAndSendMeasurements(void (*sendFunction)(char *str, int len))
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b084      	sub	sp, #16
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	if(!readingAllowed && (counter < 1))
 8001da0:	f240 031c 	movw	r3, #28
 8001da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f040 8320 	bne.w	80023f2 <readAndSendMeasurements+0x65a>
 8001db2:	f640 1364 	movw	r3, #2404	; 0x964
 8001db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f300 8318 	bgt.w	80023f2 <readAndSendMeasurements+0x65a>
	{

		accelX = (adrAndData.dane[1] << 8) | adrAndData.dane[0]; // Store x-axis values into gx
 8001dc2:	f241 430c 	movw	r3, #5132	; 0x140c
 8001dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dca:	785b      	ldrb	r3, [r3, #1]
 8001dcc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	f241 430c 	movw	r3, #5132	; 0x140c
 8001dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b29a      	uxth	r2, r3
 8001de0:	f640 1368 	movw	r3, #2408	; 0x968
 8001de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001de8:	801a      	strh	r2, [r3, #0]

		accelY = (adrAndData.dane[3] << 8) | adrAndData.dane[2]; // Store y-axis values into gy
 8001dea:	f241 430c 	movw	r3, #5132	; 0x140c
 8001dee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001df2:	78db      	ldrb	r3, [r3, #3]
 8001df4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	f241 430c 	movw	r3, #5132	; 0x140c
 8001dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e02:	789b      	ldrb	r3, [r3, #2]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	f640 136a 	movw	r3, #2410	; 0x96a
 8001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e10:	801a      	strh	r2, [r3, #0]

		accelZ = (adrAndData.dane[5] << 8) | adrAndData.dane[4]; // Store z-axis values into gz
 8001e12:	f241 430c 	movw	r3, #5132	; 0x140c
 8001e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e1a:	795b      	ldrb	r3, [r3, #5]
 8001e1c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	f241 430c 	movw	r3, #5132	; 0x140c
 8001e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e2a:	791b      	ldrb	r3, [r3, #4]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	f640 136c 	movw	r3, #2412	; 0x96c
 8001e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e38:	801a      	strh	r2, [r3, #0]

		if (_autoCalc) //kalibracja
 8001e3a:	f640 63bc 	movw	r3, #3772	; 0xebc
 8001e3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d03b      	beq.n	8001ec0 <readAndSendMeasurements+0x128>
		{
			accelX -= aBiasRaw[X_AXIS];
 8001e48:	f640 1368 	movw	r3, #2408	; 0x968
 8001e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	f241 4300 	movw	r3, #5120	; 0x1400
 8001e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	b29a      	uxth	r2, r3
 8001e66:	f640 1368 	movw	r3, #2408	; 0x968
 8001e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e6e:	801a      	strh	r2, [r3, #0]
			accelY -= aBiasRaw[Y_AXIS];
 8001e70:	f640 136a 	movw	r3, #2410	; 0x96a
 8001e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b29a      	uxth	r2, r3
 8001e7c:	f241 4300 	movw	r3, #5120	; 0x1400
 8001e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e84:	885b      	ldrh	r3, [r3, #2]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	f640 136a 	movw	r3, #2410	; 0x96a
 8001e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e96:	801a      	strh	r2, [r3, #0]
			accelZ -= aBiasRaw[Z_AXIS];
 8001e98:	f640 136c 	movw	r3, #2412	; 0x96c
 8001e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ea0:	881b      	ldrh	r3, [r3, #0]
 8001ea2:	b29a      	uxth	r2, r3
 8001ea4:	f241 4300 	movw	r3, #5120	; 0x1400
 8001ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eac:	889b      	ldrh	r3, [r3, #4]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	f640 136c 	movw	r3, #2412	; 0x96c
 8001eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ebe:	801a      	strh	r2, [r3, #0]
		}

		accelXf = calcAccel(accelX);
 8001ec0:	f640 1368 	movw	r3, #2408	; 0x968
 8001ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f002 f967 	bl	80041a0 <calcAccel>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	f640 1370 	movw	r3, #2416	; 0x970
 8001ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001edc:	601a      	str	r2, [r3, #0]
		accelYf = calcAccel(accelY);
 8001ede:	f640 136a 	movw	r3, #2410	; 0x96a
 8001ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	4618      	mov	r0, r3
 8001eec:	f002 f958 	bl	80041a0 <calcAccel>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	f640 1374 	movw	r3, #2420	; 0x974
 8001ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001efa:	601a      	str	r2, [r3, #0]
		accelZf = calcAccel(accelZ);
 8001efc:	f640 136c 	movw	r3, #2412	; 0x96c
 8001f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	b21b      	sxth	r3, r3
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f002 f949 	bl	80041a0 <calcAccel>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	f640 1378 	movw	r3, #2424	; 0x978
 8001f14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f18:	601a      	str	r2, [r3, #0]

		accelX = calcAccel(accelX);
 8001f1a:	f640 1368 	movw	r3, #2408	; 0x968
 8001f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f22:	881b      	ldrh	r3, [r3, #0]
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	4618      	mov	r0, r3
 8001f28:	f002 f93a 	bl	80041a0 <calcAccel>
 8001f2c:	ee07 0a90 	vmov	s15, r0
 8001f30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f34:	ee17 3a90 	vmov	r3, s15
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	f640 1368 	movw	r3, #2408	; 0x968
 8001f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f42:	801a      	strh	r2, [r3, #0]
		accelY = calcAccel(accelY);
 8001f44:	f640 136a 	movw	r3, #2410	; 0x96a
 8001f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	4618      	mov	r0, r3
 8001f52:	f002 f925 	bl	80041a0 <calcAccel>
 8001f56:	ee07 0a90 	vmov	s15, r0
 8001f5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f5e:	ee17 3a90 	vmov	r3, s15
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f640 136a 	movw	r3, #2410	; 0x96a
 8001f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f6c:	801a      	strh	r2, [r3, #0]
		accelZ = calcAccel(accelZ);
 8001f6e:	f640 136c 	movw	r3, #2412	; 0x96c
 8001f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f002 f910 	bl	80041a0 <calcAccel>
 8001f80:	ee07 0a90 	vmov	s15, r0
 8001f84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f88:	ee17 3a90 	vmov	r3, s15
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	f640 136c 	movw	r3, #2412	; 0x96c
 8001f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f96:	801a      	strh	r2, [r3, #0]


		pomiaryAccel[counter].ax = accelX;
 8001f98:	f640 1364 	movw	r3, #2404	; 0x964
 8001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	f640 1368 	movw	r3, #2408	; 0x968
 8001fa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001faa:	8818      	ldrh	r0, [r3, #0]
 8001fac:	f640 7250 	movw	r2, #3920	; 0xf50
 8001fb0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001fba:	185b      	adds	r3, r3, r1
 8001fbc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fc0:	18d3      	adds	r3, r2, r3
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = accelY;
 8001fc6:	f640 1364 	movw	r3, #2404	; 0x964
 8001fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fce:	6819      	ldr	r1, [r3, #0]
 8001fd0:	f640 136a 	movw	r3, #2410	; 0x96a
 8001fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fd8:	8818      	ldrh	r0, [r3, #0]
 8001fda:	f640 7250 	movw	r2, #3920	; 0xf50
 8001fde:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001fe8:	185b      	adds	r3, r3, r1
 8001fea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fee:	18d3      	adds	r3, r2, r3
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = accelZ;
 8001ff4:	f640 1364 	movw	r3, #2404	; 0x964
 8001ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ffc:	6819      	ldr	r1, [r3, #0]
 8001ffe:	f640 136c 	movw	r3, #2412	; 0x96c
 8002002:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002006:	8818      	ldrh	r0, [r3, #0]
 8002008:	f640 7250 	movw	r2, #3920	; 0xf50
 800200c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002010:	460b      	mov	r3, r1
 8002012:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002016:	185b      	adds	r3, r3, r1
 8002018:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800201c:	18d3      	adds	r3, r2, r3
 800201e:	4602      	mov	r2, r0
 8002020:	809a      	strh	r2, [r3, #4]


		gyroX = (adrAndData.dane[7] << 8) | adrAndData.dane[6];
 8002022:	f241 430c 	movw	r3, #5132	; 0x140c
 8002026:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800202a:	79db      	ldrb	r3, [r3, #7]
 800202c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002030:	b29a      	uxth	r2, r3
 8002032:	f241 430c 	movw	r3, #5132	; 0x140c
 8002036:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203a:	799b      	ldrb	r3, [r3, #6]
 800203c:	4313      	orrs	r3, r2
 800203e:	b29a      	uxth	r2, r3
 8002040:	f640 137c 	movw	r3, #2428	; 0x97c
 8002044:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002048:	801a      	strh	r2, [r3, #0]

		gyroY = (adrAndData.dane[9] << 8) | adrAndData.dane[8];
 800204a:	f241 430c 	movw	r3, #5132	; 0x140c
 800204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002052:	7a5b      	ldrb	r3, [r3, #9]
 8002054:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002058:	b29a      	uxth	r2, r3
 800205a:	f241 430c 	movw	r3, #5132	; 0x140c
 800205e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002062:	7a1b      	ldrb	r3, [r3, #8]
 8002064:	4313      	orrs	r3, r2
 8002066:	b29a      	uxth	r2, r3
 8002068:	f640 137e 	movw	r3, #2430	; 0x97e
 800206c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002070:	801a      	strh	r2, [r3, #0]

		gyroZ = (adrAndData.dane[11] << 8) | adrAndData.dane[10];
 8002072:	f241 430c 	movw	r3, #5132	; 0x140c
 8002076:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800207a:	7adb      	ldrb	r3, [r3, #11]
 800207c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002080:	b29a      	uxth	r2, r3
 8002082:	f241 430c 	movw	r3, #5132	; 0x140c
 8002086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800208a:	7a9b      	ldrb	r3, [r3, #10]
 800208c:	4313      	orrs	r3, r2
 800208e:	b29a      	uxth	r2, r3
 8002090:	f640 1380 	movw	r3, #2432	; 0x980
 8002094:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002098:	801a      	strh	r2, [r3, #0]


		if (_autoCalc) //kalibracja
 800209a:	f640 63bc 	movw	r3, #3772	; 0xebc
 800209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d03b      	beq.n	8002120 <readAndSendMeasurements+0x388>
		{
			gyroX -= gBiasRaw[X_AXIS];
 80020a8:	f640 137c 	movw	r3, #2428	; 0x97c
 80020ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	f640 7348 	movw	r3, #3912	; 0xf48
 80020b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020bc:	881b      	ldrh	r3, [r3, #0]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	f640 137c 	movw	r3, #2428	; 0x97c
 80020ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020ce:	801a      	strh	r2, [r3, #0]
			gyroY -= gBiasRaw[Y_AXIS];
 80020d0:	f640 137e 	movw	r3, #2430	; 0x97e
 80020d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	f640 7348 	movw	r3, #3912	; 0xf48
 80020e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020e4:	885b      	ldrh	r3, [r3, #2]
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	f640 137e 	movw	r3, #2430	; 0x97e
 80020f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020f6:	801a      	strh	r2, [r3, #0]
			gyroZ -= gBiasRaw[Z_AXIS];
 80020f8:	f640 1380 	movw	r3, #2432	; 0x980
 80020fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	b29a      	uxth	r2, r3
 8002104:	f640 7348 	movw	r3, #3912	; 0xf48
 8002108:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800210c:	889b      	ldrh	r3, [r3, #4]
 800210e:	b29b      	uxth	r3, r3
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	b29b      	uxth	r3, r3
 8002114:	b29a      	uxth	r2, r3
 8002116:	f640 1380 	movw	r3, #2432	; 0x980
 800211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800211e:	801a      	strh	r2, [r3, #0]
		}

		gyroXf = calcGyro(gyroX);
 8002120:	f640 137c 	movw	r3, #2428	; 0x97c
 8002124:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002128:	881b      	ldrh	r3, [r3, #0]
 800212a:	b21b      	sxth	r3, r3
 800212c:	4618      	mov	r0, r3
 800212e:	f002 f81b 	bl	8004168 <calcGyro>
 8002132:	4602      	mov	r2, r0
 8002134:	f640 1384 	movw	r3, #2436	; 0x984
 8002138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800213c:	601a      	str	r2, [r3, #0]
		gyroYf = calcGyro(gyroY);
 800213e:	f640 137e 	movw	r3, #2430	; 0x97e
 8002142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b21b      	sxth	r3, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f002 f80c 	bl	8004168 <calcGyro>
 8002150:	4602      	mov	r2, r0
 8002152:	f640 1388 	movw	r3, #2440	; 0x988
 8002156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800215a:	601a      	str	r2, [r3, #0]
		gyroZf = calcGyro(gyroZ);
 800215c:	f640 1380 	movw	r3, #2432	; 0x980
 8002160:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002164:	881b      	ldrh	r3, [r3, #0]
 8002166:	b21b      	sxth	r3, r3
 8002168:	4618      	mov	r0, r3
 800216a:	f001 fffd 	bl	8004168 <calcGyro>
 800216e:	4602      	mov	r2, r0
 8002170:	f640 138c 	movw	r3, #2444	; 0x98c
 8002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002178:	601a      	str	r2, [r3, #0]

		gyroX = calcGyro(gyroX);
 800217a:	f640 137c 	movw	r3, #2428	; 0x97c
 800217e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002182:	881b      	ldrh	r3, [r3, #0]
 8002184:	b21b      	sxth	r3, r3
 8002186:	4618      	mov	r0, r3
 8002188:	f001 ffee 	bl	8004168 <calcGyro>
 800218c:	ee07 0a90 	vmov	s15, r0
 8002190:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002194:	ee17 3a90 	vmov	r3, s15
 8002198:	b29a      	uxth	r2, r3
 800219a:	f640 137c 	movw	r3, #2428	; 0x97c
 800219e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a2:	801a      	strh	r2, [r3, #0]
		gyroY = calcGyro(gyroY);
 80021a4:	f640 137e 	movw	r3, #2430	; 0x97e
 80021a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	4618      	mov	r0, r3
 80021b2:	f001 ffd9 	bl	8004168 <calcGyro>
 80021b6:	ee07 0a90 	vmov	s15, r0
 80021ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021be:	ee17 3a90 	vmov	r3, s15
 80021c2:	b29a      	uxth	r2, r3
 80021c4:	f640 137e 	movw	r3, #2430	; 0x97e
 80021c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021cc:	801a      	strh	r2, [r3, #0]
		gyroZ = calcGyro(gyroZ);
 80021ce:	f640 1380 	movw	r3, #2432	; 0x980
 80021d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	b21b      	sxth	r3, r3
 80021da:	4618      	mov	r0, r3
 80021dc:	f001 ffc4 	bl	8004168 <calcGyro>
 80021e0:	ee07 0a90 	vmov	s15, r0
 80021e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021e8:	ee17 3a90 	vmov	r3, s15
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	f640 1380 	movw	r3, #2432	; 0x980
 80021f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021f6:	801a      	strh	r2, [r3, #0]

		pomiaryAccel[counter].gx = gyroX;
 80021f8:	f640 1364 	movw	r3, #2404	; 0x964
 80021fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002200:	6819      	ldr	r1, [r3, #0]
 8002202:	f640 137c 	movw	r3, #2428	; 0x97c
 8002206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800220a:	8818      	ldrh	r0, [r3, #0]
 800220c:	f640 7250 	movw	r2, #3920	; 0xf50
 8002210:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002214:	460b      	mov	r3, r1
 8002216:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800221a:	185b      	adds	r3, r3, r1
 800221c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002220:	18d3      	adds	r3, r2, r3
 8002222:	4602      	mov	r2, r0
 8002224:	80da      	strh	r2, [r3, #6]
		pomiaryAccel[counter].gy = gyroY;
 8002226:	f640 1364 	movw	r3, #2404	; 0x964
 800222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222e:	6819      	ldr	r1, [r3, #0]
 8002230:	f640 137e 	movw	r3, #2430	; 0x97e
 8002234:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002238:	8818      	ldrh	r0, [r3, #0]
 800223a:	f640 7250 	movw	r2, #3920	; 0xf50
 800223e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002242:	460b      	mov	r3, r1
 8002244:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002248:	185b      	adds	r3, r3, r1
 800224a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800224e:	18d3      	adds	r3, r2, r3
 8002250:	f103 0308 	add.w	r3, r3, #8
 8002254:	4602      	mov	r2, r0
 8002256:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].gz = gyroZ;
 8002258:	f640 1364 	movw	r3, #2404	; 0x964
 800225c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002260:	6819      	ldr	r1, [r3, #0]
 8002262:	f640 1380 	movw	r3, #2432	; 0x980
 8002266:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800226a:	8818      	ldrh	r0, [r3, #0]
 800226c:	f640 7250 	movw	r2, #3920	; 0xf50
 8002270:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8002274:	460b      	mov	r3, r1
 8002276:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800227a:	185b      	adds	r3, r3, r1
 800227c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002280:	18d3      	adds	r3, r2, r3
 8002282:	f103 0308 	add.w	r3, r3, #8
 8002286:	4602      	mov	r2, r0
 8002288:	805a      	strh	r2, [r3, #2]



		magnetX = (adrAndData.dane[13] << 8) | adrAndData.dane[12];
 800228a:	f241 430c 	movw	r3, #5132	; 0x140c
 800228e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002292:	7b5b      	ldrb	r3, [r3, #13]
 8002294:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002298:	b29a      	uxth	r2, r3
 800229a:	f241 430c 	movw	r3, #5132	; 0x140c
 800229e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a2:	7b1b      	ldrb	r3, [r3, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	f640 1390 	movw	r3, #2448	; 0x990
 80022ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022b0:	801a      	strh	r2, [r3, #0]

		magnetY = (adrAndData.dane[15] << 8) | adrAndData.dane[14];
 80022b2:	f241 430c 	movw	r3, #5132	; 0x140c
 80022b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ba:	7bdb      	ldrb	r3, [r3, #15]
 80022bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	f241 430c 	movw	r3, #5132	; 0x140c
 80022c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022ca:	7b9b      	ldrb	r3, [r3, #14]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	f640 1392 	movw	r3, #2450	; 0x992
 80022d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022d8:	801a      	strh	r2, [r3, #0]

		magnetZ = (adrAndData.dane[17] << 8) | adrAndData.dane[16];
 80022da:	f241 430c 	movw	r3, #5132	; 0x140c
 80022de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022e2:	7c5b      	ldrb	r3, [r3, #17]
 80022e4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	f241 430c 	movw	r3, #5132	; 0x140c
 80022ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022f2:	7c1b      	ldrb	r3, [r3, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	f640 1394 	movw	r3, #2452	; 0x994
 80022fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002300:	801a      	strh	r2, [r3, #0]


		magnetXf = calcMag(magnetX);
 8002302:	f640 1390 	movw	r3, #2448	; 0x990
 8002306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	b21b      	sxth	r3, r3
 800230e:	4618      	mov	r0, r3
 8002310:	f001 fd7c 	bl	8003e0c <calcMag>
 8002314:	4602      	mov	r2, r0
 8002316:	f640 1398 	movw	r3, #2456	; 0x998
 800231a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800231e:	601a      	str	r2, [r3, #0]
		magnetYf = calcMag(magnetY);
 8002320:	f640 1392 	movw	r3, #2450	; 0x992
 8002324:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	4618      	mov	r0, r3
 800232e:	f001 fd6d 	bl	8003e0c <calcMag>
 8002332:	4602      	mov	r2, r0
 8002334:	f640 139c 	movw	r3, #2460	; 0x99c
 8002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800233c:	601a      	str	r2, [r3, #0]
		magnetZf = calcMag(magnetZ);
 800233e:	f640 1394 	movw	r3, #2452	; 0x994
 8002342:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002346:	881b      	ldrh	r3, [r3, #0]
 8002348:	b21b      	sxth	r3, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f001 fd5e 	bl	8003e0c <calcMag>
 8002350:	4602      	mov	r2, r0
 8002352:	f640 13a0 	movw	r3, #2464	; 0x9a0
 8002356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800235a:	601a      	str	r2, [r3, #0]

		magnetX = calcMag(magnetX);
 800235c:	f640 1390 	movw	r3, #2448	; 0x990
 8002360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	b21b      	sxth	r3, r3
 8002368:	4618      	mov	r0, r3
 800236a:	f001 fd4f 	bl	8003e0c <calcMag>
 800236e:	ee07 0a90 	vmov	s15, r0
 8002372:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002376:	ee17 3a90 	vmov	r3, s15
 800237a:	b29a      	uxth	r2, r3
 800237c:	f640 1390 	movw	r3, #2448	; 0x990
 8002380:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002384:	801a      	strh	r2, [r3, #0]
		magnetY = calcMag(magnetY);
 8002386:	f640 1392 	movw	r3, #2450	; 0x992
 800238a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	4618      	mov	r0, r3
 8002394:	f001 fd3a 	bl	8003e0c <calcMag>
 8002398:	ee07 0a90 	vmov	s15, r0
 800239c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023a0:	ee17 3a90 	vmov	r3, s15
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	f640 1392 	movw	r3, #2450	; 0x992
 80023aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ae:	801a      	strh	r2, [r3, #0]
		magnetZ = calcMag(magnetZ);
 80023b0:	f640 1394 	movw	r3, #2452	; 0x994
 80023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	f001 fd25 	bl	8003e0c <calcMag>
 80023c2:	ee07 0a90 	vmov	s15, r0
 80023c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023ca:	ee17 3a90 	vmov	r3, s15
 80023ce:	b29a      	uxth	r2, r3
 80023d0:	f640 1394 	movw	r3, #2452	; 0x994
 80023d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023d8:	801a      	strh	r2, [r3, #0]

		counter++;
 80023da:	f640 1364 	movw	r3, #2404	; 0x964
 80023de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f103 0201 	add.w	r2, r3, #1
 80023e8:	f640 1364 	movw	r3, #2404	; 0x964
 80023ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023f0:	601a      	str	r2, [r3, #0]
		{
			readingAllowed = TRUE;
		}*/
	}

	if(counter >= 1/* && copied == 0*/)
 80023f2:	f640 1364 	movw	r3, #2404	; 0x964
 80023f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	dd17      	ble.n	8002430 <readAndSendMeasurements+0x698>
	{
		int i = 0;
 8002400:	f04f 0300 	mov.w	r3, #0
 8002404:	60fb      	str	r3, [r7, #12]
			copiedData[i].gx = pomiaryAccel[i].gx;
			copiedData[i].gy = pomiaryAccel[i].gy;
			copiedData[i].gz = pomiaryAccel[i].gz;
		}*/

		counter = 0;
 8002406:	f640 1364 	movw	r3, #2404	; 0x964
 800240a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800240e:	f04f 0200 	mov.w	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
		copied = 1;
 8002414:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8002418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800241c:	f04f 0201 	mov.w	r2, #1
 8002420:	701a      	strb	r2, [r3, #0]
		readingAllowed = TRUE;
 8002422:	f240 031c 	movw	r3, #28
 8002426:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800242a:	f04f 0201 	mov.w	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
	}
}
 8002430:	f107 0710 	add.w	r7, r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <initAdrAndSubAdr>:

void initAdrAndSubAdr(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
	adrAndData.adr.addressDevice[0] = 0x6B;
 800243c:	f241 430c 	movw	r3, #5132	; 0x140c
 8002440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002444:	f04f 026b 	mov.w	r2, #107	; 0x6b
 8002448:	749a      	strb	r2, [r3, #18]
	adrAndData.adr.addressDevice[1] = 0x1E;
 800244a:	f241 430c 	movw	r3, #5132	; 0x140c
 800244e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002452:	f04f 021e 	mov.w	r2, #30
 8002456:	74da      	strb	r2, [r3, #19]
	adrAndData.adr.subAddress[0] =  OUT_X_L_XL; //subaddres for accel
 8002458:	f241 430c 	movw	r3, #5132	; 0x140c
 800245c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002460:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002464:	751a      	strb	r2, [r3, #20]
	adrAndData.adr.subAddress[1] =  OUT_X_L_G; //sub address for gyroscope
 8002466:	f241 430c 	movw	r3, #5132	; 0x140c
 800246a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246e:	f04f 0218 	mov.w	r2, #24
 8002472:	755a      	strb	r2, [r3, #21]
	adrAndData.adr.subAddress[2] =  OUT_X_L_M;
 8002474:	f241 430c 	movw	r3, #5132	; 0x140c
 8002478:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247c:	f04f 0228 	mov.w	r2, #40	; 0x28
 8002480:	759a      	strb	r2, [r3, #22]
}
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <initLSM9DS1>:

void initLSM9DS1(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 800248e:	f04f 0001 	mov.w	r0, #1
 8002492:	f04f 016b 	mov.w	r1, #107	; 0x6b
 8002496:	f04f 021e 	mov.w	r2, #30
 800249a:	f000 f823 	bl	80024e4 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 800249e:	f640 6394 	movw	r3, #3732	; 0xe94
 80024a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a6:	f04f 0201 	mov.w	r2, #1
 80024aa:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 80024ac:	f640 6394 	movw	r3, #3732	; 0xe94
 80024b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024b4:	f04f 021e 	mov.w	r2, #30
 80024b8:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 80024ba:	f640 6394 	movw	r3, #3732	; 0xe94
 80024be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024c2:	f04f 026b 	mov.w	r2, #107	; 0x6b
 80024c6:	705a      	strb	r2, [r3, #1]

	initAdrAndSubAdr();
 80024c8:	f7ff ffb6 	bl	8002438 <initAdrAndSubAdr>

	if(!begin())
 80024cc:	f000 f968 	bl	80027a0 <begin>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d102      	bne.n	80024dc <initLSM9DS1+0x54>
	{
		int k = 0;
 80024d6:	f04f 0300 	mov.w	r3, #0
 80024da:	607b      	str	r3, [r7, #4]
	}
}
 80024dc:	f107 0708 	add.w	r7, r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <init>:

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4613      	mov	r3, r2
 80024ec:	4602      	mov	r2, r0
 80024ee:	71fa      	strb	r2, [r7, #7]
 80024f0:	460a      	mov	r2, r1
 80024f2:	71ba      	strb	r2, [r7, #6]
 80024f4:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 80024f6:	f640 6394 	movw	r3, #3732	; 0xe94
 80024fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024fe:	79fa      	ldrb	r2, [r7, #7]
 8002500:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 8002502:	f640 6394 	movw	r3, #3732	; 0xe94
 8002506:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800250a:	79ba      	ldrb	r2, [r7, #6]
 800250c:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 800250e:	f640 6394 	movw	r3, #3732	; 0xe94
 8002512:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002516:	797a      	ldrb	r2, [r7, #5]
 8002518:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 800251a:	f640 6394 	movw	r3, #3732	; 0xe94
 800251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002522:	f04f 0201 	mov.w	r2, #1
 8002526:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 8002528:	f640 6394 	movw	r3, #3732	; 0xe94
 800252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002530:	f04f 0201 	mov.w	r2, #1
 8002534:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 8002536:	f640 6394 	movw	r3, #3732	; 0xe94
 800253a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800253e:	f04f 0201 	mov.w	r2, #1
 8002542:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 8002544:	f640 6394 	movw	r3, #3732	; 0xe94
 8002548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254c:	f04f 0201 	mov.w	r2, #1
 8002550:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 8002552:	f640 6394 	movw	r3, #3732	; 0xe94
 8002556:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800255a:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 800255e:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;//byo 3
 8002560:	f640 6394 	movw	r3, #3732	; 0xe94
 8002564:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002568:	f04f 0203 	mov.w	r2, #3
 800256c:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 800256e:	f640 6394 	movw	r3, #3732	; 0xe94
 8002572:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 800257c:	f640 6394 	movw	r3, #3732	; 0xe94
 8002580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 800258a:	f640 6394 	movw	r3, #3732	; 0xe94
 800258e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 8002598:	f640 6394 	movw	r3, #3732	; 0xe94
 800259c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 80025a6:	f640 6394 	movw	r3, #3732	; 0xe94
 80025aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 80025b4:	f640 6394 	movw	r3, #3732	; 0xe94
 80025b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 80025c2:	f640 6394 	movw	r3, #3732	; 0xe94
 80025c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 80025d0:	f640 6394 	movw	r3, #3732	; 0xe94
 80025d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 80025de:	f640 6394 	movw	r3, #3732	; 0xe94
 80025e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025e6:	f04f 0201 	mov.w	r2, #1
 80025ea:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 80025ec:	f640 6394 	movw	r3, #3732	; 0xe94
 80025f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025f4:	f04f 0201 	mov.w	r2, #1
 80025f8:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 80025fa:	f640 6394 	movw	r3, #3732	; 0xe94
 80025fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002602:	f04f 0201 	mov.w	r2, #1
 8002606:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 8002608:	f640 6394 	movw	r3, #3732	; 0xe94
 800260c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002610:	f04f 0201 	mov.w	r2, #1
 8002614:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 8002616:	f640 6394 	movw	r3, #3732	; 0xe94
 800261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800261e:	f04f 0201 	mov.w	r2, #1
 8002622:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 8002624:	f640 6394 	movw	r3, #3732	; 0xe94
 8002628:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800262c:	f04f 0202 	mov.w	r2, #2
 8002630:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 8002632:	f640 6394 	movw	r3, #3732	; 0xe94
 8002636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800263a:	f04f 0206 	mov.w	r2, #6
 800263e:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 8002640:	f640 6394 	movw	r3, #3732	; 0xe94
 8002644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002648:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800264c:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 800264e:	f640 6394 	movw	r3, #3732	; 0xe94
 8002652:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 800265c:	f640 6394 	movw	r3, #3732	; 0xe94
 8002660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002664:	f04f 0200 	mov.w	r2, #0
 8002668:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 800266a:	f640 6394 	movw	r3, #3732	; 0xe94
 800266e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002672:	f04f 0201 	mov.w	r2, #1
 8002676:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 8002678:	f640 6394 	movw	r3, #3732	; 0xe94
 800267c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002680:	f04f 0204 	mov.w	r2, #4
 8002684:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 8002688:	f640 6394 	movw	r3, #3732	; 0xe94
 800268c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002690:	f04f 0207 	mov.w	r2, #7
 8002694:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 8002698:	f640 6394 	movw	r3, #3732	; 0xe94
 800269c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a0:	f04f 0200 	mov.w	r2, #0
 80026a4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 80026a8:	f640 6394 	movw	r3, #3732	; 0xe94
 80026ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026b0:	f04f 0203 	mov.w	r2, #3
 80026b4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 80026b8:	f640 6394 	movw	r3, #3732	; 0xe94
 80026bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c0:	f04f 0203 	mov.w	r2, #3
 80026c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 80026c8:	f640 6394 	movw	r3, #3732	; 0xe94
 80026cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 80026d8:	f640 6394 	movw	r3, #3732	; 0xe94
 80026dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 80026e8:	f640 6394 	movw	r3, #3732	; 0xe94
 80026ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f0:	f04f 0201 	mov.w	r2, #1
 80026f4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	60fb      	str	r3, [r7, #12]
 80026fe:	e03f      	b.n	8002780 <init+0x29c>
	{
		gBias[i] = 0;
 8002700:	f241 4394 	movw	r3, #5268	; 0x1494
 8002704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800270e:	189b      	adds	r3, r3, r2
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 8002716:	f640 6318 	movw	r3, #3608	; 0xe18
 800271a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002724:	189b      	adds	r3, r3, r2
 8002726:	f04f 0200 	mov.w	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 800272c:	f241 43b0 	movw	r3, #5296	; 0x14b0
 8002730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800273a:	189b      	adds	r3, r3, r2
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 8002742:	f640 7348 	movw	r3, #3912	; 0xf48
 8002746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	f04f 0100 	mov.w	r1, #0
 8002750:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 8002754:	f241 4300 	movw	r3, #5120	; 0x1400
 8002758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275c:	68fa      	ldr	r2, [r7, #12]
 800275e:	f04f 0100 	mov.w	r1, #0
 8002762:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 8002766:	f640 6324 	movw	r3, #3620	; 0xe24
 800276a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	f04f 0100 	mov.w	r1, #0
 8002774:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f103 0301 	add.w	r3, r3, #1
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2b02      	cmp	r3, #2
 8002784:	ddbc      	ble.n	8002700 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 8002786:	f640 63bc 	movw	r3, #3772	; 0xebc
 800278a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800278e:	f04f 0200 	mov.w	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
}
 8002794:	f107 0714 	add.w	r7, r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	bc80      	pop	{r7}
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop

080027a0 <begin>:

uint16_t begin(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 80027a6:	f640 6394 	movw	r3, #3732	; 0xe94
 80027aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ae:	785a      	ldrb	r2, [r3, #1]
 80027b0:	f640 7340 	movw	r3, #3904	; 0xf40
 80027b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027b8:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 80027ba:	f640 6394 	movw	r3, #3732	; 0xe94
 80027be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027c2:	789a      	ldrb	r2, [r3, #2]
 80027c4:	f640 63d8 	movw	r3, #3800	; 0xed8
 80027c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027cc:	701a      	strb	r2, [r3, #0]

	constrainScales();
 80027ce:	f000 f849 	bl	8002864 <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 80027d2:	f000 f8c1 	bl	8002958 <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 80027d6:	f000 f8f3 	bl	80029c0 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 80027da:	f000 f8d7 	bl	800298c <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 80027de:	f640 6394 	movw	r3, #3732	; 0xe94
 80027e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d102      	bne.n	80027f2 <begin+0x52>
		initI2C();	// Initialize I2C
 80027ec:	f000 f8a8 	bl	8002940 <initI2C>
 80027f0:	e008      	b.n	8002804 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 80027f2:	f640 6394 	movw	r3, #3732	; 0xe94
 80027f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <begin+0x64>
		initSPI();	// Initialize SPI
 8002800:	f000 f8a4 	bl	800294c <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 8002804:	f04f 000f 	mov.w	r0, #15
 8002808:	f000 fa44 	bl	8002c94 <mReadByte>
 800280c:	4603      	mov	r3, r0
 800280e:	71fb      	strb	r3, [r7, #7]
	delay(DELAY * 150);
 8002810:	f64b 7020 	movw	r0, #48928	; 0xbf20
 8002814:	f2c0 0002 	movt	r0, #2
 8002818:	f000 f92c 	bl	8002a74 <delay>
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 800281c:	f04f 000f 	mov.w	r0, #15
 8002820:	f000 fa56 	bl	8002cd0 <xgReadByte>
 8002824:	4603      	mov	r3, r0
 8002826:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8002828:	79bb      	ldrb	r3, [r7, #6]
 800282a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800282e:	b29a      	uxth	r2, r3
 8002830:	79fb      	ldrb	r3, [r7, #7]
 8002832:	b29b      	uxth	r3, r3
 8002834:	4313      	orrs	r3, r2
 8002836:	b29b      	uxth	r3, r3
 8002838:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 800283a:	88ba      	ldrh	r2, [r7, #4]
 800283c:	f646 033d 	movw	r3, #26685	; 0x683d
 8002840:	429a      	cmp	r2, r3
 8002842:	d002      	beq.n	800284a <begin+0xaa>
	{
		return 0;
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	e006      	b.n	8002858 <begin+0xb8>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 800284a:	f000 fa5f 	bl	8002d0c <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 800284e:	f000 fba9 	bl	8002fa4 <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 8002852:	f000 fc49 	bl	80030e8 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 8002856:	88bb      	ldrh	r3, [r7, #4]

}
 8002858:	4618      	mov	r0, r3
 800285a:	f107 0708 	add.w	r7, r7, #8
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop

08002864 <constrainScales>:

void constrainScales()
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 8002868:	f640 6394 	movw	r3, #3732	; 0xe94
 800286c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002870:	88db      	ldrh	r3, [r3, #6]
 8002872:	2bf5      	cmp	r3, #245	; 0xf5
 8002874:	d016      	beq.n	80028a4 <constrainScales+0x40>
 8002876:	f640 6394 	movw	r3, #3732	; 0xe94
 800287a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800287e:	88db      	ldrh	r3, [r3, #6]
 8002880:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002884:	d00e      	beq.n	80028a4 <constrainScales+0x40>
 8002886:	f640 6394 	movw	r3, #3732	; 0xe94
 800288a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800288e:	88db      	ldrh	r3, [r3, #6]
 8002890:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002894:	d006      	beq.n	80028a4 <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 8002896:	f640 6394 	movw	r3, #3732	; 0xe94
 800289a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800289e:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80028a2:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 80028a4:	f640 6394 	movw	r3, #3732	; 0xe94
 80028a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ac:	7ddb      	ldrb	r3, [r3, #23]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d01b      	beq.n	80028ea <constrainScales+0x86>
 80028b2:	f640 6394 	movw	r3, #3732	; 0xe94
 80028b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028ba:	7ddb      	ldrb	r3, [r3, #23]
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d014      	beq.n	80028ea <constrainScales+0x86>
 80028c0:	f640 6394 	movw	r3, #3732	; 0xe94
 80028c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028c8:	7ddb      	ldrb	r3, [r3, #23]
 80028ca:	2b08      	cmp	r3, #8
 80028cc:	d00d      	beq.n	80028ea <constrainScales+0x86>
 80028ce:	f640 6394 	movw	r3, #3732	; 0xe94
 80028d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028d6:	7ddb      	ldrb	r3, [r3, #23]
 80028d8:	2b10      	cmp	r3, #16
 80028da:	d006      	beq.n	80028ea <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 80028dc:	f640 6394 	movw	r3, #3732	; 0xe94
 80028e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028e4:	f04f 0202 	mov.w	r2, #2
 80028e8:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 80028ea:	f640 6394 	movw	r3, #3732	; 0xe94
 80028ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d01f      	beq.n	800293a <constrainScales+0xd6>
 80028fa:	f640 6394 	movw	r3, #3732	; 0xe94
 80028fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002902:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002906:	2b08      	cmp	r3, #8
 8002908:	d017      	beq.n	800293a <constrainScales+0xd6>
 800290a:	f640 6394 	movw	r3, #3732	; 0xe94
 800290e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002912:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002916:	2b0c      	cmp	r3, #12
 8002918:	d00f      	beq.n	800293a <constrainScales+0xd6>
 800291a:	f640 6394 	movw	r3, #3732	; 0xe94
 800291e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002922:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002926:	2b10      	cmp	r3, #16
 8002928:	d007      	beq.n	800293a <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 800292a:	f640 6394 	movw	r3, #3732	; 0xe94
 800292e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002932:	f04f 0204 	mov.w	r2, #4
 8002936:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr

08002940 <initI2C>:


void initI2C(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
	;
}
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop

0800294c <initSPI>:

void initSPI(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
	;
}
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop

08002958 <calcgRes>:

void calcgRes()
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 800295c:	f640 6394 	movw	r3, #3732	; 0xe94
 8002960:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002964:	88db      	ldrh	r3, [r3, #6]
 8002966:	ee07 3a90 	vmov	s15, r3
 800296a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800296e:	eddf 7a06 	vldr	s15, [pc, #24]	; 8002988 <calcgRes+0x30>
 8002972:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002976:	f241 438c 	movw	r3, #5260	; 0x148c
 800297a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800297e:	edc3 7a00 	vstr	s15, [r3]
}
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr
 8002988:	47000000 	.word	0x47000000

0800298c <calcaRes>:

void calcaRes()
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 8002990:	f640 6394 	movw	r3, #3732	; 0xe94
 8002994:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002998:	7ddb      	ldrb	r3, [r3, #23]
 800299a:	ee07 3a90 	vmov	s15, r3
 800299e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80029a2:	eddf 7a06 	vldr	s15, [pc, #24]	; 80029bc <calcaRes+0x30>
 80029a6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80029aa:	f640 63d4 	movw	r3, #3796	; 0xed4
 80029ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029b2:	edc3 7a00 	vstr	s15, [r3]
}
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr
 80029bc:	47000000 	.word	0x47000000

080029c0 <calcmRes>:


void calcmRes()
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 80029c4:	f640 6394 	movw	r3, #3732	; 0xe94
 80029c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029d0:	f1a3 0304 	sub.w	r3, r3, #4
 80029d4:	2b0c      	cmp	r3, #12
 80029d6:	d849      	bhi.n	8002a6c <calcmRes+0xac>
 80029d8:	a201      	add	r2, pc, #4	; (adr r2, 80029e0 <calcmRes+0x20>)
 80029da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029de:	bf00      	nop
 80029e0:	08002a15 	.word	0x08002a15
 80029e4:	08002a6d 	.word	0x08002a6d
 80029e8:	08002a6d 	.word	0x08002a6d
 80029ec:	08002a6d 	.word	0x08002a6d
 80029f0:	08002a2b 	.word	0x08002a2b
 80029f4:	08002a6d 	.word	0x08002a6d
 80029f8:	08002a6d 	.word	0x08002a6d
 80029fc:	08002a6d 	.word	0x08002a6d
 8002a00:	08002a41 	.word	0x08002a41
 8002a04:	08002a6d 	.word	0x08002a6d
 8002a08:	08002a6d 	.word	0x08002a6d
 8002a0c:	08002a6d 	.word	0x08002a6d
 8002a10:	08002a57 	.word	0x08002a57
	{
		case 4:
			mRes = magSensitivity[0];
 8002a14:	f240 0324 	movw	r3, #36	; 0x24
 8002a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	f241 43a0 	movw	r3, #5280	; 0x14a0
 8002a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a26:	601a      	str	r2, [r3, #0]
			break;
 8002a28:	e020      	b.n	8002a6c <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 8002a2a:	f240 0324 	movw	r3, #36	; 0x24
 8002a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a32:	685a      	ldr	r2, [r3, #4]
 8002a34:	f241 43a0 	movw	r3, #5280	; 0x14a0
 8002a38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a3c:	601a      	str	r2, [r3, #0]
			break;
 8002a3e:	e015      	b.n	8002a6c <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8002a40:	f240 0324 	movw	r3, #36	; 0x24
 8002a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a48:	689a      	ldr	r2, [r3, #8]
 8002a4a:	f241 43a0 	movw	r3, #5280	; 0x14a0
 8002a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a52:	601a      	str	r2, [r3, #0]
			break;
 8002a54:	e00a      	b.n	8002a6c <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 8002a56:	f240 0324 	movw	r3, #36	; 0x24
 8002a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a5e:	68da      	ldr	r2, [r3, #12]
 8002a60:	f241 43a0 	movw	r3, #5280	; 0x14a0
 8002a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a68:	601a      	str	r2, [r3, #0]
			break;
 8002a6a:	bf00      	nop
	}

}
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop

08002a74 <delay>:

void delay(int d)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 8002a7c:	f04f 0300 	mov.w	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	e007      	b.n	8002a94 <delay+0x20>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f103 0301 	add.w	r3, r3, #1
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f103 0301 	add.w	r3, r3, #1
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	dbf3      	blt.n	8002a84 <delay+0x10>
}
 8002a9c:	f107 0714 	add.w	r7, r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bc80      	pop	{r7}
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop

08002aa8 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08a      	sub	sp, #40	; 0x28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	71fa      	strb	r2, [r7, #7]
 8002ab4:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	623b      	str	r3, [r7, #32]

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002abc:	f04f 0304 	mov.w	r3, #4
 8002ac0:	767b      	strb	r3, [r7, #25]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	763b      	strb	r3, [r7, #24]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data1);/*);*/
 8002acc:	f107 0318 	add.w	r3, r7, #24
 8002ad0:	f243 7010 	movw	r0, #14096	; 0x3710
 8002ad4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002ad8:	4619      	mov	r1, r3
 8002ada:	f006 fef7 	bl	80098cc <I2C001_WriteData>

		delay(DELAY*10);
 8002ade:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002ae2:	f7ff ffc7 	bl	8002a74 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002ae6:	f04f 0300 	mov.w	r3, #0
 8002aea:	757b      	strb	r3, [r7, #21]
		data2.Data1.Data = subAddress;
 8002aec:	79bb      	ldrb	r3, [r7, #6]
 8002aee:	753b      	strb	r3, [r7, #20]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data2);/*);*/
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	f243 7010 	movw	r0, #14096	; 0x3710
 8002af8:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002afc:	4619      	mov	r1, r3
 8002afe:	f006 fee5 	bl	80098cc <I2C001_WriteData>

		delay(DELAY*10);
 8002b02:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002b06:	f7ff ffb5 	bl	8002a74 <delay>

		//delay(15000);
		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8002b0a:	f04f 0305 	mov.w	r3, #5
 8002b0e:	747b      	strb	r3, [r7, #17]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	743b      	strb	r3, [r7, #16]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data3);/*);*/
 8002b20:	f107 0310 	add.w	r3, r7, #16
 8002b24:	f243 7010 	movw	r0, #14096	; 0x3710
 8002b28:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	f006 fecd 	bl	80098cc <I2C001_WriteData>

		delay(DELAY*10);
 8002b32:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002b36:	f7ff ff9d 	bl	8002a74 <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8002b3a:	f04f 0303 	mov.w	r3, #3
 8002b3e:	737b      	strb	r3, [r7, #13]
		data4.Data1.Data = ubyteFF;
 8002b40:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002b44:	733b      	strb	r3, [r7, #12]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data4);/*);*/
 8002b46:	f107 030c 	add.w	r3, r7, #12
 8002b4a:	f243 7010 	movw	r0, #14096	; 0x3710
 8002b4e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002b52:	4619      	mov	r1, r3
 8002b54:	f006 feba 	bl	80098cc <I2C001_WriteData>
			{
				break;
			}
		};*/

		delay(DELAY);
 8002b58:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002b5c:	f7ff ff8a 	bl	8002a74 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8002b60:	f04f 0306 	mov.w	r3, #6
 8002b64:	727b      	strb	r3, [r7, #9]
		data5.Data1.Data = ubyteFF;
 8002b66:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002b6a:	723b      	strb	r3, [r7, #8]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data5);/*);*/
 8002b6c:	f107 0308 	add.w	r3, r7, #8
 8002b70:	f243 7010 	movw	r0, #14096	; 0x3710
 8002b74:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f006 fea7 	bl	80098cc <I2C001_WriteData>
		stageOfReading++;
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f103 0301 	add.w	r3, r3, #1
 8002b84:	623b      	str	r3, [r7, #32]


		int k = 0;
 8002b86:	f04f 0300 	mov.w	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
		while(0 == received){k++; if(k > 4000) break; }
 8002b8c:	e007      	b.n	8002b9e <I2CreadByte+0xf6>
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b90:	f103 0301 	add.w	r3, r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
 8002b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b98:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002b9c:	dc07      	bgt.n	8002bae <I2CreadByte+0x106>
 8002b9e:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8002ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d0f0      	beq.n	8002b8e <I2CreadByte+0xe6>
 8002bac:	e000      	b.n	8002bb0 <I2CreadByte+0x108>
 8002bae:	bf00      	nop
		received = 0;
 8002bb0:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8002bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	701a      	strb	r2, [r3, #0]
		delay(DELAY*10);
 8002bbe:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8002bc2:	f7ff ff57 	bl	8002a74 <delay>
		int j = USIC_GetRxFIFOFillingLevel(I2C001_Handle0.I2CRegs);
 8002bc6:	f243 7310 	movw	r3, #14096	; 0x3710
 8002bca:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002bd4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002bd8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002bdc:	61fb      	str	r3, [r7, #28]
		else
		{
			stageOfReading--;
		}*/

		return (uint8_t)DataReceive1;
 8002bde:	f640 13a6 	movw	r3, #2470	; 0x9a6
 8002be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	b2db      	uxtb	r3, r3
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <USIC2_2_IRQHandler>:

void FIFO_Receive_Int_Handler(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
	/*uint16_t */DataReceive1 = 0;
 8002bf8:	f640 13a6 	movw	r3, #2470	; 0x9a6
 8002bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	801a      	strh	r2, [r3, #0]

	I2C001_ReadData(&I2C001_Handle0,&DataReceive1);
 8002c06:	f243 7010 	movw	r0, #14096	; 0x3710
 8002c0a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002c0e:	f640 11a6 	movw	r1, #2470	; 0x9a6
 8002c12:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002c16:	f006 fe2f 	bl	8009878 <I2C001_ReadData>
	//delay(10000);
	received = 1;
 8002c1a:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8002c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c22:	f04f 0201 	mov.w	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
}
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop

08002c2c <CCU81_0_IRQHandler>:

void IIC_Prot_Int_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
	  I2C001_Handle0.I2CRegs->FMR = 0x00000002U  << USIC_CH_FMR_MTDV_Pos;	// clear TDV and TE
 8002c30:	f243 7310 	movw	r3, #14096	; 0x3710
 8002c34:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f04f 0202 	mov.w	r2, #2
 8002c3e:	669a      	str	r2, [r3, #104]	; 0x68
	  I2C001_Handle0.I2CRegs->TRBSCR = USIC_CH_TRBSCR_FLUSHTB_Msk;			// flush FIFO transmit buffer
 8002c40:	f243 7310 	movw	r3, #14096	; 0x3710
 8002c44:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c4e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	  I2C001_Handle0.I2CRegs->PSCR |= USIC_CH_PSCR_CST5_Msk;				// clear PSR.NACK flag
 8002c52:	f243 7310 	movw	r3, #14096	; 0x3710
 8002c56:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	f243 7310 	movw	r3, #14096	; 0x3710
 8002c60:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c68:	f043 0320 	orr.w	r3, r3, #32
 8002c6c:	64d3      	str	r3, [r2, #76]	; 0x4c
	  IO004_ResetPin(IO004_Handle0);
 8002c6e:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8002c72:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8002c7c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002c80:	785b      	ldrb	r3, [r3, #1]
 8002c82:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	6053      	str	r3, [r2, #4]
}
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop

08002c94 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002c9e:	f640 6394 	movw	r3, #3732	; 0xe94
 8002ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d10b      	bne.n	8002cc4 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8002cac:	f640 63d8 	movw	r3, #3800	; 0xed8
 8002cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cb4:	781a      	ldrb	r2, [r3, #0]
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f7ff fef4 	bl	8002aa8 <I2CreadByte>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	e7ff      	b.n	8002cc4 <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f107 0708 	add.w	r7, r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop

08002cd0 <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002cda:	f640 6394 	movw	r3, #3732	; 0xe94
 8002cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d10b      	bne.n	8002d00 <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8002ce8:	f640 7340 	movw	r3, #3904	; 0xf40
 8002cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002cf0:	781a      	ldrb	r2, [r3, #0]
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f7ff fed6 	bl	8002aa8 <I2CreadByte>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	e7ff      	b.n	8002d00 <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	f107 0708 	add.w	r7, r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop

08002d0c <initGyro>:

void initGyro(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8002d18:	f640 6394 	movw	r3, #3732	; 0xe94
 8002d1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d20:	791b      	ldrb	r3, [r3, #4]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8002d26:	f640 6394 	movw	r3, #3732	; 0xe94
 8002d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d2e:	7a1b      	ldrb	r3, [r3, #8]
 8002d30:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002d34:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8002d36:	f640 6394 	movw	r3, #3732	; 0xe94
 8002d3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d3e:	88db      	ldrh	r3, [r3, #6]
 8002d40:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d44:	d003      	beq.n	8002d4e <initGyro+0x42>
 8002d46:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002d4a:	d005      	beq.n	8002d58 <initGyro+0x4c>
 8002d4c:	e009      	b.n	8002d62 <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	f043 0308 	orr.w	r3, r3, #8
 8002d54:	71fb      	strb	r3, [r7, #7]
			break;
 8002d56:	e004      	b.n	8002d62 <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	f043 0318 	orr.w	r3, r3, #24
 8002d5e:	71fb      	strb	r3, [r7, #7]
			break;
 8002d60:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8002d62:	f640 6394 	movw	r3, #3732	; 0xe94
 8002d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d6a:	7a5b      	ldrb	r3, [r3, #9]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	f04f 0010 	mov.w	r0, #16
 8002d82:	4619      	mov	r1, r3
 8002d84:	f000 f894 	bl	8002eb0 <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8002d88:	f04f 0011 	mov.w	r0, #17
 8002d8c:	f04f 0100 	mov.w	r1, #0
 8002d90:	f000 f88e 	bl	8002eb0 <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8002d94:	f640 6394 	movw	r3, #3732	; 0xe94
 8002d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d9c:	7a9b      	ldrb	r3, [r3, #10]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d002      	beq.n	8002da8 <initGyro+0x9c>
 8002da2:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002da6:	e001      	b.n	8002dac <initGyro+0xa0>
 8002da8:	f04f 0300 	mov.w	r3, #0
 8002dac:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8002dae:	f640 6394 	movw	r3, #3732	; 0xe94
 8002db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002db6:	7adb      	ldrb	r3, [r3, #11]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00f      	beq.n	8002ddc <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8002dbc:	f640 6394 	movw	r3, #3732	; 0xe94
 8002dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dc4:	7b1b      	ldrb	r3, [r3, #12]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	f003 030f 	and.w	r3, r3, #15
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	79fb      	ldrb	r3, [r7, #7]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8002ddc:	79fb      	ldrb	r3, [r7, #7]
 8002dde:	f04f 0012 	mov.w	r0, #18
 8002de2:	4619      	mov	r1, r3
 8002de4:	f000 f864 	bl	8002eb0 <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8002de8:	f04f 0300 	mov.w	r3, #0
 8002dec:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8002dee:	f640 6394 	movw	r3, #3732	; 0xe94
 8002df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002df6:	7cdb      	ldrb	r3, [r3, #19]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <initGyro+0xf8>
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	f043 0320 	orr.w	r3, r3, #32
 8002e02:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8002e04:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e0c:	7c9b      	ldrb	r3, [r3, #18]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <initGyro+0x10e>
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	f043 0310 	orr.w	r3, r3, #16
 8002e18:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8002e1a:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e22:	7c5b      	ldrb	r3, [r3, #17]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <initGyro+0x124>
 8002e28:	79fb      	ldrb	r3, [r7, #7]
 8002e2a:	f043 0308 	orr.w	r3, r3, #8
 8002e2e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8002e30:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e38:	7d1b      	ldrb	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <initGyro+0x13a>
 8002e3e:	79fb      	ldrb	r3, [r7, #7]
 8002e40:	f043 0302 	orr.w	r3, r3, #2
 8002e44:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8002e46:	79fb      	ldrb	r3, [r7, #7]
 8002e48:	f04f 001e 	mov.w	r0, #30
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f000 f82f 	bl	8002eb0 <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8002e52:	f04f 0300 	mov.w	r3, #0
 8002e56:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8002e58:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e60:	7b5b      	ldrb	r3, [r3, #13]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <initGyro+0x162>
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	f043 0320 	orr.w	r3, r3, #32
 8002e6c:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8002e6e:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e76:	7b9b      	ldrb	r3, [r3, #14]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <initGyro+0x178>
 8002e7c:	79fb      	ldrb	r3, [r7, #7]
 8002e7e:	f043 0310 	orr.w	r3, r3, #16
 8002e82:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8002e84:	f640 6394 	movw	r3, #3732	; 0xe94
 8002e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e8c:	7bdb      	ldrb	r3, [r3, #15]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <initGyro+0x18e>
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	f043 0308 	orr.w	r3, r3, #8
 8002e98:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8002e9a:	79fb      	ldrb	r3, [r7, #7]
 8002e9c:	f04f 0013 	mov.w	r0, #19
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f000 f805 	bl	8002eb0 <xgWriteByte>
}
 8002ea6:	f107 0708 	add.w	r7, r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop

08002eb0 <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	71fa      	strb	r2, [r7, #7]
 8002ebc:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8002ebe:	f640 6394 	movw	r3, #3732	; 0xe94
 8002ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d10b      	bne.n	8002ee4 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8002ecc:	f640 7340 	movw	r3, #3904	; 0xf40
 8002ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ed4:	7819      	ldrb	r1, [r3, #0]
 8002ed6:	79fa      	ldrb	r2, [r7, #7]
 8002ed8:	79bb      	ldrb	r3, [r7, #6]
 8002eda:	4608      	mov	r0, r1
 8002edc:	4611      	mov	r1, r2
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f000 f804 	bl	8002eec <I2CwriteByte>
	}
}
 8002ee4:	f107 0708 	add.w	r7, r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	71fa      	strb	r2, [r7, #7]
 8002ef8:	460a      	mov	r2, r1
 8002efa:	71ba      	strb	r2, [r7, #6]
 8002efc:	717b      	strb	r3, [r7, #5]

		uint8_t c = (address<<1);
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002f04:	75fb      	strb	r3, [r7, #23]
		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8002f06:	f04f 0304 	mov.w	r3, #4
 8002f0a:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = (c | I2C_WRITE);
 8002f0c:	7dfb      	ldrb	r3, [r7, #23]
 8002f0e:	753b      	strb	r3, [r7, #20]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data1);/*);*/
 8002f10:	f107 0314 	add.w	r3, r7, #20
 8002f14:	f243 7010 	movw	r0, #14096	; 0x3710
 8002f18:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	f006 fcd5 	bl	80098cc <I2C001_WriteData>

		delay(DELAY);
 8002f22:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002f26:	f7ff fda5 	bl	8002a74 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8002f2a:	f04f 0300 	mov.w	r3, #0
 8002f2e:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 8002f30:	79bb      	ldrb	r3, [r7, #6]
 8002f32:	743b      	strb	r3, [r7, #16]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data2);/*);*/
 8002f34:	f107 0310 	add.w	r3, r7, #16
 8002f38:	f243 7010 	movw	r0, #14096	; 0x3710
 8002f3c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002f40:	4619      	mov	r1, r3
 8002f42:	f006 fcc3 	bl	80098cc <I2C001_WriteData>

		delay(DELAY);
 8002f46:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002f4a:	f7ff fd93 	bl	8002a74 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8002f4e:	f04f 0300 	mov.w	r3, #0
 8002f52:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 8002f54:	797b      	ldrb	r3, [r7, #5]
 8002f56:	733b      	strb	r3, [r7, #12]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data3);/*);*/
 8002f58:	f107 030c 	add.w	r3, r7, #12
 8002f5c:	f243 7010 	movw	r0, #14096	; 0x3710
 8002f60:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002f64:	4619      	mov	r1, r3
 8002f66:	f006 fcb1 	bl	80098cc <I2C001_WriteData>

		delay(DELAY);
 8002f6a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8002f6e:	f7ff fd81 	bl	8002a74 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8002f72:	f04f 0306 	mov.w	r3, #6
 8002f76:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8002f78:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002f7c:	723b      	strb	r3, [r7, #8]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data4);/*);*/
 8002f7e:	f107 0308 	add.w	r3, r7, #8
 8002f82:	f243 7010 	movw	r0, #14096	; 0x3710
 8002f86:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	f006 fc9e 	bl	80098cc <I2C001_WriteData>

		delay(DELAY * 100);
 8002f90:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8002f94:	f2c0 0001 	movt	r0, #1
 8002f98:	f7ff fd6c 	bl	8002a74 <delay>
}
 8002f9c:	f107 0718 	add.w	r7, r7, #24
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <initAccel>:

void initAccel(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8002fb0:	f640 6394 	movw	r3, #3732	; 0xe94
 8002fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fb8:	7edb      	ldrb	r3, [r3, #27]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d003      	beq.n	8002fc6 <initAccel+0x22>
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	f043 0320 	orr.w	r3, r3, #32
 8002fc4:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8002fc6:	f640 6394 	movw	r3, #3732	; 0xe94
 8002fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fce:	7e9b      	ldrb	r3, [r3, #26]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <initAccel+0x38>
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	f043 0310 	orr.w	r3, r3, #16
 8002fda:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8002fdc:	f640 6394 	movw	r3, #3732	; 0xe94
 8002fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fe4:	7e5b      	ldrb	r3, [r3, #25]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <initAccel+0x4e>
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	f043 0308 	orr.w	r3, r3, #8
 8002ff0:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8002ff2:	79fb      	ldrb	r3, [r7, #7]
 8002ff4:	f04f 001f 	mov.w	r0, #31
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f7ff ff59 	bl	8002eb0 <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8003004:	f640 6394 	movw	r3, #3732	; 0xe94
 8003008:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800300c:	7d9b      	ldrb	r3, [r3, #22]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00b      	beq.n	800302a <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8003012:	f640 6394 	movw	r3, #3732	; 0xe94
 8003016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800301a:	7e1b      	ldrb	r3, [r3, #24]
 800301c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8003020:	b2da      	uxtb	r2, r3
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	4313      	orrs	r3, r2
 8003026:	b2db      	uxtb	r3, r3
 8003028:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 800302a:	f640 6394 	movw	r3, #3732	; 0xe94
 800302e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003032:	7ddb      	ldrb	r3, [r3, #23]
 8003034:	2b08      	cmp	r3, #8
 8003036:	d008      	beq.n	800304a <initAccel+0xa6>
 8003038:	2b10      	cmp	r3, #16
 800303a:	d00b      	beq.n	8003054 <initAccel+0xb0>
 800303c:	2b04      	cmp	r3, #4
 800303e:	d10e      	bne.n	800305e <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	f043 0310 	orr.w	r3, r3, #16
 8003046:	71fb      	strb	r3, [r7, #7]
			break;
 8003048:	e009      	b.n	800305e <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	f043 0318 	orr.w	r3, r3, #24
 8003050:	71fb      	strb	r3, [r7, #7]
			break;
 8003052:	e004      	b.n	800305e <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	f043 0308 	orr.w	r3, r3, #8
 800305a:	71fb      	strb	r3, [r7, #7]
			break;
 800305c:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 800305e:	f640 6394 	movw	r3, #3732	; 0xe94
 8003062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003066:	7f1b      	ldrb	r3, [r3, #28]
 8003068:	b25b      	sxtb	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	db0f      	blt.n	800308e <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 800306e:	79fb      	ldrb	r3, [r7, #7]
 8003070:	f043 0304 	orr.w	r3, r3, #4
 8003074:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8003076:	f640 6394 	movw	r3, #3732	; 0xe94
 800307a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800307e:	7f1b      	ldrb	r3, [r3, #28]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	b2da      	uxtb	r2, r3
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	4313      	orrs	r3, r2
 800308a:	b2db      	uxtb	r3, r3
 800308c:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	f04f 0020 	mov.w	r0, #32
 8003094:	4619      	mov	r1, r3
 8003096:	f7ff ff0b 	bl	8002eb0 <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 800309a:	f04f 0300 	mov.w	r3, #0
 800309e:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 80030a0:	f640 6394 	movw	r3, #3732	; 0xe94
 80030a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030a8:	7f5b      	ldrb	r3, [r3, #29]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d011      	beq.n	80030d2 <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80030b4:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 80030b6:	f640 6394 	movw	r3, #3732	; 0xe94
 80030ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030be:	7f9b      	ldrb	r3, [r3, #30]
 80030c0:	f003 0303 	and.w	r3, r3, #3
 80030c4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80030c8:	b2da      	uxtb	r2, r3
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	f04f 0021 	mov.w	r0, #33	; 0x21
 80030d8:	4619      	mov	r1, r3
 80030da:	f7ff fee9 	bl	8002eb0 <xgWriteByte>
}
 80030de:	f107 0708 	add.w	r7, r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop

080030e8 <initMag>:

void initMag(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 80030f4:	f640 6394 	movw	r3, #3732	; 0xe94
 80030f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030fc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <initMag+0x24>
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800310a:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 800310c:	f640 6394 	movw	r3, #3732	; 0xe94
 8003110:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003114:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003118:	f003 0303 	and.w	r3, r3, #3
 800311c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8003120:	b2da      	uxtb	r2, r3
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	4313      	orrs	r3, r2
 8003126:	b2db      	uxtb	r3, r3
 8003128:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 800312a:	f640 6394 	movw	r3, #3732	; 0xe94
 800312e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003132:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800313e:	b2da      	uxtb	r2, r3
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	4313      	orrs	r3, r2
 8003144:	b2db      	uxtb	r3, r3
 8003146:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8003148:	79fb      	ldrb	r3, [r7, #7]
 800314a:	f04f 0020 	mov.w	r0, #32
 800314e:	4619      	mov	r1, r3
 8003150:	f000 f86a 	bl	8003228 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 800315a:	f640 6394 	movw	r3, #3732	; 0xe94
 800315e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003162:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003166:	2b0c      	cmp	r3, #12
 8003168:	d008      	beq.n	800317c <initMag+0x94>
 800316a:	2b10      	cmp	r3, #16
 800316c:	d00b      	beq.n	8003186 <initMag+0x9e>
 800316e:	2b08      	cmp	r3, #8
 8003170:	d10e      	bne.n	8003190 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	f043 0320 	orr.w	r3, r3, #32
 8003178:	71fb      	strb	r3, [r7, #7]
		break;
 800317a:	e009      	b.n	8003190 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003182:	71fb      	strb	r3, [r7, #7]
		break;
 8003184:	e004      	b.n	8003190 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800318c:	71fb      	strb	r3, [r7, #7]
		break;
 800318e:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8003190:	79fb      	ldrb	r3, [r7, #7]
 8003192:	f04f 0021 	mov.w	r0, #33	; 0x21
 8003196:	4619      	mov	r1, r3
 8003198:	f000 f846 	bl	8003228 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 80031a2:	f640 6394 	movw	r3, #3732	; 0xe94
 80031a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031aa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <initMag+0xd2>
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	f043 0320 	orr.w	r3, r3, #32
 80031b8:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 80031ba:	f640 6394 	movw	r3, #3732	; 0xe94
 80031be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031c2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	f003 0303 	and.w	r3, r3, #3
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	f04f 0022 	mov.w	r0, #34	; 0x22
 80031dc:	4619      	mov	r1, r3
 80031de:	f000 f823 	bl	8003228 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 80031e2:	f04f 0300 	mov.w	r3, #0
 80031e6:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 80031e8:	f640 6394 	movw	r3, #3732	; 0xe94
 80031ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80031fe:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 8003200:	79fb      	ldrb	r3, [r7, #7]
 8003202:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003206:	4619      	mov	r1, r3
 8003208:	f000 f80e 	bl	8003228 <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 800320c:	f04f 0300 	mov.w	r3, #0
 8003210:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	f04f 0024 	mov.w	r0, #36	; 0x24
 8003218:	4619      	mov	r1, r3
 800321a:	f000 f805 	bl	8003228 <mWriteByte>
}
 800321e:	f107 0708 	add.w	r7, r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop

08003228 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	71fa      	strb	r2, [r7, #7]
 8003234:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8003236:	f640 6394 	movw	r3, #3732	; 0xe94
 800323a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d10c      	bne.n	800325e <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8003244:	f640 63d8 	movw	r3, #3800	; 0xed8
 8003248:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800324c:	7819      	ldrb	r1, [r3, #0]
 800324e:	79fa      	ldrb	r2, [r7, #7]
 8003250:	79bb      	ldrb	r3, [r7, #6]
 8003252:	4608      	mov	r0, r1
 8003254:	4611      	mov	r1, r2
 8003256:	461a      	mov	r2, r3
 8003258:	f7ff fe48 	bl	8002eec <I2CwriteByte>
 800325c:	bf00      	nop
	}
}
 800325e:	f107 0708 	add.w	r7, r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop

08003268 <enableFIFO>:

void enableFIFO(bool enable)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8003272:	f04f 0023 	mov.w	r0, #35	; 0x23
 8003276:	f7ff fd2b 	bl	8002cd0 <xgReadByte>
 800327a:	4603      	mov	r3, r0
 800327c:	73fb      	strb	r3, [r7, #15]
	if(enable)
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d004      	beq.n	800328e <enableFIFO+0x26>
	{
		temp |= (1<<1);
 8003284:	7bfb      	ldrb	r3, [r7, #15]
 8003286:	f043 0302 	orr.w	r3, r3, #2
 800328a:	73fb      	strb	r3, [r7, #15]
 800328c:	e003      	b.n	8003296 <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 800328e:	7bfb      	ldrb	r3, [r7, #15]
 8003290:	f023 0302 	bic.w	r3, r3, #2
 8003294:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 8003296:	7bfb      	ldrb	r3, [r7, #15]
 8003298:	f04f 0023 	mov.w	r0, #35	; 0x23
 800329c:	4619      	mov	r1, r3
 800329e:	f7ff fe07 	bl	8002eb0 <xgWriteByte>
}
 80032a2:	f107 0710 	add.w	r7, r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop

080032ac <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	71fa      	strb	r2, [r7, #7]
 80032b8:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 80032ba:	79bb      	ldrb	r3, [r7, #6]
 80032bc:	2b1f      	cmp	r3, #31
 80032be:	bf28      	it	cs
 80032c0:	231f      	movcs	r3, #31
 80032c2:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
 80032ce:	f003 031f 	and.w	r3, r3, #31
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	4313      	orrs	r3, r2
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	f04f 002e 	mov.w	r0, #46	; 0x2e
 80032de:	4619      	mov	r1, r3
 80032e0:	f7ff fde6 	bl	8002eb0 <xgWriteByte>
}
 80032e4:	f107 0710 	add.w	r7, r7, #16
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <calibrate>:

void calibrate(bool autoCalc)
{
 80032ec:	b5b0      	push	{r4, r5, r7, lr}
 80032ee:	b08c      	sub	sp, #48	; 0x30
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 80032f6:	f04f 0300 	mov.w	r3, #0
 80032fa:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80032fe:	f04f 0300 	mov.w	r3, #0
 8003302:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003316:	f04f 0300 	mov.w	r3, #0
 800331a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800331e:	f04f 0300 	mov.w	r3, #0
 8003322:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 800332e:	f04f 0300 	mov.w	r3, #0
 8003332:	61bb      	str	r3, [r7, #24]
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	61fb      	str	r3, [r7, #28]
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 8003340:	f04f 0300 	mov.w	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	f04f 0300 	mov.w	r3, #0
 800334a:	613b      	str	r3, [r7, #16]
 800334c:	f04f 0300 	mov.w	r3, #0
 8003350:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 8003352:	f04f 0001 	mov.w	r0, #1
 8003356:	f7ff ff87 	bl	8003268 <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 800335a:	f04f 0001 	mov.w	r0, #1
 800335e:	f04f 011f 	mov.w	r1, #31
 8003362:	f7ff ffa3 	bl	80032ac <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 8003366:	f04f 002f 	mov.w	r0, #47	; 0x2f
 800336a:	f7ff fcb1 	bl	8002cd0 <xgReadByte>
 800336e:	4603      	mov	r3, r0
 8003370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003374:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800337e:	e059      	b.n	8003434 <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 8003380:	f000 f916 	bl	80035b0 <readGyro1>
		gBiasRawTemp[0] += gx;
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	f241 43a4 	movw	r3, #5284	; 0x14a4
 800338a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	b21b      	sxth	r3, r3
 8003392:	18d3      	adds	r3, r2, r3
 8003394:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	f640 63c4 	movw	r3, #3780	; 0xec4
 800339c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	b21b      	sxth	r3, r3
 80033a4:	18d3      	adds	r3, r2, r3
 80033a6:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 80033a8:	697a      	ldr	r2, [r7, #20]
 80033aa:	f241 4324 	movw	r3, #5156	; 0x1424
 80033ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	b21b      	sxth	r3, r3
 80033b6:	18d3      	adds	r3, r2, r3
 80033b8:	617b      	str	r3, [r7, #20]

		readAccel1();
 80033ba:	f000 f99b 	bl	80036f4 <readAccel1>
		aBiasRawTemp[0] += ax;
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	f640 63d2 	movw	r3, #3794	; 0xed2
 80033c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	b21b      	sxth	r3, r3
 80033cc:	18d3      	adds	r3, r2, r3
 80033ce:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 80033d0:	69fa      	ldr	r2, [r7, #28]
 80033d2:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80033d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	b21b      	sxth	r3, r3
 80033de:	18d3      	adds	r3, r2, r3
 80033e0:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 80033e2:	6a3c      	ldr	r4, [r7, #32]
 80033e4:	f640 63c6 	movw	r3, #3782	; 0xec6
 80033e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033ec:	881b      	ldrh	r3, [r3, #0]
 80033ee:	b21d      	sxth	r5, r3
 80033f0:	f640 63d4 	movw	r3, #3796	; 0xed4
 80033f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f008 fb58 	bl	800bab0 <__aeabi_f2d>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	f04f 0000 	mov.w	r0, #0
 8003408:	f04f 0100 	mov.w	r1, #0
 800340c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003410:	f008 fccc 	bl	800bdac <__aeabi_ddiv>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	4610      	mov	r0, r2
 800341a:	4619      	mov	r1, r3
 800341c:	f008 fe36 	bl	800c08c <__aeabi_d2iz>
 8003420:	4603      	mov	r3, r0
 8003422:	b29b      	uxth	r3, r3
 8003424:	b21b      	sxth	r3, r3
 8003426:	1aeb      	subs	r3, r5, r3
 8003428:	18e3      	adds	r3, r4, r3
 800342a:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 800342c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800342e:	f103 0301 	add.w	r3, r3, #1
 8003432:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003434:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800343a:	429a      	cmp	r2, r3
 800343c:	dca0      	bgt.n	8003380 <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003444:	e055      	b.n	80034f2 <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 8003446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003448:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800344c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003450:	18d3      	adds	r3, r2, r3
 8003452:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8003456:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800345a:	fb92 f3f3 	sdiv	r3, r2, r3
 800345e:	b299      	uxth	r1, r3
 8003460:	f640 7348 	movw	r3, #3912	; 0xf48
 8003464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800346a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 800346e:	f640 7348 	movw	r3, #3912	; 0xf48
 8003472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003476:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003478:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800347c:	b21b      	sxth	r3, r3
 800347e:	4618      	mov	r0, r3
 8003480:	f000 fe72 	bl	8004168 <calcGyro>
 8003484:	4602      	mov	r2, r0
 8003486:	f241 4394 	movw	r3, #5268	; 0x1494
 800348a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800348e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003490:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8003494:	185b      	adds	r3, r3, r1
 8003496:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 8003498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800349a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800349e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80034a2:	18d3      	adds	r3, r2, r3
 80034a4:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80034a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80034b0:	b299      	uxth	r1, r3
 80034b2:	f241 4300 	movw	r3, #5120	; 0x1400
 80034b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 80034c0:	f241 4300 	movw	r3, #5120	; 0x1400
 80034c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	4618      	mov	r0, r3
 80034d2:	f000 fe65 	bl	80041a0 <calcAccel>
 80034d6:	4602      	mov	r2, r0
 80034d8:	f640 6318 	movw	r3, #3608	; 0xe18
 80034dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034e2:	ea4f 0181 	mov.w	r1, r1, lsl #2
 80034e6:	185b      	adds	r3, r3, r1
 80034e8:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 80034ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ec:	f103 0301 	add.w	r3, r3, #1
 80034f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034f2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80034f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f8:	429a      	cmp	r2, r3
 80034fa:	dca4      	bgt.n	8003446 <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 80034fc:	f04f 0000 	mov.w	r0, #0
 8003500:	f7ff feb2 	bl	8003268 <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 8003504:	f04f 0000 	mov.w	r0, #0
 8003508:	f04f 0100 	mov.w	r1, #0
 800350c:	f7ff fece 	bl	80032ac <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 8003510:	79fb      	ldrb	r3, [r7, #7]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d006      	beq.n	8003524 <calibrate+0x238>
 8003516:	f640 63bc 	movw	r3, #3772	; 0xebc
 800351a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800351e:	f04f 0201 	mov.w	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
}
 8003524:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8003528:	46bd      	mov	sp, r7
 800352a:	bdb0      	pop	{r4, r5, r7, pc}

0800352c <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6039      	str	r1, [r7, #0]
 8003534:	4613      	mov	r3, r2
 8003536:	4602      	mov	r2, r0
 8003538:	71fa      	strb	r2, [r7, #7]
 800353a:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 800353c:	f640 6394 	movw	r3, #3732	; 0xe94
 8003540:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d10c      	bne.n	8003564 <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 800354a:	f640 7340 	movw	r3, #3904	; 0xf40
 800354e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003552:	7819      	ldrb	r1, [r3, #0]
 8003554:	79fa      	ldrb	r2, [r7, #7]
 8003556:	79bb      	ldrb	r3, [r7, #6]
 8003558:	4608      	mov	r0, r1
 800355a:	4611      	mov	r1, r2
 800355c:	683a      	ldr	r2, [r7, #0]
 800355e:	f000 fa51 	bl	8003a04 <I2CreadBytes>
 8003562:	e012      	b.n	800358a <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 8003564:	f640 6394 	movw	r3, #3732	; 0xe94
 8003568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d10b      	bne.n	800358a <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 8003572:	f640 7340 	movw	r3, #3904	; 0xf40
 8003576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800357a:	7819      	ldrb	r1, [r3, #0]
 800357c:	79fa      	ldrb	r2, [r7, #7]
 800357e:	79bb      	ldrb	r3, [r7, #6]
 8003580:	4608      	mov	r0, r1
 8003582:	4611      	mov	r1, r2
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	f000 f805 	bl	8003594 <SPIreadBytes>
}
 800358a:	f107 0708 	add.w	r7, r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop

08003594 <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	603a      	str	r2, [r7, #0]
 800359c:	4602      	mov	r2, r0
 800359e:	71fa      	strb	r2, [r7, #7]
 80035a0:	460a      	mov	r2, r1
 80035a2:	71ba      	strb	r2, [r7, #6]
 80035a4:	717b      	strb	r3, [r7, #5]
	;
}
 80035a6:	f107 070c 	add.w	r7, r7, #12
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bc80      	pop	{r7}
 80035ae:	4770      	bx	lr

080035b0 <readGyro1>:

void readGyro1(void)
{
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80035b6:	f04f 0300 	mov.w	r3, #0
 80035ba:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 80035bc:	f04f 0318 	mov.w	r3, #24
 80035c0:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 80035c2:	e024      	b.n	800360e <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 80035c4:	f04f 0318 	mov.w	r3, #24
 80035c8:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 80035ca:	79ba      	ldrb	r2, [r7, #6]
 80035cc:	79fb      	ldrb	r3, [r7, #7]
 80035ce:	18d3      	adds	r3, r2, r3
 80035d0:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80035d2:	79fc      	ldrb	r4, [r7, #7]
 80035d4:	f640 7340 	movw	r3, #3904	; 0xf40
 80035d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035dc:	781a      	ldrb	r2, [r3, #0]
 80035de:	79bb      	ldrb	r3, [r7, #6]
 80035e0:	4610      	mov	r0, r2
 80035e2:	4619      	mov	r1, r3
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	f000 fa0a 	bl	8003a04 <I2CreadBytes>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461a      	mov	r2, r3
 80035f4:	f107 0108 	add.w	r1, r7, #8
 80035f8:	190b      	adds	r3, r1, r4
 80035fa:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(DELAY);
 80035fe:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003602:	f7ff fa37 	bl	8002a74 <delay>
		i++;
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	f103 0301 	add.w	r3, r3, #1
 800360c:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 800360e:	79fb      	ldrb	r3, [r7, #7]
 8003610:	2b05      	cmp	r3, #5
 8003612:	d9d7      	bls.n	80035c4 <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(DELAY);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 8003614:	787b      	ldrb	r3, [r7, #1]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	b25b      	sxtb	r3, r3
 800361a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800361e:	b29a      	uxth	r2, r3
 8003620:	783b      	ldrb	r3, [r7, #0]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	b25b      	sxtb	r3, r3
 8003626:	b29b      	uxth	r3, r3
 8003628:	4313      	orrs	r3, r2
 800362a:	b29a      	uxth	r2, r3
 800362c:	f241 43a4 	movw	r3, #5284	; 0x14a4
 8003630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003634:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 8003636:	78fb      	ldrb	r3, [r7, #3]
 8003638:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800363c:	b29a      	uxth	r2, r3
 800363e:	78bb      	ldrb	r3, [r7, #2]
 8003640:	4313      	orrs	r3, r2
 8003642:	b29a      	uxth	r2, r3
 8003644:	f640 63c4 	movw	r3, #3780	; 0xec4
 8003648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800364c:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 800364e:	797b      	ldrb	r3, [r7, #5]
 8003650:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003654:	b29a      	uxth	r2, r3
 8003656:	793b      	ldrb	r3, [r7, #4]
 8003658:	4313      	orrs	r3, r2
 800365a:	b29a      	uxth	r2, r3
 800365c:	f241 4324 	movw	r3, #5156	; 0x1424
 8003660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003664:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 8003666:	f640 63bc 	movw	r3, #3772	; 0xebc
 800366a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d03b      	beq.n	80036ec <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 8003674:	f241 43a4 	movw	r3, #5284	; 0x14a4
 8003678:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800367c:	881b      	ldrh	r3, [r3, #0]
 800367e:	b29a      	uxth	r2, r3
 8003680:	f640 7348 	movw	r3, #3912	; 0xf48
 8003684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003688:	881b      	ldrh	r3, [r3, #0]
 800368a:	b29b      	uxth	r3, r3
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	b29b      	uxth	r3, r3
 8003690:	b29a      	uxth	r2, r3
 8003692:	f241 43a4 	movw	r3, #5284	; 0x14a4
 8003696:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800369a:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 800369c:	f640 63c4 	movw	r3, #3780	; 0xec4
 80036a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036a4:	881b      	ldrh	r3, [r3, #0]
 80036a6:	b29a      	uxth	r2, r3
 80036a8:	f640 7348 	movw	r3, #3912	; 0xf48
 80036ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036b0:	885b      	ldrh	r3, [r3, #2]
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	b29a      	uxth	r2, r3
 80036ba:	f640 63c4 	movw	r3, #3780	; 0xec4
 80036be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036c2:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 80036c4:	f241 4324 	movw	r3, #5156	; 0x1424
 80036c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	f640 7348 	movw	r3, #3912	; 0xf48
 80036d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036d8:	889b      	ldrh	r3, [r3, #4]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	b29b      	uxth	r3, r3
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	f241 4324 	movw	r3, #5156	; 0x1424
 80036e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036ea:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 80036ec:	f107 070c 	add.w	r7, r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd90      	pop	{r4, r7, pc}

080036f4 <readAccel1>:

void readAccel1(void)
{
 80036f4:	b590      	push	{r4, r7, lr}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80036fa:	f04f 0300 	mov.w	r3, #0
 80036fe:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8003700:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003704:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 8003706:	e020      	b.n	800374a <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 8003708:	f04f 0328 	mov.w	r3, #40	; 0x28
 800370c:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 800370e:	79ba      	ldrb	r2, [r7, #6]
 8003710:	79fb      	ldrb	r3, [r7, #7]
 8003712:	18d3      	adds	r3, r2, r3
 8003714:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8003716:	79fc      	ldrb	r4, [r7, #7]
 8003718:	f640 7340 	movw	r3, #3904	; 0xf40
 800371c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003720:	781a      	ldrb	r2, [r3, #0]
 8003722:	79bb      	ldrb	r3, [r7, #6]
 8003724:	4610      	mov	r0, r2
 8003726:	4619      	mov	r1, r3
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	f04f 0300 	mov.w	r3, #0
 8003730:	f000 f968 	bl	8003a04 <I2CreadBytes>
 8003734:	4603      	mov	r3, r0
 8003736:	461a      	mov	r2, r3
 8003738:	f107 0108 	add.w	r1, r7, #8
 800373c:	190b      	adds	r3, r1, r4
 800373e:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	f103 0301 	add.w	r3, r3, #1
 8003748:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	2b05      	cmp	r3, #5
 800374e:	d9db      	bls.n	8003708 <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8003750:	787b      	ldrb	r3, [r7, #1]
 8003752:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003756:	b29a      	uxth	r2, r3
 8003758:	783b      	ldrb	r3, [r7, #0]
 800375a:	4313      	orrs	r3, r2
 800375c:	b29a      	uxth	r2, r3
 800375e:	f640 63d2 	movw	r3, #3794	; 0xed2
 8003762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003766:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8003768:	78fb      	ldrb	r3, [r7, #3]
 800376a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800376e:	b29a      	uxth	r2, r3
 8003770:	78bb      	ldrb	r3, [r7, #2]
 8003772:	4313      	orrs	r3, r2
 8003774:	b29a      	uxth	r2, r3
 8003776:	f241 43a6 	movw	r3, #5286	; 0x14a6
 800377a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800377e:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8003780:	797b      	ldrb	r3, [r7, #5]
 8003782:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003786:	b29a      	uxth	r2, r3
 8003788:	793b      	ldrb	r3, [r7, #4]
 800378a:	4313      	orrs	r3, r2
 800378c:	b29a      	uxth	r2, r3
 800378e:	f640 63c6 	movw	r3, #3782	; 0xec6
 8003792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003796:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8003798:	f640 63bc 	movw	r3, #3772	; 0xebc
 800379c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d03b      	beq.n	800381e <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 80037a6:	f640 63d2 	movw	r3, #3794	; 0xed2
 80037aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b29a      	uxth	r2, r3
 80037b2:	f241 4300 	movw	r3, #5120	; 0x1400
 80037b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ba:	881b      	ldrh	r3, [r3, #0]
 80037bc:	b29b      	uxth	r3, r3
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	f640 63d2 	movw	r3, #3794	; 0xed2
 80037c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037cc:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 80037ce:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80037d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037d6:	881b      	ldrh	r3, [r3, #0]
 80037d8:	b29a      	uxth	r2, r3
 80037da:	f241 4300 	movw	r3, #5120	; 0x1400
 80037de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037e2:	885b      	ldrh	r3, [r3, #2]
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80037f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037f4:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 80037f6:	f640 63c6 	movw	r3, #3782	; 0xec6
 80037fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	b29a      	uxth	r2, r3
 8003802:	f241 4300 	movw	r3, #5120	; 0x1400
 8003806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800380a:	889b      	ldrh	r3, [r3, #4]
 800380c:	b29b      	uxth	r3, r3
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	b29b      	uxth	r3, r3
 8003812:	b29a      	uxth	r2, r3
 8003814:	f640 63c6 	movw	r3, #3782	; 0xec6
 8003818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800381c:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 800381e:	f107 070c 	add.w	r7, r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bd90      	pop	{r4, r7, pc}
 8003826:	bf00      	nop

08003828 <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 8003828:	b590      	push	{r4, r7, lr}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 8003836:	f04f 0328 	mov.w	r3, #40	; 0x28
 800383a:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 800383c:	e020      	b.n	8003880 <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 800383e:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003842:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 8003844:	7bba      	ldrb	r2, [r7, #14]
 8003846:	7bfb      	ldrb	r3, [r7, #15]
 8003848:	18d3      	adds	r3, r2, r3
 800384a:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 800384c:	7bfc      	ldrb	r4, [r7, #15]
 800384e:	f640 7340 	movw	r3, #3904	; 0xf40
 8003852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	7bbb      	ldrb	r3, [r7, #14]
 800385a:	4610      	mov	r0, r2
 800385c:	4619      	mov	r1, r3
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	f000 f8cd 	bl	8003a04 <I2CreadBytes>
 800386a:	4603      	mov	r3, r0
 800386c:	461a      	mov	r2, r3
 800386e:	f107 0110 	add.w	r1, r7, #16
 8003872:	190b      	adds	r3, r1, r4
 8003874:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	f103 0301 	add.w	r3, r3, #1
 800387e:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8003880:	7bfb      	ldrb	r3, [r7, #15]
 8003882:	2b05      	cmp	r3, #5
 8003884:	d9db      	bls.n	800383e <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8003886:	7a7b      	ldrb	r3, [r7, #9]
 8003888:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800388c:	b29a      	uxth	r2, r3
 800388e:	7a3b      	ldrb	r3, [r7, #8]
 8003890:	4313      	orrs	r3, r2
 8003892:	b29a      	uxth	r2, r3
 8003894:	f640 63d2 	movw	r3, #3794	; 0xed2
 8003898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800389c:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 800389e:	7afb      	ldrb	r3, [r7, #11]
 80038a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	7abb      	ldrb	r3, [r7, #10]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80038b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038b4:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 80038b6:	7b7b      	ldrb	r3, [r7, #13]
 80038b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80038bc:	b29a      	uxth	r2, r3
 80038be:	7b3b      	ldrb	r3, [r7, #12]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	f640 63c6 	movw	r3, #3782	; 0xec6
 80038c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038cc:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 80038ce:	f640 63bc 	movw	r3, #3772	; 0xebc
 80038d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d03b      	beq.n	8003954 <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 80038dc:	f640 63d2 	movw	r3, #3794	; 0xed2
 80038e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038e4:	881b      	ldrh	r3, [r3, #0]
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	f241 4300 	movw	r3, #5120	; 0x1400
 80038ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	f640 63d2 	movw	r3, #3794	; 0xed2
 80038fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003902:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8003904:	f241 43a6 	movw	r3, #5286	; 0x14a6
 8003908:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800390c:	881b      	ldrh	r3, [r3, #0]
 800390e:	b29a      	uxth	r2, r3
 8003910:	f241 4300 	movw	r3, #5120	; 0x1400
 8003914:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003918:	885b      	ldrh	r3, [r3, #2]
 800391a:	b29b      	uxth	r3, r3
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	b29b      	uxth	r3, r3
 8003920:	b29a      	uxth	r2, r3
 8003922:	f241 43a6 	movw	r3, #5286	; 0x14a6
 8003926:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800392a:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 800392c:	f640 63c6 	movw	r3, #3782	; 0xec6
 8003930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003934:	881b      	ldrh	r3, [r3, #0]
 8003936:	b29a      	uxth	r2, r3
 8003938:	f241 4300 	movw	r3, #5120	; 0x1400
 800393c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003940:	889b      	ldrh	r3, [r3, #4]
 8003942:	b29b      	uxth	r3, r3
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	b29b      	uxth	r3, r3
 8003948:	b29a      	uxth	r2, r3
 800394a:	f640 63c6 	movw	r3, #3782	; 0xec6
 800394e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003952:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 8003954:	f640 63d2 	movw	r3, #3794	; 0xed2
 8003958:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	b21b      	sxth	r3, r3
 8003960:	4618      	mov	r0, r3
 8003962:	f000 fc1d 	bl	80041a0 <calcAccel>
 8003966:	ee07 0a90 	vmov	s15, r0
 800396a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800396e:	ee17 3a90 	vmov	r3, s15
 8003972:	b29a      	uxth	r2, r3
 8003974:	f640 63d2 	movw	r3, #3794	; 0xed2
 8003978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800397c:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 800397e:	f241 43a6 	movw	r3, #5286	; 0x14a6
 8003982:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	b21b      	sxth	r3, r3
 800398a:	4618      	mov	r0, r3
 800398c:	f000 fc08 	bl	80041a0 <calcAccel>
 8003990:	ee07 0a90 	vmov	s15, r0
 8003994:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003998:	ee17 3a90 	vmov	r3, s15
 800399c:	b29a      	uxth	r2, r3
 800399e:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80039a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039a6:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 80039a8:	f640 63c6 	movw	r3, #3782	; 0xec6
 80039ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	b21b      	sxth	r3, r3
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 fbf3 	bl	80041a0 <calcAccel>
 80039ba:	ee07 0a90 	vmov	s15, r0
 80039be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039c2:	ee17 3a90 	vmov	r3, s15
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	f640 63c6 	movw	r3, #3782	; 0xec6
 80039cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039d0:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 80039d2:	f640 63d2 	movw	r3, #3794	; 0xed2
 80039d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039da:	881a      	ldrh	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 80039e0:	f241 43a6 	movw	r3, #5286	; 0x14a6
 80039e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 80039ee:	f640 63c6 	movw	r3, #3782	; 0xec6
 80039f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039f6:	881a      	ldrh	r2, [r3, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	809a      	strh	r2, [r3, #4]
}
 80039fc:	f107 0714 	add.w	r7, r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd90      	pop	{r4, r7, pc}

08003a04 <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b08a      	sub	sp, #40	; 0x28
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	603a      	str	r2, [r7, #0]
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	71fa      	strb	r2, [r7, #7]
 8003a10:	460a      	mov	r2, r1
 8003a12:	71ba      	strb	r2, [r7, #6]
 8003a14:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8003a16:	f243 7310 	movw	r3, #14096	; 0x3710
 8003a1a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	623b      	str	r3, [r7, #32]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8003a22:	f04f 0304 	mov.w	r3, #4
 8003a26:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8003a28:	79fb      	ldrb	r3, [r7, #7]
 8003a2a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	773b      	strb	r3, [r7, #28]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data1);/*);*/
 8003a32:	f107 031c 	add.w	r3, r7, #28
 8003a36:	f243 7010 	movw	r0, #14096	; 0x3710
 8003a3a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003a3e:	4619      	mov	r1, r3
 8003a40:	f005 ff44 	bl	80098cc <I2C001_WriteData>
		/*{
			USIC_FlushTxFIFO(I2CRegs);
		}*/
		delay(DELAY);
 8003a44:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003a48:	f7ff f814 	bl	8002a74 <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003a4c:	f04f 0300 	mov.w	r3, #0
 8003a50:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 8003a52:	79bb      	ldrb	r3, [r7, #6]
 8003a54:	763b      	strb	r3, [r7, #24]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data2);/*);*/
 8003a56:	f107 0318 	add.w	r3, r7, #24
 8003a5a:	f243 7010 	movw	r0, #14096	; 0x3710
 8003a5e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003a62:	4619      	mov	r1, r3
 8003a64:	f005 ff32 	bl	80098cc <I2C001_WriteData>
		/*{
			USIC_FlushTxFIFO(I2CRegs);
		}*/
		delay(DELAY);
 8003a68:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003a6c:	f7ff f802 	bl	8002a74 <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8003a70:	f04f 0305 	mov.w	r3, #5
 8003a74:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	f043 0301 	orr.w	r3, r3, #1
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	753b      	strb	r3, [r7, #20]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data3);/*);*/
 8003a86:	f107 0314 	add.w	r3, r7, #20
 8003a8a:	f243 7010 	movw	r0, #14096	; 0x3710
 8003a8e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003a92:	4619      	mov	r1, r3
 8003a94:	f005 ff1a 	bl	80098cc <I2C001_WriteData>
		/*{
			USIC_FlushTxFIFO(I2CRegs);
		}*/
		delay(DELAY);
 8003a98:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003a9c:	f7fe ffea 	bl	8002a74 <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003aa0:	f04f 0303 	mov.w	r3, #3
 8003aa4:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 8003aa6:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003aaa:	743b      	strb	r3, [r7, #16]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data4);/*);*/
 8003aac:	f107 0310 	add.w	r3, r7, #16
 8003ab0:	f243 7010 	movw	r0, #14096	; 0x3710
 8003ab4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003ab8:	4619      	mov	r1, r3
 8003aba:	f005 ff07 	bl	80098cc <I2C001_WriteData>
		/*{
			USIC_FlushTxFIFO(I2CRegs);
		}*/
		delay(DELAY);
 8003abe:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003ac2:	f7fe ffd7 	bl	8002a74 <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 8003ac6:	f04f 0306 	mov.w	r3, #6
 8003aca:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 8003acc:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003ad0:	733b      	strb	r3, [r7, #12]
		/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data5);/*);*/
 8003ad2:	f107 030c 	add.w	r3, r7, #12
 8003ad6:	f243 7010 	movw	r0, #14096	; 0x3710
 8003ada:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003ade:	4619      	mov	r1, r3
 8003ae0:	f005 fef4 	bl	80098cc <I2C001_WriteData>
		/*{
			USIC_FlushTxFIFO(I2CRegs);
		}*/
		delay(DELAY * 100);
 8003ae4:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8003ae8:	f2c0 0001 	movt	r0, #1
 8003aec:	f7fe ffc2 	bl	8002a74 <delay>

		int k = 0;
 8003af0:	f04f 0300 	mov.w	r3, #0
 8003af4:	627b      	str	r3, [r7, #36]	; 0x24

		uint16_t buffer = 0;
 8003af6:	f04f 0300 	mov.w	r3, #0
 8003afa:	83fb      	strh	r3, [r7, #30]

		while(0 == received){ k++; if(k > 4000) break; }
 8003afc:	e007      	b.n	8003b0e <I2CreadBytes+0x10a>
 8003afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b00:	f103 0301 	add.w	r3, r3, #1
 8003b04:	627b      	str	r3, [r7, #36]	; 0x24
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003b0c:	dc07      	bgt.n	8003b1e <I2CreadBytes+0x11a>
 8003b0e:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8003b12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0f0      	beq.n	8003afe <I2CreadBytes+0xfa>
 8003b1c:	e000      	b.n	8003b20 <I2CreadBytes+0x11c>
 8003b1e:	bf00      	nop
		received = 0;
 8003b20:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8003b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	701a      	strb	r2, [r3, #0]

		buffer = DataReceive1;
 8003b2e:	f640 13a6 	movw	r3, #2470	; 0x9a6
 8003b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b36:	881b      	ldrh	r3, [r3, #0]
 8003b38:	83fb      	strh	r3, [r7, #30]
		}
		else
		{
			k--;
		}*/
		delay(DELAY);
 8003b3a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8003b3e:	f7fe ff99 	bl	8002a74 <delay>
		return (uint8_t)buffer;
 8003b42:	8bfb      	ldrh	r3, [r7, #30]
 8003b44:	b2db      	uxtb	r3, r3
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8003b5a:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003b5e:	f7ff f899 	bl	8002c94 <mReadByte>
 8003b62:	4603      	mov	r3, r0
 8003b64:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 8003b66:	7bfa      	ldrb	r2, [r7, #15]
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	f04f 0101 	mov.w	r1, #1
 8003b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b72:	401a      	ands	r2, r3
 8003b74:	79fb      	ldrb	r3, [r7, #7]
 8003b76:	fa42 f303 	asr.w	r3, r2, r3
 8003b7a:	b2db      	uxtb	r3, r3
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f107 0710 	add.w	r7, r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop

08003b88 <readMag1>:

void readMag1(void)
{
 8003b88:	b590      	push	{r4, r7, lr}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 8003b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
 8003b92:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 8003b94:	f04f 0300 	mov.w	r3, #0
 8003b98:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 8003b9a:	e019      	b.n	8003bd0 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8003b9c:	79fc      	ldrb	r4, [r7, #7]
 8003b9e:	f640 63d8 	movw	r3, #3800	; 0xed8
 8003ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba6:	781a      	ldrb	r2, [r3, #0]
 8003ba8:	79bb      	ldrb	r3, [r7, #6]
 8003baa:	4610      	mov	r0, r2
 8003bac:	4619      	mov	r1, r3
 8003bae:	f04f 0200 	mov.w	r2, #0
 8003bb2:	f04f 0300 	mov.w	r3, #0
 8003bb6:	f7ff ff25 	bl	8003a04 <I2CreadBytes>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	f107 0108 	add.w	r1, r7, #8
 8003bc2:	190b      	adds	r3, r1, r4
 8003bc4:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8003bc8:	79fb      	ldrb	r3, [r7, #7]
 8003bca:	f103 0301 	add.w	r3, r3, #1
 8003bce:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b05      	cmp	r3, #5
 8003bd4:	d9e2      	bls.n	8003b9c <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 8003bd6:	787b      	ldrb	r3, [r7, #1]
 8003bd8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003bdc:	b29a      	uxth	r2, r3
 8003bde:	783b      	ldrb	r3, [r7, #0]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	f241 43a8 	movw	r3, #5288	; 0x14a8
 8003be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bec:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8003bee:	78fb      	ldrb	r3, [r7, #3]
 8003bf0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	78bb      	ldrb	r3, [r7, #2]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	f640 63d0 	movw	r3, #3792	; 0xed0
 8003c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c04:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8003c06:	797b      	ldrb	r3, [r7, #5]
 8003c08:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	793b      	ldrb	r3, [r7, #4]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	f241 4390 	movw	r3, #5264	; 0x1490
 8003c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c1c:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 8003c1e:	f107 070c 	add.w	r7, r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd90      	pop	{r4, r7, pc}
 8003c26:	bf00      	nop

08003c28 <calibrateMag>:


void calibrateMag(bool loadIn)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b08a      	sub	sp, #40	; 0x28
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8003c32:	f04f 0300 	mov.w	r3, #0
 8003c36:	833b      	strh	r3, [r7, #24]
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	837b      	strh	r3, [r7, #26]
 8003c3e:	f04f 0300 	mov.w	r3, #0
 8003c42:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8003c44:	f04f 0300 	mov.w	r3, #0
 8003c48:	823b      	strh	r3, [r7, #16]
 8003c4a:	f04f 0300 	mov.w	r3, #0
 8003c4e:	827b      	strh	r3, [r7, #18]
 8003c50:	f04f 0300 	mov.w	r3, #0
 8003c54:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8003c56:	f04f 0300 	mov.w	r3, #0
 8003c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c5c:	e07c      	b.n	8003d58 <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8003c5e:	bf00      	nop
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	4618      	mov	r0, r3
 8003c66:	f7ff ff73 	bl	8003b50 <magAvailable>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f7      	beq.n	8003c60 <calibrateMag+0x38>
			;
		readMag1();
 8003c70:	f7ff ff8a 	bl	8003b88 <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	813b      	strh	r3, [r7, #8]
 8003c7a:	f04f 0300 	mov.w	r3, #0
 8003c7e:	817b      	strh	r3, [r7, #10]
 8003c80:	f04f 0300 	mov.w	r3, #0
 8003c84:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8003c86:	f241 43a8 	movw	r3, #5288	; 0x14a8
 8003c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8003c92:	f640 63d0 	movw	r3, #3792	; 0xed0
 8003c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9a:	881b      	ldrh	r3, [r3, #0]
 8003c9c:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8003c9e:	f241 4390 	movw	r3, #5264	; 0x1490
 8003ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ca6:	881b      	ldrh	r3, [r3, #0]
 8003ca8:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8003caa:	f04f 0300 	mov.w	r3, #0
 8003cae:	623b      	str	r3, [r7, #32]
 8003cb0:	e04b      	b.n	8003d4a <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003cb8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003cbc:	18cb      	adds	r3, r1, r3
 8003cbe:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003cc8:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003ccc:	18cb      	adds	r3, r1, r3
 8003cce:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003cd2:	b212      	sxth	r2, r2
 8003cd4:	b21b      	sxth	r3, r3
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	dd0f      	ble.n	8003cfa <calibrateMag+0xd2>
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003ce0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003ce4:	18d3      	adds	r3, r2, r3
 8003ce6:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003cea:	6a3b      	ldr	r3, [r7, #32]
 8003cec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003cf0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003cf4:	18cb      	adds	r3, r1, r3
 8003cf6:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d00:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d04:	18d3      	adds	r3, r2, r3
 8003d06:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003d0a:	6a3b      	ldr	r3, [r7, #32]
 8003d0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d10:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003d14:	18cb      	adds	r3, r1, r3
 8003d16:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003d1a:	b212      	sxth	r2, r2
 8003d1c:	b21b      	sxth	r3, r3
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	da0f      	bge.n	8003d42 <calibrateMag+0x11a>
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d28:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d2c:	18d3      	adds	r3, r2, r3
 8003d2e:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d38:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003d3c:	18cb      	adds	r3, r1, r3
 8003d3e:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8003d42:	6a3b      	ldr	r3, [r7, #32]
 8003d44:	f103 0301 	add.w	r3, r3, #1
 8003d48:	623b      	str	r3, [r7, #32]
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	ddb0      	ble.n	8003cb2 <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8003d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d52:	f103 0301 	add.w	r3, r3, #1
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24
 8003d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5a:	2b7f      	cmp	r3, #127	; 0x7f
 8003d5c:	f77f af7f 	ble.w	8003c5e <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8003d60:	f04f 0300 	mov.w	r3, #0
 8003d64:	623b      	str	r3, [r7, #32]
 8003d66:	e049      	b.n	8003dfc <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003d72:	18d3      	adds	r3, r2, r3
 8003d74:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003d78:	b21a      	sxth	r2, r3
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003d80:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003d84:	18cb      	adds	r3, r1, r3
 8003d86:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8003d8a:	b21b      	sxth	r3, r3
 8003d8c:	18d3      	adds	r3, r2, r3
 8003d8e:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8003d92:	18d3      	adds	r3, r2, r3
 8003d94:	ea4f 0363 	mov.w	r3, r3, asr #1
 8003d98:	b299      	uxth	r1, r3
 8003d9a:	f640 6324 	movw	r3, #3620	; 0xe24
 8003d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003da2:	6a3a      	ldr	r2, [r7, #32]
 8003da4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8003da8:	f640 6324 	movw	r3, #3620	; 0xe24
 8003dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003db6:	b21b      	sxth	r3, r3
 8003db8:	4618      	mov	r0, r3
 8003dba:	f000 f827 	bl	8003e0c <calcMag>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	f241 43b0 	movw	r3, #5296	; 0x14b0
 8003dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003dc8:	6a39      	ldr	r1, [r7, #32]
 8003dca:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8003dce:	185b      	adds	r3, r3, r1
 8003dd0:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00d      	beq.n	8003df4 <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8003dd8:	6a3b      	ldr	r3, [r7, #32]
 8003dda:	b2da      	uxtb	r2, r3
 8003ddc:	f640 6324 	movw	r3, #3620	; 0xe24
 8003de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003de4:	6a39      	ldr	r1, [r7, #32]
 8003de6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003dea:	b21b      	sxth	r3, r3
 8003dec:	4610      	mov	r0, r2
 8003dee:	4619      	mov	r1, r3
 8003df0:	f000 f828 	bl	8003e44 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	f103 0301 	add.w	r3, r3, #1
 8003dfa:	623b      	str	r3, [r7, #32]
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	ddb2      	ble.n	8003d68 <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8003e02:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop

08003e0c <calcMag>:

float calcMag(int16_t mag)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	4603      	mov	r3, r0
 8003e14:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return /*ceil(*/mRes * mag/*)*/;
 8003e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003e1a:	ee07 3a90 	vmov	s15, r3
 8003e1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e22:	f241 43a0 	movw	r3, #5280	; 0x14a0
 8003e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e2a:	edd3 7a00 	vldr	s15, [r3]
 8003e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e32:	ee17 3a90 	vmov	r3, s15
	//return mag;
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	f107 070c 	add.w	r7, r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop

08003e44 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	71fa      	strb	r2, [r7, #7]
 8003e50:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d821      	bhi.n	8003e9c <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 8003e58:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003e5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003e60:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003e64:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 8003e66:	88bb      	ldrh	r3, [r7, #4]
 8003e68:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 8003e6a:	79fb      	ldrb	r3, [r7, #7]
 8003e6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	f103 0305 	add.w	r3, r3, #5
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	7bbb      	ldrb	r3, [r7, #14]
 8003e7a:	4610      	mov	r0, r2
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	f7ff f9d3 	bl	8003228 <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	f103 0303 	add.w	r3, r3, #3
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	4610      	mov	r0, r2
 8003e94:	4619      	mov	r1, r3
 8003e96:	f7ff f9c7 	bl	8003228 <mWriteByte>
 8003e9a:	e000      	b.n	8003e9e <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8003e9c:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8003e9e:	f107 0710 	add.w	r7, r7, #16
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop

08003ea8 <accelAvailable>:

uint8_t accelAvailable(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003eae:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003eb2:	f7fe ff0d 	bl	8002cd0 <xgReadByte>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	b2db      	uxtb	r3, r3
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f107 0708 	add.w	r7, r7, #8
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	bd80      	pop	{r7, pc}

08003ecc <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003ed2:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003ed6:	f7fe fefb 	bl	8002cd0 <xgReadByte>
 8003eda:	4603      	mov	r3, r0
 8003edc:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8003ede:	79fb      	ldrb	r3, [r7, #7]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	ea4f 0363 	mov.w	r3, r3, asr #1
 8003ee8:	b2db      	uxtb	r3, r3
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	f107 0708 	add.w	r7, r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8003efa:	f04f 0027 	mov.w	r0, #39	; 0x27
 8003efe:	f7fe fee7 	bl	8002cd0 <xgReadByte>
 8003f02:	4603      	mov	r3, r0
 8003f04:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	f003 0304 	and.w	r3, r3, #4
 8003f0c:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8003f10:	b2db      	uxtb	r3, r3
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	f107 0708 	add.w	r7, r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 8003f26:	79fb      	ldrb	r3, [r7, #7]
 8003f28:	f103 0314 	add.w	r3, r3, #20
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003f32:	757b      	strb	r3, [r7, #21]
	int i = 0;
 8003f34:	f04f 0300 	mov.w	r3, #0
 8003f38:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8003f3a:	e01d      	b.n	8003f78 <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	7d7b      	ldrb	r3, [r7, #21]
 8003f42:	18d3      	adds	r3, r2, r3
 8003f44:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8003f46:	f640 7340 	movw	r3, #3904	; 0xf40
 8003f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f4e:	781a      	ldrb	r2, [r3, #0]
 8003f50:	7d7b      	ldrb	r3, [r7, #21]
 8003f52:	4610      	mov	r0, r2
 8003f54:	4619      	mov	r1, r3
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	f7ff fd51 	bl	8003a04 <I2CreadBytes>
 8003f62:	4603      	mov	r3, r0
 8003f64:	461a      	mov	r2, r3
 8003f66:	f107 010c 	add.w	r1, r7, #12
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	18cb      	adds	r3, r1, r3
 8003f6e:	701a      	strb	r2, [r3, #0]

		i++;
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	f103 0301 	add.w	r3, r3, #1
 8003f76:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	ddde      	ble.n	8003f3c <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8003f7e:	7b7b      	ldrb	r3, [r7, #13]
 8003f80:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	7b3b      	ldrb	r3, [r7, #12]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8003f8c:	f640 63bc 	movw	r3, #3772	; 0xebc
 8003f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00b      	beq.n	8003fb2 <readAccel+0x96>
		value -= aBiasRaw[axis];
 8003f9a:	8afa      	ldrh	r2, [r7, #22]
 8003f9c:	79f9      	ldrb	r1, [r7, #7]
 8003f9e:	f241 4300 	movw	r3, #5120	; 0x1400
 8003fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fa6:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	82fb      	strh	r3, [r7, #22]

	return value;
 8003fb2:	8afb      	ldrh	r3, [r7, #22]
 8003fb4:	b21b      	sxth	r3, r3
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f107 0718 	add.w	r7, r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 8003fca:	f04f 0300 	mov.w	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8003fd0:	79fb      	ldrb	r3, [r7, #7]
 8003fd2:	f103 0314 	add.w	r3, r3, #20
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003fdc:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 8003fde:	e01d      	b.n	800401c <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	b2da      	uxtb	r2, r3
 8003fe4:	7cfb      	ldrb	r3, [r7, #19]
 8003fe6:	18d3      	adds	r3, r2, r3
 8003fe8:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8003fea:	f640 63d8 	movw	r3, #3800	; 0xed8
 8003fee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	7cfb      	ldrb	r3, [r7, #19]
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	f04f 0300 	mov.w	r3, #0
 8004002:	f7ff fcff 	bl	8003a04 <I2CreadBytes>
 8004006:	4603      	mov	r3, r0
 8004008:	461a      	mov	r2, r3
 800400a:	f107 010c 	add.w	r1, r7, #12
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	18cb      	adds	r3, r1, r3
 8004012:	701a      	strb	r2, [r3, #0]

		i++;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f103 0301 	add.w	r3, r3, #1
 800401a:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2b01      	cmp	r3, #1
 8004020:	ddde      	ble.n	8003fe0 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8004022:	7b7b      	ldrb	r3, [r7, #13]
 8004024:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004028:	b29a      	uxth	r2, r3
 800402a:	7b3b      	ldrb	r3, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	823b      	strh	r3, [r7, #16]
	return value;
 8004030:	8a3b      	ldrh	r3, [r7, #16]
 8004032:	b21b      	sxth	r3, r3
}
 8004034:	4618      	mov	r0, r3
 8004036:	f107 0718 	add.w	r7, r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop

08004040 <readTemp>:

int16_t readTemp(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 8004046:	f04f 0300 	mov.w	r3, #0
 800404a:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 800404c:	f04f 0315 	mov.w	r3, #21
 8004050:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 8004052:	e01c      	b.n	800408e <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	b2da      	uxtb	r2, r3
 8004058:	78fb      	ldrb	r3, [r7, #3]
 800405a:	18d3      	adds	r3, r2, r3
 800405c:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 800405e:	f640 7340 	movw	r3, #3904	; 0xf40
 8004062:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	4610      	mov	r0, r2
 800406c:	4619      	mov	r1, r3
 800406e:	f04f 0200 	mov.w	r2, #0
 8004072:	f04f 0300 	mov.w	r3, #0
 8004076:	f7ff fcc5 	bl	8003a04 <I2CreadBytes>
 800407a:	4603      	mov	r3, r0
 800407c:	461a      	mov	r2, r3
 800407e:	4639      	mov	r1, r7
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	18cb      	adds	r3, r1, r3
 8004084:	701a      	strb	r2, [r3, #0]

		i++;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f103 0301 	add.w	r3, r3, #1
 800408c:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b01      	cmp	r3, #1
 8004092:	dddf      	ble.n	8004054 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 8004094:	787b      	ldrb	r3, [r7, #1]
 8004096:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800409a:	b29a      	uxth	r2, r3
 800409c:	783b      	ldrb	r3, [r7, #0]
 800409e:	4313      	orrs	r3, r2
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	f640 63c8 	movw	r3, #3784	; 0xec8
 80040a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040aa:	801a      	strh	r2, [r3, #0]

	return temperature;
 80040ac:	f640 63c8 	movw	r3, #3784	; 0xec8
 80040b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	b21b      	sxth	r3, r3
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	f107 0708 	add.w	r7, r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop

080040c4 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 80040ce:	f04f 0300 	mov.w	r3, #0
 80040d2:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 80040d4:	79fb      	ldrb	r3, [r7, #7]
 80040d6:	f103 030c 	add.w	r3, r3, #12
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80040e0:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 80040e2:	e01d      	b.n	8004120 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	18d3      	adds	r3, r2, r3
 80040ec:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 80040ee:	f640 7340 	movw	r3, #3904	; 0xf40
 80040f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f6:	781a      	ldrb	r2, [r3, #0]
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	4610      	mov	r0, r2
 80040fc:	4619      	mov	r1, r3
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	f7ff fc7d 	bl	8003a04 <I2CreadBytes>
 800410a:	4603      	mov	r3, r0
 800410c:	461a      	mov	r2, r3
 800410e:	f107 010c 	add.w	r1, r7, #12
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	18cb      	adds	r3, r1, r3
 8004116:	701a      	strb	r2, [r3, #0]
		i++;
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f103 0301 	add.w	r3, r3, #1
 800411e:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	2b01      	cmp	r3, #1
 8004124:	ddde      	ble.n	80040e4 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8004126:	7b7b      	ldrb	r3, [r7, #13]
 8004128:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800412c:	b29a      	uxth	r2, r3
 800412e:	7b3b      	ldrb	r3, [r7, #12]
 8004130:	4313      	orrs	r3, r2
 8004132:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8004134:	f640 63bc 	movw	r3, #3772	; 0xebc
 8004138:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <readGyro+0x96>
		value -= gBiasRaw[axis];
 8004142:	8afa      	ldrh	r2, [r7, #22]
 8004144:	79f9      	ldrb	r1, [r7, #7]
 8004146:	f640 7348 	movw	r3, #3912	; 0xf48
 800414a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800414e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8004152:	b29b      	uxth	r3, r3
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	b29b      	uxth	r3, r3
 8004158:	82fb      	strh	r3, [r7, #22]

	return value;
 800415a:	8afb      	ldrh	r3, [r7, #22]
 800415c:	b21b      	sxth	r3, r3
}
 800415e:	4618      	mov	r0, r3
 8004160:	f107 0718 	add.w	r7, r7, #24
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}

08004168 <calcGyro>:

float calcGyro(int16_t gyro)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	4603      	mov	r3, r0
 8004170:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return /*round(*/gRes * gyro/*)*/;
 8004172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004176:	ee07 3a90 	vmov	s15, r3
 800417a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800417e:	f241 438c 	movw	r3, #5260	; 0x148c
 8004182:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004186:	edd3 7a00 	vldr	s15, [r3]
 800418a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800418e:	ee17 3a90 	vmov	r3, s15
	//return gyro;
}
 8004192:	4618      	mov	r0, r3
 8004194:	f107 070c 	add.w	r7, r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	bc80      	pop	{r7}
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop

080041a0 <calcAccel>:

float calcAccel(int16_t accel)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	4603      	mov	r3, r0
 80041a8:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return /*round(*/aRes * accel/*)*/;
 80041aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041ae:	ee07 3a90 	vmov	s15, r3
 80041b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80041b6:	f640 63d4 	movw	r3, #3796	; 0xed4
 80041ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041be:	edd3 7a00 	vldr	s15, [r3]
 80041c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c6:	ee17 3a90 	vmov	r3, s15
	//return accel;
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	f107 070c 	add.w	r7, r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bc80      	pop	{r7}
 80041d4:	4770      	bx	lr
 80041d6:	bf00      	nop

080041d8 <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	4603      	mov	r3, r0
 80041e0:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 80041e2:	f04f 0010 	mov.w	r0, #16
 80041e6:	f7fe fd73 	bl	8002cd0 <xgReadByte>
 80041ea:	4603      	mov	r3, r0
 80041ec:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 80041ee:	7bfb      	ldrb	r3, [r7, #15]
 80041f0:	f023 0318 	bic.w	r3, r3, #24
 80041f4:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 80041f6:	88fb      	ldrh	r3, [r7, #6]
 80041f8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80041fc:	d003      	beq.n	8004206 <setGyroScale+0x2e>
 80041fe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004202:	d00c      	beq.n	800421e <setGyroScale+0x46>
 8004204:	e017      	b.n	8004236 <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 8004206:	7bfb      	ldrb	r3, [r7, #15]
 8004208:	f043 0308 	orr.w	r3, r3, #8
 800420c:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 800420e:	f640 6394 	movw	r3, #3732	; 0xe94
 8004212:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004216:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800421a:	80da      	strh	r2, [r3, #6]
			break;
 800421c:	e013      	b.n	8004246 <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 800421e:	7bfb      	ldrb	r3, [r7, #15]
 8004220:	f043 0318 	orr.w	r3, r3, #24
 8004224:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 8004226:	f640 6394 	movw	r3, #3732	; 0xe94
 800422a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800422e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004232:	80da      	strh	r2, [r3, #6]
			break;
 8004234:	e007      	b.n	8004246 <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 8004236:	f640 6394 	movw	r3, #3732	; 0xe94
 800423a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800423e:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 8004242:	80da      	strh	r2, [r3, #6]
			break;
 8004244:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 8004246:	7bfb      	ldrb	r3, [r7, #15]
 8004248:	f04f 0010 	mov.w	r0, #16
 800424c:	4619      	mov	r1, r3
 800424e:	f7fe fe2f 	bl	8002eb0 <xgWriteByte>

	calcgRes();
 8004252:	f7fe fb81 	bl	8002958 <calcgRes>
}
 8004256:	f107 0710 	add.w	r7, r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop

08004260 <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 800426a:	f04f 0020 	mov.w	r0, #32
 800426e:	f7fe fd2f 	bl	8002cd0 <xgReadByte>
 8004272:	4603      	mov	r3, r0
 8004274:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 8004276:	7bfb      	ldrb	r3, [r7, #15]
 8004278:	f023 0318 	bic.w	r3, r3, #24
 800427c:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	2b08      	cmp	r3, #8
 8004282:	d00f      	beq.n	80042a4 <setAccelScale+0x44>
 8004284:	2b10      	cmp	r3, #16
 8004286:	d019      	beq.n	80042bc <setAccelScale+0x5c>
 8004288:	2b04      	cmp	r3, #4
 800428a:	d123      	bne.n	80042d4 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	f043 0310 	orr.w	r3, r3, #16
 8004292:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8004294:	f640 6394 	movw	r3, #3732	; 0xe94
 8004298:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800429c:	f04f 0204 	mov.w	r2, #4
 80042a0:	75da      	strb	r2, [r3, #23]
			break;
 80042a2:	e01f      	b.n	80042e4 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
 80042a6:	f043 0318 	orr.w	r3, r3, #24
 80042aa:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 80042ac:	f640 6394 	movw	r3, #3732	; 0xe94
 80042b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042b4:	f04f 0208 	mov.w	r2, #8
 80042b8:	75da      	strb	r2, [r3, #23]
			break;
 80042ba:	e013      	b.n	80042e4 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	f043 0308 	orr.w	r3, r3, #8
 80042c2:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 80042c4:	f640 6394 	movw	r3, #3732	; 0xe94
 80042c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042cc:	f04f 0210 	mov.w	r2, #16
 80042d0:	75da      	strb	r2, [r3, #23]
			break;
 80042d2:	e007      	b.n	80042e4 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 80042d4:	f640 6394 	movw	r3, #3732	; 0xe94
 80042d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042dc:	f04f 0202 	mov.w	r2, #2
 80042e0:	75da      	strb	r2, [r3, #23]
			break;
 80042e2:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
 80042e6:	f04f 0020 	mov.w	r0, #32
 80042ea:	4619      	mov	r1, r3
 80042ec:	f7fe fde0 	bl	8002eb0 <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 80042f0:	f7fe fb4c 	bl	800298c <calcaRes>
}
 80042f4:	f107 0710 	add.w	r7, r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <setMagScale>:

void setMagScale(uint8_t mScl)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	4603      	mov	r3, r0
 8004304:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 8004306:	f04f 0021 	mov.w	r0, #33	; 0x21
 800430a:	f7fe fcc3 	bl	8002c94 <mReadByte>
 800430e:	4603      	mov	r3, r0
 8004310:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 8004312:	7bfb      	ldrb	r3, [r7, #15]
 8004314:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004318:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	2b0c      	cmp	r3, #12
 800431e:	d010      	beq.n	8004342 <setMagScale+0x46>
 8004320:	2b10      	cmp	r3, #16
 8004322:	d01b      	beq.n	800435c <setMagScale+0x60>
 8004324:	2b08      	cmp	r3, #8
 8004326:	d126      	bne.n	8004376 <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	f043 0320 	orr.w	r3, r3, #32
 800432e:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 8004330:	f640 6394 	movw	r3, #3732	; 0xe94
 8004334:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004338:	f04f 0208 	mov.w	r2, #8
 800433c:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8004340:	e022      	b.n	8004388 <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 8004342:	7bfb      	ldrb	r3, [r7, #15]
 8004344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004348:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 800434a:	f640 6394 	movw	r3, #3732	; 0xe94
 800434e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004352:	f04f 020c 	mov.w	r2, #12
 8004356:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 800435a:	e015      	b.n	8004388 <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 800435c:	7bfb      	ldrb	r3, [r7, #15]
 800435e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004362:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 8004364:	f640 6394 	movw	r3, #3732	; 0xe94
 8004368:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800436c:	f04f 0210 	mov.w	r2, #16
 8004370:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8004374:	e008      	b.n	8004388 <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 8004376:	f640 6394 	movw	r3, #3732	; 0xe94
 800437a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800437e:	f04f 0204 	mov.w	r2, #4
 8004382:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 8004386:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 8004388:	7bfb      	ldrb	r3, [r7, #15]
 800438a:	f04f 0021 	mov.w	r0, #33	; 0x21
 800438e:	4619      	mov	r1, r3
 8004390:	f7fe ff4a 	bl	8003228 <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8004394:	f7fe fb14 	bl	80029c0 <calcmRes>
}
 8004398:	f107 0710 	add.w	r7, r7, #16
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}

080043a0 <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 80043aa:	79fb      	ldrb	r3, [r7, #7]
 80043ac:	f003 0307 	and.w	r3, r3, #7
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d020      	beq.n	80043f6 <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 80043b4:	f04f 0010 	mov.w	r0, #16
 80043b8:	f7fe fc8a 	bl	8002cd0 <xgReadByte>
 80043bc:	4603      	mov	r3, r0
 80043be:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
 80043c2:	f003 031f 	and.w	r3, r3, #31
 80043c6:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	ea4f 1343 	mov.w	r3, r3, lsl #5
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	7bfb      	ldrb	r3, [r7, #15]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 80043d8:	79fb      	ldrb	r3, [r7, #7]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	f640 6394 	movw	r3, #3732	; 0xe94
 80043e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043e8:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 80043ea:	7bfb      	ldrb	r3, [r7, #15]
 80043ec:	f04f 0010 	mov.w	r0, #16
 80043f0:	4619      	mov	r1, r3
 80043f2:	f7fe fd5d 	bl	8002eb0 <xgWriteByte>
	}
}
 80043f6:	f107 0710 	add.w	r7, r7, #16
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop

08004400 <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 800440a:	79fb      	ldrb	r3, [r7, #7]
 800440c:	f003 0307 	and.w	r3, r3, #7
 8004410:	2b00      	cmp	r3, #0
 8004412:	d020      	beq.n	8004456 <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 8004414:	f04f 0020 	mov.w	r0, #32
 8004418:	f7fe fc5a 	bl	8002cd0 <xgReadByte>
 800441c:	4603      	mov	r3, r0
 800441e:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	f003 031f 	and.w	r3, r3, #31
 8004426:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800442e:	b2da      	uxtb	r2, r3
 8004430:	7bfb      	ldrb	r3, [r7, #15]
 8004432:	4313      	orrs	r3, r2
 8004434:	b2db      	uxtb	r3, r3
 8004436:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 8004438:	79fb      	ldrb	r3, [r7, #7]
 800443a:	f003 0307 	and.w	r3, r3, #7
 800443e:	b2da      	uxtb	r2, r3
 8004440:	f640 6394 	movw	r3, #3732	; 0xe94
 8004444:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004448:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 800444a:	7bfb      	ldrb	r3, [r7, #15]
 800444c:	f04f 0020 	mov.w	r0, #32
 8004450:	4619      	mov	r1, r3
 8004452:	f7fe fd2d 	bl	8002eb0 <xgWriteByte>
	}
}
 8004456:	f107 0710 	add.w	r7, r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop

08004460 <setMagODR>:

void setMagODR(uint8_t mRate)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 800446a:	f04f 0020 	mov.w	r0, #32
 800446e:	f7fe fc11 	bl	8002c94 <mReadByte>
 8004472:	4603      	mov	r3, r0
 8004474:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	f023 031c 	bic.w	r3, r3, #28
 800447c:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 800447e:	79fb      	ldrb	r3, [r7, #7]
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004488:	b2da      	uxtb	r2, r3
 800448a:	7bfb      	ldrb	r3, [r7, #15]
 800448c:	4313      	orrs	r3, r2
 800448e:	b2db      	uxtb	r3, r3
 8004490:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 8004492:	79fb      	ldrb	r3, [r7, #7]
 8004494:	f003 0307 	and.w	r3, r3, #7
 8004498:	b2da      	uxtb	r2, r3
 800449a:	f640 6394 	movw	r3, #3732	; 0xe94
 800449e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 80044a6:	7bfb      	ldrb	r3, [r7, #15]
 80044a8:	f04f 0020 	mov.w	r0, #32
 80044ac:	4619      	mov	r1, r3
 80044ae:	f7fe febb 	bl	8003228 <mWriteByte>
}
 80044b2:	f107 0710 	add.w	r7, r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop

080044bc <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	71f8      	strb	r0, [r7, #7]
 80044c4:	71b9      	strb	r1, [r7, #6]
 80044c6:	717a      	strb	r2, [r7, #5]
 80044c8:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 80044ca:	79fa      	ldrb	r2, [r7, #7]
 80044cc:	79bb      	ldrb	r3, [r7, #6]
 80044ce:	4610      	mov	r0, r2
 80044d0:	4619      	mov	r1, r3
 80044d2:	f7fe fced 	bl	8002eb0 <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 80044d6:	f04f 0022 	mov.w	r0, #34	; 0x22
 80044da:	f7fe fbf9 	bl	8002cd0 <xgReadByte>
 80044de:	4603      	mov	r3, r0
 80044e0:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 80044e2:	797b      	ldrb	r3, [r7, #5]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d004      	beq.n	80044f2 <configInt+0x36>
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	f043 0320 	orr.w	r3, r3, #32
 80044ee:	73fb      	strb	r3, [r7, #15]
 80044f0:	e003      	b.n	80044fa <configInt+0x3e>
	else temp &= ~(1<<5);
 80044f2:	7bfb      	ldrb	r3, [r7, #15]
 80044f4:	f023 0320 	bic.w	r3, r3, #32
 80044f8:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 80044fa:	793b      	ldrb	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d004      	beq.n	800450a <configInt+0x4e>
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	f023 0310 	bic.w	r3, r3, #16
 8004506:	73fb      	strb	r3, [r7, #15]
 8004508:	e003      	b.n	8004512 <configInt+0x56>
	else temp |= (1<<4);
 800450a:	7bfb      	ldrb	r3, [r7, #15]
 800450c:	f043 0310 	orr.w	r3, r3, #16
 8004510:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	f04f 0022 	mov.w	r0, #34	; 0x22
 8004518:	4619      	mov	r1, r3
 800451a:	f7fe fcc9 	bl	8002eb0 <xgWriteByte>
}
 800451e:	f107 0710 	add.w	r7, r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop

08004528 <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	4613      	mov	r3, r2
 8004530:	4602      	mov	r2, r0
 8004532:	71fa      	strb	r2, [r7, #7]
 8004534:	460a      	mov	r2, r1
 8004536:	71ba      	strb	r2, [r7, #6]
 8004538:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 8004540:	79bb      	ldrb	r3, [r7, #6]
 8004542:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004546:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 8004548:	797b      	ldrb	r3, [r7, #5]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <configInactivity+0x2e>
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004554:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 8004556:	7bfb      	ldrb	r3, [r7, #15]
 8004558:	f04f 0004 	mov.w	r0, #4
 800455c:	4619      	mov	r1, r3
 800455e:	f7fe fca7 	bl	8002eb0 <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 8004562:	79fb      	ldrb	r3, [r7, #7]
 8004564:	f04f 0005 	mov.w	r0, #5
 8004568:	4619      	mov	r1, r3
 800456a:	f7fe fca1 	bl	8002eb0 <xgWriteByte>
}
 800456e:	f107 0710 	add.w	r7, r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop

08004578 <getInactivity>:


uint8_t getInactivity(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 800457e:	f04f 0017 	mov.w	r0, #23
 8004582:	f7fe fba5 	bl	8002cd0 <xgReadByte>
 8004586:	4603      	mov	r3, r0
 8004588:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 800458a:	79fb      	ldrb	r3, [r7, #7]
 800458c:	f003 0310 	and.w	r3, r3, #16
 8004590:	71fb      	strb	r3, [r7, #7]
	return temp;
 8004592:	79fb      	ldrb	r3, [r7, #7]
}
 8004594:	4618      	mov	r0, r3
 8004596:	f107 0708 	add.w	r7, r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop

080045a0 <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	71fa      	strb	r2, [r7, #7]
 80045ac:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 80045b2:	79bb      	ldrb	r3, [r7, #6]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d003      	beq.n	80045c0 <configAccelInt+0x20>
 80045b8:	7bfb      	ldrb	r3, [r7, #15]
 80045ba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80045be:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 80045c0:	7bfb      	ldrb	r3, [r7, #15]
 80045c2:	f04f 0006 	mov.w	r0, #6
 80045c6:	4619      	mov	r1, r3
 80045c8:	f7fe fc72 	bl	8002eb0 <xgWriteByte>
}
 80045cc:	f107 0710 	add.w	r7, r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	71f8      	strb	r0, [r7, #7]
 80045dc:	71b9      	strb	r1, [r7, #6]
 80045de:	717a      	strb	r2, [r7, #5]
 80045e0:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 80045e2:	79bb      	ldrb	r3, [r7, #6]
 80045e4:	f103 0307 	add.w	r3, r3, #7
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	79fb      	ldrb	r3, [r7, #7]
 80045ec:	4610      	mov	r0, r2
 80045ee:	4619      	mov	r1, r3
 80045f0:	f7fe fc5e 	bl	8002eb0 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80045f4:	797b      	ldrb	r3, [r7, #5]
 80045f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045fa:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80045fc:	793b      	ldrb	r3, [r7, #4]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d003      	beq.n	800460a <configAccelThs+0x36>
 8004602:	7bfb      	ldrb	r3, [r7, #15]
 8004604:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004608:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	f04f 000a 	mov.w	r0, #10
 8004610:	4619      	mov	r1, r3
 8004612:	f7fe fc4d 	bl	8002eb0 <xgWriteByte>
}
 8004616:	f107 0710 	add.w	r7, r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop

08004620 <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 8004626:	f04f 0026 	mov.w	r0, #38	; 0x26
 800462a:	f7fe fb51 	bl	8002cd0 <xgReadByte>
 800462e:	4603      	mov	r3, r0
 8004630:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 8004632:	79fb      	ldrb	r3, [r7, #7]
 8004634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004642:	b2db      	uxtb	r3, r3
 8004644:	e001      	b.n	800464a <getAccelIntSrc+0x2a>
	}

	return 0;
 8004646:	f04f 0300 	mov.w	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	f107 0708 	add.w	r7, r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	4613      	mov	r3, r2
 800465c:	4602      	mov	r2, r0
 800465e:	71fa      	strb	r2, [r7, #7]
 8004660:	460a      	mov	r2, r1
 8004662:	71ba      	strb	r2, [r7, #6]
 8004664:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 800466a:	79bb      	ldrb	r3, [r7, #6]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <configGyroInt+0x24>
 8004670:	7bfb      	ldrb	r3, [r7, #15]
 8004672:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004676:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 8004678:	797b      	ldrb	r3, [r7, #5]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d003      	beq.n	8004686 <configGyroInt+0x32>
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004684:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 8004686:	7bfb      	ldrb	r3, [r7, #15]
 8004688:	f04f 0030 	mov.w	r0, #48	; 0x30
 800468c:	4619      	mov	r1, r3
 800468e:	f7fe fc0f 	bl	8002eb0 <xgWriteByte>
}
 8004692:	f107 0710 	add.w	r7, r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop

0800469c <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b084      	sub	sp, #16
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	80f8      	strh	r0, [r7, #6]
 80046a4:	7179      	strb	r1, [r7, #5]
 80046a6:	713a      	strb	r2, [r7, #4]
 80046a8:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80046b0:	ea4f 2323 	mov.w	r3, r3, asr #8
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 80046be:	797b      	ldrb	r3, [r7, #5]
 80046c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	f103 0331 	add.w	r3, r3, #49	; 0x31
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	7b3b      	ldrb	r3, [r7, #12]
 80046ce:	4610      	mov	r0, r2
 80046d0:	4619      	mov	r1, r3
 80046d2:	f7fe fbed 	bl	8002eb0 <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 80046d6:	797b      	ldrb	r3, [r7, #5]
 80046d8:	f103 0319 	add.w	r3, r3, #25
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	7b7b      	ldrb	r3, [r7, #13]
 80046e6:	4610      	mov	r0, r2
 80046e8:	4619      	mov	r1, r3
 80046ea:	f7fe fbe1 	bl	8002eb0 <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 80046ee:	793b      	ldrb	r3, [r7, #4]
 80046f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046f4:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 80046f6:	78fb      	ldrb	r3, [r7, #3]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <configGyroThs+0x68>
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
 80046fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004702:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 8004704:	7bfb      	ldrb	r3, [r7, #15]
 8004706:	f04f 0037 	mov.w	r0, #55	; 0x37
 800470a:	4619      	mov	r1, r3
 800470c:	f7fe fbd0 	bl	8002eb0 <xgWriteByte>
}
 8004710:	f107 0710 	add.w	r7, r7, #16
 8004714:	46bd      	mov	sp, r7
 8004716:	bd80      	pop	{r7, pc}

08004718 <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 800471e:	f04f 0014 	mov.w	r0, #20
 8004722:	f7fe fad5 	bl	8002cd0 <xgReadByte>
 8004726:	4603      	mov	r3, r0
 8004728:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 800472a:	79fb      	ldrb	r3, [r7, #7]
 800472c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004730:	2b00      	cmp	r3, #0
 8004732:	d004      	beq.n	800473e <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800473a:	b2db      	uxtb	r3, r3
 800473c:	e001      	b.n	8004742 <getGyroIntSrc+0x2a>
	}

	return 0;
 800473e:	f04f 0300 	mov.w	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	f107 0708 	add.w	r7, r7, #8
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	4613      	mov	r3, r2
 8004754:	4602      	mov	r2, r0
 8004756:	71fa      	strb	r2, [r7, #7]
 8004758:	460a      	mov	r2, r1
 800475a:	71ba      	strb	r2, [r7, #6]
 800475c:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 800475e:	79fb      	ldrb	r3, [r7, #7]
 8004760:	f023 031f 	bic.w	r3, r3, #31
 8004764:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 8004766:	79bb      	ldrb	r3, [r7, #6]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d103      	bne.n	8004774 <configMagInt+0x28>
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	f043 0304 	orr.w	r3, r3, #4
 8004772:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 8004774:	797b      	ldrb	r3, [r7, #5]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d103      	bne.n	8004782 <configMagInt+0x36>
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	f043 0302 	orr.w	r3, r3, #2
 8004780:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <configMagInt+0x44>
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 8004790:	7bfb      	ldrb	r3, [r7, #15]
 8004792:	f04f 0030 	mov.w	r0, #48	; 0x30
 8004796:	4619      	mov	r1, r3
 8004798:	f7fe fd46 	bl	8003228 <mWriteByte>
}
 800479c:	f107 0710 	add.w	r7, r7, #16
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	4603      	mov	r3, r0
 80047ac:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 80047ae:	88fb      	ldrh	r3, [r7, #6]
 80047b0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80047b4:	ea4f 2323 	mov.w	r3, r3, asr #8
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f04f 0033 	mov.w	r0, #51	; 0x33
 80047be:	4619      	mov	r1, r3
 80047c0:	f7fe fd32 	bl	8003228 <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	f04f 0032 	mov.w	r0, #50	; 0x32
 80047cc:	4619      	mov	r1, r3
 80047ce:	f7fe fd2b 	bl	8003228 <mWriteByte>
}
 80047d2:	f107 0708 	add.w	r7, r7, #8
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop

080047dc <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 80047e2:	f04f 0030 	mov.w	r0, #48	; 0x30
 80047e6:	f7fe fa55 	bl	8002c94 <mReadByte>
 80047ea:	4603      	mov	r3, r0
 80047ec:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 80047ee:	79fb      	ldrb	r3, [r7, #7]
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d004      	beq.n	8004802 <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 80047f8:	79fb      	ldrb	r3, [r7, #7]
 80047fa:	f023 0301 	bic.w	r3, r3, #1
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	e001      	b.n	8004806 <getMagIntSrc+0x2a>
	}

	return 0;
 8004802:	f04f 0300 	mov.w	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	f107 0708 	add.w	r7, r7, #8
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <sleepGyro>:

void sleepGyro(bool enable)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	4603      	mov	r3, r0
 8004818:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 800481a:	f04f 0023 	mov.w	r0, #35	; 0x23
 800481e:	f7fe fa57 	bl	8002cd0 <xgReadByte>
 8004822:	4603      	mov	r3, r0
 8004824:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d004      	beq.n	8004836 <sleepGyro+0x26>
 800482c:	7bfb      	ldrb	r3, [r7, #15]
 800482e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004832:	73fb      	strb	r3, [r7, #15]
 8004834:	e003      	b.n	800483e <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 8004836:	7bfb      	ldrb	r3, [r7, #15]
 8004838:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800483c:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 800483e:	7bfb      	ldrb	r3, [r7, #15]
 8004840:	f04f 0023 	mov.w	r0, #35	; 0x23
 8004844:	4619      	mov	r1, r3
 8004846:	f7fe fb33 	bl	8002eb0 <xgWriteByte>
}
 800484a:	f107 0710 	add.w	r7, r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop

08004854 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 8004858:	f04f 002f 	mov.w	r0, #47	; 0x2f
 800485c:	f7fe fa38 	bl	8002cd0 <xgReadByte>
 8004860:	4603      	mov	r3, r0
 8004862:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004866:	b2db      	uxtb	r3, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	bd80      	pop	{r7, pc}

0800486c <timerHandlerSendMsg>:

void timerHandlerSendMsg(void *T)
{
 800486c:	b590      	push	{r4, r7, lr}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
	static int counter = 0;

	send(&accelOsX[counter], strlen(&accelOsX[counter]));
 8004874:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8004878:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	f640 632c 	movw	r3, #3628	; 0xe2c
 8004882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004886:	18d4      	adds	r4, r2, r3
 8004888:	f640 13b8 	movw	r3, #2488	; 0x9b8
 800488c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	f640 632c 	movw	r3, #3628	; 0xe2c
 8004896:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800489a:	18d3      	adds	r3, r2, r3
 800489c:	4618      	mov	r0, r3
 800489e:	f008 f9e9 	bl	800cc74 <strlen>
 80048a2:	4603      	mov	r3, r0
 80048a4:	4620      	mov	r0, r4
 80048a6:	4619      	mov	r1, r3
 80048a8:	f7fc fac0 	bl	8000e2c <send>
	send(&accelOsY[counter], strlen(&accelOsY[counter]));
 80048ac:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80048b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	f640 63dc 	movw	r3, #3804	; 0xedc
 80048ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048be:	18d4      	adds	r4, r2, r3
 80048c0:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80048c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	f640 63dc 	movw	r3, #3804	; 0xedc
 80048ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048d2:	18d3      	adds	r3, r2, r3
 80048d4:	4618      	mov	r0, r3
 80048d6:	f008 f9cd 	bl	800cc74 <strlen>
 80048da:	4603      	mov	r3, r0
 80048dc:	4620      	mov	r0, r4
 80048de:	4619      	mov	r1, r3
 80048e0:	f7fc faa4 	bl	8000e2c <send>
	send(&accelOsZ[counter], strlen(&accelOsZ[counter]));
 80048e4:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80048e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	f241 4328 	movw	r3, #5160	; 0x1428
 80048f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048f6:	18d4      	adds	r4, r2, r3
 80048f8:	f640 13b8 	movw	r3, #2488	; 0x9b8
 80048fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	f241 4328 	movw	r3, #5160	; 0x1428
 8004906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800490a:	18d3      	adds	r3, r2, r3
 800490c:	4618      	mov	r0, r3
 800490e:	f008 f9b1 	bl	800cc74 <strlen>
 8004912:	4603      	mov	r3, r0
 8004914:	4620      	mov	r0, r4
 8004916:	4619      	mov	r1, r3
 8004918:	f7fc fa88 	bl	8000e2c <send>

	counter++;
 800491c:	f640 13b8 	movw	r3, #2488	; 0x9b8
 8004920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f103 0201 	add.w	r2, r3, #1
 800492a:	f640 13b8 	movw	r3, #2488	; 0x9b8
 800492e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004932:	601a      	str	r2, [r3, #0]

	if(100 == counter)
	{
		;
	}
}
 8004934:	f107 070c 	add.w	r7, r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bd90      	pop	{r4, r7, pc}

0800493c <timerHandlerReceiveOneMeasurementEachSensor>:

void timerHandlerReceiveOneMeasurementEachSensor(void *T)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 8004948:	f240 031c 	movw	r3, #28
 800494c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004950:	781b      	ldrb	r3, [r3, #0]
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	f040 80fe 	bne.w	8004b56 <timerHandlerReceiveOneMeasurementEachSensor+0x21a>
 800495a:	e000      	b.n	800495e <timerHandlerReceiveOneMeasurementEachSensor+0x22>
					whichByte = 0;
					stageOfReading++;
					break;
				}
			}
		}
 800495c:	bf00      	nop
	addressAndData *address = (addressAndData*)T;

	if(readingAllowed == TRUE)
	{
		while(1){
			if(0 == whichDevice) //accel
 800495e:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8004962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d146      	bne.n	80049fa <timerHandlerReceiveOneMeasurementEachSensor+0xbe>
			{
				receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	7c99      	ldrb	r1, [r3, #18]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	7d1a      	ldrb	r2, [r3, #20]
 8004974:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004978:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	18d3      	adds	r3, r2, r3
 8004980:	b2da      	uxtb	r2, r3
 8004982:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004986:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	18c3      	adds	r3, r0, r3
 8004990:	4608      	mov	r0, r1
 8004992:	4611      	mov	r1, r2
 8004994:	461a      	mov	r2, r3
 8004996:	f000 fa0b 	bl	8004db0 <receiveByte>
				whichByte++;
 800499a:	f640 13b1 	movw	r3, #2481	; 0x9b1
 800499e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	f103 0301 	add.w	r3, r3, #1
 80049a8:	b2da      	uxtb	r2, r3
 80049aa:	f640 13b1 	movw	r3, #2481	; 0x9b1
 80049ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b2:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 80049b4:	f640 13b1 	movw	r3, #2481	; 0x9b1
 80049b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	2b06      	cmp	r3, #6
 80049c0:	d1cc      	bne.n	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>
				{
					//readingAllowed = FALSE;

					whichDevice++;
 80049c2:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80049c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	f103 0301 	add.w	r3, r3, #1
 80049d0:	b2da      	uxtb	r2, r3
 80049d2:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80049d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049da:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 80049dc:	f640 13b1 	movw	r3, #2481	; 0x9b1
 80049e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049e4:	f04f 0200 	mov.w	r2, #0
 80049e8:	701a      	strb	r2, [r3, #0]
					stageOfReading = 0;
 80049ea:	f640 13b4 	movw	r3, #2484	; 0x9b4
 80049ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049f2:	f04f 0200 	mov.w	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
					whichByte = 0;
					stageOfReading++;
					break;
				}
			}
		}
 80049f8:	e7b0      	b.n	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>

					whichByte = 0;
					stageOfReading = 0;
				}
			}
			else if(1 == whichDevice) //gyro
 80049fa:	f640 13b0 	movw	r3, #2480	; 0x9b0
 80049fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d14e      	bne.n	8004aa6 <timerHandlerReceiveOneMeasurementEachSensor+0x16a>
			{
				receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	7c99      	ldrb	r1, [r3, #18]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	7d5a      	ldrb	r2, [r3, #21]
 8004a10:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	18d3      	adds	r3, r2, r3
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	f103 0306 	add.w	r3, r3, #6
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	18c3      	adds	r3, r0, r3
 8004a30:	4608      	mov	r0, r1
 8004a32:	4611      	mov	r1, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	f000 f9bb 	bl	8004db0 <receiveByte>
				whichByte++;
 8004a3a:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	f103 0301 	add.w	r3, r3, #1
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a52:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 8004a54:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	2b06      	cmp	r3, #6
 8004a60:	f47f af7c 	bne.w	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>
				{
					//readingAllowed = FALSE;

					whichDevice++;
 8004a64:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8004a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	f103 0301 	add.w	r3, r3, #1
 8004a72:	b2da      	uxtb	r2, r3
 8004a74:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8004a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a7c:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 8004a7e:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a86:	f04f 0200 	mov.w	r2, #0
 8004a8a:	701a      	strb	r2, [r3, #0]
					stageOfReading++;
 8004a8c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f103 0201 	add.w	r2, r3, #1
 8004a9a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004a9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aa2:	601a      	str	r2, [r3, #0]
					whichByte = 0;
					stageOfReading++;
					break;
				}
			}
		}
 8004aa4:	e75a      	b.n	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>

					whichByte = 0;
					stageOfReading++;
				}
			}
			else if(2 == whichDevice)
 8004aa6:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8004aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	f47f af53 	bne.w	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>
			{
				receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	7cd9      	ldrb	r1, [r3, #19]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	7d9a      	ldrb	r2, [r3, #22]
 8004abe:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	18d3      	adds	r3, r2, r3
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	f103 030c 	add.w	r3, r3, #12
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	18c3      	adds	r3, r0, r3
 8004ade:	4608      	mov	r0, r1
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	461a      	mov	r2, r3
 8004ae4:	f000 f964 	bl	8004db0 <receiveByte>
				whichByte++;
 8004ae8:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	f103 0301 	add.w	r3, r3, #1
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b00:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 8004b02:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b0a:	781b      	ldrb	r3, [r3, #0]
 8004b0c:	2b06      	cmp	r3, #6
 8004b0e:	f47f af25 	bne.w	800495c <timerHandlerReceiveOneMeasurementEachSensor+0x20>
				{
					readingAllowed = FALSE;
 8004b12:	f240 031c 	movw	r3, #28
 8004b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	701a      	strb	r2, [r3, #0]

					whichDevice = 0;
 8004b20:	f640 13b0 	movw	r3, #2480	; 0x9b0
 8004b24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 8004b2e:	f640 13b1 	movw	r3, #2481	; 0x9b1
 8004b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b36:	f04f 0200 	mov.w	r2, #0
 8004b3a:	701a      	strb	r2, [r3, #0]
					stageOfReading++;
 8004b3c:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004b40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f103 0201 	add.w	r2, r3, #1
 8004b4a:	f640 13b4 	movw	r3, #2484	; 0x9b4
 8004b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b52:	601a      	str	r2, [r3, #0]
					break;
 8004b54:	bf00      	nop
				}
			}
		}
	}
}
 8004b56:	f107 0710 	add.w	r7, r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop

08004b60 <timerHandlerReceiveOneMeasurementEachSensor1>:

void timerHandlerReceiveOneMeasurementEachSensor1(void *T)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 8004b6c:	f240 031c 	movw	r3, #28
 8004b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	f040 8115 	bne.w	8004da8 <timerHandlerReceiveOneMeasurementEachSensor1+0x248>
 8004b7e:	e000      	b.n	8004b82 <timerHandlerReceiveOneMeasurementEachSensor1+0x22>
				//whichByte++;
				whichDevice = 0;
				readTSL2561();
				break;
			}
		}
 8004b80:	bf00      	nop
	addressAndData *address = (addressAndData*)T;

	if(readingAllowed == TRUE)
	{
		while(1){
			if(0 == whichDevice) //accel
 8004b82:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b8a:	781b      	ldrb	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d146      	bne.n	8004c1e <timerHandlerReceiveOneMeasurementEachSensor1+0xbe>
			{
				receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	7c99      	ldrb	r1, [r3, #18]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	7d1a      	ldrb	r2, [r3, #20]
 8004b98:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	18d3      	adds	r3, r2, r3
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	18c3      	adds	r3, r0, r3
 8004bb4:	4608      	mov	r0, r1
 8004bb6:	4611      	mov	r1, r2
 8004bb8:	461a      	mov	r2, r3
 8004bba:	f000 f8f9 	bl	8004db0 <receiveByte>
				whichByte++;
 8004bbe:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	f103 0301 	add.w	r3, r3, #1
 8004bcc:	b2da      	uxtb	r2, r3
 8004bce:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bd6:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 8004bd8:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b06      	cmp	r3, #6
 8004be4:	d1cc      	bne.n	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>
				{
					//readingAllowed = FALSE;

					whichDevice++;
 8004be6:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	f103 0301 	add.w	r3, r3, #1
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bfe:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 8004c00:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c08:	f04f 0200 	mov.w	r2, #0
 8004c0c:	701a      	strb	r2, [r3, #0]
					stageOfReading = 0;
 8004c0e:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8004c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c16:	f04f 0200 	mov.w	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
				//whichByte++;
				whichDevice = 0;
				readTSL2561();
				break;
			}
		}
 8004c1c:	e7b0      	b.n	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>

					whichByte = 0;
					stageOfReading = 0;
				}
			}
			else if(1 == whichDevice) //gyro
 8004c1e:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d14e      	bne.n	8004cca <timerHandlerReceiveOneMeasurementEachSensor1+0x16a>
			{
				receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	7c99      	ldrb	r1, [r3, #18]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	7d5a      	ldrb	r2, [r3, #21]
 8004c34:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	18d3      	adds	r3, r2, r3
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	f103 0306 	add.w	r3, r3, #6
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	18c3      	adds	r3, r0, r3
 8004c54:	4608      	mov	r0, r1
 8004c56:	4611      	mov	r1, r2
 8004c58:	461a      	mov	r2, r3
 8004c5a:	f000 f8a9 	bl	8004db0 <receiveByte>
				whichByte++;
 8004c5e:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	f103 0301 	add.w	r3, r3, #1
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c76:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 8004c78:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	2b06      	cmp	r3, #6
 8004c84:	f47f af7c 	bne.w	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>
				{
					//readingAllowed = FALSE;

					whichDevice++;
 8004c88:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	f103 0301 	add.w	r3, r3, #1
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ca0:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 8004ca2:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	701a      	strb	r2, [r3, #0]
					stageOfReading++;
 8004cb0:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8004cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f103 0201 	add.w	r2, r3, #1
 8004cbe:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8004cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cc6:	601a      	str	r2, [r3, #0]
				//whichByte++;
				whichDevice = 0;
				readTSL2561();
				break;
			}
		}
 8004cc8:	e75a      	b.n	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>

					whichByte = 0;
					stageOfReading++;
				}
			}
			else if(2 == whichDevice)
 8004cca:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d155      	bne.n	8004d84 <timerHandlerReceiveOneMeasurementEachSensor1+0x224>
			{
				receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	7cd9      	ldrb	r1, [r3, #19]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	7d9a      	ldrb	r2, [r3, #22]
 8004ce0:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	18d3      	adds	r3, r2, r3
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004cf2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	f103 030c 	add.w	r3, r3, #12
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	18c3      	adds	r3, r0, r3
 8004d00:	4608      	mov	r0, r1
 8004d02:	4611      	mov	r1, r2
 8004d04:	461a      	mov	r2, r3
 8004d06:	f000 f853 	bl	8004db0 <receiveByte>
				whichByte++;
 8004d0a:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	f103 0301 	add.w	r3, r3, #1
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d22:	701a      	strb	r2, [r3, #0]

				if(whichByte == 6)
 8004d24:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d2c:	781b      	ldrb	r3, [r3, #0]
 8004d2e:	2b06      	cmp	r3, #6
 8004d30:	f47f af26 	bne.w	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>
				{
					readingAllowed = FALSE;
 8004d34:	f240 031c 	movw	r3, #28
 8004d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d3c:	f04f 0200 	mov.w	r2, #0
 8004d40:	701a      	strb	r2, [r3, #0]

					//whichDevice = 0;
					whichDevice++;
 8004d42:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	f103 0301 	add.w	r3, r3, #1
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d5a:	701a      	strb	r2, [r3, #0]

					whichByte = 0;
 8004d5c:	f640 13aa 	movw	r3, #2474	; 0x9aa
 8004d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
					stageOfReading++;
 8004d6a:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8004d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f103 0201 	add.w	r2, r3, #1
 8004d78:	f640 13ac 	movw	r3, #2476	; 0x9ac
 8004d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d80:	601a      	str	r2, [r3, #0]
				//whichByte++;
				whichDevice = 0;
				readTSL2561();
				break;
			}
		}
 8004d82:	e6fd      	b.n	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>
					whichByte = 0;
					stageOfReading++;
					//break;
				}
			}
			else if(3 == whichDevice)
 8004d84:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b03      	cmp	r3, #3
 8004d90:	f47f aef6 	bne.w	8004b80 <timerHandlerReceiveOneMeasurementEachSensor1+0x20>
			{
				//receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
				//whichByte++;
				whichDevice = 0;
 8004d94:	f640 13a9 	movw	r3, #2473	; 0x9a9
 8004d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d9c:	f04f 0200 	mov.w	r2, #0
 8004da0:	701a      	strb	r2, [r3, #0]
				readTSL2561();
 8004da2:	f001 f81f 	bl	8005de4 <readTSL2561>
				break;
 8004da6:	bf00      	nop
			}
		}
	}
}
 8004da8:	f107 0710 	add.w	r7, r7, #16
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}

08004db0 <receiveByte>:

void receiveByte(uint8_t adr, uint8_t subAdr, uint8_t *buffer)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b088      	sub	sp, #32
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	460b      	mov	r3, r1
 8004db8:	603a      	str	r2, [r7, #0]
 8004dba:	4602      	mov	r2, r0
 8004dbc:	71fa      	strb	r2, [r7, #7]
 8004dbe:	71bb      	strb	r3, [r7, #6]
	clearErrorFlags();
 8004dc0:	f7fc f9de 	bl	8001180 <clearErrorFlags>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 8004dc4:	f04f 0304 	mov.w	r3, #4
 8004dc8:	767b      	strb	r3, [r7, #25]

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 8004dca:	79fb      	ldrb	r3, [r7, #7]
 8004dcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	763b      	strb	r3, [r7, #24]
	/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data1);/*)
 8004dd4:	f107 0318 	add.w	r3, r7, #24
 8004dd8:	f243 7010 	movw	r0, #14096	; 0x3710
 8004ddc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004de0:	4619      	mov	r1, r3
 8004de2:	f004 fd73 	bl	80098cc <I2C001_WriteData>
	{
		flushFIFO(&I2C001_Handle0);
	}*/

	delay(DELAY);
 8004de6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8004dea:	f7fd fe43 	bl	8002a74 <delay>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8004dee:	f04f 0300 	mov.w	r3, #0
 8004df2:	757b      	strb	r3, [r7, #21]

	data2.Data1.Data = subAdr;
 8004df4:	79bb      	ldrb	r3, [r7, #6]
 8004df6:	753b      	strb	r3, [r7, #20]
	/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data2);/*)
 8004df8:	f107 0314 	add.w	r3, r7, #20
 8004dfc:	f243 7010 	movw	r0, #14096	; 0x3710
 8004e00:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004e04:	4619      	mov	r1, r3
 8004e06:	f004 fd61 	bl	80098cc <I2C001_WriteData>
	{
		flushFIFO(&I2C001_Handle0);
	}*/

	delay(DELAY);
 8004e0a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8004e0e:	f7fd fe31 	bl	8002a74 <delay>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8004e12:	f04f 0305 	mov.w	r3, #5
 8004e16:	747b      	strb	r3, [r7, #17]
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
 8004e18:	79fb      	ldrb	r3, [r7, #7]
 8004e1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f043 0301 	orr.w	r3, r3, #1
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	743b      	strb	r3, [r7, #16]
	/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data3);/*)
 8004e28:	f107 0310 	add.w	r3, r7, #16
 8004e2c:	f243 7010 	movw	r0, #14096	; 0x3710
 8004e30:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004e34:	4619      	mov	r1, r3
 8004e36:	f004 fd49 	bl	80098cc <I2C001_WriteData>
	{
		flushFIFO(&I2C001_Handle0);
	}*/

	delay(DELAY);
 8004e3a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8004e3e:	f7fd fe19 	bl	8002a74 <delay>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8004e42:	f04f 0303 	mov.w	r3, #3
 8004e46:	737b      	strb	r3, [r7, #13]
	data4.Data1.Data = ubyteFF;
 8004e48:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004e4c:	733b      	strb	r3, [r7, #12]
	/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data4);/*)
 8004e4e:	f107 030c 	add.w	r3, r7, #12
 8004e52:	f243 7010 	movw	r0, #14096	; 0x3710
 8004e56:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	f004 fd36 	bl	80098cc <I2C001_WriteData>
	//I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RSIF);
		/*/k++;
	}*/


	delay(DELAY);
 8004e60:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8004e64:	f7fd fe06 	bl	8002a74 <delay>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8004e68:	f04f 0306 	mov.w	r3, #6
 8004e6c:	727b      	strb	r3, [r7, #9]
	data5.Data1.Data = ubyteFF;
 8004e6e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004e72:	723b      	strb	r3, [r7, #8]
	/*while(!*/I2C001_WriteData(&I2C001_Handle0,&data5);/*);*//*)
 8004e74:	f107 0308 	add.w	r3, r7, #8
 8004e78:	f243 7010 	movw	r0, #14096	; 0x3710
 8004e7c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004e80:	4619      	mov	r1, r3
 8004e82:	f004 fd23 	bl	80098cc <I2C001_WriteData>
	{
		flushFIFO(&I2C001_Handle0);
	}*/

	delay(DELAY * 10);
 8004e86:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8004e8a:	f7fd fdf3 	bl	8002a74 <delay>

	//delay(20000);
	int k = 0;
 8004e8e:	f04f 0300 	mov.w	r3, #0
 8004e92:	61fb      	str	r3, [r7, #28]
	while(0 == received){ k++; if(k > 4000) break; }
 8004e94:	e007      	b.n	8004ea6 <receiveByte+0xf6>
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	f103 0301 	add.w	r3, r3, #1
 8004e9c:	61fb      	str	r3, [r7, #28]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8004ea4:	dc07      	bgt.n	8004eb6 <receiveByte+0x106>
 8004ea6:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8004eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <receiveByte+0xe6>
 8004eb4:	e000      	b.n	8004eb8 <receiveByte+0x108>
 8004eb6:	bf00      	nop
			received = 0;
 8004eb8:	f640 13a8 	movw	r3, #2472	; 0x9a8
 8004ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ec0:	f04f 0200 	mov.w	r2, #0
 8004ec4:	701a      	strb	r2, [r3, #0]


	uint16_t bufferToRead = 0;
 8004ec6:	f04f 0300 	mov.w	r3, #0
 8004eca:	837b      	strh	r3, [r7, #26]

	while(I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RBERI ) == I2C001_SET)
 8004ecc:	e007      	b.n	8004ede <receiveByte+0x12e>
	{
		I2C001_ClearFlag(&I2C001_Handle0, I2C001_FLAG_RBERI );
 8004ece:	f243 7010 	movw	r0, #14096	; 0x3710
 8004ed2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ed6:	f04f 0108 	mov.w	r1, #8
 8004eda:	f004 fd91 	bl	8009a00 <I2C001_ClearFlag>
			received = 0;


	uint16_t bufferToRead = 0;

	while(I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RBERI ) == I2C001_SET)
 8004ede:	f243 7010 	movw	r0, #14096	; 0x3710
 8004ee2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ee6:	f04f 0108 	mov.w	r1, #8
 8004eea:	f004 fd25 	bl	8009938 <I2C001_GetFlagStatus>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b03      	cmp	r3, #3
 8004ef2:	d0ec      	beq.n	8004ece <receiveByte+0x11e>
		k--;
	}

	delay(DELAY);*/

	bufferToRead = DataReceive1;
 8004ef4:	f640 13a6 	movw	r3, #2470	; 0x9a6
 8004ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004efc:	881b      	ldrh	r3, [r3, #0]
 8004efe:	837b      	strh	r3, [r7, #26]
	*buffer = (uint8_t)bufferToRead;
 8004f00:	8b7b      	ldrh	r3, [r7, #26]
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	701a      	strb	r2, [r3, #0]

}
 8004f08:	f107 0720 	add.w	r7, r7, #32
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <check>:
	uint16_t DataReceive1 = 0;
	I2C001_ReadData(&I2C001_Handle0,&DataReceive1);
}*/

void check(void)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	af00      	add	r7, sp, #0
	if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RSIF))
 8004f14:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f18:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f1c:	f04f 0100 	mov.w	r1, #0
 8004f20:	f004 fd0a 	bl	8009938 <I2C001_GetFlagStatus>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b03      	cmp	r3, #3
 8004f28:	d06a      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_DLIF))
 8004f2a:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f2e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f32:	f04f 0101 	mov.w	r1, #1
 8004f36:	f004 fcff 	bl	8009938 <I2C001_GetFlagStatus>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	d05f      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TSIF))
 8004f40:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f44:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f48:	f04f 0102 	mov.w	r1, #2
 8004f4c:	f004 fcf4 	bl	8009938 <I2C001_GetFlagStatus>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b03      	cmp	r3, #3
 8004f54:	d054      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBIF))
 8004f56:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f5a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f5e:	f04f 0103 	mov.w	r1, #3
 8004f62:	f004 fce9 	bl	8009938 <I2C001_GetFlagStatus>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d049      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RIF))
 8004f6c:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f70:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f74:	f04f 0104 	mov.w	r1, #4
 8004f78:	f004 fcde 	bl	8009938 <I2C001_GetFlagStatus>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b03      	cmp	r3, #3
 8004f80:	d03e      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_WRONG_TDF))
 8004f82:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f86:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f8a:	f04f 0105 	mov.w	r1, #5
 8004f8e:	f004 fcd3 	bl	8009938 <I2C001_GetFlagStatus>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	d033      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_NACK_RECEIVED))
 8004f98:	f243 7010 	movw	r0, #14096	; 0x3710
 8004f9c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004fa0:	f04f 0106 	mov.w	r1, #6
 8004fa4:	f004 fcc8 	bl	8009938 <I2C001_GetFlagStatus>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b03      	cmp	r3, #3
 8004fac:	d028      	beq.n	8005000 <check+0xf0>
	{
		;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_SRBI))
 8004fae:	f243 7010 	movw	r0, #14096	; 0x3710
 8004fb2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004fb6:	f04f 0107 	mov.w	r1, #7
 8004fba:	f004 fcbd 	bl	8009938 <I2C001_GetFlagStatus>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b03      	cmp	r3, #3
 8004fc2:	d01d      	beq.n	8005000 <check+0xf0>
	{
		int a;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_RBERI))
 8004fc4:	f243 7010 	movw	r0, #14096	; 0x3710
 8004fc8:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004fcc:	f04f 0108 	mov.w	r1, #8
 8004fd0:	f004 fcb2 	bl	8009938 <I2C001_GetFlagStatus>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b03      	cmp	r3, #3
 8004fd8:	d012      	beq.n	8005000 <check+0xf0>
	{
		int b;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_STBI))
 8004fda:	f243 7010 	movw	r0, #14096	; 0x3710
 8004fde:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004fe2:	f04f 0109 	mov.w	r1, #9
 8004fe6:	f004 fca7 	bl	8009938 <I2C001_GetFlagStatus>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b03      	cmp	r3, #3
 8004fee:	d007      	beq.n	8005000 <check+0xf0>
	{
		int c;
	}
	else if(I2C001_SET == I2C001_GetFlagStatus(&I2C001_Handle0,I2C001_FLAG_TBERI))
 8004ff0:	f243 7010 	movw	r0, #14096	; 0x3710
 8004ff4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004ff8:	f04f 010a 	mov.w	r1, #10
 8004ffc:	f004 fc9c 	bl	8009938 <I2C001_GetFlagStatus>
	{
		int d;
	}
}
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop

08005004 <main>:
int gain;
unsigned char time;
unsigned int ms;

int main(void)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	int siema = 0;
 800500a:	f04f 0300 	mov.w	r3, #0
 800500e:	607b      	str	r3, [r7, #4]

	DAVE_Init();			// Initialization of DAVE Apps
 8005010:	f004 fd60 	bl	8009ad4 <DAVE_Init>

	initLSM9DS1();
 8005014:	f7fd fa38 	bl	8002488 <initLSM9DS1>
	calibrate(TRUE);
 8005018:	f04f 0001 	mov.w	r0, #1
 800501c:	f7fe f966 	bl	80032ec <calibrate>
	resetConnectionIndicator();
 8005020:	f7fb f952 	bl	80002c8 <resetConnectionIndicator>

	initBluetooth();
 8005024:	f7fb fef6 	bl	8000e14 <initBluetooth>
	//startMeasurements();

	begin1();
 8005028:	f000 ff16 	bl	8005e58 <begin1>

	gain = 0;
 800502c:	f241 43c4 	movw	r3, #5316	; 0x14c4
 8005030:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	601a      	str	r2, [r3, #0]
	time = 2;
 800503a:	f241 43c0 	movw	r3, #5312	; 0x14c0
 800503e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005042:	f04f 0202 	mov.w	r2, #2
 8005046:	701a      	strb	r2, [r3, #0]


	setTiming1(gain, time, &ms);
 8005048:	f241 43c4 	movw	r3, #5316	; 0x14c4
 800504c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	f241 43c0 	movw	r3, #5312	; 0x14c0
 8005056:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	4610      	mov	r0, r2
 800505e:	4619      	mov	r1, r3
 8005060:	f241 42bc 	movw	r2, #5308	; 0x14bc
 8005064:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005068:	f000 ff6c 	bl	8005f44 <setTiming1>

	setPowerUp();
 800506c:	f000 ff12 	bl	8005e94 <setPowerUp>

	while(1)
	{
		sendMeasurementsToBt();
 8005070:	f000 f806 	bl	8005080 <sendMeasurementsToBt>
		manageConnection();
 8005074:	f7fb fbee 	bl	8000854 <manageConnection>

		check();
 8005078:	f7ff ff4a 	bl	8004f10 <check>


	}
 800507c:	e7f8      	b.n	8005070 <main+0x6c>
 800507e:	bf00      	nop

08005080 <sendMeasurementsToBt>:
int turnedOnSentTimer;
char copied;
accel copiedData[100];

void sendMeasurementsToBt(void)
{
 8005080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005084:	ed2d 8b10 	vpush	{d8-d15}
 8005088:	b098      	sub	sp, #96	; 0x60
 800508a:	af16      	add	r7, sp, #88	; 0x58
	static int i = 0;
	if(!strcmp(device, "LSM9DS1"))
 800508c:	f640 50fc 	movw	r0, #3580	; 0xdfc
 8005090:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005094:	f243 41bc 	movw	r1, #13500	; 0x34bc
 8005098:	f6c0 0101 	movt	r1, #2049	; 0x801
 800509c:	f007 fcfc 	bl	800ca98 <strcmp>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f040 80ab 	bne.w	80051fe <sendMeasurementsToBt+0x17e>
	{
		if(0 == i){
 80050a8:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80050ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10d      	bne.n	80050d2 <sendMeasurementsToBt+0x52>
			startMeasurements();
 80050b6:	f7fc fe1b 	bl	8001cf0 <startMeasurements>
			++i;
 80050ba:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80050be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f103 0201 	add.w	r2, r3, #1
 80050c8:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80050cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050d0:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80050d2:	f04f 0000 	mov.w	r0, #0
 80050d6:	f7fc fe5f 	bl	8001d98 <readAndSendMeasurements>
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf());
 80050da:	f7fc fd31 	bl	8001b40 <getAccelXf>
 80050de:	4603      	mov	r3, r0
			startMeasurements();
			++i;
		}
		readAndSendMeasurements(NULL);

		sprintf(json_data, "{"
 80050e0:	4618      	mov	r0, r3
 80050e2:	f006 fce5 	bl	800bab0 <__aeabi_f2d>
 80050e6:	4604      	mov	r4, r0
 80050e8:	460d      	mov	r5, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf());
 80050ea:	f7fc fd41 	bl	8001b70 <getAccelYf>
 80050ee:	4603      	mov	r3, r0
			startMeasurements();
			++i;
		}
		readAndSendMeasurements(NULL);

		sprintf(json_data, "{"
 80050f0:	4618      	mov	r0, r3
 80050f2:	f006 fcdd 	bl	800bab0 <__aeabi_f2d>
 80050f6:	4680      	mov	r8, r0
 80050f8:	4689      	mov	r9, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf());
 80050fa:	f7fc fd51 	bl	8001ba0 <getAccelZf>
 80050fe:	4603      	mov	r3, r0
			startMeasurements();
			++i;
		}
		readAndSendMeasurements(NULL);

		sprintf(json_data, "{"
 8005100:	4618      	mov	r0, r3
 8005102:	f006 fcd5 	bl	800bab0 <__aeabi_f2d>
 8005106:	4602      	mov	r2, r0
 8005108:	460b      	mov	r3, r1
 800510a:	e9cd 8900 	strd	r8, r9, [sp]
 800510e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005112:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005116:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800511a:	f243 41c4 	movw	r1, #13508	; 0x34c4
 800511e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005122:	4622      	mov	r2, r4
 8005124:	462b      	mov	r3, r5
 8005126:	f007 fc11 	bl	800c94c <sprintf>
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf());


		if(0 == turnedOnSentTimer)
 800512a:	f641 2378 	movw	r3, #6776	; 0x1a78
 800512e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d120      	bne.n	800517a <sendMeasurementsToBt+0xfa>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(SEND_DELAY,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8005138:	f04f 003c 	mov.w	r0, #60	; 0x3c
 800513c:	f04f 0101 	mov.w	r1, #1
 8005140:	f645 420d 	movw	r2, #23565	; 0x5c0d
 8005144:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	f003 fa2a 	bl	80085a4 <SYSTM001_CreateTimer>
 8005150:	4602      	mov	r2, r0
 8005152:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800515a:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 800515c:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005160:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4618      	mov	r0, r3
 8005168:	f003 faec 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 800516c:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005174:	f04f 0201 	mov.w	r2, #1
 8005178:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 800517a:	f641 2378 	movw	r3, #6776	; 0x1a78
 800517e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2b01      	cmp	r3, #1
 8005186:	f040 8539 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 800518a:	f640 1320 	movw	r3, #2336	; 0x920
 800518e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	2b01      	cmp	r3, #1
 8005196:	f040 8531 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 800519a:	f640 1320 	movw	r3, #2336	; 0x920
 800519e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051a2:	f04f 0200 	mov.w	r2, #0
 80051a6:	701a      	strb	r2, [r3, #0]

				//MODIFICATION 04.04.16
				if(i != 0)
 80051a8:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80051ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d008      	beq.n	80051c8 <sendMeasurementsToBt+0x148>
				{
					resetMeasurements();
 80051b6:	f7fc fddb 	bl	8001d70 <resetMeasurements>
					i = 0;
 80051ba:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80051be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051c2:	f04f 0200 	mov.w	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 80051c8:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80051cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f003 fb10 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 80051d8:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80051dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4618      	mov	r0, r3
 80051e4:	f003 fb50 	bl	8008888 <SYSTM001_DeleteTimer>
				TimerIdSentMsg = 0;
 80051e8:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80051ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051f0:	f04f 0200 	mov.w	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]

				cleanArray();
 80051f6:	f7fb ff93 	bl	8001120 <cleanArray>
 80051fa:	f000 bcff 	b.w	8005bfc <sendMeasurementsToBt+0xb7c>

			}
		}
	}
	else if(!strcmp(device, "Gyroscope"))
 80051fe:	f640 50fc 	movw	r0, #3580	; 0xdfc
 8005202:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005206:	f243 41f0 	movw	r1, #13552	; 0x34f0
 800520a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800520e:	f007 fc43 	bl	800ca98 <strcmp>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	f040 80ab 	bne.w	8005370 <sendMeasurementsToBt+0x2f0>
	{
		if(0 == i){
 800521a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800521e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10d      	bne.n	8005244 <sendMeasurementsToBt+0x1c4>
			startMeasurements();
 8005228:	f7fc fd62 	bl	8001cf0 <startMeasurements>
			++i;
 800522c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f103 0201 	add.w	r2, r3, #1
 800523a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800523e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005242:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 8005244:	f04f 0000 	mov.w	r0, #0
 8005248:	f7fc fda6 	bl	8001d98 <readAndSendMeasurements>
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getGyroXf(), getGyroYf(), getGyroZf());
 800524c:	f7fc fcc0 	bl	8001bd0 <getGyroXf>
 8005250:	4603      	mov	r3, r0
			++i;
		}
		readAndSendMeasurements(NULL);


		sprintf(json_data, "{"
 8005252:	4618      	mov	r0, r3
 8005254:	f006 fc2c 	bl	800bab0 <__aeabi_f2d>
 8005258:	4604      	mov	r4, r0
 800525a:	460d      	mov	r5, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getGyroXf(), getGyroYf(), getGyroZf());
 800525c:	f7fc fcd0 	bl	8001c00 <getGyroYf>
 8005260:	4603      	mov	r3, r0
			++i;
		}
		readAndSendMeasurements(NULL);


		sprintf(json_data, "{"
 8005262:	4618      	mov	r0, r3
 8005264:	f006 fc24 	bl	800bab0 <__aeabi_f2d>
 8005268:	4680      	mov	r8, r0
 800526a:	4689      	mov	r9, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getGyroXf(), getGyroYf(), getGyroZf());
 800526c:	f7fc fce0 	bl	8001c30 <getGyroZf>
 8005270:	4603      	mov	r3, r0
			++i;
		}
		readAndSendMeasurements(NULL);


		sprintf(json_data, "{"
 8005272:	4618      	mov	r0, r3
 8005274:	f006 fc1c 	bl	800bab0 <__aeabi_f2d>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	e9cd 8900 	strd	r8, r9, [sp]
 8005280:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005284:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005288:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800528c:	f243 41fc 	movw	r1, #13564	; 0x34fc
 8005290:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005294:	4622      	mov	r2, r4
 8005296:	462b      	mov	r3, r5
 8005298:	f007 fb58 	bl	800c94c <sprintf>
											"\"z\":%.2f"
										"}"
								"]"
							"}", getGyroXf(), getGyroYf(), getGyroZf());

		if(0 == turnedOnSentTimer)
 800529c:	f641 2378 	movw	r3, #6776	; 0x1a78
 80052a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d120      	bne.n	80052ec <sendMeasurementsToBt+0x26c>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(SEND_DELAY,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 80052aa:	f04f 003c 	mov.w	r0, #60	; 0x3c
 80052ae:	f04f 0101 	mov.w	r1, #1
 80052b2:	f645 420d 	movw	r2, #23565	; 0x5c0d
 80052b6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80052ba:	f04f 0300 	mov.w	r3, #0
 80052be:	f003 f971 	bl	80085a4 <SYSTM001_CreateTimer>
 80052c2:	4602      	mov	r2, r0
 80052c4:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80052c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052cc:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80052ce:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80052d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4618      	mov	r0, r3
 80052da:	f003 fa33 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80052de:	f641 2378 	movw	r3, #6776	; 0x1a78
 80052e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052e6:	f04f 0201 	mov.w	r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80052ec:	f641 2378 	movw	r3, #6776	; 0x1a78
 80052f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	f040 8480 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 80052fc:	f640 1320 	movw	r3, #2336	; 0x920
 8005300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	2b01      	cmp	r3, #1
 8005308:	f040 8478 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 800530c:	f640 1320 	movw	r3, #2336	; 0x920
 8005310:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	701a      	strb	r2, [r3, #0]

				//MODIFICATION 04.04.16
				if(i != 0)
 800531a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800531e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d008      	beq.n	800533a <sendMeasurementsToBt+0x2ba>
				{
					resetMeasurements();
 8005328:	f7fc fd22 	bl	8001d70 <resetMeasurements>
					i = 0;
 800532c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005330:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				//resetMeasurements();
				SYSTM001_StopTimer(TimerIdSentMsg);
 800533a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800533e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4618      	mov	r0, r3
 8005346:	f003 fa57 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 800534a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800534e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4618      	mov	r0, r3
 8005356:	f003 fa97 	bl	8008888 <SYSTM001_DeleteTimer>

				//i = 0;
				TimerIdSentMsg = 0;
 800535a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800535e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005362:	f04f 0200 	mov.w	r2, #0
 8005366:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005368:	f7fb feda 	bl	8001120 <cleanArray>
 800536c:	f000 bc46 	b.w	8005bfc <sendMeasurementsToBt+0xb7c>

			}
		}
	}
	else if(!strcmp(device, "Magnetometer"))
 8005370:	f640 50fc 	movw	r0, #3580	; 0xdfc
 8005374:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005378:	f243 5128 	movw	r1, #13608	; 0x3528
 800537c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005380:	f007 fb8a 	bl	800ca98 <strcmp>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	f040 80b9 	bne.w	80054fe <sendMeasurementsToBt+0x47e>
	{
		if(0 == i){
 800538c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d10d      	bne.n	80053b6 <sendMeasurementsToBt+0x336>
			startMeasurements();
 800539a:	f7fc fca9 	bl	8001cf0 <startMeasurements>
			++i;
 800539e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80053a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f103 0201 	add.w	r2, r3, #1
 80053ac:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80053b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053b4:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80053b6:	f04f 0000 	mov.w	r0, #0
 80053ba:	f7fc fced 	bl	8001d98 <readAndSendMeasurements>
		/*sprintf(xAxisf, "x%.2f", getMagnetXf());

		sprintf(yAxisf, "y%.2f", getMagnetYf());

		sprintf(zAxisf, "z%.2f", getMagnetZf());*/
		 IO004_TogglePin(IO004_Handle4);
 80053be:	f243 7308 	movw	r3, #14088	; 0x3708
 80053c2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80053c6:	685a      	ldr	r2, [r3, #4]
 80053c8:	f243 7308 	movw	r3, #14088	; 0x3708
 80053cc:	f6c0 0301 	movt	r3, #2049	; 0x801
 80053d0:	785b      	ldrb	r3, [r3, #1]
 80053d2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053d6:	fa01 f303 	lsl.w	r3, r1, r3
 80053da:	6053      	str	r3, [r2, #4]
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getMagnetXf(), getMagnetYf(), getMagnetZf());
 80053dc:	f7fc fc40 	bl	8001c60 <getMagnetXf>
 80053e0:	4603      	mov	r3, r0

		sprintf(yAxisf, "y%.2f", getMagnetYf());

		sprintf(zAxisf, "z%.2f", getMagnetZf());*/
		 IO004_TogglePin(IO004_Handle4);
		sprintf(json_data, "{"
 80053e2:	4618      	mov	r0, r3
 80053e4:	f006 fb64 	bl	800bab0 <__aeabi_f2d>
 80053e8:	4604      	mov	r4, r0
 80053ea:	460d      	mov	r5, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getMagnetXf(), getMagnetYf(), getMagnetZf());
 80053ec:	f7fc fc50 	bl	8001c90 <getMagnetYf>
 80053f0:	4603      	mov	r3, r0

		sprintf(yAxisf, "y%.2f", getMagnetYf());

		sprintf(zAxisf, "z%.2f", getMagnetZf());*/
		 IO004_TogglePin(IO004_Handle4);
		sprintf(json_data, "{"
 80053f2:	4618      	mov	r0, r3
 80053f4:	f006 fb5c 	bl	800bab0 <__aeabi_f2d>
 80053f8:	4680      	mov	r8, r0
 80053fa:	4689      	mov	r9, r1
											"\"x\":%.2f,"
											"\"y\":%.2f,"
											"\"z\":%.2f"
										"}"
								"]"
							"}", getMagnetXf(), getMagnetYf(), getMagnetZf());
 80053fc:	f7fc fc60 	bl	8001cc0 <getMagnetZf>
 8005400:	4603      	mov	r3, r0

		sprintf(yAxisf, "y%.2f", getMagnetYf());

		sprintf(zAxisf, "z%.2f", getMagnetZf());*/
		 IO004_TogglePin(IO004_Handle4);
		sprintf(json_data, "{"
 8005402:	4618      	mov	r0, r3
 8005404:	f006 fb54 	bl	800bab0 <__aeabi_f2d>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	e9cd 8900 	strd	r8, r9, [sp]
 8005410:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005414:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005418:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800541c:	f243 5138 	movw	r1, #13624	; 0x3538
 8005420:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005424:	4622      	mov	r2, r4
 8005426:	462b      	mov	r3, r5
 8005428:	f007 fa90 	bl	800c94c <sprintf>
											"\"z\":%.2f"
										"}"
								"]"
							"}", getMagnetXf(), getMagnetYf(), getMagnetZf());

		if(0 == turnedOnSentTimer)
 800542c:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d120      	bne.n	800547c <sendMeasurementsToBt+0x3fc>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(SEND_DELAY,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 800543a:	f04f 003c 	mov.w	r0, #60	; 0x3c
 800543e:	f04f 0101 	mov.w	r1, #1
 8005442:	f645 420d 	movw	r2, #23565	; 0x5c0d
 8005446:	f6c0 0200 	movt	r2, #2048	; 0x800
 800544a:	f04f 0300 	mov.w	r3, #0
 800544e:	f003 f8a9 	bl	80085a4 <SYSTM001_CreateTimer>
 8005452:	4602      	mov	r2, r0
 8005454:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800545c:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 800545e:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005462:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f003 f96b 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 800546e:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005476:	f04f 0201 	mov.w	r2, #1
 800547a:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 800547c:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005480:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2b01      	cmp	r3, #1
 8005488:	f040 83b8 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 800548c:	f640 1320 	movw	r3, #2336	; 0x920
 8005490:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	2b01      	cmp	r3, #1
 8005498:	f040 83b0 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 800549c:	f640 1320 	movw	r3, #2336	; 0x920
 80054a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054a4:	f04f 0200 	mov.w	r2, #0
 80054a8:	701a      	strb	r2, [r3, #0]

				//resetMeasurements();

				//MODIFICATION 04.04.16
				if(i != 0)
 80054aa:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80054ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d008      	beq.n	80054ca <sendMeasurementsToBt+0x44a>
				{
					resetMeasurements();
 80054b8:	f7fc fc5a 	bl	8001d70 <resetMeasurements>
					i = 0;
 80054bc:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80054c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054c4:	f04f 0200 	mov.w	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 80054ca:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80054ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f003 f98f 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 80054da:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80054de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4618      	mov	r0, r3
 80054e6:	f003 f9cf 	bl	8008888 <SYSTM001_DeleteTimer>

				//i = 0;
				TimerIdSentMsg = 0;
 80054ea:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80054ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054f2:	f04f 0200 	mov.w	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]
				cleanArray();
 80054f8:	f7fb fe12 	bl	8001120 <cleanArray>
 80054fc:	e37e      	b.n	8005bfc <sendMeasurementsToBt+0xb7c>

			}
		}
	}
	else if(!strcmp(device, "Temperature"))
 80054fe:	f640 50fc 	movw	r0, #3580	; 0xdfc
 8005502:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005506:	f243 5164 	movw	r1, #13668	; 0x3564
 800550a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800550e:	f007 fac3 	bl	800ca98 <strcmp>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	f040 808e 	bne.w	8005636 <sendMeasurementsToBt+0x5b6>
	{
		if(0 == i){
 800551a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800551e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10b      	bne.n	8005540 <sendMeasurementsToBt+0x4c0>
			//startMeasurements();
			++i;
 8005528:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800552c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f103 0201 	add.w	r2, r3, #1
 8005536:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800553a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800553e:	601a      	str	r2, [r3, #0]
		}
		//readAndSendMeasurements(NULL);

		float temp = readTemperature();
 8005540:	f7fc f876 	bl	8001630 <readTemperature>
 8005544:	6078      	str	r0, [r7, #4]

		//sprintf(humidity, "%.2f ", temp);
		sprintf(json_data, "{"
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f006 fab2 	bl	800bab0 <__aeabi_f2d>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005554:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005558:	f243 5170 	movw	r1, #13680	; 0x3570
 800555c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005560:	f007 f9f4 	bl	800c94c <sprintf>
										"}"
								"]"
							"}", temp);


		if(0 == turnedOnSentTimer)
 8005564:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005568:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d120      	bne.n	80055b4 <sendMeasurementsToBt+0x534>
		{
			//TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgHTU21D,NULL);
 8005572:	f04f 001e 	mov.w	r0, #30
 8005576:	f04f 0101 	mov.w	r1, #1
 800557a:	f645 4275 	movw	r2, #23669	; 0x5c75
 800557e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005582:	f04f 0300 	mov.w	r3, #0
 8005586:	f003 f80d 	bl	80085a4 <SYSTM001_CreateTimer>
 800558a:	4602      	mov	r2, r0
 800558c:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005594:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8005596:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800559a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f003 f8cf 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80055a6:	f641 2378 	movw	r3, #6776	; 0x1a78
 80055aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055ae:	f04f 0201 	mov.w	r2, #1
 80055b2:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80055b4:	f641 2378 	movw	r3, #6776	; 0x1a78
 80055b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	f040 831c 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 80055c4:	f640 1320 	movw	r3, #2336	; 0x920
 80055c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	f040 8314 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 80055d4:	f640 1320 	movw	r3, #2336	; 0x920
 80055d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055dc:	f04f 0200 	mov.w	r2, #0
 80055e0:	701a      	strb	r2, [r3, #0]

				//MODIFICATION 04.04.16
				if(i != 0)
 80055e2:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80055e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d008      	beq.n	8005602 <sendMeasurementsToBt+0x582>
				{
					resetMeasurements();
 80055f0:	f7fc fbbe 	bl	8001d70 <resetMeasurements>
					i = 0;
 80055f4:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80055f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 8005602:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f003 f8f3 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8005612:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005616:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4618      	mov	r0, r3
 800561e:	f003 f933 	bl	8008888 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8005622:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800562a:	f04f 0200 	mov.w	r2, #0
 800562e:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005630:	f7fb fd76 	bl	8001120 <cleanArray>
 8005634:	e2e2      	b.n	8005bfc <sendMeasurementsToBt+0xb7c>

			}
		}
	}
	else if(!strcmp(device, "Humidity"))
 8005636:	f640 50fc 	movw	r0, #3580	; 0xdfc
 800563a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800563e:	f243 518c 	movw	r1, #13708	; 0x358c
 8005642:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005646:	f007 fa27 	bl	800ca98 <strcmp>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	f040 808e 	bne.w	800576e <sendMeasurementsToBt+0x6ee>
	{
		if(0 == i){
 8005652:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d10b      	bne.n	8005678 <sendMeasurementsToBt+0x5f8>
			//startMeasurements();
			++i;
 8005660:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f103 0201 	add.w	r2, r3, #1
 800566e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005676:	601a      	str	r2, [r3, #0]
		}
		//readAndSendMeasurements(NULL);

		float hum = readHumidity();
 8005678:	f7fb fdba 	bl	80011f0 <readHumidity>
 800567c:	6038      	str	r0, [r7, #0]

		//sprintf(humidity, "%.2f ", temp);

		sprintf(json_data, "{"
 800567e:	6838      	ldr	r0, [r7, #0]
 8005680:	f006 fa16 	bl	800bab0 <__aeabi_f2d>
 8005684:	4602      	mov	r2, r0
 8005686:	460b      	mov	r3, r1
 8005688:	f641 2090 	movw	r0, #6800	; 0x1a90
 800568c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005690:	f243 5198 	movw	r1, #13720	; 0x3598
 8005694:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005698:	f007 f958 	bl	800c94c <sprintf>
										"}"
								"]"
							"}", hum);


		if(0 == turnedOnSentTimer)
 800569c:	f641 2378 	movw	r3, #6776	; 0x1a78
 80056a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d120      	bne.n	80056ec <sendMeasurementsToBt+0x66c>
		{
			//TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgHTU21D,NULL);
 80056aa:	f04f 001e 	mov.w	r0, #30
 80056ae:	f04f 0101 	mov.w	r1, #1
 80056b2:	f645 4275 	movw	r2, #23669	; 0x5c75
 80056b6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80056ba:	f04f 0300 	mov.w	r3, #0
 80056be:	f002 ff71 	bl	80085a4 <SYSTM001_CreateTimer>
 80056c2:	4602      	mov	r2, r0
 80056c4:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80056c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056cc:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 80056ce:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80056d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f003 f833 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 80056de:	f641 2378 	movw	r3, #6776	; 0x1a78
 80056e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056e6:	f04f 0201 	mov.w	r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 80056ec:	f641 2378 	movw	r3, #6776	; 0x1a78
 80056f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	f040 8280 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 80056fc:	f640 1320 	movw	r3, #2336	; 0x920
 8005700:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	2b01      	cmp	r3, #1
 8005708:	f040 8278 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 800570c:	f640 1320 	movw	r3, #2336	; 0x920
 8005710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005714:	f04f 0200 	mov.w	r2, #0
 8005718:	701a      	strb	r2, [r3, #0]

				//MODIFICATION 04.04.16
				if(i != 0)
 800571a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800571e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <sendMeasurementsToBt+0x6ba>
				{
					resetMeasurements();
 8005728:	f7fc fb22 	bl	8001d70 <resetMeasurements>
					i = 0;
 800572c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 800573a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800573e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4618      	mov	r0, r3
 8005746:	f003 f857 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 800574a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800574e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4618      	mov	r0, r3
 8005756:	f003 f897 	bl	8008888 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 800575a:	f241 43dc 	movw	r3, #5340	; 0x14dc
 800575e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005762:	f04f 0200 	mov.w	r2, #0
 8005766:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005768:	f7fb fcda 	bl	8001120 <cleanArray>
 800576c:	e246      	b.n	8005bfc <sendMeasurementsToBt+0xb7c>

			}
		}
	}
	else if(!strcmp(device, "TSL2561"))
 800576e:	f640 50fc 	movw	r0, #3580	; 0xdfc
 8005772:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005776:	f243 51b4 	movw	r1, #13748	; 0x35b4
 800577a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800577e:	f007 f98b 	bl	800ca98 <strcmp>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	f040 808c 	bne.w	80058a2 <sendMeasurementsToBt+0x822>
	{
		if(0 == i){
 800578a:	f640 13d0 	movw	r3, #2512	; 0x9d0
 800578e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d10d      	bne.n	80057b4 <sendMeasurementsToBt+0x734>
			//startMeasurements();
			startMeasurementsTSL2561();
 8005798:	f000 fabc 	bl	8005d14 <startMeasurementsTSL2561>
			++i;
 800579c:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80057a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f103 0201 	add.w	r2, r3, #1
 80057aa:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80057ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057b2:	601a      	str	r2, [r3, #0]

		//float hum = readHumidity();

		//sprintf(humidity, "%.2f ", temp);

		sprintf(json_data, "{"
 80057b4:	f001 f8b8 	bl	8006928 <getLuminosity>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	f641 2090 	movw	r0, #6800	; 0x1a90
 80057c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80057c4:	f243 51bc 	movw	r1, #13756	; 0x35bc
 80057c8:	f6c0 0101 	movt	r1, #2049	; 0x801
 80057cc:	f007 f8be 	bl	800c94c <sprintf>
										"}"
								"]"
							"}", getLuminosity());


		if(0 == turnedOnSentTimer)
 80057d0:	f641 2378 	movw	r3, #6776	; 0x1a78
 80057d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d120      	bne.n	8005820 <sendMeasurementsToBt+0x7a0>
		{
			//TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
			TimerIdSentMsg = SYSTM001_CreateTimer(30,SYSTM001_PERIODIC,sendTSL2561,NULL);
 80057de:	f04f 001e 	mov.w	r0, #30
 80057e2:	f04f 0101 	mov.w	r1, #1
 80057e6:	f645 4249 	movw	r2, #23625	; 0x5c49
 80057ea:	f6c0 0200 	movt	r2, #2048	; 0x800
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	f002 fed7 	bl	80085a4 <SYSTM001_CreateTimer>
 80057f6:	4602      	mov	r2, r0
 80057f8:	f241 43dc 	movw	r3, #5340	; 0x14dc
 80057fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005800:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8005802:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4618      	mov	r0, r3
 800580e:	f002 ff99 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8005812:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800581a:	f04f 0201 	mov.w	r2, #1
 800581e:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8005820:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b01      	cmp	r3, #1
 800582c:	f040 81e6 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 8005830:	f640 1320 	movw	r3, #2336	; 0x920
 8005834:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	2b01      	cmp	r3, #1
 800583c:	f040 81de 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 8005840:	f640 1320 	movw	r3, #2336	; 0x920
 8005844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	701a      	strb	r2, [r3, #0]

				//MODIFICATION 04.04.16
				if(i != 0)
 800584e:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005852:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d008      	beq.n	800586e <sendMeasurementsToBt+0x7ee>
				{
					stopMeasurementsTSL2561();
 800585c:	f000 fa78 	bl	8005d50 <stopMeasurementsTSL2561>
					i = 0;
 8005860:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005864:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005868:	f04f 0200 	mov.w	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 800586e:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005872:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4618      	mov	r0, r3
 800587a:	f002 ffbd 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 800587e:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005882:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4618      	mov	r0, r3
 800588a:	f002 fffd 	bl	8008888 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 800588e:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005896:	f04f 0200 	mov.w	r2, #0
 800589a:	601a      	str	r2, [r3, #0]
				cleanArray();
 800589c:	f7fb fc40 	bl	8001120 <cleanArray>
 80058a0:	e1ac      	b.n	8005bfc <sendMeasurementsToBt+0xb7c>
			}
		}
	}
	else if(!strcmp(device, "All_sens"))
 80058a2:	f640 50fc 	movw	r0, #3580	; 0xdfc
 80058a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80058aa:	f243 51d8 	movw	r1, #13784	; 0x35d8
 80058ae:	f6c0 0101 	movt	r1, #2049	; 0x801
 80058b2:	f007 f8f1 	bl	800ca98 <strcmp>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	f040 819f 	bne.w	8005bfc <sendMeasurementsToBt+0xb7c>
	{
		if(0 == i){
 80058be:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80058c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10d      	bne.n	80058e8 <sendMeasurementsToBt+0x868>
			startMeasurements1();
 80058cc:	f7fc fa30 	bl	8001d30 <startMeasurements1>
			++i;
 80058d0:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80058d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f103 0201 	add.w	r2, r3, #1
 80058de:	f640 13d0 	movw	r3, #2512	; 0x9d0
 80058e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058e6:	601a      	str	r2, [r3, #0]
		}
		readAndSendMeasurements(NULL);
 80058e8:	f04f 0000 	mov.w	r0, #0
 80058ec:	f7fc fa54 	bl	8001d98 <readAndSendMeasurements>

		//acceleration all sensors
		sprintf(accX, "x%.2f ", getAccelXf());
 80058f0:	f7fc f926 	bl	8001b40 <getAccelXf>
 80058f4:	4603      	mov	r3, r0
 80058f6:	4618      	mov	r0, r3
 80058f8:	f006 f8da 	bl	800bab0 <__aeabi_f2d>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	f641 30f0 	movw	r0, #7152	; 0x1bf0
 8005904:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005908:	f243 51e4 	movw	r1, #13796	; 0x35e4
 800590c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005910:	f007 f81c 	bl	800c94c <sprintf>

		sprintf(accY, "y%.2f ", getAccelYf());
 8005914:	f7fc f92c 	bl	8001b70 <getAccelYf>
 8005918:	4603      	mov	r3, r0
 800591a:	4618      	mov	r0, r3
 800591c:	f006 f8c8 	bl	800bab0 <__aeabi_f2d>
 8005920:	4602      	mov	r2, r0
 8005922:	460b      	mov	r3, r1
 8005924:	f641 30bc 	movw	r0, #7100	; 0x1bbc
 8005928:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800592c:	f243 51ec 	movw	r1, #13804	; 0x35ec
 8005930:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005934:	f007 f80a 	bl	800c94c <sprintf>

		sprintf(accZ, "z%.2f ", getAccelZf());
 8005938:	f7fc f932 	bl	8001ba0 <getAccelZf>
 800593c:	4603      	mov	r3, r0
 800593e:	4618      	mov	r0, r3
 8005940:	f006 f8b6 	bl	800bab0 <__aeabi_f2d>
 8005944:	4602      	mov	r2, r0
 8005946:	460b      	mov	r3, r1
 8005948:	f241 5000 	movw	r0, #5376	; 0x1500
 800594c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005950:	f243 51f4 	movw	r1, #13812	; 0x35f4
 8005954:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005958:	f006 fff8 	bl	800c94c <sprintf>
		//acceleration all sensors

		//gyroscope all sensors
		sprintf(gyrX, "x%.2f ", getGyroXf());
 800595c:	f7fc f938 	bl	8001bd0 <getGyroXf>
 8005960:	4603      	mov	r3, r0
 8005962:	4618      	mov	r0, r3
 8005964:	f006 f8a4 	bl	800bab0 <__aeabi_f2d>
 8005968:	4602      	mov	r2, r0
 800596a:	460b      	mov	r3, r1
 800596c:	f641 2044 	movw	r0, #6724	; 0x1a44
 8005970:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005974:	f243 51e4 	movw	r1, #13796	; 0x35e4
 8005978:	f6c0 0101 	movt	r1, #2049	; 0x801
 800597c:	f006 ffe6 	bl	800c94c <sprintf>

		sprintf(gyrY, "y%.2f ", getGyroYf());
 8005980:	f7fc f93e 	bl	8001c00 <getGyroYf>
 8005984:	4603      	mov	r3, r0
 8005986:	4618      	mov	r0, r3
 8005988:	f006 f892 	bl	800bab0 <__aeabi_f2d>
 800598c:	4602      	mov	r2, r0
 800598e:	460b      	mov	r3, r1
 8005990:	f641 207c 	movw	r0, #6780	; 0x1a7c
 8005994:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005998:	f243 51ec 	movw	r1, #13804	; 0x35ec
 800599c:	f6c0 0101 	movt	r1, #2049	; 0x801
 80059a0:	f006 ffd4 	bl	800c94c <sprintf>

		sprintf(gyrZ, "z%.2f ", getGyroZf());
 80059a4:	f7fc f944 	bl	8001c30 <getGyroZf>
 80059a8:	4603      	mov	r3, r0
 80059aa:	4618      	mov	r0, r3
 80059ac:	f006 f880 	bl	800bab0 <__aeabi_f2d>
 80059b0:	4602      	mov	r2, r0
 80059b2:	460b      	mov	r3, r1
 80059b4:	f641 2010 	movw	r0, #6672	; 0x1a10
 80059b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059bc:	f243 51f4 	movw	r1, #13812	; 0x35f4
 80059c0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80059c4:	f006 ffc2 	bl	800c94c <sprintf>
		//gyroscope all sensors

		//magnetometer all sensors
		sprintf(magX, "x%.2f ", getMagnetXf());
 80059c8:	f7fc f94a 	bl	8001c60 <getMagnetXf>
 80059cc:	4603      	mov	r3, r0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f006 f86e 	bl	800bab0 <__aeabi_f2d>
 80059d4:	4602      	mov	r2, r0
 80059d6:	460b      	mov	r3, r1
 80059d8:	f641 30d0 	movw	r0, #7120	; 0x1bd0
 80059dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80059e0:	f243 51e4 	movw	r1, #13796	; 0x35e4
 80059e4:	f6c0 0101 	movt	r1, #2049	; 0x801
 80059e8:	f006 ffb0 	bl	800c94c <sprintf>

		sprintf(magY, "y%.2f ", getMagnetYf());
 80059ec:	f7fc f950 	bl	8001c90 <getMagnetYf>
 80059f0:	4603      	mov	r3, r0
 80059f2:	4618      	mov	r0, r3
 80059f4:	f006 f85c 	bl	800bab0 <__aeabi_f2d>
 80059f8:	4602      	mov	r2, r0
 80059fa:	460b      	mov	r3, r1
 80059fc:	f241 40c8 	movw	r0, #5320	; 0x14c8
 8005a00:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005a04:	f243 51ec 	movw	r1, #13804	; 0x35ec
 8005a08:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005a0c:	f006 ff9e 	bl	800c94c <sprintf>

		sprintf(magZ, "z%.2f ", getMagnetZf());
 8005a10:	f7fc f956 	bl	8001cc0 <getMagnetZf>
 8005a14:	4603      	mov	r3, r0
 8005a16:	4618      	mov	r0, r3
 8005a18:	f006 f84a 	bl	800bab0 <__aeabi_f2d>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	f241 5020 	movw	r0, #5408	; 0x1520
 8005a24:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005a28:	f243 51f4 	movw	r1, #13812	; 0x35f4
 8005a2c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005a30:	f006 ff8c 	bl	800c94c <sprintf>
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a34:	f7fc f884 	bl	8001b40 <getAccelXf>
 8005a38:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f006 f838 	bl	800bab0 <__aeabi_f2d>
 8005a40:	4604      	mov	r4, r0
 8005a42:	460d      	mov	r5, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a44:	f7fc f894 	bl	8001b70 <getAccelYf>
 8005a48:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f006 f830 	bl	800bab0 <__aeabi_f2d>
 8005a50:	ec41 0b1f 	vmov	d15, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a54:	f7fc f8a4 	bl	8001ba0 <getAccelZf>
 8005a58:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f006 f828 	bl	800bab0 <__aeabi_f2d>
 8005a60:	ec41 0b1e 	vmov	d14, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a64:	f7fc f8b4 	bl	8001bd0 <getGyroXf>
 8005a68:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f006 f820 	bl	800bab0 <__aeabi_f2d>
 8005a70:	ec41 0b1d 	vmov	d13, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a74:	f7fc f8c4 	bl	8001c00 <getGyroYf>
 8005a78:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f006 f818 	bl	800bab0 <__aeabi_f2d>
 8005a80:	ec41 0b1c 	vmov	d12, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a84:	f7fc f8d4 	bl	8001c30 <getGyroZf>
 8005a88:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f006 f810 	bl	800bab0 <__aeabi_f2d>
 8005a90:	ec41 0b1b 	vmov	d11, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005a94:	f7fc f8e4 	bl	8001c60 <getMagnetXf>
 8005a98:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f006 f808 	bl	800bab0 <__aeabi_f2d>
 8005aa0:	ec41 0b1a 	vmov	d10, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005aa4:	f7fc f8f4 	bl	8001c90 <getMagnetYf>
 8005aa8:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f006 f800 	bl	800bab0 <__aeabi_f2d>
 8005ab0:	ec41 0b19 	vmov	d9, r0, r1
										"{"
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
 8005ab4:	f7fc f904 	bl	8001cc0 <getMagnetZf>
 8005ab8:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005aba:	4618      	mov	r0, r3
 8005abc:	f005 fff8 	bl	800bab0 <__aeabi_f2d>
 8005ac0:	ec41 0b18 	vmov	d8, r0, r1
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity(), getLuminosity());
 8005ac4:	f7fb fdb4 	bl	8001630 <readTemperature>
 8005ac8:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005aca:	4618      	mov	r0, r3
 8005acc:	f005 fff0 	bl	800bab0 <__aeabi_f2d>
 8005ad0:	4682      	mov	sl, r0
 8005ad2:	468b      	mov	fp, r1
											"\"id\":l,"
											"\"x\":%.2f"
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity(), getLuminosity());
 8005ad4:	f7fb fb8c 	bl	80011f0 <readHumidity>
 8005ad8:	4603      	mov	r3, r0
		sprintf(magY, "y%.2f ", getMagnetYf());

		sprintf(magZ, "z%.2f ", getMagnetZf());
		//magnetometer all sensors

		sprintf(json_data, "{"
 8005ada:	4618      	mov	r0, r3
 8005adc:	f005 ffe8 	bl	800bab0 <__aeabi_f2d>
 8005ae0:	4680      	mov	r8, r0
 8005ae2:	4689      	mov	r9, r1
 8005ae4:	f000 ff20 	bl	8006928 <getLuminosity>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	ed8d fb00 	vstr	d15, [sp]
 8005af0:	ed8d eb02 	vstr	d14, [sp, #8]
 8005af4:	ed8d db04 	vstr	d13, [sp, #16]
 8005af8:	ed8d cb06 	vstr	d12, [sp, #24]
 8005afc:	ed8d bb08 	vstr	d11, [sp, #32]
 8005b00:	ed8d ab0a 	vstr	d10, [sp, #40]	; 0x28
 8005b04:	ed8d 9b0c 	vstr	d9, [sp, #48]	; 0x30
 8005b08:	ed8d 8b0e 	vstr	d8, [sp, #56]	; 0x38
 8005b0c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8005b10:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8005b14:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005b18:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005b1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005b20:	f243 51fc 	movw	r1, #13820	; 0x35fc
 8005b24:	f6c0 0101 	movt	r1, #2049	; 0x801
 8005b28:	4622      	mov	r2, r4
 8005b2a:	462b      	mov	r3, r5
 8005b2c:	f006 ff0e 	bl	800c94c <sprintf>
										"}"
								"]"
							"}", getAccelXf(), getAccelYf(), getAccelZf(), getGyroXf(), getGyroYf(), getGyroZf(), getMagnetXf(), getMagnetYf(), getMagnetZf(),
							readTemperature(), readHumidity(), getLuminosity());

		if(0 == turnedOnSentTimer)
 8005b30:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d120      	bne.n	8005b80 <sendMeasurementsToBt+0xb00>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(SEND_DELAY,SYSTM001_PERIODIC,sendAllSensors,NULL);
 8005b3e:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8005b42:	f04f 0101 	mov.w	r1, #1
 8005b46:	f645 42a1 	movw	r2, #23713	; 0x5ca1
 8005b4a:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005b4e:	f04f 0300 	mov.w	r3, #0
 8005b52:	f002 fd27 	bl	80085a4 <SYSTM001_CreateTimer>
 8005b56:	4602      	mov	r2, r0
 8005b58:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b60:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8005b62:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f002 fde9 	bl	8008744 <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8005b72:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b7a:	f04f 0201 	mov.w	r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8005b80:	f641 2378 	movw	r3, #6776	; 0x1a78
 8005b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d136      	bne.n	8005bfc <sendMeasurementsToBt+0xb7c>
		{
			if(TRUE == connectionFailure)
 8005b8e:	f640 1320 	movw	r3, #2336	; 0x920
 8005b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d12f      	bne.n	8005bfc <sendMeasurementsToBt+0xb7c>
			{
				connectionFailure = FALSE;
 8005b9c:	f640 1320 	movw	r3, #2336	; 0x920
 8005ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ba4:	f04f 0200 	mov.w	r2, #0
 8005ba8:	701a      	strb	r2, [r3, #0]
				//resetMeasurements();

				//MODIFICATION 04.04.16
				if(i != 0)
 8005baa:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <sendMeasurementsToBt+0xb4a>
				{
					resetMeasurements();
 8005bb8:	f7fc f8da 	bl	8001d70 <resetMeasurements>
					i = 0;
 8005bbc:	f640 13d0 	movw	r3, #2512	; 0x9d0
 8005bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bc4:	f04f 0200 	mov.w	r2, #0
 8005bc8:	601a      	str	r2, [r3, #0]
				}
				//MODIFICATION 04.04.16

				SYSTM001_StopTimer(TimerIdSentMsg);
 8005bca:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f002 fe0f 	bl	80087f8 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8005bda:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4618      	mov	r0, r3
 8005be6:	f002 fe4f 	bl	8008888 <SYSTM001_DeleteTimer>

				//i = 0;
				TimerIdSentMsg = 0;
 8005bea:	f241 43dc 	movw	r3, #5340	; 0x14dc
 8005bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bf2:	f04f 0200 	mov.w	r2, #0
 8005bf6:	601a      	str	r2, [r3, #0]
				cleanArray();
 8005bf8:	f7fb fa92 	bl	8001120 <cleanArray>

			}
		}
	}
}
 8005bfc:	f107 0708 	add.w	r7, r7, #8
 8005c00:	46bd      	mov	sp, r7
 8005c02:	ecbd 8b10 	vpop	{d8-d15}
 8005c06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c0a:	bf00      	nop

08005c0c <sendMsgLSM9DS1>:

void sendMsgLSM9DS1(void *T)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(copied == 1)
 8005c14:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8005c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c1c:	781b      	ldrb	r3, [r3, #0]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d10d      	bne.n	8005c3e <sendMsgLSM9DS1+0x32>
	{
		send(json_data, strlen((const char*)json_data));
 8005c22:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c26:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c2a:	f007 f823 	bl	800cc74 <strlen>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c38:	4619      	mov	r1, r3
 8005c3a:	f7fb f8f7 	bl	8000e2c <send>
			send(zAxisf, strlen((const char*)zAxisf));

			i = 0;
		}*/
	}
}
 8005c3e:	f107 0708 	add.w	r7, r7, #8
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop

08005c48 <sendTSL2561>:

void sendTSL2561(void *T)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
	static int i = 0;

	/*if(copied == 1)
	{*/
		//send(humidity, strlen((const char*)humidity));
		send(json_data, strlen((const char*)json_data));
 8005c50:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c58:	f007 f80c 	bl	800cc74 <strlen>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c62:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c66:	4619      	mov	r1, r3
 8005c68:	f7fb f8e0 	bl	8000e2c <send>
	//}
}
 8005c6c:	f107 0708 	add.w	r7, r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <sendMsgHTU21D>:


void sendMsgHTU21D(void *T)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
	static int i = 0;

	/*if(copied == 1)
	{*/
		//send(humidity, strlen((const char*)humidity));
		send(json_data, strlen((const char*)json_data));
 8005c7c:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c80:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c84:	f006 fff6 	bl	800cc74 <strlen>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005c8e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005c92:	4619      	mov	r1, r3
 8005c94:	f7fb f8ca 	bl	8000e2c <send>
	//}
}
 8005c98:	f107 0708 	add.w	r7, r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <sendAllSensors>:


void sendAllSensors(void *T)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b082      	sub	sp, #8
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(copied == 1){
 8005ca8:	f640 13a4 	movw	r3, #2468	; 0x9a4
 8005cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d10d      	bne.n	8005cd2 <sendAllSensors+0x32>
		send(json_data, strlen((const char*)json_data));
 8005cb6:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005cba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005cbe:	f006 ffd9 	bl	800cc74 <strlen>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	f641 2090 	movw	r0, #6800	; 0x1a90
 8005cc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005ccc:	4619      	mov	r1, r3
 8005cce:	f7fb f8ad 	bl	8000e2c <send>
		{
			send(json_data, strlen((const char*)json_data));
			i = 0;
		}*/
	}
}
 8005cd2:	f107 0708 	add.w	r7, r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop

08005cdc <USIC1_0_IRQHandler>:
handle_t TimerIdTSL2561 = 0;
uint32_t StatusTimerTSL2561 = SYSTM001_ERROR;


void FIFO_Receive_Int_Handler1(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
	/*uint16_t */DataReceive11 = 0;
 8005ce0:	f640 13d4 	movw	r3, #2516	; 0x9d4
 8005ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ce8:	f04f 0200 	mov.w	r2, #0
 8005cec:	801a      	strh	r2, [r3, #0]

	I2C001_ReadData(&I2C001_Handle2,&DataReceive11);
 8005cee:	f243 7040 	movw	r0, #14144	; 0x3740
 8005cf2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005cf6:	f640 11d4 	movw	r1, #2516	; 0x9d4
 8005cfa:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005cfe:	f003 fdbb 	bl	8009878 <I2C001_ReadData>
	//delay(10000);
	received1 = 1;
 8005d02:	f640 13d6 	movw	r3, #2518	; 0x9d6
 8005d06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d0a:	f04f 0201 	mov.w	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]
}
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop

08005d14 <startMeasurementsTSL2561>:

void startMeasurementsTSL2561(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
	TimerIdTSL2561 = SYSTM001_CreateTimer(60,SYSTM001_PERIODIC,timerHandlerReceiveTSL2561,NULL/*&adrAndData*/);
 8005d18:	f04f 003c 	mov.w	r0, #60	; 0x3c
 8005d1c:	f04f 0101 	mov.w	r1, #1
 8005d20:	f645 5279 	movw	r2, #23929	; 0x5d79
 8005d24:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	f002 fc3a 	bl	80085a4 <SYSTM001_CreateTimer>
 8005d30:	4602      	mov	r2, r0
 8005d32:	f640 13d8 	movw	r3, #2520	; 0x9d8
 8005d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d3a:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdTSL2561);
 8005d3c:	f640 13d8 	movw	r3, #2520	; 0x9d8
 8005d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f002 fcfc 	bl	8008744 <SYSTM001_StartTimer>
}
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop

08005d50 <stopMeasurementsTSL2561>:

void stopMeasurementsTSL2561(void)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdTSL2561);
 8005d54:	f640 13d8 	movw	r3, #2520	; 0x9d8
 8005d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f002 fd4a 	bl	80087f8 <SYSTM001_StopTimer>

	SYSTM001_DeleteTimer(TimerIdTSL2561);
 8005d64:	f640 13d8 	movw	r3, #2520	; 0x9d8
 8005d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f002 fd8a 	bl	8008888 <SYSTM001_DeleteTimer>
}
 8005d74:	bd80      	pop	{r7, pc}
 8005d76:	bf00      	nop

08005d78 <timerHandlerReceiveTSL2561>:

void timerHandlerReceiveTSL2561(void *T)
{
 8005d78:	b590      	push	{r4, r7, lr}
 8005d7a:	b08d      	sub	sp, #52	; 0x34
 8005d7c:	af02      	add	r7, sp, #8
 8005d7e:	6078      	str	r0, [r7, #4]

	/*int gain = 0;
	unsigned int ms;
	unsigned char time = 2;*/

	if(getData(&data0, &data1))
 8005d80:	f107 0214 	add.w	r2, r7, #20
 8005d84:	f107 0310 	add.w	r3, r7, #16
 8005d88:	4610      	mov	r0, r2
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	f000 f960 	bl	8006050 <getData>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d021      	beq.n	8005dda <timerHandlerReceiveTSL2561+0x62>
	{
	    double lux;    // Resulting lux value
	    int good;  // True if neither sensor is saturated

	    good = getLux(gain, ms, data0, data1, &lux);
 8005d96:	f241 43c4 	movw	r3, #5316	; 0x14c4
 8005d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	b2d8      	uxtb	r0, r3
 8005da2:	f241 43bc 	movw	r3, #5308	; 0x14bc
 8005da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005daa:	6819      	ldr	r1, [r3, #0]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	f107 0408 	add.w	r4, r7, #8
 8005db4:	9400      	str	r4, [sp, #0]
 8005db6:	f000 f96f 	bl	8006098 <getLux>
 8005dba:	6278      	str	r0, [r7, #36]	; 0x24

	    if(good)
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d00b      	beq.n	8005dda <timerHandlerReceiveTSL2561+0x62>
	    {
	    	double l = lux;
 8005dc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dc6:	e9c7 2306 	strd	r2, r3, [r7, #24]

	    	luminosity = lux;
 8005dca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005dce:	f641 4310 	movw	r3, #7184	; 0x1c10
 8005dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005dd6:	e9c3 0100 	strd	r0, r1, [r3]

	    	//pomiary[Count] = l;
	    }
	}
}
 8005dda:	f107 072c 	add.w	r7, r7, #44	; 0x2c
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd90      	pop	{r4, r7, pc}
 8005de2:	bf00      	nop

08005de4 <readTSL2561>:

void readTSL2561(void)
{
 8005de4:	b590      	push	{r4, r7, lr}
 8005de6:	b08b      	sub	sp, #44	; 0x2c
 8005de8:	af02      	add	r7, sp, #8

	/*int gain = 0;
	unsigned int ms;
	unsigned char time = 2;*/

	if(getData(&data0, &data1))
 8005dea:	f107 020c 	add.w	r2, r7, #12
 8005dee:	f107 0308 	add.w	r3, r7, #8
 8005df2:	4610      	mov	r0, r2
 8005df4:	4619      	mov	r1, r3
 8005df6:	f000 f92b 	bl	8006050 <getData>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d020      	beq.n	8005e42 <readTSL2561+0x5e>
	{
	    double lux;    // Resulting lux value
	    int good;  // True if neither sensor is saturated

	    good = getLux(gain, ms, data0, data1, &lux);
 8005e00:	f241 43c4 	movw	r3, #5316	; 0x14c4
 8005e04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	b2d8      	uxtb	r0, r3
 8005e0c:	f241 43bc 	movw	r3, #5308	; 0x14bc
 8005e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e14:	6819      	ldr	r1, [r3, #0]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	463c      	mov	r4, r7
 8005e1c:	9400      	str	r4, [sp, #0]
 8005e1e:	f000 f93b 	bl	8006098 <getLux>
 8005e22:	61f8      	str	r0, [r7, #28]

	    if(good)
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00b      	beq.n	8005e42 <readTSL2561+0x5e>
	    {
	    	double l = lux;
 8005e2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e2e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	    	luminosity = lux;
 8005e32:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e36:	f641 4310 	movw	r3, #7184	; 0x1c10
 8005e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e3e:	e9c3 0100 	strd	r0, r1, [r3]

	    	//pomiary[Count] = l;
	    }
	}
}
 8005e42:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd90      	pop	{r4, r7, pc}
 8005e4a:	bf00      	nop

08005e4c <SFE_TSL2561>:

void SFE_TSL2561(void)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
	;
}
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bc80      	pop	{r7}
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop

08005e58 <begin1>:

int begin1(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
	return(begin11(TSL2561_ADDR));
 8005e5c:	f04f 0039 	mov.w	r0, #57	; 0x39
 8005e60:	f000 f804 	bl	8005e6c <begin11>
 8005e64:	4603      	mov	r3, r0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop

08005e6c <begin11>:

int begin11(char i2c_address)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	4603      	mov	r3, r0
 8005e74:	71fb      	strb	r3, [r7, #7]
	_i2c_address = i2c_address;
 8005e76:	f641 4308 	movw	r3, #7176	; 0x1c08
 8005e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005e7e:	79fa      	ldrb	r2, [r7, #7]
 8005e80:	701a      	strb	r2, [r3, #0]

	return TRUE;
 8005e82:	f04f 0301 	mov.w	r3, #1
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	f107 070c 	add.w	r7, r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop

08005e94 <setPowerUp>:

int setPowerUp(void)
	// Turn on TSL2561, begin integrations
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	af00      	add	r7, sp, #0
	// Write 0x03 to command byte (power on)
	return(writeByte(TSL2561_REG_CONTROL,0x03));
 8005e98:	f04f 0000 	mov.w	r0, #0
 8005e9c:	f04f 0103 	mov.w	r1, #3
 8005ea0:	f000 fba8 	bl	80065f4 <writeByte>
 8005ea4:	4603      	mov	r3, r0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop

08005eac <setPowerDown>:

int setPowerDown(void)
	// Turn off TSL2561
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	af00      	add	r7, sp, #0
	// Clear command byte (power off)
	return(writeByte(TSL2561_REG_CONTROL,0x00));
 8005eb0:	f04f 0000 	mov.w	r0, #0
 8005eb4:	f04f 0100 	mov.w	r1, #0
 8005eb8:	f000 fb9c 	bl	80065f4 <writeByte>
 8005ebc:	4603      	mov	r3, r0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop

08005ec4 <setTiming>:
	// If time = 1, integration will be 101ms
	// If time = 2, integration will be 402ms
	// If time = 3, use manual start / stop
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	460b      	mov	r3, r1
 8005ece:	70fb      	strb	r3, [r7, #3]
	unsigned char timing;

	// Get timing byte
	if (readByte(TSL2561_REG_TIMING,&timing))
 8005ed0:	f107 030f 	add.w	r3, r7, #15
 8005ed4:	f04f 0001 	mov.w	r0, #1
 8005ed8:	4619      	mov	r1, r3
 8005eda:	f000 facb 	bl	8006474 <readByte>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d028      	beq.n	8005f36 <setTiming+0x72>
	{
		// Set gain (0 or 1)
		if (gain)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d005      	beq.n	8005ef6 <setTiming+0x32>
			timing |= 0x10;
 8005eea:	7bfb      	ldrb	r3, [r7, #15]
 8005eec:	f043 0310 	orr.w	r3, r3, #16
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	73fb      	strb	r3, [r7, #15]
 8005ef4:	e004      	b.n	8005f00 <setTiming+0x3c>
		else
			timing &= ~0x10;
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	f023 0310 	bic.w	r3, r3, #16
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	73fb      	strb	r3, [r7, #15]

		// Set integration time (0 to 3)
		timing &= ~0x03;
 8005f00:	7bfb      	ldrb	r3, [r7, #15]
 8005f02:	f023 0303 	bic.w	r3, r3, #3
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	73fb      	strb	r3, [r7, #15]
		timing |= (time & 0x03);
 8005f0a:	78fb      	ldrb	r3, [r7, #3]
 8005f0c:	f003 0303 	and.w	r3, r3, #3
 8005f10:	b2da      	uxtb	r2, r3
 8005f12:	7bfb      	ldrb	r3, [r7, #15]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	4313      	orrs	r3, r2
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	73fb      	strb	r3, [r7, #15]

		// Write modified timing byte back to device
		if (writeByte(TSL2561_REG_TIMING,timing))
 8005f1e:	7bfb      	ldrb	r3, [r7, #15]
 8005f20:	f04f 0001 	mov.w	r0, #1
 8005f24:	4619      	mov	r1, r3
 8005f26:	f000 fb65 	bl	80065f4 <writeByte>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <setTiming+0x72>
			return(TRUE);
 8005f30:	f04f 0301 	mov.w	r3, #1
 8005f34:	e001      	b.n	8005f3a <setTiming+0x76>
	}
	return(FALSE);
 8005f36:	f04f 0300 	mov.w	r3, #0
}
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f107 0710 	add.w	r7, r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <setTiming1>:
	// If time = 2, integration will be 402ms
	// If time = 3, use manual start / stop (ms = 0)
	// ms will be set to integration time
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	607a      	str	r2, [r7, #4]
 8005f50:	72fb      	strb	r3, [r7, #11]
	// Calculate ms for user
	switch (time)
 8005f52:	7afb      	ldrb	r3, [r7, #11]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d008      	beq.n	8005f6a <setTiming1+0x26>
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d00b      	beq.n	8005f74 <setTiming1+0x30>
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d10e      	bne.n	8005f7e <setTiming1+0x3a>
	{
		case 0: *ms = 14; break;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f04f 020e 	mov.w	r2, #14
 8005f66:	601a      	str	r2, [r3, #0]
 8005f68:	e00d      	b.n	8005f86 <setTiming1+0x42>
		case 1: *ms = 101; break;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f04f 0265 	mov.w	r2, #101	; 0x65
 8005f70:	601a      	str	r2, [r3, #0]
 8005f72:	e008      	b.n	8005f86 <setTiming1+0x42>
		case 2: *ms = 402; break;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	f44f 72c9 	mov.w	r2, #402	; 0x192
 8005f7a:	601a      	str	r2, [r3, #0]
 8005f7c:	e003      	b.n	8005f86 <setTiming1+0x42>
		default: *ms = 0;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f04f 0200 	mov.w	r2, #0
 8005f84:	601a      	str	r2, [r3, #0]
	}
	// Set integration using base function
	return(setTiming(gain,time));
 8005f86:	7afb      	ldrb	r3, [r7, #11]
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f7ff ff9a 	bl	8005ec4 <setTiming>
 8005f90:	4603      	mov	r3, r0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	f107 0710 	add.w	r7, r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <manualStart>:
	// Starts a manual integration period
	// After running this command, you must manually stop integration with manualStop()
	// Internally sets integration time to 3 for manual integration (gain is unchanged)
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
	unsigned char timing;

	// Get timing byte
	if (readByte(TSL2561_REG_TIMING,&timing))
 8005fa2:	f107 0307 	add.w	r3, r7, #7
 8005fa6:	f04f 0001 	mov.w	r0, #1
 8005faa:	4619      	mov	r1, r3
 8005fac:	f000 fa62 	bl	8006474 <readByte>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d01e      	beq.n	8005ff4 <manualStart+0x58>
	{
		// Set integration time to 3 (manual integration)
		timing |= 0x03;
 8005fb6:	79fb      	ldrb	r3, [r7, #7]
 8005fb8:	f043 0303 	orr.w	r3, r3, #3
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	71fb      	strb	r3, [r7, #7]

		if (writeByte(TSL2561_REG_TIMING,timing))
 8005fc0:	79fb      	ldrb	r3, [r7, #7]
 8005fc2:	f04f 0001 	mov.w	r0, #1
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	f000 fb14 	bl	80065f4 <writeByte>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d010      	beq.n	8005ff4 <manualStart+0x58>
		{
			// Begin manual integration
			timing |= 0x08;
 8005fd2:	79fb      	ldrb	r3, [r7, #7]
 8005fd4:	f043 0308 	orr.w	r3, r3, #8
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	71fb      	strb	r3, [r7, #7]

			// Write modified timing byte back to device
			if (writeByte(TSL2561_REG_TIMING,timing))
 8005fdc:	79fb      	ldrb	r3, [r7, #7]
 8005fde:	f04f 0001 	mov.w	r0, #1
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	f000 fb06 	bl	80065f4 <writeByte>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d002      	beq.n	8005ff4 <manualStart+0x58>
				return(TRUE);
 8005fee:	f04f 0301 	mov.w	r3, #1
 8005ff2:	e001      	b.n	8005ff8 <manualStart+0x5c>
		}
	}
	return(FALSE);
 8005ff4:	f04f 0300 	mov.w	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f107 0708 	add.w	r7, r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop

08006004 <manualStop>:

int manualStop(void)
	// Stops a manual integration period
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
	unsigned char timing;

	// Get timing byte
	if (readByte(TSL2561_REG_TIMING,&timing))
 800600a:	f107 0307 	add.w	r3, r7, #7
 800600e:	f04f 0001 	mov.w	r0, #1
 8006012:	4619      	mov	r1, r3
 8006014:	f000 fa2e 	bl	8006474 <readByte>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d010      	beq.n	8006040 <manualStop+0x3c>
	{
		// Stop manual integration
		timing &= ~0x08;
 800601e:	79fb      	ldrb	r3, [r7, #7]
 8006020:	f023 0308 	bic.w	r3, r3, #8
 8006024:	b2db      	uxtb	r3, r3
 8006026:	71fb      	strb	r3, [r7, #7]

		// Write modified timing byte back to device
		if (writeByte(TSL2561_REG_TIMING,timing))
 8006028:	79fb      	ldrb	r3, [r7, #7]
 800602a:	f04f 0001 	mov.w	r0, #1
 800602e:	4619      	mov	r1, r3
 8006030:	f000 fae0 	bl	80065f4 <writeByte>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d002      	beq.n	8006040 <manualStop+0x3c>
			return(TRUE);
 800603a:	f04f 0301 	mov.w	r3, #1
 800603e:	e001      	b.n	8006044 <manualStop+0x40>
	}
	return(FALSE);
 8006040:	f04f 0300 	mov.w	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	f107 0708 	add.w	r7, r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop

08006050 <getData>:
int getData(unsigned int *data0, unsigned int *data1)
	// Retrieve raw integration results
	// data0 and data1 will be set to integration results
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
	// Get data0 and data1 out of result registers
	if (!readUInt(TSL2561_REG_DATA_0,data0))
 800605a:	f04f 000c 	mov.w	r0, #12
 800605e:	6879      	ldr	r1, [r7, #4]
 8006060:	f000 fb30 	bl	80066c4 <readUInt>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d102      	bne.n	8006070 <getData+0x20>
	{
		return(FALSE);
 800606a:	f04f 0300 	mov.w	r3, #0
 800606e:	e00c      	b.n	800608a <getData+0x3a>
	}


	if(!readUInt(TSL2561_REG_DATA_1,data1))
 8006070:	f04f 000e 	mov.w	r0, #14
 8006074:	6839      	ldr	r1, [r7, #0]
 8006076:	f000 fb25 	bl	80066c4 <readUInt>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d102      	bne.n	8006086 <getData+0x36>
	{
		return(FALSE);
 8006080:	f04f 0300 	mov.w	r3, #0
 8006084:	e001      	b.n	800608a <getData+0x3a>
	}

	return(TRUE);
 8006086:	f04f 0301 	mov.w	r3, #1
}
 800608a:	4618      	mov	r0, r3
 800608c:	f107 0708 	add.w	r7, r7, #8
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	0000      	movs	r0, r0
	...

08006098 <getLux>:
	// ms: integration time in ms, from setTiming() or from manual integration
	// CH0, CH1: results from getData()
	// lux will be set to resulting lux calculation
	// returns true (1) if calculation was successful
	// RETURNS false (0) AND lux = 0.0 IF EITHER SENSOR WAS SATURATED (0XFFFF)
{
 8006098:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800609c:	b08a      	sub	sp, #40	; 0x28
 800609e:	af00      	add	r7, sp, #0
 80060a0:	60b9      	str	r1, [r7, #8]
 80060a2:	607a      	str	r2, [r7, #4]
 80060a4:	603b      	str	r3, [r7, #0]
 80060a6:	4603      	mov	r3, r0
 80060a8:	73fb      	strb	r3, [r7, #15]
	double ratio, d0, d1;

	// Determine if either sensor saturated (0xFFFF)
	// If so, abandon ship (calculation will not be accurate)
	if ((CH0 == 0xFFFF) || (CH1 == 0xFFFF))
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d004      	beq.n	80060be <getLux+0x26>
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80060ba:	429a      	cmp	r2, r3
 80060bc:	d109      	bne.n	80060d2 <getLux+0x3a>
	{
		*lux = 0.0;
 80060be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80060c0:	f04f 0200 	mov.w	r2, #0
 80060c4:	f04f 0300 	mov.w	r3, #0
 80060c8:	e9c1 2300 	strd	r2, r3, [r1]
		return(FALSE);
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	e123      	b.n	800631a <getLux+0x282>
	}

	// Convert from unsigned integer to floating point
	d0 = CH0; d1 = CH1;
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f005 fcca 	bl	800ba6c <__aeabi_ui2d>
 80060d8:	4602      	mov	r2, r0
 80060da:	460b      	mov	r3, r1
 80060dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80060e0:	6838      	ldr	r0, [r7, #0]
 80060e2:	f005 fcc3 	bl	800ba6c <__aeabi_ui2d>
 80060e6:	4602      	mov	r2, r0
 80060e8:	460b      	mov	r3, r1
 80060ea:	e9c7 2306 	strd	r2, r3, [r7, #24]

	// We will need the ratio for subsequent calculations
	ratio = d1 / d0;
 80060ee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80060f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80060f6:	f005 fe59 	bl	800bdac <__aeabi_ddiv>
 80060fa:	4602      	mov	r2, r0
 80060fc:	460b      	mov	r3, r1
 80060fe:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Normalize for integration time
	d0 *= (402.0/ms);
 8006102:	68b8      	ldr	r0, [r7, #8]
 8006104:	f005 fcb2 	bl	800ba6c <__aeabi_ui2d>
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	a186      	add	r1, pc, #536	; (adr r1, 8006328 <getLux+0x290>)
 800610e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006112:	f005 fe4b 	bl	800bdac <__aeabi_ddiv>
 8006116:	4602      	mov	r2, r0
 8006118:	460b      	mov	r3, r1
 800611a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800611e:	f005 fd1b 	bl	800bb58 <__aeabi_dmul>
 8006122:	4602      	mov	r2, r0
 8006124:	460b      	mov	r3, r1
 8006126:	e9c7 2308 	strd	r2, r3, [r7, #32]
	d1 *= (402.0/ms);
 800612a:	68b8      	ldr	r0, [r7, #8]
 800612c:	f005 fc9e 	bl	800ba6c <__aeabi_ui2d>
 8006130:	4602      	mov	r2, r0
 8006132:	460b      	mov	r3, r1
 8006134:	a17c      	add	r1, pc, #496	; (adr r1, 8006328 <getLux+0x290>)
 8006136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800613a:	f005 fe37 	bl	800bdac <__aeabi_ddiv>
 800613e:	4602      	mov	r2, r0
 8006140:	460b      	mov	r3, r1
 8006142:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006146:	f005 fd07 	bl	800bb58 <__aeabi_dmul>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	e9c7 2306 	strd	r2, r3, [r7, #24]

	// Normalize for gain
	if (!gain)
 8006152:	7bfb      	ldrb	r3, [r7, #15]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d11b      	bne.n	8006190 <getLux+0xf8>
	{
		d0 *= 16;
 8006158:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800615c:	f04f 0200 	mov.w	r2, #0
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8006168:	f005 fcf6 	bl	800bb58 <__aeabi_dmul>
 800616c:	4602      	mov	r2, r0
 800616e:	460b      	mov	r3, r1
 8006170:	e9c7 2308 	strd	r2, r3, [r7, #32]
		d1 *= 16;
 8006174:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006178:	f04f 0200 	mov.w	r2, #0
 800617c:	f04f 0300 	mov.w	r3, #0
 8006180:	f2c4 0330 	movt	r3, #16432	; 0x4030
 8006184:	f005 fce8 	bl	800bb58 <__aeabi_dmul>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	}

	// Determine lux per datasheet equations:

	if (ratio < 0.5)
 8006190:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006194:	f04f 0200 	mov.w	r2, #0
 8006198:	f04f 0300 	mov.w	r3, #0
 800619c:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80061a0:	f005 ff4c 	bl	800c03c <__aeabi_dcmplt>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d030      	beq.n	800620c <getLux+0x174>
	{
		*lux = 0.0304 * d0 - 0.062 * d0 * pow(ratio,1.4);
 80061aa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80061ae:	a360      	add	r3, pc, #384	; (adr r3, 8006330 <getLux+0x298>)
 80061b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061b4:	f005 fcd0 	bl	800bb58 <__aeabi_dmul>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4614      	mov	r4, r2
 80061be:	461d      	mov	r5, r3
 80061c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80061c4:	a35c      	add	r3, pc, #368	; (adr r3, 8006338 <getLux+0x2a0>)
 80061c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ca:	f005 fcc5 	bl	800bb58 <__aeabi_dmul>
 80061ce:	4602      	mov	r2, r0
 80061d0:	460b      	mov	r3, r1
 80061d2:	4690      	mov	r8, r2
 80061d4:	4699      	mov	r9, r3
 80061d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80061da:	a359      	add	r3, pc, #356	; (adr r3, 8006340 <getLux+0x2a8>)
 80061dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e0:	f004 f978 	bl	800a4d4 <pow>
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4640      	mov	r0, r8
 80061ea:	4649      	mov	r1, r9
 80061ec:	f005 fcb4 	bl	800bb58 <__aeabi_dmul>
 80061f0:	4602      	mov	r2, r0
 80061f2:	460b      	mov	r3, r1
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	f005 fafa 	bl	800b7f0 <__aeabi_dsub>
 80061fc:	4602      	mov	r2, r0
 80061fe:	460b      	mov	r3, r1
 8006200:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006202:	e9c1 2300 	strd	r2, r3, [r1]
		return(TRUE);
 8006206:	f04f 0301 	mov.w	r3, #1
 800620a:	e086      	b.n	800631a <getLux+0x282>
	}

	if (ratio < 0.61)
 800620c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006210:	a34d      	add	r3, pc, #308	; (adr r3, 8006348 <getLux+0x2b0>)
 8006212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006216:	f005 ff11 	bl	800c03c <__aeabi_dcmplt>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d01f      	beq.n	8006260 <getLux+0x1c8>
	{
		*lux = 0.0224 * d0 - 0.031 * d1;
 8006220:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006224:	a34a      	add	r3, pc, #296	; (adr r3, 8006350 <getLux+0x2b8>)
 8006226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622a:	f005 fc95 	bl	800bb58 <__aeabi_dmul>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4614      	mov	r4, r2
 8006234:	461d      	mov	r5, r3
 8006236:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800623a:	a347      	add	r3, pc, #284	; (adr r3, 8006358 <getLux+0x2c0>)
 800623c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006240:	f005 fc8a 	bl	800bb58 <__aeabi_dmul>
 8006244:	4602      	mov	r2, r0
 8006246:	460b      	mov	r3, r1
 8006248:	4620      	mov	r0, r4
 800624a:	4629      	mov	r1, r5
 800624c:	f005 fad0 	bl	800b7f0 <__aeabi_dsub>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006256:	e9c1 2300 	strd	r2, r3, [r1]
		return(TRUE);
 800625a:	f04f 0301 	mov.w	r3, #1
 800625e:	e05c      	b.n	800631a <getLux+0x282>
	}

	if (ratio < 0.80)
 8006260:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006264:	a33e      	add	r3, pc, #248	; (adr r3, 8006360 <getLux+0x2c8>)
 8006266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626a:	f005 fee7 	bl	800c03c <__aeabi_dcmplt>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d01f      	beq.n	80062b4 <getLux+0x21c>
	{
		*lux = 0.0128 * d0 - 0.0153 * d1;
 8006274:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006278:	a33b      	add	r3, pc, #236	; (adr r3, 8006368 <getLux+0x2d0>)
 800627a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800627e:	f005 fc6b 	bl	800bb58 <__aeabi_dmul>
 8006282:	4602      	mov	r2, r0
 8006284:	460b      	mov	r3, r1
 8006286:	4614      	mov	r4, r2
 8006288:	461d      	mov	r5, r3
 800628a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800628e:	a338      	add	r3, pc, #224	; (adr r3, 8006370 <getLux+0x2d8>)
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	f005 fc60 	bl	800bb58 <__aeabi_dmul>
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	4620      	mov	r0, r4
 800629e:	4629      	mov	r1, r5
 80062a0:	f005 faa6 	bl	800b7f0 <__aeabi_dsub>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062aa:	e9c1 2300 	strd	r2, r3, [r1]
		return(TRUE);
 80062ae:	f04f 0301 	mov.w	r3, #1
 80062b2:	e032      	b.n	800631a <getLux+0x282>
	}

	if (ratio < 1.30)
 80062b4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80062b8:	a32f      	add	r3, pc, #188	; (adr r3, 8006378 <getLux+0x2e0>)
 80062ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062be:	f005 febd 	bl	800c03c <__aeabi_dcmplt>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d01f      	beq.n	8006308 <getLux+0x270>
	{
		*lux = 0.00146 * d0 - 0.00112 * d1;
 80062c8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80062cc:	a32c      	add	r3, pc, #176	; (adr r3, 8006380 <getLux+0x2e8>)
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	f005 fc41 	bl	800bb58 <__aeabi_dmul>
 80062d6:	4602      	mov	r2, r0
 80062d8:	460b      	mov	r3, r1
 80062da:	4614      	mov	r4, r2
 80062dc:	461d      	mov	r5, r3
 80062de:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80062e2:	a329      	add	r3, pc, #164	; (adr r3, 8006388 <getLux+0x2f0>)
 80062e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e8:	f005 fc36 	bl	800bb58 <__aeabi_dmul>
 80062ec:	4602      	mov	r2, r0
 80062ee:	460b      	mov	r3, r1
 80062f0:	4620      	mov	r0, r4
 80062f2:	4629      	mov	r1, r5
 80062f4:	f005 fa7c 	bl	800b7f0 <__aeabi_dsub>
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062fe:	e9c1 2300 	strd	r2, r3, [r1]
		return(TRUE);
 8006302:	f04f 0301 	mov.w	r3, #1
 8006306:	e008      	b.n	800631a <getLux+0x282>
	}

	// if (ratio > 1.30)
	*lux = 0.0;
 8006308:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800630a:	f04f 0200 	mov.w	r2, #0
 800630e:	f04f 0300 	mov.w	r3, #0
 8006312:	e9c1 2300 	strd	r2, r3, [r1]
	return(TRUE);
 8006316:	f04f 0301 	mov.w	r3, #1
}
 800631a:	4618      	mov	r0, r3
 800631c:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8006320:	46bd      	mov	sp, r7
 8006322:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006326:	bf00      	nop
 8006328:	00000000 	.word	0x00000000
 800632c:	40792000 	.word	0x40792000
 8006330:	77318fc5 	.word	0x77318fc5
 8006334:	3f9f212d 	.word	0x3f9f212d
 8006338:	c8b43958 	.word	0xc8b43958
 800633c:	3fafbe76 	.word	0x3fafbe76
 8006340:	66666666 	.word	0x66666666
 8006344:	3ff66666 	.word	0x3ff66666
 8006348:	b851eb85 	.word	0xb851eb85
 800634c:	3fe3851e 	.word	0x3fe3851e
 8006350:	8db8bac7 	.word	0x8db8bac7
 8006354:	3f96f006 	.word	0x3f96f006
 8006358:	c8b43958 	.word	0xc8b43958
 800635c:	3f9fbe76 	.word	0x3f9fbe76
 8006360:	9999999a 	.word	0x9999999a
 8006364:	3fe99999 	.word	0x3fe99999
 8006368:	eb1c432d 	.word	0xeb1c432d
 800636c:	3f8a36e2 	.word	0x3f8a36e2
 8006370:	3d07c84b 	.word	0x3d07c84b
 8006374:	3f8f559b 	.word	0x3f8f559b
 8006378:	cccccccd 	.word	0xcccccccd
 800637c:	3ff4cccc 	.word	0x3ff4cccc
 8006380:	102363b2 	.word	0x102363b2
 8006384:	3f57ebaf 	.word	0x3f57ebaf
 8006388:	d7c6fbd2 	.word	0xd7c6fbd2
 800638c:	3f52599e 	.word	0x3f52599e

08006390 <setInterruptControl>:
	// If persist = 0, every integration cycle generates an interrupt
	// If persist = 1, any value outside of threshold generates an interrupt
	// If persist = 2 to 15, value must be outside of threshold for 2 to 15 integration cycles
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	4602      	mov	r2, r0
 8006398:	460b      	mov	r3, r1
 800639a:	71fa      	strb	r2, [r7, #7]
 800639c:	71bb      	strb	r3, [r7, #6]
	// Place control and persist bits into proper location in interrupt control register
	if (writeByte(TSL2561_REG_INTCTL,((control | 0B00000011) << 4) & (persist | 0B00001111)))
 800639e:	79fb      	ldrb	r3, [r7, #7]
 80063a0:	f043 0303 	orr.w	r3, r3, #3
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80063aa:	b2da      	uxtb	r2, r3
 80063ac:	79bb      	ldrb	r3, [r7, #6]
 80063ae:	f043 030f 	orr.w	r3, r3, #15
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	4013      	ands	r3, r2
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	f04f 0006 	mov.w	r0, #6
 80063c0:	4619      	mov	r1, r3
 80063c2:	f000 f917 	bl	80065f4 <writeByte>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d002      	beq.n	80063d2 <setInterruptControl+0x42>
		return(TRUE);
 80063cc:	f04f 0301 	mov.w	r3, #1
 80063d0:	e001      	b.n	80063d6 <setInterruptControl+0x46>

	return(FALSE);
 80063d2:	f04f 0300 	mov.w	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	f107 0708 	add.w	r7, r7, #8
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}

080063e0 <setInterruptThreshold>:
int setInterruptThreshold(unsigned int low, unsigned int high)
	// Set interrupt thresholds (channel 0 only)
	// low, high: 16-bit threshold values
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b082      	sub	sp, #8
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
	// Write low and high threshold values
	if (writeUInt(TSL2561_REG_THRESH_L,low) && writeUInt(TSL2561_REG_THRESH_H,high))
 80063ea:	f04f 0002 	mov.w	r0, #2
 80063ee:	6879      	ldr	r1, [r7, #4]
 80063f0:	f000 fa60 	bl	80068b4 <writeUInt>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <setInterruptThreshold+0x30>
 80063fa:	f04f 0004 	mov.w	r0, #4
 80063fe:	6839      	ldr	r1, [r7, #0]
 8006400:	f000 fa58 	bl	80068b4 <writeUInt>
 8006404:	4603      	mov	r3, r0
 8006406:	2b00      	cmp	r3, #0
 8006408:	d002      	beq.n	8006410 <setInterruptThreshold+0x30>
		return(TRUE);
 800640a:	f04f 0301 	mov.w	r3, #1
 800640e:	e001      	b.n	8006414 <setInterruptThreshold+0x34>

	return(FALSE);
 8006410:	f04f 0300 	mov.w	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	f107 0708 	add.w	r7, r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}
 800641e:	bf00      	nop

08006420 <clearInterrupt>:

int clearInterrupt(void)
	// Clears an active interrupt
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8006420:	b480      	push	{r7}
 8006422:	af00      	add	r7, sp, #0
	_error = Wire.endTransmission();*/
	/*if (_error == 0)
		return(true);

	return(false);*/
	return TRUE;
 8006424:	f04f 0301 	mov.w	r3, #1
}
 8006428:	4618      	mov	r0, r3
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <getID>:
int getID(unsigned char *ID)
	// Retrieves part and revision code from TSL2561
	// Sets ID to part ID (see datasheet)
	// Returns true (1) if successful, false (0) if there was an I2C error
	// (Also see getError() below)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
	// Get ID byte from ID register
	if (readByte(TSL2561_REG_ID,ID))
 8006438:	f04f 000a 	mov.w	r0, #10
 800643c:	6879      	ldr	r1, [r7, #4]
 800643e:	f000 f819 	bl	8006474 <readByte>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d002      	beq.n	800644e <getID+0x1e>
		return(TRUE);
 8006448:	f04f 0301 	mov.w	r3, #1
 800644c:	e001      	b.n	8006452 <getID+0x22>

	return(FALSE);
 800644e:	f04f 0300 	mov.w	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	f107 0708 	add.w	r7, r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <getError>:
	// 0 = Success
	// 1 = Data too long to fit in transmit buffer
	// 2 = Received NACK on transmit of address
	// 3 = Received NACK on transmit of data
	// 4 = Other error
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
	return(_error);
 8006460:	f641 4309 	movw	r3, #7177	; 0x1c09
 8006464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006468:	781b      	ldrb	r3, [r3, #0]
}
 800646a:	4618      	mov	r0, r3
 800646c:	46bd      	mov	sp, r7
 800646e:	bc80      	pop	{r7}
 8006470:	4770      	bx	lr
 8006472:	bf00      	nop

08006474 <readByte>:

int readByte(unsigned char address, unsigned char *value)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	; 0x28
 8006478:	af00      	add	r7, sp, #0
 800647a:	4603      	mov	r3, r0
 800647c:	6039      	str	r1, [r7, #0]
 800647e:	71fb      	strb	r3, [r7, #7]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 8006480:	f04f 0304 	mov.w	r3, #4
 8006484:	777b      	strb	r3, [r7, #29]
	data1.Data1.Data = ((_i2c_address<<1) | I2C_WRITE);
 8006486:	f641 4308 	movw	r3, #7176	; 0x1c08
 800648a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006494:	b2db      	uxtb	r3, r3
 8006496:	773b      	strb	r3, [r7, #28]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data1);/*);*/
 8006498:	f107 031c 	add.w	r3, r7, #28
 800649c:	f243 7040 	movw	r0, #14144	; 0x3740
 80064a0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80064a4:	4619      	mov	r1, r3
 80064a6:	f003 fa11 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY*10);
 80064aa:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80064ae:	f000 fa21 	bl	80068f4 <delay2>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 80064b2:	f04f 0300 	mov.w	r3, #0
 80064b6:	767b      	strb	r3, [r7, #25]
	data2.Data1.Data = ((address & 0x0F) | TSL2561_CMD);
 80064b8:	79fb      	ldrb	r3, [r7, #7]
 80064ba:	f003 030f 	and.w	r3, r3, #15
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	763b      	strb	r3, [r7, #24]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data2);/*);*/
 80064ca:	f107 0318 	add.w	r3, r7, #24
 80064ce:	f243 7040 	movw	r0, #14144	; 0x3740
 80064d2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80064d6:	4619      	mov	r1, r3
 80064d8:	f003 f9f8 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY*10);
 80064dc:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 80064e0:	f000 fa08 	bl	80068f4 <delay2>

	//delay2(15000);
	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 80064e4:	f04f 0305 	mov.w	r3, #5
 80064e8:	757b      	strb	r3, [r7, #21]
	data3.Data1.Data = ((_i2c_address<<1) | I2C_READ);
 80064ea:	f641 4308 	movw	r3, #7176	; 0x1c08
 80064ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80064f8:	b2db      	uxtb	r3, r3
 80064fa:	f043 0301 	orr.w	r3, r3, #1
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	753b      	strb	r3, [r7, #20]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data3);/*);*/
 8006502:	f107 0314 	add.w	r3, r7, #20
 8006506:	f243 7040 	movw	r0, #14144	; 0x3740
 800650a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800650e:	4619      	mov	r1, r3
 8006510:	f003 f9dc 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY*10);
 8006514:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 8006518:	f000 f9ec 	bl	80068f4 <delay2>


	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 800651c:	f04f 0303 	mov.w	r3, #3
 8006520:	747b      	strb	r3, [r7, #17]
	data4.Data1.Data = ubyteFF;
 8006522:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8006526:	743b      	strb	r3, [r7, #16]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data4);/*);*/
 8006528:	f107 0310 	add.w	r3, r7, #16
 800652c:	f243 7040 	movw	r0, #14144	; 0x3740
 8006530:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006534:	4619      	mov	r1, r3
 8006536:	f003 f9c9 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY);
 800653a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 800653e:	f000 f9d9 	bl	80068f4 <delay2>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8006542:	f04f 0306 	mov.w	r3, #6
 8006546:	737b      	strb	r3, [r7, #13]
	data5.Data1.Data = ubyteFF;
 8006548:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800654c:	733b      	strb	r3, [r7, #12]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data5);/*);*/
 800654e:	f107 030c 	add.w	r3, r7, #12
 8006552:	f243 7040 	movw	r0, #14144	; 0x3740
 8006556:	f6c0 0001 	movt	r0, #2049	; 0x801
 800655a:	4619      	mov	r1, r3
 800655c:	f003 f9b6 	bl	80098cc <I2C001_WriteData>

	int k = 0;
 8006560:	f04f 0300 	mov.w	r3, #0
 8006564:	627b      	str	r3, [r7, #36]	; 0x24
	while(0 == received1){k++; if(k > 4000) break; }
 8006566:	e007      	b.n	8006578 <readByte+0x104>
 8006568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656a:	f103 0301 	add.w	r3, r3, #1
 800656e:	627b      	str	r3, [r7, #36]	; 0x24
 8006570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006572:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8006576:	dc07      	bgt.n	8006588 <readByte+0x114>
 8006578:	f640 13d6 	movw	r3, #2518	; 0x9d6
 800657c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0f0      	beq.n	8006568 <readByte+0xf4>
 8006586:	e000      	b.n	800658a <readByte+0x116>
 8006588:	bf00      	nop
	received1 = 0;
 800658a:	f640 13d6 	movw	r3, #2518	; 0x9d6
 800658e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	701a      	strb	r2, [r3, #0]
	delay2(DELAY*10);
 8006598:	f642 60e0 	movw	r0, #12000	; 0x2ee0
 800659c:	f000 f9aa 	bl	80068f4 <delay2>
	int j = USIC_GetRxFIFOFillingLevel(I2C001_Handle2.I2CRegs);
 80065a0:	f243 7340 	movw	r3, #14144	; 0x3740
 80065a4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80065ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80065b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80065b6:	623b      	str	r3, [r7, #32]

	*value = (uint8_t)DataReceive11;
 80065b8:	f640 13d4 	movw	r3, #2516	; 0x9d4
 80065bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	b2da      	uxtb	r2, r3
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	701a      	strb	r2, [r3, #0]

	luminosity = (uint8_t)DataReceive11;
 80065c8:	f640 13d4 	movw	r3, #2516	; 0x9d4
 80065cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065d0:	881b      	ldrh	r3, [r3, #0]
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	4618      	mov	r0, r3
 80065d6:	f005 fa49 	bl	800ba6c <__aeabi_ui2d>
 80065da:	f641 4310 	movw	r3, #7184	; 0x1c10
 80065de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80065e2:	e9c3 0100 	strd	r0, r1, [r3]

	return TRUE;
 80065e6:	f04f 0301 	mov.w	r3, #1
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <writeByte>:

int writeByte(unsigned char address, unsigned char value)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	4602      	mov	r2, r0
 80065fc:	460b      	mov	r3, r1
 80065fe:	71fa      	strb	r2, [r7, #7]
 8006600:	71bb      	strb	r3, [r7, #6]
	uint8_t c = (_i2c_address<<1);
 8006602:	f641 4308 	movw	r3, #7176	; 0x1c08
 8006606:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006610:	75fb      	strb	r3, [r7, #23]
	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 8006612:	f04f 0304 	mov.w	r3, #4
 8006616:	757b      	strb	r3, [r7, #21]
	data1.Data1.Data = (c | I2C_WRITE);
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	753b      	strb	r3, [r7, #20]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data1);/*);*/
 800661c:	f107 0314 	add.w	r3, r7, #20
 8006620:	f243 7040 	movw	r0, #14144	; 0x3740
 8006624:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006628:	4619      	mov	r1, r3
 800662a:	f003 f94f 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY);
 800662e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8006632:	f000 f95f 	bl	80068f4 <delay2>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8006636:	f04f 0300 	mov.w	r3, #0
 800663a:	747b      	strb	r3, [r7, #17]
	data2.Data1.Data = ((address & 0x0F) | TSL2561_CMD);
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	f003 030f 	and.w	r3, r3, #15
 8006642:	b2db      	uxtb	r3, r3
 8006644:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006648:	b2db      	uxtb	r3, r3
 800664a:	b2db      	uxtb	r3, r3
 800664c:	743b      	strb	r3, [r7, #16]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data2);/*);*/
 800664e:	f107 0310 	add.w	r3, r7, #16
 8006652:	f243 7040 	movw	r0, #14144	; 0x3740
 8006656:	f6c0 0001 	movt	r0, #2049	; 0x801
 800665a:	4619      	mov	r1, r3
 800665c:	f003 f936 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY);
 8006660:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8006664:	f000 f946 	bl	80068f4 <delay2>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8006668:	f04f 0300 	mov.w	r3, #0
 800666c:	737b      	strb	r3, [r7, #13]
	data3.Data1.Data = value;
 800666e:	79bb      	ldrb	r3, [r7, #6]
 8006670:	733b      	strb	r3, [r7, #12]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data3);/*);*/
 8006672:	f107 030c 	add.w	r3, r7, #12
 8006676:	f243 7040 	movw	r0, #14144	; 0x3740
 800667a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800667e:	4619      	mov	r1, r3
 8006680:	f003 f924 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY);
 8006684:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8006688:	f000 f934 	bl	80068f4 <delay2>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MStop;
 800668c:	f04f 0306 	mov.w	r3, #6
 8006690:	727b      	strb	r3, [r7, #9]
	data4.Data1.Data = ubyteFF;
 8006692:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8006696:	723b      	strb	r3, [r7, #8]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data4);/*);*/
 8006698:	f107 0308 	add.w	r3, r7, #8
 800669c:	f243 7040 	movw	r0, #14144	; 0x3740
 80066a0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80066a4:	4619      	mov	r1, r3
 80066a6:	f003 f911 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY * 100);
 80066aa:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 80066ae:	f2c0 0001 	movt	r0, #1
 80066b2:	f000 f91f 	bl	80068f4 <delay2>

	return TRUE;
 80066b6:	f04f 0301 	mov.w	r3, #1
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	f107 0718 	add.w	r7, r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <readUInt>:

int readUInt(unsigned char address, unsigned int *value)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b08a      	sub	sp, #40	; 0x28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	4603      	mov	r3, r0
 80066cc:	6039      	str	r1, [r7, #0]
 80066ce:	71fb      	strb	r3, [r7, #7]
	char high, low;

	int k = 0;
 80066d0:	f04f 0300 	mov.w	r3, #0
 80066d4:	627b      	str	r3, [r7, #36]	; 0x24

	uint16_t buffer = 0;
 80066d6:	f04f 0300 	mov.w	r3, #0
 80066da:	847b      	strh	r3, [r7, #34]	; 0x22
	uint16_t buffer1 = 0;
 80066dc:	f04f 0300 	mov.w	r3, #0
 80066e0:	843b      	strh	r3, [r7, #32]


	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80066e2:	f04f 0304 	mov.w	r3, #4
 80066e6:	777b      	strb	r3, [r7, #29]
	data1.Data1.Data = ((_i2c_address<<1) | I2C_WRITE);
 80066e8:	f641 4308 	movw	r3, #7176	; 0x1c08
 80066ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	773b      	strb	r3, [r7, #28]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data1);/*);*/
 80066fa:	f107 031c 	add.w	r3, r7, #28
 80066fe:	f243 7040 	movw	r0, #14144	; 0x3740
 8006702:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006706:	4619      	mov	r1, r3
 8006708:	f003 f8e0 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY);
 800670c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8006710:	f000 f8f0 	bl	80068f4 <delay2>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	767b      	strb	r3, [r7, #25]
	data2.Data1.Data = ((address & 0x0F) | TSL2561_CMD);
 800671a:	79fb      	ldrb	r3, [r7, #7]
 800671c:	f003 030f 	and.w	r3, r3, #15
 8006720:	b2db      	uxtb	r3, r3
 8006722:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006726:	b2db      	uxtb	r3, r3
 8006728:	b2db      	uxtb	r3, r3
 800672a:	763b      	strb	r3, [r7, #24]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data2);/*);*/
 800672c:	f107 0318 	add.w	r3, r7, #24
 8006730:	f243 7040 	movw	r0, #14144	; 0x3740
 8006734:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006738:	4619      	mov	r1, r3
 800673a:	f003 f8c7 	bl	80098cc <I2C001_WriteData>
	/*{
		USIC_FlushTxFIFO(I2CRegs);
	}*/
	delay2(DELAY);
 800673e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8006742:	f000 f8d7 	bl	80068f4 <delay2>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8006746:	f04f 0305 	mov.w	r3, #5
 800674a:	757b      	strb	r3, [r7, #21]
	data3.Data1.Data = ((_i2c_address<<1) | I2C_READ);
 800674c:	f641 4308 	movw	r3, #7176	; 0x1c08
 8006750:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800675a:	b2db      	uxtb	r3, r3
 800675c:	f043 0301 	orr.w	r3, r3, #1
 8006760:	b2db      	uxtb	r3, r3
 8006762:	753b      	strb	r3, [r7, #20]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data3);/*);*/
 8006764:	f107 0314 	add.w	r3, r7, #20
 8006768:	f243 7040 	movw	r0, #14144	; 0x3740
 800676c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006770:	4619      	mov	r1, r3
 8006772:	f003 f8ab 	bl	80098cc <I2C001_WriteData>
	/*{
		USIC_FlushTxFIFO(I2CRegs);
	}*/
	delay2(DELAY);
 8006776:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 800677a:	f000 f8bb 	bl	80068f4 <delay2>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck0;
 800677e:	f04f 0302 	mov.w	r3, #2
 8006782:	747b      	strb	r3, [r7, #17]
	data4.Data1.Data = ubyteFF;
 8006784:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8006788:	743b      	strb	r3, [r7, #16]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data4);/*);*/
 800678a:	f107 0310 	add.w	r3, r7, #16
 800678e:	f243 7040 	movw	r0, #14144	; 0x3740
 8006792:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006796:	4619      	mov	r1, r3
 8006798:	f003 f898 	bl	80098cc <I2C001_WriteData>
	/*{
		USIC_FlushTxFIFO(I2CRegs);
	}*/
	delay2(DELAY);
 800679c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80067a0:	f000 f8a8 	bl	80068f4 <delay2>

	while(0 == received1){ k++; if(k > 4000) break; }
 80067a4:	e007      	b.n	80067b6 <readUInt+0xf2>
 80067a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a8:	f103 0301 	add.w	r3, r3, #1
 80067ac:	627b      	str	r3, [r7, #36]	; 0x24
 80067ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80067b4:	dc07      	bgt.n	80067c6 <readUInt+0x102>
 80067b6:	f640 13d6 	movw	r3, #2518	; 0x9d6
 80067ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0f0      	beq.n	80067a6 <readUInt+0xe2>
 80067c4:	e000      	b.n	80067c8 <readUInt+0x104>
 80067c6:	bf00      	nop
	received1 = 0;
 80067c8:	f640 13d6 	movw	r3, #2518	; 0x9d6
 80067cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	701a      	strb	r2, [r3, #0]
	k = 0;
 80067d6:	f04f 0300 	mov.w	r3, #0
 80067da:	627b      	str	r3, [r7, #36]	; 0x24

	buffer = DataReceive11;
 80067dc:	f640 13d4 	movw	r3, #2516	; 0x9d4
 80067e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80067e4:	881b      	ldrh	r3, [r3, #0]
 80067e6:	847b      	strh	r3, [r7, #34]	; 0x22

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80067e8:	f04f 0303 	mov.w	r3, #3
 80067ec:	737b      	strb	r3, [r7, #13]
	data5.Data1.Data = ubyteFF;
 80067ee:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80067f2:	733b      	strb	r3, [r7, #12]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data5);/*);*/
 80067f4:	f107 030c 	add.w	r3, r7, #12
 80067f8:	f243 7040 	movw	r0, #14144	; 0x3740
 80067fc:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006800:	4619      	mov	r1, r3
 8006802:	f003 f863 	bl	80098cc <I2C001_WriteData>
	/*{
		USIC_FlushTxFIFO(I2CRegs);
	}*/
	delay2(DELAY);
 8006806:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 800680a:	f000 f873 	bl	80068f4 <delay2>

	while(0 == received1){ k++; if(k > 4000) break; }
 800680e:	e007      	b.n	8006820 <readUInt+0x15c>
 8006810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006812:	f103 0301 	add.w	r3, r3, #1
 8006816:	627b      	str	r3, [r7, #36]	; 0x24
 8006818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800681a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800681e:	dc07      	bgt.n	8006830 <readUInt+0x16c>
 8006820:	f640 13d6 	movw	r3, #2518	; 0x9d6
 8006824:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f0      	beq.n	8006810 <readUInt+0x14c>
 800682e:	e000      	b.n	8006832 <readUInt+0x16e>
 8006830:	bf00      	nop
	received1 = 0;
 8006832:	f640 13d6 	movw	r3, #2518	; 0x9d6
 8006836:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800683a:	f04f 0200 	mov.w	r2, #0
 800683e:	701a      	strb	r2, [r3, #0]
	k = 0;
 8006840:	f04f 0300 	mov.w	r3, #0
 8006844:	627b      	str	r3, [r7, #36]	; 0x24

	buffer1 = DataReceive11;
 8006846:	f640 13d4 	movw	r3, #2516	; 0x9d4
 800684a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800684e:	881b      	ldrh	r3, [r3, #0]
 8006850:	843b      	strh	r3, [r7, #32]

	I2C001_DataType data6;
	data6.Data1.TDF_Type = I2C_TDF_MStop;
 8006852:	f04f 0306 	mov.w	r3, #6
 8006856:	727b      	strb	r3, [r7, #9]
	data6.Data1.Data = ubyteFF;
 8006858:	f04f 03ff 	mov.w	r3, #255	; 0xff
 800685c:	723b      	strb	r3, [r7, #8]
	/*while(!*/I2C001_WriteData(&I2C001_Handle2,&data6);/*);*/
 800685e:	f107 0308 	add.w	r3, r7, #8
 8006862:	f243 7040 	movw	r0, #14144	; 0x3740
 8006866:	f6c0 0001 	movt	r0, #2049	; 0x801
 800686a:	4619      	mov	r1, r3
 800686c:	f003 f82e 	bl	80098cc <I2C001_WriteData>

	delay2(DELAY * 100);
 8006870:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8006874:	f2c0 0001 	movt	r0, #1
 8006878:	f000 f83c 	bl	80068f4 <delay2>

	buffer1 <<= 8;
 800687c:	8c3b      	ldrh	r3, [r7, #32]
 800687e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006882:	843b      	strh	r3, [r7, #32]
	buffer1 |= buffer;
 8006884:	8c3a      	ldrh	r2, [r7, #32]
 8006886:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006888:	4313      	orrs	r3, r2
 800688a:	843b      	strh	r3, [r7, #32]

	*value = buffer1;
 800688c:	8c3a      	ldrh	r2, [r7, #32]
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	601a      	str	r2, [r3, #0]
	luminosity = buffer1;
 8006892:	8c3b      	ldrh	r3, [r7, #32]
 8006894:	4618      	mov	r0, r3
 8006896:	f005 f8e9 	bl	800ba6c <__aeabi_ui2d>
 800689a:	f641 4310 	movw	r3, #7184	; 0x1c10
 800689e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80068a2:	e9c3 0100 	strd	r0, r1, [r3]

	return TRUE;
 80068a6:	f04f 0301 	mov.w	r3, #1


}
 80068aa:	4618      	mov	r0, r3
 80068ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <writeUInt>:

int writeUInt(unsigned char address, unsigned int value)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	4603      	mov	r3, r0
 80068bc:	6039      	str	r1, [r7, #0]
 80068be:	71fb      	strb	r3, [r7, #7]
	writeByte(address, value); //low byte
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	79fa      	ldrb	r2, [r7, #7]
 80068c6:	4610      	mov	r0, r2
 80068c8:	4619      	mov	r1, r3
 80068ca:	f7ff fe93 	bl	80065f4 <writeByte>

	writeByte(address + 1, (value >> 8)); //high byte
 80068ce:	79fb      	ldrb	r3, [r7, #7]
 80068d0:	f103 0301 	add.w	r3, r3, #1
 80068d4:	b2da      	uxtb	r2, r3
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	4610      	mov	r0, r2
 80068e0:	4619      	mov	r1, r3
 80068e2:	f7ff fe87 	bl	80065f4 <writeByte>

	return TRUE;
 80068e6:	f04f 0301 	mov.w	r3, #1
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	f107 0708 	add.w	r7, r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <delay2>:

	received1 = 1;
}*/

void delay2(int d)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b085      	sub	sp, #20
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 80068fc:	f04f 0300 	mov.w	r3, #0
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	e007      	b.n	8006914 <delay2+0x20>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f103 0301 	add.w	r3, r3, #1
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f103 0301 	add.w	r3, r3, #1
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	429a      	cmp	r2, r3
 800691a:	dbf3      	blt.n	8006904 <delay2+0x10>
}
 800691c:	f107 0714 	add.w	r7, r7, #20
 8006920:	46bd      	mov	sp, r7
 8006922:	bc80      	pop	{r7}
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop

08006928 <getLuminosity>:

double getLuminosity(void)
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0
	return luminosity;
 800692c:	f641 4310 	movw	r3, #7184	; 0x1c10
 8006930:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006934:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8006938:	4610      	mov	r0, r2
 800693a:	4619      	mov	r1, r3
 800693c:	46bd      	mov	sp, r7
 800693e:	bc80      	pop	{r7}
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop

08006944 <makeTimer>:
 *      Author: Mateusz
 */
#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	607a      	str	r2, [r7, #4]
 800694e:	603b      	str	r3, [r7, #0]
 8006950:	460b      	mov	r3, r1
 8006952:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 8006954:	7afb      	ldrb	r3, [r7, #11]
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	4619      	mov	r1, r3
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	f001 fe21 	bl	80085a4 <SYSTM001_CreateTimer>
 8006962:	4602      	mov	r2, r0
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d007      	beq.n	8006980 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4618      	mov	r0, r3
 8006976:	f001 fee5 	bl	8008744 <SYSTM001_StartTimer>
 800697a:	4602      	mov	r2, r0
 800697c:	69bb      	ldr	r3, [r7, #24]
 800697e:	601a      	str	r2, [r3, #0]
	}
}
 8006980:	f107 0710 	add.w	r7, r7, #16
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}

08006988 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d014      	beq.n	80069c4 <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4618      	mov	r0, r3
 80069a0:	f001 ff2a 	bl	80087f8 <SYSTM001_StopTimer>
 80069a4:	4602      	mov	r2, r0
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d108      	bne.n	80069c4 <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f001 ff66 	bl	8008888 <SYSTM001_DeleteTimer>
			*timerID = 0;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	f04f 0200 	mov.w	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]
		}
	}
}
 80069c4:	f107 0708 	add.w	r7, r7, #8
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80069cc:	e7fe      	b.n	80069cc <NMI_Handler>

080069ce <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80069ce:	e7fe      	b.n	80069ce <HardFault_Handler>

080069d0 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80069d0:	e7fe      	b.n	80069d0 <MemManage_Handler>

080069d2 <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80069d2:	e7fe      	b.n	80069d2 <BusFault_Handler>

080069d4 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80069d4:	e7fe      	b.n	80069d4 <UsageFault_Handler>

080069d6 <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80069d6:	e7fe      	b.n	80069d6 <SVC_Handler>

080069d8 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80069d8:	e7fe      	b.n	80069d8 <DebugMon_Handler>

080069da <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80069da:	e7fe      	b.n	80069da <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80069dc:	e7fe      	b.n	80069dc <PendSV_Handler+0x2>

080069de <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80069de:	e7fe      	b.n	80069de <SCU_0_IRQHandler>

080069e0 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80069e0:	e7fe      	b.n	80069e0 <ERU0_0_IRQHandler>

080069e2 <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80069e2:	e7fe      	b.n	80069e2 <ERU0_1_IRQHandler>

080069e4 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80069e4:	e7fe      	b.n	80069e4 <ERU0_2_IRQHandler>

080069e6 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80069e6:	e7fe      	b.n	80069e6 <ERU0_3_IRQHandler>

080069e8 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80069e8:	e7fe      	b.n	80069e8 <ERU1_0_IRQHandler>

080069ea <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80069ea:	e7fe      	b.n	80069ea <ERU1_1_IRQHandler>

080069ec <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80069ec:	e7fe      	b.n	80069ec <ERU1_2_IRQHandler>

080069ee <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80069ee:	e7fe      	b.n	80069ee <ERU1_3_IRQHandler>

080069f0 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80069f0:	e7fe      	b.n	80069f0 <PMU0_0_IRQHandler>

080069f2 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80069f2:	e7fe      	b.n	80069f2 <VADC0_C0_0_IRQHandler>

080069f4 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80069f4:	e7fe      	b.n	80069f4 <VADC0_C0_1_IRQHandler>

080069f6 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80069f6:	e7fe      	b.n	80069f6 <VADC0_C0_2_IRQHandler>

080069f8 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80069f8:	e7fe      	b.n	80069f8 <VADC0_C0_3_IRQHandler>

080069fa <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80069fa:	e7fe      	b.n	80069fa <VADC0_G0_0_IRQHandler>

080069fc <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80069fc:	e7fe      	b.n	80069fc <VADC0_G0_1_IRQHandler>

080069fe <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80069fe:	e7fe      	b.n	80069fe <VADC0_G0_2_IRQHandler>

08006a00 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8006a00:	e7fe      	b.n	8006a00 <VADC0_G0_3_IRQHandler>

08006a02 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8006a02:	e7fe      	b.n	8006a02 <VADC0_G1_0_IRQHandler>

08006a04 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8006a04:	e7fe      	b.n	8006a04 <VADC0_G1_1_IRQHandler>

08006a06 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8006a06:	e7fe      	b.n	8006a06 <VADC0_G1_2_IRQHandler>

08006a08 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8006a08:	e7fe      	b.n	8006a08 <VADC0_G1_3_IRQHandler>

08006a0a <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8006a0a:	e7fe      	b.n	8006a0a <VADC0_G2_0_IRQHandler>

08006a0c <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8006a0c:	e7fe      	b.n	8006a0c <VADC0_G2_1_IRQHandler>

08006a0e <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8006a0e:	e7fe      	b.n	8006a0e <VADC0_G2_2_IRQHandler>

08006a10 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8006a10:	e7fe      	b.n	8006a10 <VADC0_G2_3_IRQHandler>

08006a12 <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8006a12:	e7fe      	b.n	8006a12 <VADC0_G3_0_IRQHandler>

08006a14 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8006a14:	e7fe      	b.n	8006a14 <VADC0_G3_1_IRQHandler>

08006a16 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8006a16:	e7fe      	b.n	8006a16 <VADC0_G3_2_IRQHandler>

08006a18 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8006a18:	e7fe      	b.n	8006a18 <VADC0_G3_3_IRQHandler>

08006a1a <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8006a1a:	e7fe      	b.n	8006a1a <DSD0_0_IRQHandler>

08006a1c <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8006a1c:	e7fe      	b.n	8006a1c <DSD0_1_IRQHandler>

08006a1e <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8006a1e:	e7fe      	b.n	8006a1e <DSD0_2_IRQHandler>

08006a20 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8006a20:	e7fe      	b.n	8006a20 <DSD0_3_IRQHandler>

08006a22 <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8006a22:	e7fe      	b.n	8006a22 <DSD0_4_IRQHandler>

08006a24 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8006a24:	e7fe      	b.n	8006a24 <DSD0_5_IRQHandler>

08006a26 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8006a26:	e7fe      	b.n	8006a26 <DSD0_6_IRQHandler>

08006a28 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8006a28:	e7fe      	b.n	8006a28 <DSD0_7_IRQHandler>

08006a2a <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8006a2a:	e7fe      	b.n	8006a2a <DAC0_0_IRQHandler>

08006a2c <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8006a2c:	e7fe      	b.n	8006a2c <DAC0_1_IRQHandler>

08006a2e <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8006a2e:	e7fe      	b.n	8006a2e <CCU40_0_IRQHandler>

08006a30 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8006a30:	e7fe      	b.n	8006a30 <CCU40_1_IRQHandler>

08006a32 <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8006a32:	e7fe      	b.n	8006a32 <CCU40_2_IRQHandler>

08006a34 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8006a34:	e7fe      	b.n	8006a34 <CCU40_3_IRQHandler>

08006a36 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8006a36:	e7fe      	b.n	8006a36 <CCU41_0_IRQHandler>

08006a38 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8006a38:	e7fe      	b.n	8006a38 <CCU41_1_IRQHandler>

08006a3a <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8006a3a:	e7fe      	b.n	8006a3a <CCU41_2_IRQHandler>

08006a3c <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8006a3c:	e7fe      	b.n	8006a3c <CCU41_3_IRQHandler>

08006a3e <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8006a3e:	e7fe      	b.n	8006a3e <CCU42_0_IRQHandler>

08006a40 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8006a40:	e7fe      	b.n	8006a40 <CCU42_1_IRQHandler>

08006a42 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8006a42:	e7fe      	b.n	8006a42 <CCU42_2_IRQHandler>

08006a44 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8006a44:	e7fe      	b.n	8006a44 <CCU42_3_IRQHandler>

08006a46 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8006a46:	e7fe      	b.n	8006a46 <CCU43_0_IRQHandler>

08006a48 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8006a48:	e7fe      	b.n	8006a48 <CCU43_1_IRQHandler>

08006a4a <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8006a4a:	e7fe      	b.n	8006a4a <CCU43_2_IRQHandler>

08006a4c <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8006a4c:	e7fe      	b.n	8006a4c <CCU43_3_IRQHandler>

08006a4e <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8006a4e:	e7fe      	b.n	8006a4e <CCU80_0_IRQHandler>

08006a50 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8006a50:	e7fe      	b.n	8006a50 <CCU80_1_IRQHandler>

08006a52 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8006a52:	e7fe      	b.n	8006a52 <CCU80_2_IRQHandler>

08006a54 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8006a54:	e7fe      	b.n	8006a54 <CCU80_3_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8006a56:	e7fe      	b.n	8006a56 <CCU80_3_IRQHandler+0x2>

08006a58 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8006a58:	e7fe      	b.n	8006a58 <CCU81_1_IRQHandler>

08006a5a <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8006a5a:	e7fe      	b.n	8006a5a <CCU81_2_IRQHandler>

08006a5c <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8006a5c:	e7fe      	b.n	8006a5c <CCU81_3_IRQHandler>

08006a5e <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8006a5e:	e7fe      	b.n	8006a5e <POSIF0_0_IRQHandler>

08006a60 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8006a60:	e7fe      	b.n	8006a60 <POSIF0_1_IRQHandler>

08006a62 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8006a62:	e7fe      	b.n	8006a62 <POSIF1_0_IRQHandler>

08006a64 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8006a64:	e7fe      	b.n	8006a64 <POSIF1_1_IRQHandler>

08006a66 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8006a66:	e7fe      	b.n	8006a66 <CAN0_0_IRQHandler>

08006a68 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8006a68:	e7fe      	b.n	8006a68 <CAN0_1_IRQHandler>

08006a6a <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8006a6a:	e7fe      	b.n	8006a6a <CAN0_2_IRQHandler>

08006a6c <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8006a6c:	e7fe      	b.n	8006a6c <CAN0_3_IRQHandler>

08006a6e <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8006a6e:	e7fe      	b.n	8006a6e <CAN0_4_IRQHandler>

08006a70 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8006a70:	e7fe      	b.n	8006a70 <CAN0_5_IRQHandler>

08006a72 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8006a72:	e7fe      	b.n	8006a72 <CAN0_6_IRQHandler>

08006a74 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8006a74:	e7fe      	b.n	8006a74 <CAN0_7_IRQHandler>

08006a76 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8006a76:	e7fe      	b.n	8006a76 <USIC0_0_IRQHandler>

08006a78 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8006a78:	e7fe      	b.n	8006a78 <USIC0_1_IRQHandler>

08006a7a <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8006a7a:	e7fe      	b.n	8006a7a <USIC0_2_IRQHandler>

08006a7c <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8006a7c:	e7fe      	b.n	8006a7c <USIC0_3_IRQHandler>

08006a7e <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8006a7e:	e7fe      	b.n	8006a7e <USIC0_4_IRQHandler>

08006a80 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8006a80:	e7fe      	b.n	8006a80 <USIC0_5_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8006a82:	e7fe      	b.n	8006a82 <USIC0_5_IRQHandler+0x2>

08006a84 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8006a84:	e7fe      	b.n	8006a84 <USIC1_1_IRQHandler>

08006a86 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8006a86:	e7fe      	b.n	8006a86 <USIC1_2_IRQHandler>

08006a88 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8006a88:	e7fe      	b.n	8006a88 <USIC1_3_IRQHandler>

08006a8a <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8006a8a:	e7fe      	b.n	8006a8a <USIC1_4_IRQHandler>

08006a8c <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8006a8c:	e7fe      	b.n	8006a8c <USIC1_5_IRQHandler>

08006a8e <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8006a8e:	e7fe      	b.n	8006a8e <USIC2_0_IRQHandler>

08006a90 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8006a90:	e7fe      	b.n	8006a90 <USIC2_1_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8006a92:	e7fe      	b.n	8006a92 <USIC2_1_IRQHandler+0x2>

08006a94 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8006a94:	e7fe      	b.n	8006a94 <USIC2_3_IRQHandler>

08006a96 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8006a96:	e7fe      	b.n	8006a96 <USIC2_4_IRQHandler>

08006a98 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8006a98:	e7fe      	b.n	8006a98 <USIC2_5_IRQHandler>

08006a9a <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8006a9a:	e7fe      	b.n	8006a9a <LEDTS0_0_IRQHandler>

08006a9c <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8006a9c:	e7fe      	b.n	8006a9c <FCE0_0_IRQHandler>

08006a9e <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8006a9e:	e7fe      	b.n	8006a9e <GPDMA0_0_IRQHandler>

08006aa0 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8006aa0:	e7fe      	b.n	8006aa0 <SDMMC0_0_IRQHandler>

08006aa2 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8006aa2:	e7fe      	b.n	8006aa2 <USB0_0_IRQHandler>

08006aa4 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8006aa4:	e7fe      	b.n	8006aa4 <ETH0_0_IRQHandler>

08006aa6 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8006aa6:	e7fe      	b.n	8006aa6 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8006aa8:	f04f 0001 	mov.w	r0, #1
    BX LR
 8006aac:	4770      	bx	lr
	...

08006ab0 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8006ab6:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006aba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006abe:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006ac2:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006ac6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006aca:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8006ace:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8006ad2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006ad6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006ada:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8006ade:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006ae2:	6952      	ldr	r2, [r2, #20]
 8006ae4:	f022 0208 	bic.w	r2, r2, #8
 8006ae8:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8006aea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006aee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006af2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006af6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006afa:	6852      	ldr	r2, [r2, #4]
 8006afc:	f022 0201 	bic.w	r2, r2, #1
 8006b00:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8006b02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b06:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006b0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b0e:	f103 0314 	add.w	r3, r3, #20
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f023 030f 	bic.w	r3, r3, #15
 8006b1c:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f043 0303 	orr.w	r3, r3, #3
 8006b24:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8006b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b2a:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006b34:	f103 0314 	add.w	r3, r3, #20
 8006b38:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8006b3a:	f000 f8ab 	bl	8006c94 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8006b3e:	f000 f805 	bl	8006b4c <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8006b42:	f107 0708 	add.w	r7, r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop

08006b4c <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b085      	sub	sp, #20
 8006b50:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8006b52:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006b56:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b5a:	68db      	ldr	r3, [r3, #12]
 8006b5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b60:	f040 8089 	bne.w	8006c76 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8006b64:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b68:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0304 	and.w	r3, r3, #4
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 8088 	beq.w	8006c88 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8006b78:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b7c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8006b86:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8006b8a:	f103 0301 	add.w	r3, r3, #1
 8006b8e:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8006b90:	f244 7310 	movw	r3, #18192	; 0x4710
 8006b94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8006b9e:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8006ba2:	f103 0301 	add.w	r3, r3, #1
 8006ba6:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8006ba8:	f244 7310 	movw	r3, #18192	; 0x4710
 8006bac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006bb6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8006bba:	f103 0301 	add.w	r3, r3, #1
 8006bbe:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8006bc0:	f244 7310 	movw	r3, #18192	; 0x4710
 8006bc4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d028      	beq.n	8006c24 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8006bd2:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8006bd6:	f2c0 136e 	movt	r3, #366	; 0x16e
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	fb02 f303 	mul.w	r3, r2, r3
 8006be6:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bf0:	f240 0338 	movw	r3, #56	; 0x38
 8006bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006bf8:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8006bfa:	f240 0338 	movw	r3, #56	; 0x38
 8006bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006c08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	f103 0301 	add.w	r3, r3, #1
 8006c14:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c18:	f240 0338 	movw	r3, #56	; 0x38
 8006c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	e031      	b.n	8006c88 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8006c24:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8006c28:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006c32:	68ba      	ldr	r2, [r7, #8]
 8006c34:	fb02 f303 	mul.w	r3, r2, r3
 8006c38:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c42:	f240 0338 	movw	r3, #56	; 0x38
 8006c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c4a:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8006c4c:	f240 0338 	movw	r3, #56	; 0x38
 8006c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006c5a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	f103 0301 	add.w	r3, r3, #1
 8006c66:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c6a:	f240 0338 	movw	r3, #56	; 0x38
 8006c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c72:	601a      	str	r2, [r3, #0]
 8006c74:	e008      	b.n	8006c88 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8006c76:	f240 0338 	movw	r3, #56	; 0x38
 8006c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006c7e:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8006c82:	f2c0 126e 	movt	r2, #366	; 0x16e
 8006c86:	601a      	str	r2, [r3, #0]
}


}
 8006c88:	f107 0714 	add.w	r7, r7, #20
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bc80      	pop	{r7}
 8006c90:	4770      	bx	lr
 8006c92:	bf00      	nop

08006c94 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8006c9a:	f003 fc13 	bl	800a4c4 <AllowPLLInitByStartup>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 8255 	beq.w	8007150 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8006ca6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006caa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	f04f 0302 	mov.w	r3, #2
 8006cb4:	f2c0 0301 	movt	r3, #1
 8006cb8:	4013      	ands	r3, r2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00d      	beq.n	8006cda <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8006cbe:	f244 7310 	movw	r3, #18192	; 0x4710
 8006cc2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cc6:	f244 7210 	movw	r2, #18192	; 0x4710
 8006cca:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006cce:	6852      	ldr	r2, [r2, #4]
 8006cd0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006cd4:	f022 0202 	bic.w	r2, r2, #2
 8006cd8:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8006cda:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006cde:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d072      	beq.n	8006dd2 <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8006cec:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006cf0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006cf4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006cf8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006cfc:	6852      	ldr	r2, [r2, #4]
 8006cfe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8006d02:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8006d04:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006d08:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d0c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006d10:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d14:	6852      	ldr	r2, [r2, #4]
 8006d16:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006d1a:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8006d1c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d20:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d24:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d28:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d2c:	68d2      	ldr	r2, [r2, #12]
 8006d2e:	f022 0201 	bic.w	r2, r2, #1
 8006d32:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8006d34:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d38:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d3c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d40:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d44:	6852      	ldr	r2, [r2, #4]
 8006d46:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006d4a:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006d4c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006d50:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006d54:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8006d58:	f2c0 024c 	movt	r2, #76	; 0x4c
 8006d5c:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006d5e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006d62:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006d66:	f04f 0200 	mov.w	r2, #0
 8006d6a:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006d6c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006d70:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006d74:	f04f 0205 	mov.w	r2, #5
 8006d78:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8006d7a:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006d88:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006d8c:	d008      	beq.n	8006da0 <SystemClockSetup+0x10c>
 8006d8e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006d92:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	f240 13f3 	movw	r3, #499	; 0x1f3
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d8ec      	bhi.n	8006d7a <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006da0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006da4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006da8:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006dac:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006db0:	6812      	ldr	r2, [r2, #0]
 8006db2:	f022 0201 	bic.w	r2, r2, #1
 8006db6:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8006db8:	f244 7310 	movw	r3, #18192	; 0x4710
 8006dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006dc6:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006dca:	d002      	beq.n	8006dd2 <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8006dcc:	f04f 0300 	mov.w	r3, #0
 8006dd0:	e1c0      	b.n	8007154 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8006dd2:	f244 7310 	movw	r3, #18192	; 0x4710
 8006dd6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0304 	and.w	r3, r3, #4
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f040 81b5 	bne.w	8007150 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 8006de6:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006dea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00b      	beq.n	8006e10 <SystemClockSetup+0x17c>
 8006df8:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006dfc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e00:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006e04:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e08:	68d2      	ldr	r2, [r2, #12]
 8006e0a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006e0e:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8006e10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8006e14:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8006e18:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8006e1a:	687a      	ldr	r2, [r7, #4]
 8006e1c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8006e20:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006e24:	fba3 1302 	umull	r1, r3, r3, r2
 8006e28:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006e2c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e30:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006e32:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e3a:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e42:	6852      	ldr	r2, [r2, #4]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8006e4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e52:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e5a:	6852      	ldr	r2, [r2, #4]
 8006e5c:	f042 0210 	orr.w	r2, r2, #16
 8006e60:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8006e62:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e66:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8006e70:	f644 7301 	movw	r3, #20225	; 0x4f01
 8006e74:	f2c0 1300 	movt	r3, #256	; 0x100
 8006e78:	430b      	orrs	r3, r1
 8006e7a:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006e7c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e80:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e84:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e88:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e8c:	6852      	ldr	r2, [r2, #4]
 8006e8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e92:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006e94:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e98:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e9c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006ea0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006ea4:	6852      	ldr	r2, [r2, #4]
 8006ea6:	f022 0210 	bic.w	r2, r2, #16
 8006eaa:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8006eac:	f244 7310 	movw	r3, #18192	; 0x4710
 8006eb0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006eb4:	f244 7210 	movw	r2, #18192	; 0x4710
 8006eb8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006ebc:	6852      	ldr	r2, [r2, #4]
 8006ebe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006ec2:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006ec4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006ec8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006ecc:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8006ed0:	f2c0 024c 	movt	r2, #76	; 0x4c
 8006ed4:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006ed6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006eda:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ee4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006ee8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006eec:	f04f 0205 	mov.w	r2, #5
 8006ef0:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 8006ef2:	bf00      	nop
 8006ef4:	f244 7310 	movw	r3, #18192	; 0x4710
 8006ef8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d108      	bne.n	8006f18 <SystemClockSetup+0x284>
 8006f06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006f0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006f0e:	689a      	ldr	r2, [r3, #8]
 8006f10:	f240 13f3 	movw	r3, #499	; 0x1f3
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d8ed      	bhi.n	8006ef4 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006f18:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006f1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006f20:	f24e 0210 	movw	r2, #57360	; 0xe010
 8006f24:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8006f28:	6812      	ldr	r2, [r2, #0]
 8006f2a:	f022 0201 	bic.w	r2, r2, #1
 8006f2e:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8006f30:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 0304 	and.w	r3, r3, #4
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d04e      	beq.n	8006fe0 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006f42:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f46:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f4a:	f244 7210 	movw	r2, #18192	; 0x4710
 8006f4e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f52:	6852      	ldr	r2, [r2, #4]
 8006f54:	f022 0201 	bic.w	r2, r2, #1
 8006f58:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8006f5a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006f5e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f62:	f04f 0200 	mov.w	r2, #0
 8006f66:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8006f68:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006f6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f70:	f04f 0200 	mov.w	r2, #0
 8006f74:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8006f76:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006f7a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f7e:	f04f 0200 	mov.w	r2, #0
 8006f82:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8006f84:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006f88:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f8c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006f90:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f94:	68d2      	ldr	r2, [r2, #12]
 8006f96:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006f9a:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006f9c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006fa0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006fa4:	f244 7210 	movw	r2, #18192	; 0x4710
 8006fa8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006fac:	6852      	ldr	r2, [r2, #4]
 8006fae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb2:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8006fb4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006fb8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006fbc:	f240 5245 	movw	r2, #1349	; 0x545
 8006fc0:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8006fc2:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006fc6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006fca:	f04f 0200 	mov.w	r2, #0
 8006fce:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fd0:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006fd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006fd8:	f04f 0205 	mov.w	r2, #5
 8006fdc:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8006fde:	e002      	b.n	8006fe6 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8006fe0:	f04f 0300 	mov.w	r3, #0
 8006fe4:	e0b6      	b.n	8007154 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8006fe6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006fea:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	2b63      	cmp	r3, #99	; 0x63
 8006ff2:	d8f8      	bhi.n	8006fe6 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8006ff4:	f24e 0310 	movw	r3, #57360	; 0xe010
 8006ff8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006ffc:	f24e 0210 	movw	r2, #57360	; 0xe010
 8007000:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8007004:	6812      	ldr	r2, [r2, #0]
 8007006:	f022 0201 	bic.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800700c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8007010:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8007014:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800701c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8007020:	f2c0 131e 	movt	r3, #286	; 0x11e
 8007024:	fba3 1302 	umull	r1, r3, r3, r2
 8007028:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800702c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007030:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8007032:	f244 7210 	movw	r2, #18192	; 0x4710
 8007036:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8007040:	f644 7301 	movw	r3, #20225	; 0x4f01
 8007044:	f2c0 1300 	movt	r3, #256	; 0x100
 8007048:	430b      	orrs	r3, r1
 800704a:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 800704c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8007050:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007054:	f640 421b 	movw	r2, #3099	; 0xc1b
 8007058:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800705a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800705e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007062:	f04f 0200 	mov.w	r2, #0
 8007066:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007068:	f24e 0310 	movw	r3, #57360	; 0xe010
 800706c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007070:	f04f 0205 	mov.w	r2, #5
 8007074:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8007076:	bf00      	nop
 8007078:	f24e 0310 	movw	r3, #57360	; 0xe010
 800707c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	2b63      	cmp	r3, #99	; 0x63
 8007084:	d8f8      	bhi.n	8007078 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8007086:	f24e 0310 	movw	r3, #57360	; 0xe010
 800708a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800708e:	f24e 0210 	movw	r2, #57360	; 0xe010
 8007092:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8007096:	6812      	ldr	r2, [r2, #0]
 8007098:	f022 0201 	bic.w	r2, r2, #1
 800709c:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800709e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80070a2:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80070a6:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80070ae:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80070b2:	f2c0 03be 	movt	r3, #190	; 0xbe
 80070b6:	fba3 1302 	umull	r1, r3, r3, r2
 80070ba:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80070be:	f103 33ff 	add.w	r3, r3, #4294967295
 80070c2:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80070c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80070c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80070d2:	f644 7301 	movw	r3, #20225	; 0x4f01
 80070d6:	f2c0 1300 	movt	r3, #256	; 0x100
 80070da:	430b      	orrs	r3, r1
 80070dc:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80070de:	f24e 0310 	movw	r3, #57360	; 0xe010
 80070e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80070e6:	f241 3223 	movw	r2, #4899	; 0x1323
 80070ea:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80070ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80070f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80070fa:	f24e 0310 	movw	r3, #57360	; 0xe010
 80070fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007102:	f04f 0205 	mov.w	r2, #5
 8007106:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8007108:	bf00      	nop
 800710a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800710e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b63      	cmp	r3, #99	; 0x63
 8007116:	d8f8      	bhi.n	800710a <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8007118:	f24e 0310 	movw	r3, #57360	; 0xe010
 800711c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8007120:	f24e 0210 	movw	r2, #57360	; 0xe010
 8007124:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8007128:	6812      	ldr	r2, [r2, #0]
 800712a:	f022 0201 	bic.w	r2, r2, #1
 800712e:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8007130:	f244 7310 	movw	r3, #18192	; 0x4710
 8007134:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007138:	f644 7201 	movw	r2, #20225	; 0x4f01
 800713c:	f2c0 1203 	movt	r2, #259	; 0x103
 8007140:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8007142:	f244 1360 	movw	r3, #16736	; 0x4160
 8007146:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800714a:	f04f 0205 	mov.w	r2, #5
 800714e:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8007150:	f04f 0301 	mov.w	r3, #1

}
 8007154:	4618      	mov	r0, r3
 8007156:	f107 0708 	add.w	r7, r7, #8
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop

08007160 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8007160:	b480      	push	{r7}
 8007162:	b085      	sub	sp, #20
 8007164:	af00      	add	r7, sp, #0
 8007166:	60f8      	str	r0, [r7, #12]
 8007168:	60b9      	str	r1, [r7, #8]
 800716a:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 800716c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007170:	4618      	mov	r0, r3
 8007172:	f107 0714 	add.w	r7, r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	bc80      	pop	{r7}
 800717a:	4770      	bx	lr

0800717c <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 800717c:	b480      	push	{r7}
 800717e:	b085      	sub	sp, #20
 8007180:	af00      	add	r7, sp, #0
 8007182:	60f8      	str	r0, [r7, #12]
 8007184:	60b9      	str	r1, [r7, #8]
 8007186:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8007188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800718c:	4618      	mov	r0, r3
 800718e:	f107 0714 	add.w	r7, r7, #20
 8007192:	46bd      	mov	sp, r7
 8007194:	bc80      	pop	{r7}
 8007196:	4770      	bx	lr

08007198 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 80071a4:	f04f 0300 	mov.w	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	f107 0714 	add.w	r7, r7, #20
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bc80      	pop	{r7}
 80071b2:	4770      	bx	lr

080071b4 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
 return -1;
 80071c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	f107 0714 	add.w	r7, r7, #20
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bc80      	pop	{r7}
 80071ce:	4770      	bx	lr

080071d0 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80071d0:	b480      	push	{r7}
 80071d2:	af00      	add	r7, sp, #0
 return -1;
 80071d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80071d8:	4618      	mov	r0, r3
 80071da:	46bd      	mov	sp, r7
 80071dc:	bc80      	pop	{r7}
 80071de:	4770      	bx	lr

080071e0 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d002      	beq.n	80071f6 <_fstat+0x16>
  return -1;
 80071f0:	f04f 33ff 	mov.w	r3, #4294967295
 80071f4:	e001      	b.n	80071fa <_fstat+0x1a>
 else
  return -2;
 80071f6:	f06f 0301 	mvn.w	r3, #1
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	f107 070c 	add.w	r7, r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	bc80      	pop	{r7}
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop

08007208 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
 if (old == new)
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	429a      	cmp	r2, r3
 8007218:	d102      	bne.n	8007220 <_link+0x18>
  return -1;
 800721a:	f04f 33ff 	mov.w	r3, #4294967295
 800721e:	e001      	b.n	8007224 <_link+0x1c>
 else
  return -2;
 8007220:	f06f 0301 	mvn.w	r3, #1
}
 8007224:	4618      	mov	r0, r3
 8007226:	f107 070c 	add.w	r7, r7, #12
 800722a:	46bd      	mov	sp, r7
 800722c:	bc80      	pop	{r7}
 800722e:	4770      	bx	lr

08007230 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 return -1;
 8007238:	f04f 33ff 	mov.w	r3, #4294967295
}
 800723c:	4618      	mov	r0, r3
 800723e:	f107 070c 	add.w	r7, r7, #12
 8007242:	46bd      	mov	sp, r7
 8007244:	bc80      	pop	{r7}
 8007246:	4770      	bx	lr

08007248 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8007250:	f64d 73e4 	movw	r3, #57316	; 0xdfe4
 8007254:	f2c0 0300 	movt	r3, #0
 8007258:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 800725a:	f640 13e0 	movw	r3, #2528	; 0x9e0
 800725e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d114      	bne.n	8007292 <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8007268:	f640 13e0 	movw	r3, #2528	; 0x9e0
 800726c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007270:	f242 021c 	movw	r2, #8220	; 0x201c
 8007274:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007278:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 800727a:	f640 13e0 	movw	r3, #2528	; 0x9e0
 800727e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	18d2      	adds	r2, r2, r3
 8007288:	f640 13e4 	movw	r3, #2532	; 0x9e4
 800728c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007290:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8007292:	f640 13e0 	movw	r3, #2528	; 0x9e0
 8007296:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800729e:	f640 13e0 	movw	r3, #2528	; 0x9e0
 80072a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	461a      	mov	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	18d3      	adds	r3, r2, r3
 80072ae:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 80072b2:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 80072b6:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 80072b8:	f640 13e4 	movw	r3, #2532	; 0x9e4
 80072bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d302      	bcc.n	80072ce <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80072c8:	f04f 0300 	mov.w	r3, #0
 80072cc:	e006      	b.n	80072dc <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80072ce:	f640 13e0 	movw	r3, #2528	; 0x9e0
 80072d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80072da:	693b      	ldr	r3, [r7, #16]
 }
}
 80072dc:	4618      	mov	r0, r3
 80072de:	f107 071c 	add.w	r7, r7, #28
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bc80      	pop	{r7}
 80072e6:	4770      	bx	lr

080072e8 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 return -1;
 80072f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	f107 070c 	add.w	r7, r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bc80      	pop	{r7}
 80072fe:	4770      	bx	lr

08007300 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 return -1;
 8007308:	f04f 33ff 	mov.w	r3, #4294967295
}
 800730c:	4618      	mov	r0, r3
 800730e:	f107 070c 	add.w	r7, r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	bc80      	pop	{r7}
 8007316:	4770      	bx	lr

08007318 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8007322:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007326:	4618      	mov	r0, r3
 8007328:	f107 070c 	add.w	r7, r7, #12
 800732c:	46bd      	mov	sp, r7
 800732e:	bc80      	pop	{r7}
 8007330:	4770      	bx	lr
 8007332:	bf00      	nop

08007334 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8007334:	b480      	push	{r7}
 8007336:	af00      	add	r7, sp, #0
 return -1;
 8007338:	f04f 33ff 	mov.w	r3, #4294967295
}
 800733c:	4618      	mov	r0, r3
 800733e:	46bd      	mov	sp, r7
 8007340:	bc80      	pop	{r7}
 8007342:	4770      	bx	lr

08007344 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8007344:	b480      	push	{r7}
 8007346:	af00      	add	r7, sp, #0
 return -1;
 8007348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800734c:	4618      	mov	r0, r3
 800734e:	46bd      	mov	sp, r7
 8007350:	bc80      	pop	{r7}
 8007352:	4770      	bx	lr

08007354 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 800735c:	e7fe      	b.n	800735c <_exit+0x8>
 800735e:	bf00      	nop

08007360 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8007360:	b480      	push	{r7}
 8007362:	af00      	add	r7, sp, #0
 8007364:	46bd      	mov	sp, r7
 8007366:	bc80      	pop	{r7}
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop

0800736c <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8007374:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007378:	4618      	mov	r0, r3
 800737a:	f107 070c 	add.w	r7, r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	bc80      	pop	{r7}
 8007382:	4770      	bx	lr

08007384 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 8007384:	b480      	push	{r7}
 8007386:	b085      	sub	sp, #20
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	f023 0202 	bic.w	r2, r3, #2
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f043 0203 	orr.w	r2, r3, #3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	691b      	ldr	r3, [r3, #16]
 80073ae:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	691a      	ldr	r2, [r3, #16]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073be:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80073c2:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80073c6:	431a      	orrs	r2, r3
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80073d6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80073da:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073e2:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80073e6:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 80073ea:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f0:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80073fc:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80073fe:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 8007400:	431a      	orrs	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800740a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	8b9b      	ldrh	r3, [r3, #28]
 800741a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 800741e:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	8b9b      	ldrh	r3, [r3, #28]
 8007426:	ea4f 6303 	mov.w	r3, r3, lsl #24
 800742a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 800742e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8007430:	431a      	orrs	r2, r3
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743a:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	7d5b      	ldrb	r3, [r3, #21]
 800744a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800744e:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007456:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800745a:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 800745e:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8007460:	4313      	orrs	r3, r2
 8007462:	f043 0201 	orr.w	r2, r3, #1
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007470:	2b00      	cmp	r3, #0
 8007472:	d005      	beq.n	8007480 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007478:	f043 0220 	orr.w	r2, r3, #32
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007486:	2b00      	cmp	r3, #0
 8007488:	d005      	beq.n	8007496 <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800748e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800749c:	2b00      	cmp	r3, #0
 800749e:	d005      	beq.n	80074ac <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074a4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	7f9b      	ldrb	r3, [r3, #30]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00e      	beq.n	80074d2 <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80074c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 80074c4:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80074c8:	431a      	orrs	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80074d0:	e005      	b.n	80074de <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074d6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	7fdb      	ldrb	r3, [r3, #31]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00f      	beq.n	8007506 <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80074f2:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80074f6:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80074fa:	4313      	orrs	r3, r2
 80074fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	7d9b      	ldrb	r3, [r3, #22]
 800750e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007512:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8007516:	4313      	orrs	r3, r2
 8007518:	f043 0202 	orr.w	r2, r3, #2
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 8007520:	f107 0714 	add.w	r7, r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	bc80      	pop	{r7}
 8007528:	4770      	bx	lr
 800752a:	bf00      	nop

0800752c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	6852      	ldr	r2, [r2, #4]
 800753c:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 8007542:	f04f 0001 	mov.w	r0, #1
 8007546:	fa00 f202 	lsl.w	r2, r0, r2
 800754a:	430a      	orrs	r2, r1
 800754c:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	7a1b      	ldrb	r3, [r3, #8]
 8007552:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2b03      	cmp	r3, #3
 8007558:	d810      	bhi.n	800757c <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	687a      	ldr	r2, [r7, #4]
 8007560:	6852      	ldr	r2, [r2, #4]
 8007562:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8007564:	68fa      	ldr	r2, [r7, #12]
 8007566:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800756a:	f102 0203 	add.w	r2, r2, #3
 800756e:	f04f 0018 	mov.w	r0, #24
 8007572:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8007576:	430a      	orrs	r2, r1
 8007578:	611a      	str	r2, [r3, #16]
 800757a:	e04f      	b.n	800761c <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	2b03      	cmp	r3, #3
 8007580:	d917      	bls.n	80075b2 <UART001_lConfigTXPin+0x86>
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2b07      	cmp	r3, #7
 8007586:	d814      	bhi.n	80075b2 <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f1a3 0304 	sub.w	r3, r3, #4
 800758e:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	6852      	ldr	r2, [r2, #4]
 8007598:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800759a:	68fa      	ldr	r2, [r7, #12]
 800759c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80075a0:	f102 0203 	add.w	r2, r2, #3
 80075a4:	f04f 0018 	mov.w	r0, #24
 80075a8:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 80075ac:	430a      	orrs	r2, r1
 80075ae:	615a      	str	r2, [r3, #20]
 80075b0:	e034      	b.n	800761c <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2b07      	cmp	r3, #7
 80075b6:	d917      	bls.n	80075e8 <UART001_lConfigTXPin+0xbc>
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2b0b      	cmp	r3, #11
 80075bc:	d814      	bhi.n	80075e8 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f1a3 0308 	sub.w	r3, r3, #8
 80075c4:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	6852      	ldr	r2, [r2, #4]
 80075ce:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80075d6:	f102 0203 	add.w	r2, r2, #3
 80075da:	f04f 0018 	mov.w	r0, #24
 80075de:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80075e2:	430a      	orrs	r2, r1
 80075e4:	619a      	str	r2, [r3, #24]
 80075e6:	e019      	b.n	800761c <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2b0b      	cmp	r3, #11
 80075ec:	d916      	bls.n	800761c <UART001_lConfigTXPin+0xf0>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b0f      	cmp	r3, #15
 80075f2:	d813      	bhi.n	800761c <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f1a3 030c 	sub.w	r3, r3, #12
 80075fa:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	6852      	ldr	r2, [r2, #4]
 8007604:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 800760c:	f102 0203 	add.w	r2, r2, #3
 8007610:	f04f 0018 	mov.w	r0, #24
 8007614:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 8007618:	430a      	orrs	r2, r1
 800761a:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 800761c:	f107 0714 	add.w	r7, r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop

08007628 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8007628:	b480      	push	{r7}
 800762a:	b085      	sub	sp, #20
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8007630:	edd7 7a01 	vldr	s15, [r7, #4]
 8007634:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763c:	d506      	bpl.n	800764c <UART001_labsRealType+0x24>
		return_value = -Number;
 800763e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007642:	eef1 7a67 	vneg.f32	s15, s15
 8007646:	edc7 7a03 	vstr	s15, [r7, #12]
 800764a:	e001      	b.n	8007650 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8007650:	68fb      	ldr	r3, [r7, #12]
}
 8007652:	4618      	mov	r0, r3
 8007654:	f107 0714 	add.w	r7, r7, #20
 8007658:	46bd      	mov	sp, r7
 800765a:	bc80      	pop	{r7}
 800765c:	4770      	bx	lr
 800765e:	bf00      	nop

08007660 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	ed2d 8b02 	vpush	{d8}
 8007666:	b0ae      	sub	sp, #184	; 0xb8
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8007670:	f04f 0300 	mov.w	r3, #0
 8007674:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8007678:	f04f 0300 	mov.w	r3, #0
 800767c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8007686:	f04f 0300 	mov.w	r3, #0
 800768a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 800768e:	f04f 0300 	mov.w	r3, #0
 8007692:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8007696:	f04f 0300 	mov.w	r3, #0
 800769a:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 800769c:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 80076a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 80076a4:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80076a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80076ac:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80076b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80076b8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 80076bc:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80076c0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80076c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80076c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076cc:	dd12      	ble.n	80076f4 <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 80076ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 80076d6:	f04f 0301 	mov.w	r3, #1
 80076da:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 80076de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80076e2:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 80076e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80076e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 80076ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80076ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80076f2:	e007      	b.n	8007704 <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 80076f4:	f04f 0300 	mov.w	r3, #0
 80076f8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 80076fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007700:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8007704:	f04f 0300 	mov.w	r3, #0
 8007708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 800770c:	f04f 0300 	mov.w	r3, #0
 8007710:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8007714:	f04f 0300 	mov.w	r3, #0
 8007718:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 800771c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007720:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8007722:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007726:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8007728:	f04f 0301 	mov.w	r3, #1
 800772c:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 800772e:	f04f 0300 	mov.w	r3, #0
 8007732:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8007734:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007738:	f103 0301 	add.w	r3, r3, #1
 800773c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8007740:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007744:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8007746:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800774a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 800774e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 800775a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800775e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007762:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007766:	18cb      	adds	r3, r1, r3
 8007768:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800776c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007770:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007774:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007778:	18cb      	adds	r3, r1, r3
 800777a:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 800777e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007782:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007786:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800778a:	18d3      	adds	r3, r2, r3
 800778c:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8007790:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007794:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007798:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800779c:	18cb      	adds	r3, r1, r3
 800779e:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 80077a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077aa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80077ae:	18d3      	adds	r3, r2, r3
 80077b0:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80077b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077bc:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80077c0:	18cb      	adds	r3, r1, r3
 80077c2:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80077c6:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 80077ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077d2:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80077d6:	18cb      	adds	r3, r1, r3
 80077d8:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 80077dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077e4:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80077e8:	18d3      	adds	r3, r2, r3
 80077ea:	f853 2c68 	ldr.w	r2, [r3, #-104]
 80077ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80077f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80077f6:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80077fa:	18cb      	adds	r3, r1, r3
 80077fc:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8007800:	fbb2 f1f3 	udiv	r1, r2, r3
 8007804:	fb03 f301 	mul.w	r3, r3, r1
 8007808:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 800780a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800780e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007812:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007816:	18cb      	adds	r3, r1, r3
 8007818:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 800781c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007820:	2b01      	cmp	r3, #1
 8007822:	d105      	bne.n	8007830 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8007828:	f04f 0301 	mov.w	r3, #1
 800782c:	627b      	str	r3, [r7, #36]	; 0x24
 800782e:	e04b      	b.n	80078c8 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8007830:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007834:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007838:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800783c:	18d3      	adds	r3, r2, r3
 800783e:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8007842:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007846:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800784a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800784e:	18cb      	adds	r3, r1, r3
 8007850:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8007854:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8007858:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800785a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800785e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007862:	18cb      	adds	r3, r1, r3
 8007864:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8007868:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 800786a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800786e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007872:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007876:	18cb      	adds	r3, r1, r3
 8007878:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 800787c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007880:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007884:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8007888:	18d3      	adds	r3, r2, r3
 800788a:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 800788e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007892:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007896:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800789a:	18cb      	adds	r3, r1, r3
 800789c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 80078a0:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 80078a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80078a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078aa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80078ae:	18cb      	adds	r3, r1, r3
 80078b0:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 80078b4:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 80078b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078be:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80078c2:	18cb      	adds	r3, r1, r3
 80078c4:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 80078c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80078cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078d0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80078d4:	18d3      	adds	r3, r2, r3
 80078d6:	f853 2c98 	ldr.w	r2, [r3, #-152]
 80078da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80078de:	429a      	cmp	r2, r3
 80078e0:	f240 80df 	bls.w	8007aa2 <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 80078e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078ec:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80078f0:	18cb      	adds	r3, r1, r3
 80078f2:	f853 3c88 	ldr.w	r3, [r3, #-136]
 80078f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 80078fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007902:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8007906:	18d3      	adds	r3, r2, r3
 8007908:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800790c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8007910:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007912:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007916:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800791a:	18cb      	adds	r3, r1, r3
 800791c:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8007920:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8007924:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8007926:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800792a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800792e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007932:	18cb      	adds	r3, r1, r3
 8007934:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8007938:	fbb2 f3f3 	udiv	r3, r2, r3
 800793c:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 800793e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007942:	f103 33ff 	add.w	r3, r3, #4294967295
 8007946:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800794a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800794e:	18d3      	adds	r3, r2, r3
 8007950:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8007954:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007956:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 800795a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800795e:	f1a3 0302 	sub.w	r3, r3, #2
 8007962:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007966:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800796a:	18cb      	adds	r3, r1, r3
 800796c:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8007970:	18d3      	adds	r3, r2, r3
 8007972:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8007976:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800797a:	f103 33ff 	add.w	r3, r3, #4294967295
 800797e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007982:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8007986:	18d3      	adds	r3, r2, r3
 8007988:	f853 3c98 	ldr.w	r3, [r3, #-152]
 800798c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800798e:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8007992:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007994:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007998:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 800799c:	18cb      	adds	r3, r1, r3
 800799e:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 80079a2:	18d3      	adds	r3, r2, r3
 80079a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 80079a8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d013      	beq.n	80079d8 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 80079b0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079b4:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 80079b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 80079be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80079c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 80079c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079c8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 80079ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80079ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 80079d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80079d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 80079d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d003      	beq.n	80079e8 <UART001_lConfigureBaudRate+0x388>
 80079e0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d108      	bne.n	80079fa <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 80079e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 80079f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80079f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80079f8:	e04e      	b.n	8007a98 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 80079fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d003      	beq.n	8007a0a <UART001_lConfigureBaudRate+0x3aa>
 8007a02:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d108      	bne.n	8007a1c <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8007a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8007a12:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a1a:	e03d      	b.n	8007a98 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8007a1c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8007a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007a24:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8007a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2c:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8007a30:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8007a34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007a38:	ee17 0a90 	vmov	r0, s15
 8007a3c:	f7ff fdf4 	bl	8007628 <UART001_labsRealType>
 8007a40:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8007a44:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8007a48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007a4c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8007a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a54:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8007a58:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8007a5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007a60:	ee17 0a90 	vmov	r0, s15
 8007a64:	f7ff fde0 	bl	8007628 <UART001_labsRealType>
 8007a68:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8007a6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8007a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a74:	dd08      	ble.n	8007a88 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8007a76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8007a7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007a82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a86:	e007      	b.n	8007a98 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8007a88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8007a90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8007a98:	f04f 0305 	mov.w	r3, #5
 8007a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007aa0:	e032      	b.n	8007b08 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8007aa2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007aaa:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8007aae:	18d3      	adds	r3, r2, r3
 8007ab0:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d127      	bne.n	8007b08 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8007ab8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007abc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007ac0:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8007ac4:	18cb      	adds	r3, r1, r3
 8007ac6:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8007aca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8007ace:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007ad2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007ad6:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8007ada:	18d3      	adds	r3, r2, r3
 8007adc:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8007ae0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8007ae4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d009      	beq.n	8007b00 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8007aec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007af0:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8007af2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007af6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8007afa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007afc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8007b00:	f04f 0305 	mov.w	r3, #5
 8007b04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8007b08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007b0c:	2b05      	cmp	r3, #5
 8007b0e:	f47f ae11 	bne.w	8007734 <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8007b12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b16:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d903      	bls.n	8007b26 <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8007b1e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8007b22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b2c:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8007b2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007b32:	f103 32ff 	add.w	r2, r3, #4294967295
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	601a      	str	r2, [r3, #0]
}
 8007b3a:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	ecbd 8b02 	vpop	{d8}
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop

08007b48 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8007b4e:	f04f 0080 	mov.w	r0, #128	; 0x80
 8007b52:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8007b56:	f000 ff2f 	bl	80089b8 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8007b5a:	f04f 0300 	mov.w	r3, #0
 8007b5e:	607b      	str	r3, [r7, #4]
 8007b60:	e021      	b.n	8007ba6 <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8007b62:	f240 033c 	movw	r3, #60	; 0x3c
 8007b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b70:	7d1b      	ldrb	r3, [r3, #20]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d109      	bne.n	8007b8a <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8007b76:	f240 033c 	movw	r3, #60	; 0x3c
 8007b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b84:	4618      	mov	r0, r3
 8007b86:	f7ff fcd1 	bl	800752c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8007b8a:	f240 033c 	movw	r3, #60	; 0x3c
 8007b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fbf3 	bl	8007384 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f103 0301 	add.w	r3, r3, #1
 8007ba4:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d0da      	beq.n	8007b62 <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8007bac:	f107 0708 	add.w	r7, r7, #8
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8007bbc:	f107 070c 	add.w	r7, r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bc80      	pop	{r7}
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop

08007bc8 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b08a      	sub	sp, #40	; 0x28
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	71fa      	strb	r2, [r7, #7]
 8007bd4:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8007bd6:	f04f 0300 	mov.w	r3, #0
 8007bda:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8007bdc:	f04f 0300 	mov.w	r3, #0
 8007be0:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8007be8:	f04f 0305 	mov.w	r3, #5
 8007bec:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8007bf2:	f003 0301 	and.w	r3, r3, #1
 8007bf6:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8007bf8:	6a3b      	ldr	r3, [r7, #32]
 8007bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bfc:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8007c00:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8007c04:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d15b      	bne.n	8007cc8 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c14:	f023 0202 	bic.w	r2, r3, #2
 8007c18:	6a3b      	ldr	r3, [r7, #32]
 8007c1a:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8007c1c:	f107 0214 	add.w	r2, r7, #20
 8007c20:	f107 0310 	add.w	r3, r7, #16
 8007c24:	68b8      	ldr	r0, [r7, #8]
 8007c26:	4611      	mov	r1, r2
 8007c28:	461a      	mov	r2, r3
 8007c2a:	f7ff fd19 	bl	8007660 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8007c2e:	6a3b      	ldr	r3, [r7, #32]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007c36:	f023 0303 	bic.w	r3, r3, #3
 8007c3a:	6a3a      	ldr	r2, [r7, #32]
 8007c3c:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	691a      	ldr	r2, [r3, #16]
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8007c48:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8007c4c:	431a      	orrs	r2, r3
 8007c4e:	6a3b      	ldr	r3, [r7, #32]
 8007c50:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	695b      	ldr	r3, [r3, #20]
 8007c56:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8007c5a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8007c5e:	6a3a      	ldr	r2, [r7, #32]
 8007c60:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8007c62:	6a3b      	ldr	r3, [r7, #32]
 8007c64:	695a      	ldr	r2, [r3, #20]
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8007c6c:	f04f 0300 	mov.w	r3, #0
 8007c70:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8007c74:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 8007c76:	431a      	orrs	r2, r3
 8007c78:	6a3b      	ldr	r3, [r7, #32]
 8007c7a:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c80:	f023 0202 	bic.w	r2, r3, #2
 8007c84:	6a3b      	ldr	r3, [r7, #32]
 8007c86:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8007c88:	6a3b      	ldr	r3, [r7, #32]
 8007c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8007c8c:	79bb      	ldrb	r3, [r7, #6]
 8007c8e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007c92:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 8007c96:	431a      	orrs	r2, r3
 8007c98:	6a3b      	ldr	r3, [r7, #32]
 8007c9a:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8007ca8:	6a3b      	ldr	r3, [r7, #32]
 8007caa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8007cac:	79fb      	ldrb	r3, [r7, #7]
 8007cae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007cb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	f043 0202 	orr.w	r2, r3, #2
 8007cbc:	6a3b      	ldr	r3, [r7, #32]
 8007cbe:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8007cc0:	f04f 0300 	mov.w	r3, #0
 8007cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8007cc6:	e002      	b.n	8007cce <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 8007cc8:	f04f 0303 	mov.w	r3, #3
 8007ccc:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 8007cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop

08007cdc <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	60f8      	str	r0, [r7, #12]
 8007ce4:	60b9      	str	r1, [r7, #8]
 8007ce6:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8007ce8:	f04f 0300 	mov.w	r3, #0
 8007cec:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	7fdb      	ldrb	r3, [r3, #31]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d01f      	beq.n	8007d3c <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8007cfc:	e011      	b.n	8007d22 <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007d04:	b29a      	uxth	r2, r3
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	801a      	strh	r2, [r3, #0]
		Count--;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d10:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f103 0301 	add.w	r3, r3, #1
 8007d18:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	f103 0302 	add.w	r3, r3, #2
 8007d20:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007d28:	f003 0308 	and.w	r3, r3, #8
 8007d2c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d10c      	bne.n	8007d4e <UART001_ReadDataMultiple+0x72>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1e1      	bne.n	8007cfe <UART001_ReadDataMultiple+0x22>
 8007d3a:	e008      	b.n	8007d4e <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f103 0301 	add.w	r3, r3, #1
 8007d4c:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8007d4e:	697b      	ldr	r3, [r7, #20]
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	f107 071c 	add.w	r7, r7, #28
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bc80      	pop	{r7}
 8007d5a:	4770      	bx	lr

08007d5c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8007d5c:	b480      	push	{r7}
 8007d5e:	b087      	sub	sp, #28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	60b9      	str	r1, [r7, #8]
 8007d66:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8007d68:	f04f 0300 	mov.w	r3, #0
 8007d6c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	7fdb      	ldrb	r3, [r3, #31]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01f      	beq.n	8007dbc <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8007d7c:	e011      	b.n	8007da2 <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8007d84:	b2da      	uxtb	r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	701a      	strb	r2, [r3, #0]
		Count--;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d90:	607b      	str	r3, [r7, #4]
		ReadCount++;
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	f103 0301 	add.w	r3, r3, #1
 8007d98:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	f103 0301 	add.w	r3, r3, #1
 8007da0:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007da8:	f003 0308 	and.w	r3, r3, #8
 8007dac:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10c      	bne.n	8007dce <UART001_ReadDataBytes+0x72>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d1e1      	bne.n	8007d7e <UART001_ReadDataBytes+0x22>
 8007dba:	e008      	b.n	8007dce <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dc0:	b2da      	uxtb	r2, r3
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f103 0301 	add.w	r3, r3, #1
 8007dcc:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 8007dce:	697b      	ldr	r3, [r7, #20]
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	f107 071c 	add.w	r7, r7, #28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bc80      	pop	{r7}
 8007dda:	4770      	bx	lr

08007ddc <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b087      	sub	sp, #28
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8007de8:	f04f 0300 	mov.w	r3, #0
 8007dec:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	7f9b      	ldrb	r3, [r3, #30]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d01f      	beq.n	8007e3c <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8007dfc:	e011      	b.n	8007e22 <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	881b      	ldrh	r3, [r3, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	693b      	ldr	r3, [r7, #16]
 8007e06:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007e10:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f103 0301 	add.w	r3, r3, #1
 8007e18:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	f103 0302 	add.w	r3, r3, #2
 8007e20:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007e28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007e2c:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d113      	bne.n	8007e5c <UART001_WriteDataMultiple+0x80>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d1e1      	bne.n	8007dfe <UART001_WriteDataMultiple+0x22>
 8007e3a:	e00f      	b.n	8007e5c <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d109      	bne.n	8007e5c <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	881b      	ldrh	r3, [r3, #0]
 8007e4c:	461a      	mov	r2, r3
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	f103 0301 	add.w	r3, r3, #1
 8007e5a:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8007e5c:	697b      	ldr	r3, [r7, #20]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f107 071c 	add.w	r7, r7, #28
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bc80      	pop	{r7}
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop

08007e6c <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	7f9b      	ldrb	r3, [r3, #30]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d01f      	beq.n	8007ecc <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8007e8c:	e011      	b.n	8007eb2 <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ea0:	607b      	str	r3, [r7, #4]
		WriteCount++;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f103 0301 	add.w	r3, r3, #1
 8007ea8:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f103 0301 	add.w	r3, r3, #1
 8007eb0:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ebc:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d113      	bne.n	8007eec <UART001_WriteDataBytes+0x80>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1e1      	bne.n	8007e8e <UART001_WriteDataBytes+0x22>
 8007eca:	e00f      	b.n	8007eec <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d109      	bne.n	8007eec <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	461a      	mov	r2, r3
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f103 0301 	add.w	r3, r3, #1
 8007eea:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8007eec:	697b      	ldr	r3, [r7, #20]
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f107 071c 	add.w	r7, r7, #28
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bc80      	pop	{r7}
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop

08007efc <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	460b      	mov	r3, r1
 8007f06:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 8007f08:	f04f 0301 	mov.w	r3, #1
 8007f0c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 8007f0e:	f04f 0300 	mov.w	r3, #0
 8007f12:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8007f1a:	78fb      	ldrb	r3, [r7, #3]
 8007f1c:	2b0f      	cmp	r3, #15
 8007f1e:	d80b      	bhi.n	8007f38 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f24:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8007f26:	78fb      	ldrb	r3, [r7, #3]
 8007f28:	f04f 0201 	mov.w	r2, #1
 8007f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f30:	693a      	ldr	r2, [r7, #16]
 8007f32:	4013      	ands	r3, r2
 8007f34:	613b      	str	r3, [r7, #16]
 8007f36:	e01f      	b.n	8007f78 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8007f38:	78fb      	ldrb	r3, [r7, #3]
 8007f3a:	2b12      	cmp	r3, #18
 8007f3c:	d80e      	bhi.n	8007f5c <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007f44:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 8007f46:	78fb      	ldrb	r3, [r7, #3]
 8007f48:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8007f4c:	f04f 0201 	mov.w	r2, #1
 8007f50:	fa02 f303 	lsl.w	r3, r2, r3
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	4013      	ands	r3, r2
 8007f58:	613b      	str	r3, [r7, #16]
 8007f5a:	e00d      	b.n	8007f78 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8007f62:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 8007f64:	78fb      	ldrb	r3, [r7, #3]
 8007f66:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8007f6a:	f04f 0201 	mov.w	r2, #1
 8007f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	4013      	ands	r3, r2
 8007f76:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8007f7e:	f04f 0302 	mov.w	r3, #2
 8007f82:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8007f84:	697b      	ldr	r3, [r7, #20]
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	f107 071c 	add.w	r7, r7, #28
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bc80      	pop	{r7}
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop

08007f94 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 8007fa6:	78fb      	ldrb	r3, [r7, #3]
 8007fa8:	2b0f      	cmp	r3, #15
 8007faa:	d80a      	bhi.n	8007fc2 <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007fb0:	78fb      	ldrb	r3, [r7, #3]
 8007fb2:	f04f 0101 	mov.w	r1, #1
 8007fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8007fba:	431a      	orrs	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	64da      	str	r2, [r3, #76]	; 0x4c
 8007fc0:	e01f      	b.n	8008002 <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8007fc2:	78fb      	ldrb	r3, [r7, #3]
 8007fc4:	2b12      	cmp	r3, #18
 8007fc6:	d80e      	bhi.n	8007fe6 <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007fd4:	f04f 0101 	mov.w	r1, #1
 8007fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fdc:	431a      	orrs	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 8007fe4:	e00d      	b.n	8008002 <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 8007fec:	78fb      	ldrb	r3, [r7, #3]
 8007fee:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 8007ff2:	f04f 0101 	mov.w	r1, #1
 8007ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8007ffa:	431a      	orrs	r2, r3
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 8008002:	f107 0714 	add.w	r7, r7, #20
 8008006:	46bd      	mov	sp, r7
 8008008:	bc80      	pop	{r7}
 800800a:	4770      	bx	lr

0800800c <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800800c:	b480      	push	{r7}
 800800e:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8008010:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008014:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800801e:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8008022:	4618      	mov	r0, r3
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr
 800802a:	bf00      	nop

0800802c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	4603      	mov	r3, r0
 8008034:	6039      	str	r1, [r7, #0]
 8008036:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8008038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800803c:	2b00      	cmp	r3, #0
 800803e:	da10      	bge.n	8008062 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8008040:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008044:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008048:	79fa      	ldrb	r2, [r7, #7]
 800804a:	f002 020f 	and.w	r2, r2, #15
 800804e:	f1a2 0104 	sub.w	r1, r2, #4
 8008052:	683a      	ldr	r2, [r7, #0]
 8008054:	b2d2      	uxtb	r2, r2
 8008056:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800805a:	b2d2      	uxtb	r2, r2
 800805c:	185b      	adds	r3, r3, r1
 800805e:	761a      	strb	r2, [r3, #24]
 8008060:	e00d      	b.n	800807e <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8008062:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008066:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800806a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800806e:	683a      	ldr	r2, [r7, #0]
 8008070:	b2d2      	uxtb	r2, r2
 8008072:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008076:	b2d2      	uxtb	r2, r2
 8008078:	185b      	adds	r3, r3, r1
 800807a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800807e:	f107 070c 	add.w	r7, r7, #12
 8008082:	46bd      	mov	sp, r7
 8008084:	bc80      	pop	{r7}
 8008086:	4770      	bx	lr

08008088 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008088:	b480      	push	{r7}
 800808a:	b089      	sub	sp, #36	; 0x24
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f003 0307 	and.w	r3, r3, #7
 800809a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f1c3 0307 	rsb	r3, r3, #7
 80080a2:	2b06      	cmp	r3, #6
 80080a4:	bf28      	it	cs
 80080a6:	2306      	movcs	r3, #6
 80080a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	f103 0306 	add.w	r3, r3, #6
 80080b0:	2b06      	cmp	r3, #6
 80080b2:	d903      	bls.n	80080bc <NVIC_EncodePriority+0x34>
 80080b4:	69fb      	ldr	r3, [r7, #28]
 80080b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80080ba:	e001      	b.n	80080c0 <NVIC_EncodePriority+0x38>
 80080bc:	f04f 0300 	mov.w	r3, #0
 80080c0:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	f04f 0201 	mov.w	r2, #1
 80080c8:	fa02 f303 	lsl.w	r3, r2, r3
 80080cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80080d0:	461a      	mov	r2, r3
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	401a      	ands	r2, r3
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	f04f 0101 	mov.w	r1, #1
 80080e2:	fa01 f303 	lsl.w	r3, r1, r3
 80080e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80080ea:	4619      	mov	r1, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80080f0:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bc80      	pop	{r7}
 80080fc:	4770      	bx	lr
 80080fe:	bf00      	nop

08008100 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f103 32ff 	add.w	r2, r3, #4294967295
 800810e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8008112:	429a      	cmp	r2, r3
 8008114:	d902      	bls.n	800811c <SysTick_Config+0x1c>
 8008116:	f04f 0301 	mov.w	r3, #1
 800811a:	e01d      	b.n	8008158 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800811c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008120:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	f102 32ff 	add.w	r2, r2, #4294967295
 800812a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800812c:	f04f 30ff 	mov.w	r0, #4294967295
 8008130:	f04f 013f 	mov.w	r1, #63	; 0x3f
 8008134:	f7ff ff7a 	bl	800802c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8008138:	f24e 0310 	movw	r3, #57360	; 0xe010
 800813c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008140:	f04f 0200 	mov.w	r2, #0
 8008144:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008146:	f24e 0310 	movw	r3, #57360	; 0xe010
 800814a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800814e:	f04f 0207 	mov.w	r2, #7
 8008152:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8008154:	f04f 0300 	mov.w	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	f107 0708 	add.w	r7, r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop

08008164 <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 800816c:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800817a:	189b      	adds	r3, r3, r2
 800817c:	f103 0308 	add.w	r3, r3, #8
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 8008184:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8008188:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d10d      	bne.n	80081ae <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8008198:	f641 4318 	movw	r3, #7192	; 0x1c18
 800819c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081a0:	18d2      	adds	r2, r2, r3
 80081a2:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80081a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081aa:	601a      	str	r2, [r3, #0]
 80081ac:	e0de      	b.n	800836c <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 80081ae:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80081b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 80081be:	e0d1      	b.n	8008364 <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	693a      	ldr	r2, [r7, #16]
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f280 809c 	bge.w	800830a <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d02e      	beq.n	8008238 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	69da      	ldr	r2, [r3, #28]
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80081e4:	f641 4318 	movw	r3, #7192	; 0x1c18
 80081e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081ec:	18cb      	adds	r3, r1, r3
 80081ee:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	69da      	ldr	r2, [r3, #28]
 80081f4:	f641 4318 	movw	r3, #7192	; 0x1c18
 80081f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081fc:	6879      	ldr	r1, [r7, #4]
 80081fe:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8008202:	185b      	adds	r3, r3, r1
 8008204:	f103 031c 	add.w	r3, r3, #28
 8008208:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 800820a:	f641 4318 	movw	r3, #7192	; 0x1c18
 800820e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008212:	687a      	ldr	r2, [r7, #4]
 8008214:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008218:	189b      	adds	r3, r3, r2
 800821a:	f103 0318 	add.w	r3, r3, #24
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8008228:	f641 4318 	movw	r3, #7192	; 0x1c18
 800822c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008230:	18d2      	adds	r2, r2, r3
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	61da      	str	r2, [r3, #28]
 8008236:	e02a      	b.n	800828e <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8008238:	f640 13e8 	movw	r3, #2536	; 0x9e8
 800823c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008240:	681a      	ldr	r2, [r3, #0]
 8008242:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800824a:	6879      	ldr	r1, [r7, #4]
 800824c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8008250:	185b      	adds	r3, r3, r1
 8008252:	f103 0318 	add.w	r3, r3, #24
 8008256:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8008258:	f640 13e8 	movw	r3, #2536	; 0x9e8
 800825c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8008268:	f641 4318 	movw	r3, #7192	; 0x1c18
 800826c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008270:	18cb      	adds	r3, r1, r3
 8008272:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800827a:	f641 4318 	movw	r3, #7192	; 0x1c18
 800827e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008282:	18d2      	adds	r2, r2, r3
 8008284:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8008288:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800828c:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 800828e:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800829c:	189b      	adds	r3, r3, r2
 800829e:	f103 0318 	add.w	r3, r3, #24
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	689a      	ldr	r2, [r3, #8]
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 80082aa:	f641 4318 	movw	r3, #7192	; 0x1c18
 80082ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80082b8:	185b      	adds	r3, r3, r1
 80082ba:	f103 0308 	add.w	r3, r3, #8
 80082be:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 80082c0:	f641 4318 	movw	r3, #7192	; 0x1c18
 80082c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80082ce:	189b      	adds	r3, r3, r2
 80082d0:	f103 0318 	add.w	r3, r3, #24
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	f641 4318 	movw	r3, #7192	; 0x1c18
 80082da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082de:	6879      	ldr	r1, [r7, #4]
 80082e0:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80082e4:	185b      	adds	r3, r3, r1
 80082e6:	f103 0318 	add.w	r3, r3, #24
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	6899      	ldr	r1, [r3, #8]
 80082ee:	f641 4318 	movw	r3, #7192	; 0x1c18
 80082f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80082fc:	181b      	adds	r3, r3, r0
 80082fe:	f103 0308 	add.w	r3, r3, #8
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	1acb      	subs	r3, r1, r3
 8008306:	6093      	str	r3, [r2, #8]
        break;
 8008308:	e030      	b.n	800836c <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	db26      	blt.n	800835e <SYSTM001_lInsertTimerList+0x1fa>
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	699b      	ldr	r3, [r3, #24]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d122      	bne.n	800835e <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 8008318:	f641 4318 	movw	r3, #7192	; 0x1c18
 800831c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008326:	189b      	adds	r3, r3, r2
 8008328:	f103 031c 	add.w	r3, r3, #28
 800832c:	697a      	ldr	r2, [r7, #20]
 800832e:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8008336:	f641 4318 	movw	r3, #7192	; 0x1c18
 800833a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800833e:	18d2      	adds	r2, r2, r3
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 8008344:	693a      	ldr	r2, [r7, #16]
 8008346:	f641 4318 	movw	r3, #7192	; 0x1c18
 800834a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800834e:	6879      	ldr	r1, [r7, #4]
 8008350:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8008354:	185b      	adds	r3, r3, r1
 8008356:	f103 0308 	add.w	r3, r3, #8
 800835a:	601a      	str	r2, [r3, #0]
          break;
 800835c:	e006      	b.n	800836c <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	699b      	ldr	r3, [r3, #24]
 8008362:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8008364:	697b      	ldr	r3, [r7, #20]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f47f af2a 	bne.w	80081c0 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 800836c:	f107 071c 	add.w	r7, r7, #28
 8008370:	46bd      	mov	sp, r7
 8008372:	bc80      	pop	{r7}
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop

08008378 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8008386:	f641 4318 	movw	r3, #7192	; 0x1c18
 800838a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800838e:	18d3      	adds	r3, r2, r3
 8008390:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	69db      	ldr	r3, [r3, #28]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10b      	bne.n	80083b2 <SYSTM001_lRemoveTimerList+0x3a>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	699b      	ldr	r3, [r3, #24]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d107      	bne.n	80083b2 <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 80083a2:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80083a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083aa:	f04f 0200 	mov.w	r2, #0
 80083ae:	601a      	str	r2, [r3, #0]
 80083b0:	e049      	b.n	8008446 <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d11c      	bne.n	80083f4 <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80083c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083c6:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 80083c8:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80083cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f04f 0200 	mov.w	r2, #0
 80083d6:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	699b      	ldr	r3, [r3, #24]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	6992      	ldr	r2, [r2, #24]
 80083e0:	6891      	ldr	r1, [r2, #8]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	6892      	ldr	r2, [r2, #8]
 80083e6:	188a      	adds	r2, r1, r2
 80083e8:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f04f 0200 	mov.w	r2, #0
 80083f0:	619a      	str	r2, [r3, #24]
 80083f2:	e028      	b.n	8008446 <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	699b      	ldr	r3, [r3, #24]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d109      	bne.n	8008410 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	69db      	ldr	r3, [r3, #28]
 8008400:	f04f 0200 	mov.w	r2, #0
 8008404:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	f04f 0200 	mov.w	r2, #0
 800840c:	61da      	str	r2, [r3, #28]
 800840e:	e01a      	b.n	8008446 <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	69db      	ldr	r3, [r3, #28]
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	6992      	ldr	r2, [r2, #24]
 8008418:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	699b      	ldr	r3, [r3, #24]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	69d2      	ldr	r2, [r2, #28]
 8008422:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	699b      	ldr	r3, [r3, #24]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	6992      	ldr	r2, [r2, #24]
 800842c:	6891      	ldr	r1, [r2, #8]
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	6892      	ldr	r2, [r2, #8]
 8008432:	188a      	adds	r2, r1, r2
 8008434:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f04f 0200 	mov.w	r2, #0
 800843c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f04f 0200 	mov.w	r2, #0
 8008444:	61da      	str	r2, [r3, #28]
  }
}
 8008446:	f107 0714 	add.w	r7, r7, #20
 800844a:	46bd      	mov	sp, r7
 800844c:	bc80      	pop	{r7}
 800844e:	4770      	bx	lr

08008450 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 8008456:	f640 13e8 	movw	r3, #2536	; 0x9e8
 800845a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 8008462:	e031      	b.n	80084c8 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	791b      	ldrb	r3, [r3, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10f      	bne.n	800848c <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	4618      	mov	r0, r3
 8008472:	f7ff ff81 	bl	8008378 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f04f 0201 	mov.w	r2, #1
 800847c:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	6952      	ldr	r2, [r2, #20]
 8008486:	4610      	mov	r0, r2
 8008488:	4798      	blx	r3
 800848a:	e017      	b.n	80084bc <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	791b      	ldrb	r3, [r3, #4]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d121      	bne.n	80084d8 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	4618      	mov	r0, r3
 800849a:	f7ff ff6d 	bl	8008378 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	68da      	ldr	r2, [r3, #12]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4618      	mov	r0, r3
 80084ac:	f7ff fe5a 	bl	8008164 <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	6952      	ldr	r2, [r2, #20]
 80084b8:	4610      	mov	r0, r2
 80084ba:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 80084bc:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80084c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d005      	beq.n	80084da <SYSTM001_lTimerHandler+0x8a>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d0c6      	beq.n	8008464 <SYSTM001_lTimerHandler+0x14>
 80084d6:	e000      	b.n	80084da <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 80084d8:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 80084da:	f107 0708 	add.w	r7, r7, #8
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop

080084e4 <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b082      	sub	sp, #8
 80084e8:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 80084ea:	f640 13e8 	movw	r3, #2536	; 0x9e8
 80084ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80084f6:	f640 13f0 	movw	r3, #2544	; 0x9f0
 80084fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f103 0201 	add.w	r2, r3, #1
 8008504:	f640 13f0 	movw	r3, #2544	; 0x9f0
 8008508:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800850c:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d010      	beq.n	8008536 <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	689b      	ldr	r3, [r3, #8]
 8008518:	2b01      	cmp	r3, #1
 800851a:	d906      	bls.n	800852a <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f103 32ff 	add.w	r2, r3, #4294967295
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	609a      	str	r2, [r3, #8]
 8008528:	e005      	b.n	8008536 <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f04f 0200 	mov.w	r2, #0
 8008530:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 8008532:	f7ff ff8d 	bl	8008450 <SYSTM001_lTimerHandler>
    }
  }
}
 8008536:	f107 0708 	add.w	r7, r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
 800853e:	bf00      	nop

08008540 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 8008546:	f04f 0300 	mov.w	r3, #0
 800854a:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 800854c:	f640 13e8 	movw	r3, #2536	; 0x9e8
 8008550:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008554:	f04f 0200 	mov.w	r2, #0
 8008558:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 800855a:	f001 ff9b 	bl	800a494 <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 800855e:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 8008562:	f2c0 0001 	movt	r0, #1
 8008566:	f7ff fdcb 	bl	8008100 <SysTick_Config>
 800856a:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),21,0));
 800856c:	f7ff fd4e 	bl	800800c <NVIC_GetPriorityGrouping>
 8008570:	4603      	mov	r3, r0
 8008572:	4618      	mov	r0, r3
 8008574:	f04f 0115 	mov.w	r1, #21
 8008578:	f04f 0200 	mov.w	r2, #0
 800857c:	f7ff fd84 	bl	8008088 <NVIC_EncodePriority>
 8008580:	4603      	mov	r3, r0
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	4619      	mov	r1, r3
 8008588:	f7ff fd50 	bl	800802c <NVIC_SetPriority>
  TimerTracker = 0UL;
 800858c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008590:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008594:	f04f 0200 	mov.w	r2, #0
 8008598:	601a      	str	r2, [r3, #0]

}
 800859a:	f107 0708 	add.w	r7, r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop

080085a4 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b089      	sub	sp, #36	; 0x24
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	607a      	str	r2, [r7, #4]
 80085ae:	603b      	str	r3, [r7, #0]
 80085b0:	460b      	mov	r3, r1
 80085b2:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 80085b4:	f04f 0300 	mov.w	r3, #0
 80085b8:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 80085ba:	f04f 0300 	mov.w	r3, #0
 80085be:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 80085c0:	f04f 0300 	mov.w	r3, #0
 80085c4:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 80085c6:	7afb      	ldrb	r3, [r7, #11]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d005      	beq.n	80085d8 <SYSTM001_CreateTimer+0x34>
 80085cc:	7afb      	ldrb	r3, [r7, #11]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d002      	beq.n	80085d8 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 80085d2:	f04f 0301 	mov.w	r3, #1
 80085d6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d102      	bne.n	80085e4 <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 80085de:	f04f 0301 	mov.w	r3, #1
 80085e2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d102      	bne.n	80085f0 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 80085ea:	f04f 0301 	mov.w	r3, #1
 80085ee:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d102      	bne.n	80085fc <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 80085f6:	f04f 0301 	mov.w	r3, #1
 80085fa:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	f040 8098 	bne.w	8008734 <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8008604:	f04f 0300 	mov.w	r3, #0
 8008608:	61bb      	str	r3, [r7, #24]
 800860a:	e08f      	b.n	800872c <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 800860c:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008610:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	fa22 f303 	lsr.w	r3, r2, r3
 800861c:	f003 0301 	and.w	r3, r3, #1
 8008620:	2b00      	cmp	r3, #0
 8008622:	d17f      	bne.n	8008724 <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 8008624:	69bb      	ldr	r3, [r7, #24]
 8008626:	f04f 0201 	mov.w	r2, #1
 800862a:	fa02 f203 	lsl.w	r2, r2, r3
 800862e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008632:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	431a      	orrs	r2, r3
 800863a:	f640 13ec 	movw	r3, #2540	; 0x9ec
 800863e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008642:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8008644:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008648:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008652:	189b      	adds	r3, r3, r2
 8008654:	69ba      	ldr	r2, [r7, #24]
 8008656:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8008658:	f641 4318 	movw	r3, #7192	; 0x1c18
 800865c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008660:	69ba      	ldr	r2, [r7, #24]
 8008662:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008666:	189b      	adds	r3, r3, r2
 8008668:	7afa      	ldrb	r2, [r7, #11]
 800866a:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 800866c:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800867a:	189b      	adds	r3, r3, r2
 800867c:	f04f 0201 	mov.w	r2, #1
 8008680:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8008688:	f641 4318 	movw	r3, #7192	; 0x1c18
 800868c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008690:	69b9      	ldr	r1, [r7, #24]
 8008692:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8008696:	185b      	adds	r3, r3, r1
 8008698:	f103 0308 	add.w	r3, r3, #8
 800869c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 800869e:	f641 4318 	movw	r3, #7192	; 0x1c18
 80086a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80086a6:	69ba      	ldr	r2, [r7, #24]
 80086a8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80086ac:	189b      	adds	r3, r3, r2
 80086ae:	f103 030c 	add.w	r3, r3, #12
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 80086b6:	f641 4318 	movw	r3, #7192	; 0x1c18
 80086ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80086be:	69ba      	ldr	r2, [r7, #24]
 80086c0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	f103 0310 	add.w	r3, r3, #16
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 80086ce:	f641 4318 	movw	r3, #7192	; 0x1c18
 80086d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80086d6:	69ba      	ldr	r2, [r7, #24]
 80086d8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80086dc:	189b      	adds	r3, r3, r2
 80086de:	f103 0314 	add.w	r3, r3, #20
 80086e2:	683a      	ldr	r2, [r7, #0]
 80086e4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 80086e6:	f641 4318 	movw	r3, #7192	; 0x1c18
 80086ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80086ee:	69ba      	ldr	r2, [r7, #24]
 80086f0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80086f4:	189b      	adds	r3, r3, r2
 80086f6:	f103 031c 	add.w	r3, r3, #28
 80086fa:	f04f 0200 	mov.w	r2, #0
 80086fe:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8008700:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008704:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008708:	69ba      	ldr	r2, [r7, #24]
 800870a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800870e:	189b      	adds	r3, r3, r2
 8008710:	f103 0318 	add.w	r3, r3, #24
 8008714:	f04f 0200 	mov.w	r2, #0
 8008718:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 800871a:	69bb      	ldr	r3, [r7, #24]
 800871c:	f103 0301 	add.w	r3, r3, #1
 8008720:	61fb      	str	r3, [r7, #28]
               break;
 8008722:	e007      	b.n	8008734 <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	f103 0301 	add.w	r3, r3, #1
 800872a:	61bb      	str	r3, [r7, #24]
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	2b1f      	cmp	r3, #31
 8008730:	f67f af6c 	bls.w	800860c <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8008734:	69fb      	ldr	r3, [r7, #28]
}  
 8008736:	4618      	mov	r0, r3
 8008738:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800873c:	46bd      	mov	sp, r7
 800873e:	bc80      	pop	{r7}
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop

08008744 <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b084      	sub	sp, #16
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 800874c:	f04f 0300 	mov.w	r3, #0
 8008750:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2b20      	cmp	r3, #32
 8008756:	d902      	bls.n	800875e <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8008758:	f04f 0301 	mov.w	r3, #1
 800875c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 800875e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f103 33ff 	add.w	r3, r3, #4294967295
 800876e:	fa22 f303 	lsr.w	r3, r2, r3
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d102      	bne.n	8008780 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800877a:	f04f 0301 	mov.w	r3, #1
 800877e:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f103 32ff 	add.w	r2, r3, #4294967295
 8008786:	f641 4318 	movw	r3, #7192	; 0x1c18
 800878a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800878e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008792:	189b      	adds	r3, r3, r2
 8008794:	f103 0308 	add.w	r3, r3, #8
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d102      	bne.n	80087a4 <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800879e:	f04f 0301 	mov.w	r3, #1
 80087a2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d11f      	bne.n	80087ea <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f103 32ff 	add.w	r2, r3, #4294967295
 80087b0:	f641 4318 	movw	r3, #7192	; 0x1c18
 80087b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087b8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80087bc:	189b      	adds	r3, r3, r2
 80087be:	795b      	ldrb	r3, [r3, #5]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d012      	beq.n	80087ea <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	f103 32ff 	add.w	r2, r3, #4294967295
 80087ca:	f641 4318 	movw	r3, #7192	; 0x1c18
 80087ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087d2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80087d6:	189b      	adds	r3, r3, r2
 80087d8:	f04f 0200 	mov.w	r2, #0
 80087dc:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f103 33ff 	add.w	r3, r3, #4294967295
 80087e4:	4618      	mov	r0, r3
 80087e6:	f7ff fcbd 	bl	8008164 <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 80087ea:	68fb      	ldr	r3, [r7, #12]
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	f107 0710 	add.w	r7, r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop

080087f8 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8008800:	f04f 0300 	mov.w	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2b20      	cmp	r3, #32
 800880a:	d902      	bls.n	8008812 <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800880c:	f04f 0301 	mov.w	r3, #1
 8008810:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8008812:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008822:	fa22 f303 	lsr.w	r3, r2, r3
 8008826:	f003 0301 	and.w	r3, r3, #1
 800882a:	2b00      	cmp	r3, #0
 800882c:	d102      	bne.n	8008834 <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800882e:	f04f 0301 	mov.w	r3, #1
 8008832:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d11f      	bne.n	800887a <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f103 32ff 	add.w	r2, r3, #4294967295
 8008840:	f641 4318 	movw	r3, #7192	; 0x1c18
 8008844:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008848:	ea4f 1242 	mov.w	r2, r2, lsl #5
 800884c:	189b      	adds	r3, r3, r2
 800884e:	795b      	ldrb	r3, [r3, #5]
 8008850:	2b01      	cmp	r3, #1
 8008852:	d012      	beq.n	800887a <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f103 33ff 	add.w	r3, r3, #4294967295
 800885a:	4618      	mov	r0, r3
 800885c:	f7ff fd8c 	bl	8008378 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f103 32ff 	add.w	r2, r3, #4294967295
 8008866:	f641 4318 	movw	r3, #7192	; 0x1c18
 800886a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800886e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8008872:	189b      	adds	r3, r3, r2
 8008874:	f04f 0201 	mov.w	r2, #1
 8008878:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 800887a:	68fb      	ldr	r3, [r7, #12]
}
 800887c:	4618      	mov	r0, r3
 800887e:	f107 0710 	add.w	r7, r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop

08008888 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8008890:	f04f 0300 	mov.w	r3, #0
 8008894:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b20      	cmp	r3, #32
 800889a:	d902      	bls.n	80088a2 <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 800889c:	f04f 0301 	mov.w	r3, #1
 80088a0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 80088a2:	f640 13ec 	movw	r3, #2540	; 0x9ec
 80088a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80088b2:	fa22 f303 	lsr.w	r3, r2, r3
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d102      	bne.n	80088c4 <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 80088be:	f04f 0301 	mov.w	r3, #1
 80088c2:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d126      	bne.n	8008918 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f103 32ff 	add.w	r2, r3, #4294967295
 80088d0:	f641 4318 	movw	r3, #7192	; 0x1c18
 80088d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088d8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80088dc:	189b      	adds	r3, r3, r2
 80088de:	795b      	ldrb	r3, [r3, #5]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d105      	bne.n	80088f0 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80088ea:	4618      	mov	r0, r3
 80088ec:	f7ff fd44 	bl	8008378 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80088f6:	f04f 0201 	mov.w	r2, #1
 80088fa:	fa02 f303 	lsl.w	r3, r2, r3
 80088fe:	ea6f 0203 	mvn.w	r2, r3
 8008902:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	401a      	ands	r2, r3
 800890e:	f640 13ec 	movw	r3, #2540	; 0x9ec
 8008912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008916:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8008918:	68fb      	ldr	r3, [r7, #12]

}
 800891a:	4618      	mov	r0, r3
 800891c:	f107 0710 	add.w	r7, r7, #16
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8008924:	b480      	push	{r7}
 8008926:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8008928:	f640 13f0 	movw	r3, #2544	; 0x9f0
 800892c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008930:	681b      	ldr	r3, [r3, #0]
}
 8008932:	4618      	mov	r0, r3
 8008934:	46bd      	mov	sp, r7
 8008936:	bc80      	pop	{r7}
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop

0800893c <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 800894a:	f2c0 0301 	movt	r3, #1
 800894e:	fb03 f302 	mul.w	r3, r3, r2
 8008952:	60fb      	str	r3, [r7, #12]
  return Count;
 8008954:	68fb      	ldr	r3, [r7, #12]
}
 8008956:	4618      	mov	r0, r3
 8008958:	f107 0714 	add.w	r7, r7, #20
 800895c:	46bd      	mov	sp, r7
 800895e:	bc80      	pop	{r7}
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop

08008964 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8008964:	b480      	push	{r7}
 8008966:	b087      	sub	sp, #28
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 800896c:	f04f 0300 	mov.w	r3, #0
 8008970:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8008972:	f04f 0300 	mov.w	r3, #0
 8008976:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8008978:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800897c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008980:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8008988:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f103 0310 	add.w	r3, r3, #16
 8008990:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	4613      	mov	r3, r2
 8008996:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800899a:	189b      	adds	r3, r3, r2
 800899c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80089a0:	18cb      	adds	r3, r1, r3
 80089a2:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	601a      	str	r2, [r3, #0]
}
 80089ae:	f107 071c 	add.w	r7, r7, #28
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bc80      	pop	{r7}
 80089b6:	4770      	bx	lr

080089b8 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b087      	sub	sp, #28
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 80089c0:	f04f 0300 	mov.w	r3, #0
 80089c4:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 80089c6:	f04f 0300 	mov.w	r3, #0
 80089ca:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 80089cc:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80089d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80089d4:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80089dc:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	f103 0314 	add.w	r3, r3, #20
 80089e4:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80089e6:	697a      	ldr	r2, [r7, #20]
 80089e8:	4613      	mov	r3, r2
 80089ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80089ee:	189b      	adds	r3, r3, r2
 80089f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 80089f4:	18cb      	adds	r3, r1, r3
 80089f6:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	601a      	str	r2, [r3, #0]
}
 8008a02:	f107 071c 	add.w	r7, r7, #28
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bc80      	pop	{r7}
 8008a0a:	4770      	bx	lr

08008a0c <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8008a12:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008a16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008a1a:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8008a1c:	f04f 0300 	mov.w	r3, #0
 8008a20:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8008a28:	78fb      	ldrb	r3, [r7, #3]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f107 070c 	add.w	r7, r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bc80      	pop	{r7}
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop

08008a38 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b089      	sub	sp, #36	; 0x24
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8008a40:	f04f 030f 	mov.w	r3, #15
 8008a44:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8008a46:	f04f 0300 	mov.w	r3, #0
 8008a4a:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8008a4c:	f04f 0300 	mov.w	r3, #0
 8008a50:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8008a52:	f04f 0300 	mov.w	r3, #0
 8008a56:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8008a58:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008a5c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008a60:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8008a68:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	f103 030c 	add.w	r3, r3, #12
 8008a70:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8008a72:	69ba      	ldr	r2, [r7, #24]
 8008a74:	4613      	mov	r3, r2
 8008a76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a7a:	189b      	adds	r3, r3, r2
 8008a7c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8008a80:	18cb      	adds	r3, r1, r3
 8008a82:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4013      	ands	r3, r2
 8008a8c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008a90:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d003      	beq.n	8008aa0 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8008a98:	f04f 0301 	mov.w	r3, #1
 8008a9c:	61fb      	str	r3, [r7, #28]
 8008a9e:	e002      	b.n	8008aa6 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8008aa0:	f04f 0300 	mov.w	r3, #0
 8008aa4:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8008aa6:	69fb      	ldr	r3, [r7, #28]
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bc80      	pop	{r7}
 8008ab2:	4770      	bx	lr

08008ab4 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b083      	sub	sp, #12
 8008ab8:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8008aba:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8008abe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8008ac2:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	689b      	ldr	r3, [r3, #8]
 8008ac8:	f043 0201 	orr.w	r2, r3, #1
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	609a      	str	r2, [r3, #8]

}
 8008ad0:	f107 070c 	add.w	r7, r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bc80      	pop	{r7}
 8008ad8:	4770      	bx	lr
 8008ada:	bf00      	nop

08008adc <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8008adc:	b480      	push	{r7}
 8008ade:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8008ae0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008ae4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008aee:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bc80      	pop	{r7}
 8008af8:	4770      	bx	lr
 8008afa:	bf00      	nop

08008afc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008afc:	b480      	push	{r7}
 8008afe:	b083      	sub	sp, #12
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	4603      	mov	r3, r0
 8008b04:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8008b06:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008b0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008b0e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8008b12:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8008b16:	79f9      	ldrb	r1, [r7, #7]
 8008b18:	f001 011f 	and.w	r1, r1, #31
 8008b1c:	f04f 0001 	mov.w	r0, #1
 8008b20:	fa00 f101 	lsl.w	r1, r0, r1
 8008b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8008b28:	f107 070c 	add.w	r7, r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bc80      	pop	{r7}
 8008b30:	4770      	bx	lr
 8008b32:	bf00      	nop

08008b34 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	6039      	str	r1, [r7, #0]
 8008b3e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8008b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	da10      	bge.n	8008b6a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8008b48:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008b4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008b50:	79fa      	ldrb	r2, [r7, #7]
 8008b52:	f002 020f 	and.w	r2, r2, #15
 8008b56:	f1a2 0104 	sub.w	r1, r2, #4
 8008b5a:	683a      	ldr	r2, [r7, #0]
 8008b5c:	b2d2      	uxtb	r2, r2
 8008b5e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008b62:	b2d2      	uxtb	r2, r2
 8008b64:	185b      	adds	r3, r3, r1
 8008b66:	761a      	strb	r2, [r3, #24]
 8008b68:	e00d      	b.n	8008b86 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8008b6a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008b6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008b72:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	b2d2      	uxtb	r2, r2
 8008b7a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8008b7e:	b2d2      	uxtb	r2, r2
 8008b80:	185b      	adds	r3, r3, r1
 8008b82:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008b86:	f107 070c 	add.w	r7, r7, #12
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bc80      	pop	{r7}
 8008b8e:	4770      	bx	lr

08008b90 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b089      	sub	sp, #36	; 0x24
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f003 0307 	and.w	r3, r3, #7
 8008ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	f1c3 0307 	rsb	r3, r3, #7
 8008baa:	2b06      	cmp	r3, #6
 8008bac:	bf28      	it	cs
 8008bae:	2306      	movcs	r3, #6
 8008bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	f103 0306 	add.w	r3, r3, #6
 8008bb8:	2b06      	cmp	r3, #6
 8008bba:	d903      	bls.n	8008bc4 <NVIC_EncodePriority+0x34>
 8008bbc:	69fb      	ldr	r3, [r7, #28]
 8008bbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8008bc2:	e001      	b.n	8008bc8 <NVIC_EncodePriority+0x38>
 8008bc4:	f04f 0300 	mov.w	r3, #0
 8008bc8:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	f04f 0201 	mov.w	r2, #1
 8008bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd4:	f103 33ff 	add.w	r3, r3, #4294967295
 8008bd8:	461a      	mov	r2, r3
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	401a      	ands	r2, r3
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f04f 0101 	mov.w	r1, #1
 8008bea:	fa01 f303 	lsl.w	r3, r1, r3
 8008bee:	f103 33ff 	add.w	r3, r3, #4294967295
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8008bf8:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bc80      	pop	{r7}
 8008c04:	4770      	bx	lr
 8008c06:	bf00      	nop

08008c08 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	b25b      	sxtb	r3, r3
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f7ff ff6f 	bl	8008afc <NVIC_EnableIRQ>
}
 8008c1e:	f107 0708 	add.w	r7, r7, #8
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}
 8008c26:	bf00      	nop

08008c28 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8008c2e:	f04f 0300 	mov.w	r3, #0
 8008c32:	607b      	str	r3, [r7, #4]
 8008c34:	e00d      	b.n	8008c52 <NVIC002_Init+0x2a>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 8008c36:	f240 0340 	movw	r3, #64	; 0x40
 8008c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c44:	4618      	mov	r0, r3
 8008c46:	f000 f80b 	bl	8008c60 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f103 0301 	add.w	r3, r3, #1
 8008c50:	607b      	str	r3, [r7, #4]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d9ee      	bls.n	8008c36 <NVIC002_Init+0xe>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
 8008c58:	f107 0708 	add.w	r7, r7, #8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
 8008c60:	b590      	push	{r4, r7, lr}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	b2dc      	uxtb	r4, r3
 8008c6e:	f7ff ff35 	bl	8008adc <NVIC_GetPriorityGrouping>
 8008c72:	4601      	mov	r1, r0
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	785b      	ldrb	r3, [r3, #1]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8008c78:	461a      	mov	r2, r3
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	789b      	ldrb	r3, [r3, #2]
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			             Handle->Priority);
	#else 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 8008c7e:	4608      	mov	r0, r1
 8008c80:	4611      	mov	r1, r2
 8008c82:	461a      	mov	r2, r3
 8008c84:	f7ff ff84 	bl	8008b90 <NVIC_EncodePriority>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	b262      	sxtb	r2, r4
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	4619      	mov	r1, r3
 8008c90:	f7ff ff50 	bl	8008b34 <NVIC_SetPriority>
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	78db      	ldrb	r3, [r3, #3]
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d102      	bne.n	8008ca2 <NVIC002_lInit+0x42>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f7ff ffb3 	bl	8008c08 <NVIC002_EnableIRQ>
	}
   
}
 8008ca2:	f107 070c 	add.w	r7, r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd90      	pop	{r4, r7, pc}
 8008caa:	bf00      	nop

08008cac <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8008cac:	b480      	push	{r7}
 8008cae:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 7;
 8008cb0:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008cb4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f04f 0200 	mov.w	r2, #0
 8008cbe:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8008cc0:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008cc4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008cc8:	685a      	ldr	r2, [r3, #4]
 8008cca:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008cce:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008cd2:	685b      	ldr	r3, [r3, #4]
 8008cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cd6:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8008cda:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8008cdc:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008ce0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008ce4:	685a      	ldr	r2, [r3, #4]
 8008ce6:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008cea:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008cf6:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
 8008cf8:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008cfc:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d00:	685a      	ldr	r2, [r3, #4]
 8008d02:	f243 63e8 	movw	r3, #14056	; 0x36e8
 8008d06:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	695b      	ldr	r3, [r3, #20]
 8008d0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d12:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 15;
 8008d14:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d18:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	f04f 0200 	mov.w	r2, #0
 8008d22:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8008d24:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d28:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d2c:	685a      	ldr	r2, [r3, #4]
 8008d2e:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d32:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d3a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8008d3e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8008d40:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d44:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d48:	685a      	ldr	r2, [r3, #4]
 8008d4a:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d4e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d56:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d5a:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 8008d5c:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d60:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	f243 63f0 	movw	r3, #14064	; 0x36f0
 8008d6a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	69db      	ldr	r3, [r3, #28]
 8008d72:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 13;
 8008d74:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008d78:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d7c:	685b      	ldr	r3, [r3, #4]
 8008d7e:	f04f 0200 	mov.w	r2, #0
 8008d82:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8008d84:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008d88:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d8c:	685a      	ldr	r2, [r3, #4]
 8008d8e:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008d92:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d9a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d9e:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8008da0:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008da4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008da8:	685a      	ldr	r2, [r3, #4]
 8008daa:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008dae:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008db6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008dba:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);   
 8008dbc:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008dc0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008dc4:	685a      	ldr	r2, [r3, #4]
 8008dc6:	f243 63f8 	movw	r3, #14072	; 0x36f8
 8008dca:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	69db      	ldr	r3, [r3, #28]
 8008dd2:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle3.PortRegs->OMR = 0U<< 0;
 8008dd4:	f243 7300 	movw	r3, #14080	; 0x3700
 8008dd8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	f04f 0200 	mov.w	r2, #0
 8008de2:	605a      	str	r2, [r3, #4]
  
  IO004_Handle3.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8008de4:	f243 7300 	movw	r3, #14080	; 0x3700
 8008de8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008dec:	685a      	ldr	r2, [r3, #4]
 8008dee:	f243 7300 	movw	r3, #14080	; 0x3700
 8008df2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008df6:	685b      	ldr	r3, [r3, #4]
 8008df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfa:	f023 0307 	bic.w	r3, r3, #7
 8008dfe:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle3.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8008e00:	f243 7300 	movw	r3, #14080	; 0x3700
 8008e04:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e08:	685a      	ldr	r2, [r3, #4]
 8008e0a:	f243 7300 	movw	r3, #14080	; 0x3700
 8008e0e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e16:	f043 0304 	orr.w	r3, r3, #4
 8008e1a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle3.PortRegs->IOCR0 |= (0U << 3);   
 8008e1c:	f243 7300 	movw	r3, #14080	; 0x3700
 8008e20:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e24:	685a      	ldr	r2, [r3, #4]
 8008e26:	f243 7300 	movw	r3, #14080	; 0x3700
 8008e2a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	691b      	ldr	r3, [r3, #16]
 8008e32:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle4.PortRegs->OMR = 0U<< 1;
 8008e34:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e38:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	f04f 0200 	mov.w	r2, #0
 8008e42:	605a      	str	r2, [r3, #4]
  
  IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8008e44:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e48:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e52:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e56:	685b      	ldr	r3, [r3, #4]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e5e:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8008e60:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e64:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e68:	685a      	ldr	r2, [r3, #4]
 8008e6a:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e6e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e7a:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle4.PortRegs->IOCR0 |= (0U << 11);
 8008e7c:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e80:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e84:	685a      	ldr	r2, [r3, #4]
 8008e86:	f243 7308 	movw	r3, #14088	; 0x3708
 8008e8a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	691b      	ldr	r3, [r3, #16]
 8008e92:	6113      	str	r3, [r2, #16]
}
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bc80      	pop	{r7}
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop

08008e9c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	785b      	ldrb	r3, [r3, #1]
 8008eac:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8008eae:	7bfb      	ldrb	r3, [r7, #15]
 8008eb0:	2b03      	cmp	r3, #3
 8008eb2:	d823      	bhi.n	8008efc <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	687a      	ldr	r2, [r7, #4]
 8008eba:	6852      	ldr	r2, [r2, #4]
 8008ebc:	6911      	ldr	r1, [r2, #16]
 8008ebe:	7bfa      	ldrb	r2, [r7, #15]
 8008ec0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008ec4:	f102 0203 	add.w	r2, r2, #3
 8008ec8:	f04f 001f 	mov.w	r0, #31
 8008ecc:	fa00 f202 	lsl.w	r2, r0, r2
 8008ed0:	ea6f 0202 	mvn.w	r2, r2
 8008ed4:	400a      	ands	r2, r1
 8008ed6:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	6852      	ldr	r2, [r2, #4]
 8008ee0:	6911      	ldr	r1, [r2, #16]
 8008ee2:	78fa      	ldrb	r2, [r7, #3]
 8008ee4:	f002 001f 	and.w	r0, r2, #31
 8008ee8:	7bfa      	ldrb	r2, [r7, #15]
 8008eea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008eee:	f102 0203 	add.w	r2, r2, #3
 8008ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8008ef6:	430a      	orrs	r2, r1
 8008ef8:	611a      	str	r2, [r3, #16]
 8008efa:	e088      	b.n	800900e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8008efc:	7bfb      	ldrb	r3, [r7, #15]
 8008efe:	2b03      	cmp	r3, #3
 8008f00:	d92a      	bls.n	8008f58 <IO004_DisableOutputDriver+0xbc>
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
 8008f04:	2b07      	cmp	r3, #7
 8008f06:	d827      	bhi.n	8008f58 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8008f08:	7bfb      	ldrb	r3, [r7, #15]
 8008f0a:	f1a3 0304 	sub.w	r3, r3, #4
 8008f0e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	6852      	ldr	r2, [r2, #4]
 8008f18:	6951      	ldr	r1, [r2, #20]
 8008f1a:	7bfa      	ldrb	r2, [r7, #15]
 8008f1c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008f20:	f102 0203 	add.w	r2, r2, #3
 8008f24:	f04f 001f 	mov.w	r0, #31
 8008f28:	fa00 f202 	lsl.w	r2, r0, r2
 8008f2c:	ea6f 0202 	mvn.w	r2, r2
 8008f30:	400a      	ands	r2, r1
 8008f32:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	6852      	ldr	r2, [r2, #4]
 8008f3c:	6951      	ldr	r1, [r2, #20]
 8008f3e:	78fa      	ldrb	r2, [r7, #3]
 8008f40:	f002 001f 	and.w	r0, r2, #31
 8008f44:	7bfa      	ldrb	r2, [r7, #15]
 8008f46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008f4a:	f102 0203 	add.w	r2, r2, #3
 8008f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8008f52:	430a      	orrs	r2, r1
 8008f54:	615a      	str	r2, [r3, #20]
 8008f56:	e05a      	b.n	800900e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
 8008f5a:	2b07      	cmp	r3, #7
 8008f5c:	d92a      	bls.n	8008fb4 <IO004_DisableOutputDriver+0x118>
 8008f5e:	7bfb      	ldrb	r3, [r7, #15]
 8008f60:	2b0b      	cmp	r3, #11
 8008f62:	d827      	bhi.n	8008fb4 <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8008f64:	7bfb      	ldrb	r3, [r7, #15]
 8008f66:	f1a3 0308 	sub.w	r3, r3, #8
 8008f6a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	6852      	ldr	r2, [r2, #4]
 8008f74:	6991      	ldr	r1, [r2, #24]
 8008f76:	7bfa      	ldrb	r2, [r7, #15]
 8008f78:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008f7c:	f102 0203 	add.w	r2, r2, #3
 8008f80:	f04f 001f 	mov.w	r0, #31
 8008f84:	fa00 f202 	lsl.w	r2, r0, r2
 8008f88:	ea6f 0202 	mvn.w	r2, r2
 8008f8c:	400a      	ands	r2, r1
 8008f8e:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	687a      	ldr	r2, [r7, #4]
 8008f96:	6852      	ldr	r2, [r2, #4]
 8008f98:	6991      	ldr	r1, [r2, #24]
 8008f9a:	78fa      	ldrb	r2, [r7, #3]
 8008f9c:	f002 001f 	and.w	r0, r2, #31
 8008fa0:	7bfa      	ldrb	r2, [r7, #15]
 8008fa2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008fa6:	f102 0203 	add.w	r2, r2, #3
 8008faa:	fa00 f202 	lsl.w	r2, r0, r2
 8008fae:	430a      	orrs	r2, r1
 8008fb0:	619a      	str	r2, [r3, #24]
 8008fb2:	e02c      	b.n	800900e <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8008fb4:	7bfb      	ldrb	r3, [r7, #15]
 8008fb6:	2b0b      	cmp	r3, #11
 8008fb8:	d929      	bls.n	800900e <IO004_DisableOutputDriver+0x172>
 8008fba:	7bfb      	ldrb	r3, [r7, #15]
 8008fbc:	2b0f      	cmp	r3, #15
 8008fbe:	d826      	bhi.n	800900e <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8008fc0:	7bfb      	ldrb	r3, [r7, #15]
 8008fc2:	f1a3 030c 	sub.w	r3, r3, #12
 8008fc6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	685b      	ldr	r3, [r3, #4]
 8008fcc:	687a      	ldr	r2, [r7, #4]
 8008fce:	6852      	ldr	r2, [r2, #4]
 8008fd0:	69d1      	ldr	r1, [r2, #28]
 8008fd2:	7bfa      	ldrb	r2, [r7, #15]
 8008fd4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8008fd8:	f102 0203 	add.w	r2, r2, #3
 8008fdc:	f04f 001f 	mov.w	r0, #31
 8008fe0:	fa00 f202 	lsl.w	r2, r0, r2
 8008fe4:	ea6f 0202 	mvn.w	r2, r2
 8008fe8:	400a      	ands	r2, r1
 8008fea:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	687a      	ldr	r2, [r7, #4]
 8008ff2:	6852      	ldr	r2, [r2, #4]
 8008ff4:	69d1      	ldr	r1, [r2, #28]
 8008ff6:	78fa      	ldrb	r2, [r7, #3]
 8008ff8:	f002 001f 	and.w	r0, r2, #31
 8008ffc:	7bfa      	ldrb	r2, [r7, #15]
 8008ffe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009002:	f102 0203 	add.w	r2, r2, #3
 8009006:	fa00 f202 	lsl.w	r2, r0, r2
 800900a:	430a      	orrs	r2, r1
 800900c:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 800900e:	f107 0714 	add.w	r7, r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	bc80      	pop	{r7}
 8009016:	4770      	bx	lr

08009018 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	460b      	mov	r3, r1
 8009022:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	785b      	ldrb	r3, [r3, #1]
 8009028:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 800902a:	7bfb      	ldrb	r3, [r7, #15]
 800902c:	2b03      	cmp	r3, #3
 800902e:	d823      	bhi.n	8009078 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	6852      	ldr	r2, [r2, #4]
 8009038:	6911      	ldr	r1, [r2, #16]
 800903a:	7bfa      	ldrb	r2, [r7, #15]
 800903c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009040:	f102 0203 	add.w	r2, r2, #3
 8009044:	f04f 001f 	mov.w	r0, #31
 8009048:	fa00 f202 	lsl.w	r2, r0, r2
 800904c:	ea6f 0202 	mvn.w	r2, r2
 8009050:	400a      	ands	r2, r1
 8009052:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	6852      	ldr	r2, [r2, #4]
 800905c:	6911      	ldr	r1, [r2, #16]
 800905e:	78fa      	ldrb	r2, [r7, #3]
 8009060:	f002 001f 	and.w	r0, r2, #31
 8009064:	7bfa      	ldrb	r2, [r7, #15]
 8009066:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800906a:	f102 0203 	add.w	r2, r2, #3
 800906e:	fa00 f202 	lsl.w	r2, r0, r2
 8009072:	430a      	orrs	r2, r1
 8009074:	611a      	str	r2, [r3, #16]
 8009076:	e088      	b.n	800918a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8009078:	7bfb      	ldrb	r3, [r7, #15]
 800907a:	2b03      	cmp	r3, #3
 800907c:	d92a      	bls.n	80090d4 <IO004_EnableOutputDriver+0xbc>
 800907e:	7bfb      	ldrb	r3, [r7, #15]
 8009080:	2b07      	cmp	r3, #7
 8009082:	d827      	bhi.n	80090d4 <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	f1a3 0304 	sub.w	r3, r3, #4
 800908a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	6852      	ldr	r2, [r2, #4]
 8009094:	6951      	ldr	r1, [r2, #20]
 8009096:	7bfa      	ldrb	r2, [r7, #15]
 8009098:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800909c:	f102 0203 	add.w	r2, r2, #3
 80090a0:	f04f 001f 	mov.w	r0, #31
 80090a4:	fa00 f202 	lsl.w	r2, r0, r2
 80090a8:	ea6f 0202 	mvn.w	r2, r2
 80090ac:	400a      	ands	r2, r1
 80090ae:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	687a      	ldr	r2, [r7, #4]
 80090b6:	6852      	ldr	r2, [r2, #4]
 80090b8:	6951      	ldr	r1, [r2, #20]
 80090ba:	78fa      	ldrb	r2, [r7, #3]
 80090bc:	f002 001f 	and.w	r0, r2, #31
 80090c0:	7bfa      	ldrb	r2, [r7, #15]
 80090c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80090c6:	f102 0203 	add.w	r2, r2, #3
 80090ca:	fa00 f202 	lsl.w	r2, r0, r2
 80090ce:	430a      	orrs	r2, r1
 80090d0:	615a      	str	r2, [r3, #20]
 80090d2:	e05a      	b.n	800918a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80090d4:	7bfb      	ldrb	r3, [r7, #15]
 80090d6:	2b07      	cmp	r3, #7
 80090d8:	d92a      	bls.n	8009130 <IO004_EnableOutputDriver+0x118>
 80090da:	7bfb      	ldrb	r3, [r7, #15]
 80090dc:	2b0b      	cmp	r3, #11
 80090de:	d827      	bhi.n	8009130 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80090e0:	7bfb      	ldrb	r3, [r7, #15]
 80090e2:	f1a3 0308 	sub.w	r3, r3, #8
 80090e6:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	6852      	ldr	r2, [r2, #4]
 80090f0:	6991      	ldr	r1, [r2, #24]
 80090f2:	7bfa      	ldrb	r2, [r7, #15]
 80090f4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80090f8:	f102 0203 	add.w	r2, r2, #3
 80090fc:	f04f 001f 	mov.w	r0, #31
 8009100:	fa00 f202 	lsl.w	r2, r0, r2
 8009104:	ea6f 0202 	mvn.w	r2, r2
 8009108:	400a      	ands	r2, r1
 800910a:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	6852      	ldr	r2, [r2, #4]
 8009114:	6991      	ldr	r1, [r2, #24]
 8009116:	78fa      	ldrb	r2, [r7, #3]
 8009118:	f002 001f 	and.w	r0, r2, #31
 800911c:	7bfa      	ldrb	r2, [r7, #15]
 800911e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009122:	f102 0203 	add.w	r2, r2, #3
 8009126:	fa00 f202 	lsl.w	r2, r0, r2
 800912a:	430a      	orrs	r2, r1
 800912c:	619a      	str	r2, [r3, #24]
 800912e:	e02c      	b.n	800918a <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8009130:	7bfb      	ldrb	r3, [r7, #15]
 8009132:	2b0b      	cmp	r3, #11
 8009134:	d929      	bls.n	800918a <IO004_EnableOutputDriver+0x172>
 8009136:	7bfb      	ldrb	r3, [r7, #15]
 8009138:	2b0f      	cmp	r3, #15
 800913a:	d826      	bhi.n	800918a <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 800913c:	7bfb      	ldrb	r3, [r7, #15]
 800913e:	f1a3 030c 	sub.w	r3, r3, #12
 8009142:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	687a      	ldr	r2, [r7, #4]
 800914a:	6852      	ldr	r2, [r2, #4]
 800914c:	69d1      	ldr	r1, [r2, #28]
 800914e:	7bfa      	ldrb	r2, [r7, #15]
 8009150:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8009154:	f102 0203 	add.w	r2, r2, #3
 8009158:	f04f 001f 	mov.w	r0, #31
 800915c:	fa00 f202 	lsl.w	r2, r0, r2
 8009160:	ea6f 0202 	mvn.w	r2, r2
 8009164:	400a      	ands	r2, r1
 8009166:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	687a      	ldr	r2, [r7, #4]
 800916e:	6852      	ldr	r2, [r2, #4]
 8009170:	69d1      	ldr	r1, [r2, #28]
 8009172:	78fa      	ldrb	r2, [r7, #3]
 8009174:	f002 001f 	and.w	r0, r2, #31
 8009178:	7bfa      	ldrb	r2, [r7, #15]
 800917a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800917e:	f102 0203 	add.w	r2, r2, #3
 8009182:	fa00 f202 	lsl.w	r2, r0, r2
 8009186:	430a      	orrs	r2, r1
 8009188:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 800918a:	f107 0714 	add.w	r7, r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	bc80      	pop	{r7}
 8009192:	4770      	bx	lr

08009194 <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 8009194:	b580      	push	{r7, lr}
 8009196:	b086      	sub	sp, #24
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 800919c:	f04f 0300 	mov.w	r3, #0
 80091a0:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 80091a2:	f04f 0300 	mov.w	r3, #0
 80091a6:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	685b      	ldr	r3, [r3, #4]
 80091ac:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b2:	f023 0204 	bic.w	r2, r3, #4
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	f043 0203 	orr.w	r2, r3, #3
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6899      	ldr	r1, [r3, #8]
 80091ca:	f107 0210 	add.w	r2, r7, #16
 80091ce:	f107 030c 	add.w	r3, r7, #12
 80091d2:	4608      	mov	r0, r1
 80091d4:	4611      	mov	r1, r2
 80091d6:	461a      	mov	r2, r3
 80091d8:	f000 f8ba 	bl	8009350 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80091e6:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 80091ea:	4313      	orrs	r3, r2
 80091ec:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	2b64      	cmp	r3, #100	; 0x64
 80091fa:	d80f      	bhi.n	800921c <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8009206:	f04f 0300 	mov.w	r3, #0
 800920a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800920e:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8009210:	4313      	orrs	r3, r2
 8009212:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	615a      	str	r2, [r3, #20]
 800921a:	e00e      	b.n	800923a <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800922e:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8009230:	4313      	orrs	r3, r2
 8009232:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 800923a:	697b      	ldr	r3, [r7, #20]
 800923c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800923e:	f240 3303 	movw	r3, #771	; 0x303
 8009242:	f2c0 733f 	movt	r3, #1855	; 0x73f
 8009246:	4313      	orrs	r3, r2
 8009248:	697a      	ldr	r2, [r7, #20]
 800924a:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009250:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	2b64      	cmp	r3, #100	; 0x64
 800925e:	d804      	bhi.n	800926a <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	63da      	str	r2, [r3, #60]	; 0x3c
 8009268:	e005      	b.n	8009276 <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800926e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009272:	697b      	ldr	r3, [r7, #20]
 8009274:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	7c1b      	ldrb	r3, [r3, #16]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d005      	beq.n	800928a <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009282:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009286:	697b      	ldr	r3, [r7, #20]
 8009288:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	7c5b      	ldrb	r3, [r3, #17]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009296:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	7c9b      	ldrb	r3, [r3, #18]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d005      	beq.n	80092b2 <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	7cdb      	ldrb	r3, [r3, #19]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d005      	beq.n	80092c6 <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	7d1b      	ldrb	r3, [r3, #20]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d005      	beq.n	80092da <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092d2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	7d5b      	ldrb	r3, [r3, #21]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d005      	beq.n	80092ee <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092e6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	7d9b      	ldrb	r3, [r3, #22]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d005      	beq.n	8009302 <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092fa:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	7b1b      	ldrb	r3, [r3, #12]
 800930c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8009310:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 8009314:	431a      	orrs	r2, r3
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800931c:	697b      	ldr	r3, [r7, #20]
 800931e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	7b5b      	ldrb	r3, [r3, #13]
 8009326:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800932a:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 800932e:	4313      	orrs	r3, r2
 8009330:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800933e:	f043 0204 	orr.w	r2, r3, #4
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	641a      	str	r2, [r3, #64]	; 0x40
}
 8009346:	f107 0718 	add.w	r7, r7, #24
 800934a:	46bd      	mov	sp, r7
 800934c:	bd80      	pop	{r7, pc}
 800934e:	bf00      	nop

08009350 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8009350:	b480      	push	{r7}
 8009352:	b089      	sub	sp, #36	; 0x24
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 800935c:	f04f 0300 	mov.w	r3, #0
 8009360:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 8009362:	edd7 7a03 	vldr	s15, [r7, #12]
 8009366:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800936a:	eddf 7a59 	vldr	s15, [pc, #356]	; 80094d0 <I2C001_lConfigureBitRate+0x180>
 800936e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009372:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 8009376:	f04f 0300 	mov.w	r3, #0
 800937a:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 800937c:	f04f 0300 	mov.w	r3, #0
 8009380:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 8009382:	ed97 7a04 	vldr	s14, [r7, #16]
 8009386:	eddf 7a53 	vldr	s15, [pc, #332]	; 80094d4 <I2C001_lConfigureBitRate+0x184>
 800938a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800938e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009392:	d808      	bhi.n	80093a6 <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 8009394:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80094d8 <I2C001_lConfigureBitRate+0x188>
 8009398:	edd7 7a04 	vldr	s15, [r7, #16]
 800939c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80093a0:	edc7 7a07 	vstr	s15, [r7, #28]
 80093a4:	e007      	b.n	80093b6 <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80093a6:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80094dc <I2C001_lConfigureBitRate+0x18c>
 80093aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80093ae:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80093b2:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 80093b6:	ed97 7a07 	vldr	s14, [r7, #28]
 80093ba:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80093be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80093c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093c6:	d803      	bhi.n	80093d0 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 80093c8:	f04f 0300 	mov.w	r3, #0
 80093cc:	61bb      	str	r3, [r7, #24]
 80093ce:	e015      	b.n	80093fc <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 80093d0:	ed97 7a07 	vldr	s14, [r7, #28]
 80093d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80093d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80093dc:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 80093e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80093e4:	eddf 7a3e 	vldr	s15, [pc, #248]	; 80094e0 <I2C001_lConfigureBitRate+0x190>
 80093e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80093ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093f0:	dd04      	ble.n	80093fc <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 80093f2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80093f6:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80093fa:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 80093fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8009400:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 800940a:	ed97 7a04 	vldr	s14, [r7, #16]
 800940e:	eddf 7a31 	vldr	s15, [pc, #196]	; 80094d4 <I2C001_lConfigureBitRate+0x184>
 8009412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800941a:	d81f      	bhi.n	800945c <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 800941c:	ed97 7a04 	vldr	s14, [r7, #16]
 8009420:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 8009424:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009428:	eddf 7a2e 	vldr	s15, [pc, #184]	; 80094e4 <I2C001_lConfigureBitRate+0x194>
 800942c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8009430:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80094e8 <I2C001_lConfigureBitRate+0x198>
 8009434:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	edd3 7a00 	vldr	s15, [r3]
 800943e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009442:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8009446:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 800944a:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 800944e:	eddf 7a27 	vldr	s15, [pc, #156]	; 80094ec <I2C001_lConfigureBitRate+0x19c>
 8009452:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8009456:	edc7 7a05 	vstr	s15, [r7, #20]
 800945a:	e01e      	b.n	800949a <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 800945c:	ed97 7a04 	vldr	s14, [r7, #16]
 8009460:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 8009464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009468:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80094e4 <I2C001_lConfigureBitRate+0x194>
 800946c:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 8009470:	eddf 7a1d 	vldr	s15, [pc, #116]	; 80094e8 <I2C001_lConfigureBitRate+0x198>
 8009474:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	edd3 7a00 	vldr	s15, [r3]
 800947e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009482:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8009486:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 800948a:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 800948e:	eddf 7a17 	vldr	s15, [pc, #92]	; 80094ec <I2C001_lConfigureBitRate+0x19c>
 8009492:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8009496:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 800949a:	ed97 7a05 	vldr	s14, [r7, #20]
 800949e:	eddf 7a10 	vldr	s15, [pc, #64]	; 80094e0 <I2C001_lConfigureBitRate+0x190>
 80094a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094aa:	dd04      	ble.n	80094b6 <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 80094ac:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80094b0:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80094b4:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 80094b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80094ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	edc3 7a00 	vstr	s15, [r3]
}
 80094c4:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bc80      	pop	{r7}
 80094cc:	4770      	bx	lr
 80094ce:	bf00      	nop
 80094d0:	447a0000 	.word	0x447a0000
 80094d4:	47c35000 	.word	0x47c35000
 80094d8:	4ab2d05e 	.word	0x4ab2d05e
 80094dc:	4a0f0d18 	.word	0x4a0f0d18
 80094e0:	447fc000 	.word	0x447fc000
 80094e4:	44800000 	.word	0x44800000
 80094e8:	49742400 	.word	0x49742400
 80094ec:	42f00000 	.word	0x42f00000

080094f0 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 80094f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80094f8:	f2c1 0000 	movt	r0, #4096	; 0x1000
 80094fc:	f7ff fa5c 	bl	80089b8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8009500:	f243 7010 	movw	r0, #14096	; 0x3710
 8009504:	f6c0 0001 	movt	r0, #2049	; 0x801
 8009508:	f7ff fe44 	bl	8009194 <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 800950c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009510:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009514:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009518:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800951c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800951e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8009522:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 8009524:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009528:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800952c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009530:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009534:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009536:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800953a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 800953c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009540:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009544:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009548:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800954c:	6912      	ldr	r2, [r2, #16]
 800954e:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8009552:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8009554:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009558:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800955c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009560:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009564:	6852      	ldr	r2, [r2, #4]
 8009566:	f042 0204 	orr.w	r2, r2, #4
 800956a:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 800956c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009570:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009574:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009578:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800957c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800957e:	f022 0207 	bic.w	r2, r2, #7
 8009582:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)4 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 8009584:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009588:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800958c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009590:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009594:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009596:	f042 0204 	orr.w	r2, r2, #4
 800959a:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 800959c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80095a0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80095a4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80095a8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80095ac:	6912      	ldr	r2, [r2, #16]
 80095ae:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80095b2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 80095b4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80095b8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80095bc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80095c0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80095c4:	6852      	ldr	r2, [r2, #4]
 80095c6:	f042 0201 	orr.w	r2, r2, #1
 80095ca:	605a      	str	r2, [r3, #4]

  RESET001_DeassertReset(PER0_USIC0);
 80095cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80095d0:	f7ff f9f2 	bl	80089b8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle1);        
 80095d4:	f243 7028 	movw	r0, #14120	; 0x3728
 80095d8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80095dc:	f7ff fdda 	bl	8009194 <I2C001_lInit>
     /* Configuration of SCL Pin 0.8 based on User configuration */
  PORT0->PDR1 &= (~(PORT0_PDR1_PD8_Msk));
 80095e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095e4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80095e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80095ec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80095f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80095f2:	f022 0207 	bic.w	r2, r2, #7
 80095f6:	645a      	str	r2, [r3, #68]	; 0x44
  PORT0->PDR1 |= (((uint32_t)0 << PORT0_PDR1_PD8_Pos) & PORT0_PDR1_PD8_Msk);    
 80095f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095fc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009600:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009604:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009608:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800960a:	645a      	str	r2, [r3, #68]	; 0x44
 	       
  PORT0->IOCR8 |= ((uint32_t)24 << 3);
 800960c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009610:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009614:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009618:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800961c:	6992      	ldr	r2, [r2, #24]
 800961e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8009622:	619a      	str	r2, [r3, #24]
 	 
  PORT0->OMR |= ((uint32_t)0x01 << 8);          
 8009624:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009628:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800962c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009630:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009634:	6852      	ldr	r2, [r2, #4]
 8009636:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800963a:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 1.5 based on User configuration */
  PORT1->PDR0  &= (~(PORT1_PDR0_PD5_Msk));
 800963c:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009640:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009644:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009648:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800964c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800964e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8009652:	641a      	str	r2, [r3, #64]	; 0x40
  PORT1->PDR0  |= (((uint32_t)0 << PORT1_PDR0_PD5_Pos) & PORT1_PDR0_PD5_Msk);
 8009654:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009658:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800965c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009660:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009664:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009666:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT1->IOCR4 |= ((uint32_t)24 << 11);
 8009668:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800966c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009670:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009674:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009678:	6952      	ldr	r2, [r2, #20]
 800967a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800967e:	615a      	str	r2, [r3, #20]
 	 
  PORT1->OMR |= ((uint32_t)0x01 << 5);
 8009680:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009684:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009688:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800968c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009690:	6852      	ldr	r2, [r2, #4]
 8009692:	f042 0220 	orr.w	r2, r2, #32
 8009696:	605a      	str	r2, [r3, #4]

  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC1); 
 8009698:	f04f 0080 	mov.w	r0, #128	; 0x80
 800969c:	f2c1 0000 	movt	r0, #4096	; 0x1000
 80096a0:	f7ff f98a 	bl	80089b8 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle2);          
 80096a4:	f243 7040 	movw	r0, #14144	; 0x3740
 80096a8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80096ac:	f7ff fd72 	bl	8009194 <I2C001_lInit>
     /* Configuration of SCL Pin 0.11 based on User configuration */
  PORT0->PDR1 &= (~(PORT0_PDR1_PD11_Msk));
 80096b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80096b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80096bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80096c0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80096c2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80096c6:	645a      	str	r2, [r3, #68]	; 0x44
  PORT0->PDR1 |= (((uint32_t)0 << PORT0_PDR1_PD11_Pos) & PORT0_PDR1_PD11_Msk);    
 80096c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80096d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80096d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80096d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80096da:	645a      	str	r2, [r3, #68]	; 0x44
 	       
  PORT0->IOCR8 |= ((uint32_t)24 << 27);
 80096dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80096e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80096e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80096ec:	6992      	ldr	r2, [r2, #24]
 80096ee:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80096f2:	619a      	str	r2, [r3, #24]
 	 
  PORT0->OMR |= ((uint32_t)0x01 << 11);          
 80096f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80096fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009700:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009704:	6852      	ldr	r2, [r2, #4]
 8009706:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800970a:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 0.5 based on User configuration */
  PORT0->PDR0  &= (~(PORT0_PDR0_PD5_Msk));
 800970c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009710:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009714:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009718:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800971c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800971e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8009722:	641a      	str	r2, [r3, #64]	; 0x40
  PORT0->PDR0  |= (((uint32_t)0 << PORT0_PDR0_PD5_Pos) & PORT0_PDR0_PD5_Msk);
 8009724:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009728:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800972c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009730:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009734:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009736:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT0->IOCR4 |= ((uint32_t)24 << 11);
 8009738:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800973c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009740:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009744:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009748:	6952      	ldr	r2, [r2, #20]
 800974a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800974e:	615a      	str	r2, [r3, #20]
 	 
  PORT0->OMR |= ((uint32_t)0x01 << 5);
 8009750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009754:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009758:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800975c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009760:	6852      	ldr	r2, [r2, #4]
 8009762:	f042 0220 	orr.w	r2, r2, #32
 8009766:	605a      	str	r2, [r3, #4]

}
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop

0800976c <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 800976c:	b480      	push	{r7}
 800976e:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop

08009778 <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 8009782:	f04f 0300 	mov.w	r3, #0
 8009786:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 8009788:	f04f 0300 	mov.w	r3, #0
 800978c:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8009794:	f04f 0304 	mov.w	r3, #4
 8009798:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800979e:	f023 0204 	bic.w	r2, r3, #4
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 80097a6:	f107 020c 	add.w	r2, r7, #12
 80097aa:	f107 0308 	add.w	r3, r7, #8
 80097ae:	6838      	ldr	r0, [r7, #0]
 80097b0:	4611      	mov	r1, r2
 80097b2:	461a      	mov	r2, r3
 80097b4:	f7ff fdcc 	bl	8009350 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	691b      	ldr	r3, [r3, #16]
 80097bc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80097c0:	f023 0303 	bic.w	r3, r3, #3
 80097c4:	697a      	ldr	r2, [r7, #20]
 80097c6:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 80097c8:	697b      	ldr	r3, [r7, #20]
 80097ca:	691a      	ldr	r2, [r3, #16]
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	ea4f 5383 	mov.w	r3, r3, lsl #22
 80097d2:	ea4f 5393 	mov.w	r3, r3, lsr #22
 80097d6:	431a      	orrs	r2, r3
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 80097dc:	697b      	ldr	r3, [r7, #20]
 80097de:	695a      	ldr	r2, [r3, #20]
 80097e0:	f248 03ff 	movw	r3, #33023	; 0x80ff
 80097e4:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 80097e8:	4013      	ands	r3, r2
 80097ea:	697a      	ldr	r2, [r7, #20]
 80097ec:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	2b64      	cmp	r3, #100	; 0x64
 80097f2:	d80f      	bhi.n	8009814 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80097fe:	f04f 0300 	mov.w	r3, #0
 8009802:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8009806:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8009808:	4313      	orrs	r3, r2
 800980a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	615a      	str	r2, [r3, #20]
 8009812:	e00e      	b.n	8009832 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800981e:	f04f 0300 	mov.w	r3, #0
 8009822:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8009826:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8009828:	4313      	orrs	r3, r2
 800982a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009836:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	2b64      	cmp	r3, #100	; 0x64
 8009842:	d804      	bhi.n	800984e <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	63da      	str	r2, [r3, #60]	; 0x3c
 800984c:	e005      	b.n	800985a <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009852:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 800985a:	f04f 0300 	mov.w	r3, #0
 800985e:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009864:	f043 0204 	orr.w	r2, r3, #4
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 800986c:	693b      	ldr	r3, [r7, #16]
}
 800986e:	4618      	mov	r0, r3
 8009870:	f107 0718 	add.w	r7, r7, #24
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8009882:	f04f 0300 	mov.w	r3, #0
 8009886:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009894:	f003 0308 	and.w	r3, r3, #8
 8009898:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 800989c:	2b00      	cmp	r3, #0
 800989e:	d003      	beq.n	80098a8 <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 80098a0:	f04f 0300 	mov.w	r3, #0
 80098a4:	73fb      	strb	r3, [r7, #15]
 80098a6:	e009      	b.n	80098bc <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	461a      	mov	r2, r3
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 80098b6:	f04f 0301 	mov.w	r3, #1
 80098ba:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098be:	4618      	mov	r0, r3
 80098c0:	f107 0714 	add.w	r7, r7, #20
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bc80      	pop	{r7}
 80098c8:	4770      	bx	lr
 80098ca:	bf00      	nop

080098cc <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b085      	sub	sp, #20
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 80098d6:	f04f 0300 	mov.w	r3, #0
 80098da:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	685b      	ldr	r3, [r3, #4]
 80098e0:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80098e6:	f003 0302 	and.w	r3, r3, #2
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d003      	beq.n	80098f6 <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 80098ee:	f04f 0300 	mov.w	r3, #0
 80098f2:	73fb      	strb	r3, [r7, #15]
       break;
 80098f4:	e019      	b.n	800992a <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80098fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009900:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8009904:	2b00      	cmp	r3, #0
 8009906:	d003      	beq.n	8009910 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 8009908:	f04f 0300 	mov.w	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]
 800990e:	e00c      	b.n	800992a <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	785b      	ldrb	r3, [r3, #1]
 8009914:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 8009924:	f04f 0301 	mov.w	r3, #1
 8009928:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 800992a:	7bfb      	ldrb	r3, [r7, #15]

}
 800992c:	4618      	mov	r0, r3
 800992e:	f107 0714 	add.w	r7, r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	bc80      	pop	{r7}
 8009936:	4770      	bx	lr

08009938 <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8009938:	b480      	push	{r7}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 8009944:	f04f 0302 	mov.w	r3, #2
 8009948:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 800994a:	f04f 0300 	mov.w	r3, #0
 800994e:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	685b      	ldr	r3, [r3, #4]
 8009954:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8009956:	78fb      	ldrb	r3, [r7, #3]
 8009958:	2b04      	cmp	r3, #4
 800995a:	d80d      	bhi.n	8009978 <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009960:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8009962:	78fb      	ldrb	r3, [r7, #3]
 8009964:	f103 030a 	add.w	r3, r3, #10
 8009968:	f04f 0201 	mov.w	r2, #1
 800996c:	fa02 f303 	lsl.w	r3, r2, r3
 8009970:	693a      	ldr	r2, [r7, #16]
 8009972:	4013      	ands	r3, r2
 8009974:	613b      	str	r3, [r7, #16]
 8009976:	e035      	b.n	80099e4 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8009978:	78fb      	ldrb	r3, [r7, #3]
 800997a:	2b06      	cmp	r3, #6
 800997c:	d107      	bne.n	800998e <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009982:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	f003 0320 	and.w	r3, r3, #32
 800998a:	613b      	str	r3, [r7, #16]
 800998c:	e02a      	b.n	80099e4 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 800998e:	78fb      	ldrb	r3, [r7, #3]
 8009990:	2b05      	cmp	r3, #5
 8009992:	d107      	bne.n	80099a4 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009998:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	f003 0302 	and.w	r3, r3, #2
 80099a0:	613b      	str	r3, [r7, #16]
 80099a2:	e01f      	b.n	80099e4 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80099a4:	78fb      	ldrb	r3, [r7, #3]
 80099a6:	2b08      	cmp	r3, #8
 80099a8:	d80e      	bhi.n	80099c8 <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80099b0:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 80099b2:	78fb      	ldrb	r3, [r7, #3]
 80099b4:	f1a3 0307 	sub.w	r3, r3, #7
 80099b8:	f04f 0201 	mov.w	r2, #1
 80099bc:	fa02 f303 	lsl.w	r3, r2, r3
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	4013      	ands	r3, r2
 80099c4:	613b      	str	r3, [r7, #16]
 80099c6:	e00d      	b.n	80099e4 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80099ce:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 80099d0:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 80099d2:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 80099d6:	f04f 0201 	mov.w	r2, #1
 80099da:	fa02 f303 	lsl.w	r3, r2, r3
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	4013      	ands	r3, r2
 80099e2:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d002      	beq.n	80099f0 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 80099ea:	f04f 0303 	mov.w	r3, #3
 80099ee:	617b      	str	r3, [r7, #20]
  }
  return Status;
 80099f0:	697b      	ldr	r3, [r7, #20]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	f107 071c 	add.w	r7, r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bc80      	pop	{r7}
 80099fc:	4770      	bx	lr
 80099fe:	bf00      	nop

08009a00 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 8009a12:	78fb      	ldrb	r3, [r7, #3]
 8009a14:	2b04      	cmp	r3, #4
 8009a16:	d809      	bhi.n	8009a2c <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8009a18:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 8009a1a:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8009a1e:	f04f 0201 	mov.w	r2, #1
 8009a22:	fa02 f203 	lsl.w	r2, r2, r3
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	64da      	str	r2, [r3, #76]	; 0x4c
 8009a2a:	e025      	b.n	8009a78 <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	2b06      	cmp	r3, #6
 8009a30:	d104      	bne.n	8009a3c <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f04f 0220 	mov.w	r2, #32
 8009a38:	64da      	str	r2, [r3, #76]	; 0x4c
 8009a3a:	e01d      	b.n	8009a78 <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8009a3c:	78fb      	ldrb	r3, [r7, #3]
 8009a3e:	2b05      	cmp	r3, #5
 8009a40:	d104      	bne.n	8009a4c <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f04f 0202 	mov.w	r2, #2
 8009a48:	64da      	str	r2, [r3, #76]	; 0x4c
 8009a4a:	e015      	b.n	8009a78 <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8009a4c:	78fb      	ldrb	r3, [r7, #3]
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	d809      	bhi.n	8009a66 <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 8009a52:	78fb      	ldrb	r3, [r7, #3]
 8009a54:	f1a3 0307 	sub.w	r3, r3, #7
 8009a58:	f04f 0201 	mov.w	r2, #1
 8009a5c:	fa02 f203 	lsl.w	r2, r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	64da      	str	r2, [r3, #76]	; 0x4c
 8009a64:	e008      	b.n	8009a78 <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8009a66:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8009a68:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8009a6c:	f04f 0201 	mov.w	r2, #1
 8009a70:	fa02 f203 	lsl.w	r2, r2, r3
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8009a78:	f107 0714 	add.w	r7, r7, #20
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bc80      	pop	{r7}
 8009a80:	4770      	bx	lr
 8009a82:	bf00      	nop

08009a84 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009a84:	b480      	push	{r7}
 8009a86:	b085      	sub	sp, #20
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f003 0307 	and.w	r3, r3, #7
 8009a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009a94:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8009a98:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8009a9c:	68db      	ldr	r3, [r3, #12]
 8009a9e:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8009aa0:	68ba      	ldr	r2, [r7, #8]
 8009aa2:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009aa6:	4013      	ands	r3, r2
 8009aa8:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8009ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009abc:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8009abe:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8009ac2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8009ac6:	68ba      	ldr	r2, [r7, #8]
 8009ac8:	60da      	str	r2, [r3, #12]
}
 8009aca:	f107 0714 	add.w	r7, r7, #20
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bc80      	pop	{r7}
 8009ad2:	4770      	bx	lr

08009ad4 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8009ad8:	f04f 0001 	mov.w	r0, #1
 8009adc:	f7ff ffd2 	bl	8009a84 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8009ae0:	f000 fa52 	bl	8009f88 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8009ae4:	f000 fcd6 	bl	800a494 <CLK001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8009ae8:	f7ff fd02 	bl	80094f0 <I2C001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8009aec:	f7ff f8de 	bl	8008cac <IO004_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
 8009af0:	f7ff f89a 	bl	8008c28 <NVIC002_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8009af4:	f7fe fd24 	bl	8008540 <SYSTM001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8009af8:	f7fe f826 	bl	8007b48 <UART001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8009afc:	f000 f808 	bl	8009b10 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop

08009b04 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8009b08:	f000 fcc4 	bl	800a494 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8009b0c:	bd80      	pop	{r7, pc}
 8009b0e:	bf00      	nop

08009b10 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8009b10:	b480      	push	{r7}
 8009b12:	b087      	sub	sp, #28
 8009b14:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8009b16:	463b      	mov	r3, r7
 8009b18:	f04f 0200 	mov.w	r2, #0
 8009b1c:	601a      	str	r2, [r3, #0]
 8009b1e:	f103 0304 	add.w	r3, r3, #4
 8009b22:	f04f 0200 	mov.w	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]
 8009b28:	f103 0304 	add.w	r3, r3, #4
 8009b2c:	f04f 0200 	mov.w	r2, #0
 8009b30:	601a      	str	r2, [r3, #0]
 8009b32:	f103 0304 	add.w	r3, r3, #4
 8009b36:	f04f 0200 	mov.w	r2, #0
 8009b3a:	601a      	str	r2, [r3, #0]
 8009b3c:	f103 0304 	add.w	r3, r3, #4
 8009b40:	f04f 0200 	mov.w	r2, #0
 8009b44:	601a      	str	r2, [r3, #0]
 8009b46:	f103 0304 	add.w	r3, r3, #4
 8009b4a:	f04f 0200 	mov.w	r2, #0
 8009b4e:	601a      	str	r2, [r3, #0]
 8009b50:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8009b54:	683a      	ldr	r2, [r7, #0]
 8009b56:	f04f 0300 	mov.w	r3, #0
 8009b5a:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b60:	f003 030f 	and.w	r3, r3, #15
 8009b64:	4313      	orrs	r3, r2
 8009b66:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8009b68:	f04f 0300 	mov.w	r3, #0
 8009b6c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009b70:	f04f 0200 	mov.w	r2, #0
 8009b74:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8009b78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009b7a:	f022 020f 	bic.w	r2, r2, #15
 8009b7e:	641a      	str	r2, [r3, #64]	; 0x40
                         
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	f04f 0300 	mov.w	r3, #0
 8009b86:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b8c:	f003 030f 	and.w	r3, r3, #15
 8009b90:	4313      	orrs	r3, r2
 8009b92:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8009b94:	f04f 0300 	mov.w	r3, #0
 8009b98:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009b9c:	f04f 0200 	mov.w	r2, #0
 8009ba0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009ba4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009ba6:	f022 020f 	bic.w	r2, r2, #15
 8009baa:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[3] |= (uint32_t) RD_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos); 
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009bb2:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb8:	f003 030f 	and.w	r3, r3, #15
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	60fb      	str	r3, [r7, #12]
    WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8009bc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009bc4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009bc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009bcc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009bd0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009bd2:	f022 020f 	bic.w	r2, r2, #15
 8009bd6:	641a      	str	r2, [r3, #64]	; 0x40
           
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8009bd8:	693a      	ldr	r2, [r7, #16]
 8009bda:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009bde:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009be4:	f003 030f 	and.w	r3, r3, #15
 8009be8:	4313      	orrs	r3, r2
 8009bea:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8009bec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009bf0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009bf4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009bf8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009bfc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009bfe:	f022 020f 	bic.w	r2, r2, #15
 8009c02:	641a      	str	r2, [r3, #64]	; 0x40
      
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									                  
 WR_REG(USIC0_CH0->DX1CR, USIC_CH_DX1CR_DSEL_Msk, USIC_CH_DX1CR_DSEL_Pos,1);  
 8009c04:	f04f 0300 	mov.w	r3, #0
 8009c08:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009c0c:	f04f 0200 	mov.w	r2, #0
 8009c10:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8009c14:	6a12      	ldr	r2, [r2, #32]
 8009c16:	f022 0207 	bic.w	r2, r2, #7
 8009c1a:	f042 0201 	orr.w	r2, r2, #1
 8009c1e:	621a      	str	r2, [r3, #32]
  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000010);		/*    DPTR = 16,  SIZE = 1 */ 
 8009c20:	f04f 0300 	mov.w	r3, #0
 8009c24:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009c28:	f04f 0200 	mov.w	r2, #0
 8009c2c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8009c30:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8009c34:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009c38:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009c3c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009c40:	f042 0210 	orr.w	r2, r2, #16
 8009c44:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x04000000);		/*    DPTR = 0,  SIZE = 4 */ 
 8009c48:	f04f 0300 	mov.w	r3, #0
 8009c4c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009c50:	f04f 0200 	mov.w	r2, #0
 8009c54:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8009c58:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009c5c:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009c60:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009c64:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009c68:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8009c6c:	f04f 0300 	mov.w	r3, #0
 8009c70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009c74:	f04f 0200 	mov.w	r2, #0
 8009c78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009c7c:	69d2      	ldr	r2, [r2, #28]
 8009c7e:	f022 0207 	bic.w	r2, r2, #7
 8009c82:	f042 0201 	orr.w	r2, r2, #1
 8009c86:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 8009c88:	f04f 0300 	mov.w	r3, #0
 8009c8c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009c90:	f04f 0200 	mov.w	r2, #0
 8009c94:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009c98:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009c9c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009ca0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC1_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000022);		/*    DPTR = 34,  SIZE = 1 */ 
 8009ca4:	f04f 0300 	mov.w	r3, #0
 8009ca8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009cac:	f04f 0200 	mov.w	r2, #0
 8009cb0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009cb4:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8009cb8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009cbc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009cc0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009cc4:	f042 0222 	orr.w	r2, r2, #34	; 0x22
 8009cc8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000020);		/*    DPTR = 32,  SIZE = 1 */ 
 8009ccc:	f04f 0300 	mov.w	r3, #0
 8009cd0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009cd4:	f04f 0200 	mov.w	r2, #0
 8009cd8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009cdc:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009ce0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009ce4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009ce8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009cec:	f042 0220 	orr.w	r2, r2, #32
 8009cf0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC1_CH1->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8009cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cf8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009cfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d00:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d04:	69d2      	ldr	r2, [r2, #28]
 8009d06:	f022 0207 	bic.w	r2, r2, #7
 8009d0a:	f042 0203 	orr.w	r2, r2, #3
 8009d0e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH1->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
 8009d10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d14:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d1c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d20:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009d24:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009d28:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009d2c:	f042 62a0 	orr.w	r2, r2, #83886080	; 0x5000000
 8009d30:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8009d34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d38:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009d3c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009d40:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d44:	69d2      	ldr	r2, [r2, #28]
 8009d46:	f022 0207 	bic.w	r2, r2, #7
 8009d4a:	f042 0201 	orr.w	r2, r2, #1
 8009d4e:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 8009d50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d54:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009d58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009d5c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d60:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009d64:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009d68:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					              					  						       
 //Interrupt node 2 is selected for Standard receive buffer event                 
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,2);  
 8009d6c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009d74:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009d78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d7c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009d80:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8009d84:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009d88:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x02000000);		/*    DPTR = 0,  SIZE = 2 */ 
 8009d8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d90:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009d94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009d98:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009d9c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8009da0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009da4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009da8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8009dac:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000004);		/*    DPTR = 4,  SIZE = 1 */ 
 8009db0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009db4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009db8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009dbc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009dc0:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8009dc4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009dc8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009dcc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8009dd0:	f042 0204 	orr.w	r2, r2, #4
 8009dd4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8009dd8:	f04f 0300 	mov.w	r3, #0
 8009ddc:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8009de0:	683a      	ldr	r2, [r7, #0]
 8009de2:	f002 010f 	and.w	r1, r2, #15
 8009de6:	f04f 0200 	mov.w	r2, #0
 8009dea:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8009dee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009df0:	f022 020f 	bic.w	r2, r2, #15
 8009df4:	430a      	orrs	r2, r1
 8009df6:	641a      	str	r2, [r3, #64]	; 0x40
          
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8009df8:	f04f 0300 	mov.w	r3, #0
 8009dfc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e00:	68ba      	ldr	r2, [r7, #8]
 8009e02:	f002 010f 	and.w	r1, r2, #15
 8009e06:	f04f 0200 	mov.w	r2, #0
 8009e0a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009e0e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009e10:	f022 020f 	bic.w	r2, r2, #15
 8009e14:	430a      	orrs	r2, r1
 8009e16:	641a      	str	r2, [r3, #64]	; 0x40
                  
   WR_REG(USIC1_CH1->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[3]);
 8009e18:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e1c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e20:	68fa      	ldr	r2, [r7, #12]
 8009e22:	f002 010f 	and.w	r1, r2, #15
 8009e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e2a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009e2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009e30:	f022 020f 	bic.w	r2, r2, #15
 8009e34:	430a      	orrs	r2, r1
 8009e36:	641a      	str	r2, [r3, #64]	; 0x40
        
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8009e38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009e3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e40:	693a      	ldr	r2, [r7, #16]
 8009e42:	f002 010f 	and.w	r1, r2, #15
 8009e46:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009e4a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009e4e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009e50:	f022 020f 	bic.w	r2, r2, #15
 8009e54:	430a      	orrs	r2, r1
 8009e56:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.1 : PORT0_IOCR0_PC1_PCR and PORT0_IOCR0_PC1_OE */					   
 8009e58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e5c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e60:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009e64:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009e68:	6912      	ldr	r2, [r2, #16]
 8009e6a:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8009e6e:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8009e72:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 8009e74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e78:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e7c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009e80:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009e84:	6952      	ldr	r2, [r2, #20]
 8009e86:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8009e8a:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8009e8e:	615a      	str	r2, [r3, #20]
					   
              
  WR_REG(PORT0->HWSEL, PORT0_HWSEL_HW8_Msk, PORT0_HWSEL_HW8_Pos, PORT_HWSEL_SW);                    /*    P0.8 : PORT0_HWSEL_HW8 */                         
 8009e90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e94:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009e98:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009e9c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009ea0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009ea2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8009ea6:	675a      	str	r2, [r3, #116]	; 0x74
  WR_REG(PORT0->IOCR8, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x12U);                /*P0.8 : PORT0_IOCR8_PC8_PCR and PORT0_IOCR8_PC8_OE */					   
 8009ea8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009eac:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009eb0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009eb4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009eb8:	6992      	ldr	r2, [r2, #24]
 8009eba:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8009ebe:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8009ec2:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT0->IOCR8, 0xb8000000U, PORT_IOCR_PC3_PCR_Pos, 0x12U);                /*P0.11 : PORT0_IOCR8_PC11_PCR and PORT0_IOCR8_PC11_OE */					   
 8009ec4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ec8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009ecc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009ed0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009ed4:	6992      	ldr	r2, [r2, #24]
 8009ed6:	f022 4238 	bic.w	r2, r2, #3087007744	; 0xb8000000
 8009eda:	f042 4210 	orr.w	r2, r2, #2415919104	; 0x90000000
 8009ede:	619a      	str	r2, [r3, #24]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8009ee0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009ee4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009ee8:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009eec:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009ef0:	6912      	ldr	r2, [r2, #16]
 8009ef2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009ef6:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8009ef8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009efc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009f00:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009f04:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009f08:	6912      	ldr	r2, [r2, #16]
 8009f0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f0e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
 8009f10:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8009f14:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009f18:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8009f1c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009f20:	6952      	ldr	r2, [r2, #20]
 8009f22:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8009f26:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8009f2a:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8009f2c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009f30:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009f34:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009f38:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009f3c:	6912      	ldr	r2, [r2, #16]
 8009f3e:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8009f42:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8009f46:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8009f48:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009f4c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009f50:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009f54:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009f58:	6912      	ldr	r2, [r2, #16]
 8009f5a:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8009f5e:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8009f62:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8009f64:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8009f68:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8009f6c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8009f70:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8009f74:	6952      	ldr	r2, [r2, #20]
 8009f76:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009f7a:	615a      	str	r2, [r3, #20]
					      
}
 8009f7c:	f107 071c 	add.w	r7, r7, #28
 8009f80:	46bd      	mov	sp, r7
 8009f82:	bc80      	pop	{r7}
 8009f84:	4770      	bx	lr
 8009f86:	bf00      	nop

08009f88 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8009f88:	b480      	push	{r7}
 8009f8a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bc80      	pop	{r7}
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop

08009f94 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8009f9c:	f04f 0300 	mov.w	r3, #0
 8009fa0:	60fb      	str	r3, [r7, #12]
 8009fa2:	e007      	b.n	8009fb4 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8009fa4:	bf00      	nop
 8009fa6:	bf00      	nop
 8009fa8:	bf00      	nop
 8009faa:	bf00      	nop
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f103 0301 	add.w	r3, r3, #1
 8009fb2:	60fb      	str	r3, [r7, #12]
 8009fb4:	68fa      	ldr	r2, [r7, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d3f3      	bcc.n	8009fa4 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8009fbc:	f107 0714 	add.w	r7, r7, #20
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	bc80      	pop	{r7}
 8009fc4:	4770      	bx	lr
 8009fc6:	bf00      	nop

08009fc8 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b083      	sub	sp, #12
 8009fcc:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8009fce:	f04f 0301 	mov.w	r3, #1
 8009fd2:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8009fd4:	f244 7310 	movw	r3, #18192	; 0x4710
 8009fd8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8009fdc:	685a      	ldr	r2, [r3, #4]
 8009fde:	f04f 0302 	mov.w	r3, #2
 8009fe2:	f2c0 0301 	movt	r3, #1
 8009fe6:	4013      	ands	r3, r2
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d002      	beq.n	8009ff2 <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8009fec:	f04f 0300 	mov.w	r3, #0
 8009ff0:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8009ff2:	687b      	ldr	r3, [r7, #4]
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f107 070c 	add.w	r7, r7, #12
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bc80      	pop	{r7}
 8009ffe:	4770      	bx	lr

0800a000 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 800a004:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800a008:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f003 0301 	and.w	r3, r3, #1
 800a012:	2b00      	cmp	r3, #0
 800a014:	d10b      	bne.n	800a02e <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 800a016:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 800a01a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a01e:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 800a022:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a026:	6852      	ldr	r2, [r2, #4]
 800a028:	f042 0201 	orr.w	r2, r2, #1
 800a02c:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 800a02e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800a032:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d00b      	beq.n	800a058 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 800a040:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800a044:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a048:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 800a04c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a050:	6892      	ldr	r2, [r2, #8]
 800a052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a056:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 800a058:	f244 7310 	movw	r3, #18192	; 0x4710
 800a05c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a060:	f244 7210 	movw	r2, #18192	; 0x4710
 800a064:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a068:	6852      	ldr	r2, [r2, #4]
 800a06a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800a06e:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800a070:	f04f 0064 	mov.w	r0, #100	; 0x64
 800a074:	f7ff ff8e 	bl	8009f94 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 800a078:	f244 7310 	movw	r3, #18192	; 0x4710
 800a07c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a080:	f244 7210 	movw	r2, #18192	; 0x4710
 800a084:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a088:	6852      	ldr	r2, [r2, #4]
 800a08a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800a08e:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop

0800a094 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b082      	sub	sp, #8
 800a098:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800a09a:	f04f 0301 	mov.w	r3, #1
 800a09e:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 800a0a0:	f244 7310 	movw	r3, #18192	; 0x4710
 800a0a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a0a8:	f244 7210 	movw	r2, #18192	; 0x4710
 800a0ac:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a0b0:	6852      	ldr	r2, [r2, #4]
 800a0b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a0b6:	f022 0202 	bic.w	r2, r2, #2
 800a0ba:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 800a0bc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800a0c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d054      	beq.n	800a178 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800a0ce:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800a0d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a0d6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800a0da:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a0de:	6852      	ldr	r2, [r2, #4]
 800a0e0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800a0e4:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 800a0e6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800a0ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a0ee:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800a0f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a0f6:	6852      	ldr	r2, [r2, #4]
 800a0f8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800a0fc:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 800a0fe:	f244 7310 	movw	r3, #18192	; 0x4710
 800a102:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a106:	f244 7210 	movw	r2, #18192	; 0x4710
 800a10a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a10e:	68d2      	ldr	r2, [r2, #12]
 800a110:	f022 0201 	bic.w	r2, r2, #1
 800a114:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 800a116:	f244 7310 	movw	r3, #18192	; 0x4710
 800a11a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a11e:	f244 7210 	movw	r2, #18192	; 0x4710
 800a122:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a126:	6852      	ldr	r2, [r2, #4]
 800a128:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a12c:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 800a12e:	f244 6350 	movw	r3, #18000	; 0x4650
 800a132:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 800a134:	f04f 000a 	mov.w	r0, #10
 800a138:	f7ff ff2c 	bl	8009f94 <CLK001_Delay>
        timeout_count--;
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a142:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800a144:	f244 7310 	movw	r3, #18192	; 0x4710
 800a148:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 800a152:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800a156:	d002      	beq.n	800a15e <CLK001_SetMainPLLClkSrc+0xca>
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1ea      	bne.n	800a134 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800a15e:	f244 7310 	movw	r3, #18192	; 0x4710
 800a162:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800a16c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800a170:	d002      	beq.n	800a178 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 800a172:	f04f 0300 	mov.w	r3, #0
 800a176:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 800a178:	687b      	ldr	r3, [r7, #4]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	f107 0708 	add.w	r7, r7, #8
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}

0800a184 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b082      	sub	sp, #8
 800a188:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800a18a:	f04f 0301 	mov.w	r3, #1
 800a18e:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800a190:	f244 7310 	movw	r3, #18192	; 0x4710
 800a194:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	f003 0304 	and.w	r3, r3, #4
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	f040 8097 	bne.w	800a2d2 <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800a1a4:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800a1a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1ac:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800a1b0:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800a1b4:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 800a1b6:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800a1ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1be:	681a      	ldr	r2, [r3, #0]
 800a1c0:	f649 7381 	movw	r3, #40833	; 0x9f81
 800a1c4:	f2c1 635e 	movt	r3, #5726	; 0x165e
 800a1c8:	fba3 1302 	umull	r1, r3, r3, r2
 800a1cc:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800a1d0:	f103 32ff 	add.w	r2, r3, #4294967295
 800a1d4:	f640 13f8 	movw	r3, #2552	; 0x9f8
 800a1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a1dc:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 800a1de:	f244 7310 	movw	r3, #18192	; 0x4710
 800a1e2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a1e6:	f244 7210 	movw	r2, #18192	; 0x4710
 800a1ea:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a1ee:	6852      	ldr	r2, [r2, #4]
 800a1f0:	f042 0201 	orr.w	r2, r2, #1
 800a1f4:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 800a1f6:	f244 7310 	movw	r3, #18192	; 0x4710
 800a1fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a1fe:	f244 7210 	movw	r2, #18192	; 0x4710
 800a202:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a206:	6852      	ldr	r2, [r2, #4]
 800a208:	f042 0210 	orr.w	r2, r2, #16
 800a20c:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800a20e:	f244 7310 	movw	r3, #18192	; 0x4710
 800a212:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 800a216:	f640 12f8 	movw	r2, #2552	; 0x9f8
 800a21a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a21e:	6812      	ldr	r2, [r2, #0]
 800a220:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800a224:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800a228:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800a22a:	f244 7310 	movw	r3, #18192	; 0x4710
 800a22e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a232:	f244 7210 	movw	r2, #18192	; 0x4710
 800a236:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a23a:	6852      	ldr	r2, [r2, #4]
 800a23c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a240:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 800a242:	f244 7310 	movw	r3, #18192	; 0x4710
 800a246:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a24a:	f244 7210 	movw	r2, #18192	; 0x4710
 800a24e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a252:	6852      	ldr	r2, [r2, #4]
 800a254:	f022 0210 	bic.w	r2, r2, #16
 800a258:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 800a25a:	f244 7310 	movw	r3, #18192	; 0x4710
 800a25e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a262:	f244 7210 	movw	r2, #18192	; 0x4710
 800a266:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a26a:	6852      	ldr	r2, [r2, #4]
 800a26c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a270:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 800a272:	f244 6350 	movw	r3, #18000	; 0x4650
 800a276:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 800a278:	f04f 000a 	mov.w	r0, #10
 800a27c:	f7ff fe8a 	bl	8009f94 <CLK001_Delay>
        timeout_count--;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	f103 33ff 	add.w	r3, r3, #4294967295
 800a286:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800a288:	f244 7310 	movw	r3, #18192	; 0x4710
 800a28c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 800a296:	2b00      	cmp	r3, #0
 800a298:	d102      	bne.n	800a2a0 <CLK001_ConfigMainPLL+0x11c>
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1eb      	bne.n	800a278 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 800a2a0:	f244 7310 	movw	r3, #18192	; 0x4710
 800a2a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f003 0304 	and.w	r3, r3, #4
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00c      	beq.n	800a2cc <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800a2b2:	f244 7310 	movw	r3, #18192	; 0x4710
 800a2b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a2ba:	f244 7210 	movw	r2, #18192	; 0x4710
 800a2be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a2c2:	6852      	ldr	r2, [r2, #4]
 800a2c4:	f022 0201 	bic.w	r2, r2, #1
 800a2c8:	605a      	str	r2, [r3, #4]
 800a2ca:	e002      	b.n	800a2d2 <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 800a2cc:	f04f 0300 	mov.w	r3, #0
 800a2d0:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800a2d2:	687b      	ldr	r3, [r7, #4]
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f107 0708 	add.w	r7, r7, #8
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	bd80      	pop	{r7, pc}
 800a2de:	bf00      	nop

0800a2e0 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 800a2e6:	f04f 0301 	mov.w	r3, #1
 800a2ea:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 800a2ec:	f244 7310 	movw	r3, #18192	; 0x4710
 800a2f0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a2f4:	f244 7210 	movw	r2, #18192	; 0x4710
 800a2f8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a2fc:	6852      	ldr	r2, [r2, #4]
 800a2fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a302:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800a304:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800a308:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a30c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800a310:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800a314:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 800a316:	f04f 0064 	mov.w	r0, #100	; 0x64
 800a31a:	f7ff fe3b 	bl	8009f94 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 800a31e:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800a322:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	ea4f 2213 	mov.w	r2, r3, lsr #8
 800a32c:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800a330:	f2c0 131e 	movt	r3, #286	; 0x11e
 800a334:	fba3 1302 	umull	r1, r3, r3, r2
 800a338:	ea4f 2393 	mov.w	r3, r3, lsr #10
 800a33c:	f103 32ff 	add.w	r2, r3, #4294967295
 800a340:	f640 13f8 	movw	r3, #2552	; 0x9f8
 800a344:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a348:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800a34a:	f244 7310 	movw	r3, #18192	; 0x4710
 800a34e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 800a352:	f640 12f8 	movw	r2, #2552	; 0x9f8
 800a356:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a35a:	6812      	ldr	r2, [r2, #0]
 800a35c:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800a360:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800a364:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 800a366:	f04f 0064 	mov.w	r0, #100	; 0x64
 800a36a:	f7ff fe13 	bl	8009f94 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800a36e:	f640 13f4 	movw	r3, #2548	; 0x9f4
 800a372:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 800a37c:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800a380:	f2c0 03be 	movt	r3, #190	; 0xbe
 800a384:	fba3 1302 	umull	r1, r3, r3, r2
 800a388:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800a38c:	f103 32ff 	add.w	r2, r3, #4294967295
 800a390:	f640 13f8 	movw	r3, #2552	; 0x9f8
 800a394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a398:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800a39a:	f244 7310 	movw	r3, #18192	; 0x4710
 800a39e:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 800a3a2:	f640 12f8 	movw	r2, #2552	; 0x9f8
 800a3a6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a3aa:	6812      	ldr	r2, [r2, #0]
 800a3ac:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800a3b0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800a3b4:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 800a3b6:	f04f 0096 	mov.w	r0, #150	; 0x96
 800a3ba:	f7ff fdeb 	bl	8009f94 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800a3be:	f244 7310 	movw	r3, #18192	; 0x4710
 800a3c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a3c6:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 800a3ca:	f2c0 0203 	movt	r2, #3
 800a3ce:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 800a3d0:	f244 7310 	movw	r3, #18192	; 0x4710
 800a3d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800a3de:	ea4f 6313 	mov.w	r3, r3, lsr #24
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d11e      	bne.n	800a424 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800a3e6:	f244 7310 	movw	r3, #18192	; 0x4710
 800a3ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800a3f4:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 800a3f8:	2b27      	cmp	r3, #39	; 0x27
 800a3fa:	d113      	bne.n	800a424 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 800a3fc:	f244 7310 	movw	r3, #18192	; 0x4710
 800a400:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a404:	689b      	ldr	r3, [r3, #8]
 800a406:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d10a      	bne.n	800a424 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 800a40e:	f244 7310 	movw	r3, #18192	; 0x4710
 800a412:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800a41c:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 800a420:	2b03      	cmp	r3, #3
 800a422:	d002      	beq.n	800a42a <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 800a424:	f04f 0300 	mov.w	r3, #0
 800a428:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 800a42a:	f244 1360 	movw	r3, #16736	; 0x4160
 800a42e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a432:	f04f 0205 	mov.w	r2, #5
 800a436:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 800a438:	687b      	ldr	r3, [r7, #4]
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	f107 0708 	add.w	r7, r7, #8
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 800a44a:	f04f 0301 	mov.w	r3, #1
 800a44e:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 800a450:	f7ff fdd6 	bl	800a000 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800a454:	f04f 0064 	mov.w	r0, #100	; 0x64
 800a458:	f7ff fd9c 	bl	8009f94 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 800a45c:	f7ff fe1a 	bl	800a094 <CLK001_SetMainPLLClkSrc>
 800a460:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800a462:	f7ff fe8f 	bl	800a184 <CLK001_ConfigMainPLL>
 800a466:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 800a468:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800a46c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800a470:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800a474:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800a478:	68d2      	ldr	r2, [r2, #12]
 800a47a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a47e:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 800a480:	f7ff ff2e 	bl	800a2e0 <CLK001_FreqStepupMainPLL>
 800a484:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 800a486:	687b      	ldr	r3, [r7, #4]
}
 800a488:	4618      	mov	r0, r3
 800a48a:	f107 0708 	add.w	r7, r7, #8
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}
 800a492:	bf00      	nop

0800a494 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 800a49a:	f04f 0300 	mov.w	r3, #0
 800a49e:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 800a4a0:	f7ff fd92 	bl	8009fc8 <CLK001_SysClk_Valid>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d105      	bne.n	800a4b6 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 800a4aa:	f7ff ffcb 	bl	800a444 <CLK001_SysClk_Init>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	687a      	ldr	r2, [r7, #4]
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 800a4b6:	f7fc fb49 	bl	8006b4c <SystemCoreClockUpdate>
}
 800a4ba:	f107 0708 	add.w	r7, r7, #8
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop

0800a4c4 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 800a4c8:	f04f 0300 	mov.w	r3, #0
}
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	46bd      	mov	sp, r7
 800a4d0:	bc80      	pop	{r7}
 800a4d2:	4770      	bx	lr

0800a4d4 <pow>:
 800a4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4d8:	f8df b2cc 	ldr.w	fp, [pc, #716]	; 800a7a8 <pow+0x2d4>
 800a4dc:	b08b      	sub	sp, #44	; 0x2c
 800a4de:	461f      	mov	r7, r3
 800a4e0:	4680      	mov	r8, r0
 800a4e2:	4689      	mov	r9, r1
 800a4e4:	4616      	mov	r6, r2
 800a4e6:	f000 f97f 	bl	800a7e8 <__ieee754_pow>
 800a4ea:	f99b 3000 	ldrsb.w	r3, [fp]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	460d      	mov	r5, r1
 800a4f4:	d004      	beq.n	800a500 <pow+0x2c>
 800a4f6:	4630      	mov	r0, r6
 800a4f8:	4639      	mov	r1, r7
 800a4fa:	f001 f813 	bl	800b524 <__fpclassifyd>
 800a4fe:	b920      	cbnz	r0, 800a50a <pow+0x36>
 800a500:	4620      	mov	r0, r4
 800a502:	4629      	mov	r1, r5
 800a504:	b00b      	add	sp, #44	; 0x2c
 800a506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50a:	4640      	mov	r0, r8
 800a50c:	4649      	mov	r1, r9
 800a50e:	f001 f809 	bl	800b524 <__fpclassifyd>
 800a512:	4682      	mov	sl, r0
 800a514:	2800      	cmp	r0, #0
 800a516:	d12c      	bne.n	800a572 <pow+0x9e>
 800a518:	4630      	mov	r0, r6
 800a51a:	4639      	mov	r1, r7
 800a51c:	2200      	movs	r2, #0
 800a51e:	2300      	movs	r3, #0
 800a520:	f001 fd82 	bl	800c028 <__aeabi_dcmpeq>
 800a524:	2800      	cmp	r0, #0
 800a526:	d0eb      	beq.n	800a500 <pow+0x2c>
 800a528:	4b9e      	ldr	r3, [pc, #632]	; (800a7a4 <pow+0x2d0>)
 800a52a:	f99b 5000 	ldrsb.w	r5, [fp]
 800a52e:	9301      	str	r3, [sp, #4]
 800a530:	2201      	movs	r2, #1
 800a532:	2300      	movs	r3, #0
 800a534:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800a538:	9200      	str	r2, [sp, #0]
 800a53a:	2200      	movs	r2, #0
 800a53c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a540:	1c6b      	adds	r3, r5, #1
 800a542:	f8cd a020 	str.w	sl, [sp, #32]
 800a546:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a54a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a54e:	d00d      	beq.n	800a56c <pow+0x98>
 800a550:	2d02      	cmp	r5, #2
 800a552:	d00b      	beq.n	800a56c <pow+0x98>
 800a554:	4668      	mov	r0, sp
 800a556:	f001 f819 	bl	800b58c <matherr>
 800a55a:	2800      	cmp	r0, #0
 800a55c:	f000 8093 	beq.w	800a686 <pow+0x1b2>
 800a560:	9808      	ldr	r0, [sp, #32]
 800a562:	b118      	cbz	r0, 800a56c <pow+0x98>
 800a564:	f001 fe0a 	bl	800c17c <__errno>
 800a568:	9c08      	ldr	r4, [sp, #32]
 800a56a:	6004      	str	r4, [r0, #0]
 800a56c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800a570:	e7c6      	b.n	800a500 <pow+0x2c>
 800a572:	4640      	mov	r0, r8
 800a574:	4649      	mov	r1, r9
 800a576:	2200      	movs	r2, #0
 800a578:	2300      	movs	r3, #0
 800a57a:	f001 fd55 	bl	800c028 <__aeabi_dcmpeq>
 800a57e:	b300      	cbz	r0, 800a5c2 <pow+0xee>
 800a580:	4630      	mov	r0, r6
 800a582:	4639      	mov	r1, r7
 800a584:	2200      	movs	r2, #0
 800a586:	2300      	movs	r3, #0
 800a588:	f001 fd4e 	bl	800c028 <__aeabi_dcmpeq>
 800a58c:	2800      	cmp	r0, #0
 800a58e:	d04e      	beq.n	800a62e <pow+0x15a>
 800a590:	4884      	ldr	r0, [pc, #528]	; (800a7a4 <pow+0x2d0>)
 800a592:	f99b 5000 	ldrsb.w	r5, [fp]
 800a596:	9001      	str	r0, [sp, #4]
 800a598:	2101      	movs	r1, #1
 800a59a:	9100      	str	r1, [sp, #0]
 800a59c:	2400      	movs	r4, #0
 800a59e:	2000      	movs	r0, #0
 800a5a0:	2100      	movs	r1, #0
 800a5a2:	9408      	str	r4, [sp, #32]
 800a5a4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a5a8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a5ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a5b0:	2d00      	cmp	r5, #0
 800a5b2:	d0cf      	beq.n	800a554 <pow+0x80>
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800a5bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a5c0:	e7d4      	b.n	800a56c <pow+0x98>
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	f000 ffa7 	bl	800b518 <finite>
 800a5ca:	4682      	mov	sl, r0
 800a5cc:	2800      	cmp	r0, #0
 800a5ce:	d05f      	beq.n	800a690 <pow+0x1bc>
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	f001 fd26 	bl	800c028 <__aeabi_dcmpeq>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d08f      	beq.n	800a500 <pow+0x2c>
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	f000 ff98 	bl	800b518 <finite>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	d089      	beq.n	800a500 <pow+0x2c>
 800a5ec:	4630      	mov	r0, r6
 800a5ee:	4639      	mov	r1, r7
 800a5f0:	f000 ff92 	bl	800b518 <finite>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	d083      	beq.n	800a500 <pow+0x2c>
 800a5f8:	f99b 4000 	ldrsb.w	r4, [fp]
 800a5fc:	4a69      	ldr	r2, [pc, #420]	; (800a7a4 <pow+0x2d0>)
 800a5fe:	2004      	movs	r0, #4
 800a600:	2100      	movs	r1, #0
 800a602:	9000      	str	r0, [sp, #0]
 800a604:	9108      	str	r1, [sp, #32]
 800a606:	2000      	movs	r0, #0
 800a608:	2100      	movs	r1, #0
 800a60a:	2c02      	cmp	r4, #2
 800a60c:	9201      	str	r2, [sp, #4]
 800a60e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a612:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a616:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a61a:	d063      	beq.n	800a6e4 <pow+0x210>
 800a61c:	4668      	mov	r0, sp
 800a61e:	f000 ffb5 	bl	800b58c <matherr>
 800a622:	2800      	cmp	r0, #0
 800a624:	d05e      	beq.n	800a6e4 <pow+0x210>
 800a626:	9a08      	ldr	r2, [sp, #32]
 800a628:	2a00      	cmp	r2, #0
 800a62a:	d09f      	beq.n	800a56c <pow+0x98>
 800a62c:	e79a      	b.n	800a564 <pow+0x90>
 800a62e:	4630      	mov	r0, r6
 800a630:	4639      	mov	r1, r7
 800a632:	f000 ff71 	bl	800b518 <finite>
 800a636:	2800      	cmp	r0, #0
 800a638:	f43f af62 	beq.w	800a500 <pow+0x2c>
 800a63c:	4630      	mov	r0, r6
 800a63e:	4639      	mov	r1, r7
 800a640:	2200      	movs	r2, #0
 800a642:	2300      	movs	r3, #0
 800a644:	f001 fcfa 	bl	800c03c <__aeabi_dcmplt>
 800a648:	2800      	cmp	r0, #0
 800a64a:	f43f af59 	beq.w	800a500 <pow+0x2c>
 800a64e:	4855      	ldr	r0, [pc, #340]	; (800a7a4 <pow+0x2d0>)
 800a650:	f89b 5000 	ldrb.w	r5, [fp]
 800a654:	9001      	str	r0, [sp, #4]
 800a656:	2101      	movs	r1, #1
 800a658:	2400      	movs	r4, #0
 800a65a:	9100      	str	r1, [sp, #0]
 800a65c:	9408      	str	r4, [sp, #32]
 800a65e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a662:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a666:	2200      	movs	r2, #0
 800a668:	2300      	movs	r3, #0
 800a66a:	2d00      	cmp	r5, #0
 800a66c:	d133      	bne.n	800a6d6 <pow+0x202>
 800a66e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a672:	4668      	mov	r0, sp
 800a674:	f000 ff8a 	bl	800b58c <matherr>
 800a678:	2800      	cmp	r0, #0
 800a67a:	d1d4      	bne.n	800a626 <pow+0x152>
 800a67c:	f001 fd7e 	bl	800c17c <__errno>
 800a680:	2321      	movs	r3, #33	; 0x21
 800a682:	6003      	str	r3, [r0, #0]
 800a684:	e7cf      	b.n	800a626 <pow+0x152>
 800a686:	f001 fd79 	bl	800c17c <__errno>
 800a68a:	2121      	movs	r1, #33	; 0x21
 800a68c:	6001      	str	r1, [r0, #0]
 800a68e:	e767      	b.n	800a560 <pow+0x8c>
 800a690:	4640      	mov	r0, r8
 800a692:	4649      	mov	r1, r9
 800a694:	f000 ff40 	bl	800b518 <finite>
 800a698:	2800      	cmp	r0, #0
 800a69a:	d099      	beq.n	800a5d0 <pow+0xfc>
 800a69c:	4630      	mov	r0, r6
 800a69e:	4639      	mov	r1, r7
 800a6a0:	f000 ff3a 	bl	800b518 <finite>
 800a6a4:	2800      	cmp	r0, #0
 800a6a6:	d093      	beq.n	800a5d0 <pow+0xfc>
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	4629      	mov	r1, r5
 800a6ac:	f000 ff3a 	bl	800b524 <__fpclassifyd>
 800a6b0:	b9e8      	cbnz	r0, 800a6ee <pow+0x21a>
 800a6b2:	4b3c      	ldr	r3, [pc, #240]	; (800a7a4 <pow+0x2d0>)
 800a6b4:	f89b 4000 	ldrb.w	r4, [fp]
 800a6b8:	9008      	str	r0, [sp, #32]
 800a6ba:	2201      	movs	r2, #1
 800a6bc:	9301      	str	r3, [sp, #4]
 800a6be:	9200      	str	r2, [sp, #0]
 800a6c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a6c4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a6c8:	2000      	movs	r0, #0
 800a6ca:	2100      	movs	r1, #0
 800a6cc:	2c00      	cmp	r4, #0
 800a6ce:	d15f      	bne.n	800a790 <pow+0x2bc>
 800a6d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a6d4:	e7cd      	b.n	800a672 <pow+0x19e>
 800a6d6:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 800a6da:	2d02      	cmp	r5, #2
 800a6dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a6e0:	d0cc      	beq.n	800a67c <pow+0x1a8>
 800a6e2:	e7c6      	b.n	800a672 <pow+0x19e>
 800a6e4:	f001 fd4a 	bl	800c17c <__errno>
 800a6e8:	2522      	movs	r5, #34	; 0x22
 800a6ea:	6005      	str	r5, [r0, #0]
 800a6ec:	e79b      	b.n	800a626 <pow+0x152>
 800a6ee:	4c2d      	ldr	r4, [pc, #180]	; (800a7a4 <pow+0x2d0>)
 800a6f0:	f99b 3000 	ldrsb.w	r3, [fp]
 800a6f4:	9401      	str	r4, [sp, #4]
 800a6f6:	2203      	movs	r2, #3
 800a6f8:	9200      	str	r2, [sp, #0]
 800a6fa:	f8cd a020 	str.w	sl, [sp, #32]
 800a6fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a702:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a706:	4640      	mov	r0, r8
 800a708:	4649      	mov	r1, r9
 800a70a:	b9e3      	cbnz	r3, 800a746 <pow+0x272>
 800a70c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800a710:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 800a714:	f2c4 75ef 	movt	r5, #18415	; 0x47ef
 800a718:	2200      	movs	r2, #0
 800a71a:	2300      	movs	r3, #0
 800a71c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a720:	f001 fc8c 	bl	800c03c <__aeabi_dcmplt>
 800a724:	2800      	cmp	r0, #0
 800a726:	d141      	bne.n	800a7ac <pow+0x2d8>
 800a728:	f99b 0000 	ldrsb.w	r0, [fp]
 800a72c:	2802      	cmp	r0, #2
 800a72e:	d005      	beq.n	800a73c <pow+0x268>
 800a730:	4668      	mov	r0, sp
 800a732:	f000 ff2b 	bl	800b58c <matherr>
 800a736:	2800      	cmp	r0, #0
 800a738:	f47f af12 	bne.w	800a560 <pow+0x8c>
 800a73c:	f001 fd1e 	bl	800c17c <__errno>
 800a740:	2122      	movs	r1, #34	; 0x22
 800a742:	6001      	str	r1, [r0, #0]
 800a744:	e70c      	b.n	800a560 <pow+0x8c>
 800a746:	2500      	movs	r5, #0
 800a748:	2400      	movs	r4, #0
 800a74a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800a74e:	2200      	movs	r2, #0
 800a750:	2300      	movs	r3, #0
 800a752:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a756:	f001 fc71 	bl	800c03c <__aeabi_dcmplt>
 800a75a:	2800      	cmp	r0, #0
 800a75c:	d0e4      	beq.n	800a728 <pow+0x254>
 800a75e:	2300      	movs	r3, #0
 800a760:	2200      	movs	r2, #0
 800a762:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800a766:	4630      	mov	r0, r6
 800a768:	4639      	mov	r1, r7
 800a76a:	f001 f9f5 	bl	800bb58 <__aeabi_dmul>
 800a76e:	4604      	mov	r4, r0
 800a770:	460d      	mov	r5, r1
 800a772:	f000 ff13 	bl	800b59c <rint>
 800a776:	4622      	mov	r2, r4
 800a778:	462b      	mov	r3, r5
 800a77a:	f001 fc55 	bl	800c028 <__aeabi_dcmpeq>
 800a77e:	2800      	cmp	r0, #0
 800a780:	d1d2      	bne.n	800a728 <pow+0x254>
 800a782:	2300      	movs	r3, #0
 800a784:	2200      	movs	r2, #0
 800a786:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 800a78a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a78e:	e7cb      	b.n	800a728 <pow+0x254>
 800a790:	4602      	mov	r2, r0
 800a792:	460b      	mov	r3, r1
 800a794:	f001 fb0a 	bl	800bdac <__aeabi_ddiv>
 800a798:	2c02      	cmp	r4, #2
 800a79a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a79e:	f43f af6d 	beq.w	800a67c <pow+0x1a8>
 800a7a2:	e766      	b.n	800a672 <pow+0x19e>
 800a7a4:	08013758 	.word	0x08013758
 800a7a8:	2000004c 	.word	0x2000004c
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800a7b4:	4630      	mov	r0, r6
 800a7b6:	4639      	mov	r1, r7
 800a7b8:	f001 f9ce 	bl	800bb58 <__aeabi_dmul>
 800a7bc:	4604      	mov	r4, r0
 800a7be:	460d      	mov	r5, r1
 800a7c0:	f000 feec 	bl	800b59c <rint>
 800a7c4:	4622      	mov	r2, r4
 800a7c6:	462b      	mov	r3, r5
 800a7c8:	f001 fc2e 	bl	800c028 <__aeabi_dcmpeq>
 800a7cc:	2800      	cmp	r0, #0
 800a7ce:	d1ab      	bne.n	800a728 <pow+0x254>
 800a7d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a7d4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a7d8:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 800a7dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a7e0:	e7a2      	b.n	800a728 <pow+0x254>
 800a7e2:	bf00      	nop
 800a7e4:	0000      	movs	r0, r0
	...

0800a7e8 <__ieee754_pow>:
 800a7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ec:	469a      	mov	sl, r3
 800a7ee:	4693      	mov	fp, r2
 800a7f0:	f02a 4900 	bic.w	r9, sl, #2147483648	; 0x80000000
 800a7f4:	4688      	mov	r8, r1
 800a7f6:	4614      	mov	r4, r2
 800a7f8:	4607      	mov	r7, r0
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	ea59 000b 	orrs.w	r0, r9, fp
 800a800:	b091      	sub	sp, #68	; 0x44
 800a802:	461d      	mov	r5, r3
 800a804:	4659      	mov	r1, fp
 800a806:	46c4      	mov	ip, r8
 800a808:	d044      	beq.n	800a894 <__ieee754_pow+0xac>
 800a80a:	2300      	movs	r3, #0
 800a80c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 800a810:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800a814:	429c      	cmp	r4, r3
 800a816:	dd0f      	ble.n	800a838 <__ieee754_pow+0x50>
 800a818:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a81c:	f504 1b80 	add.w	fp, r4, #1048576	; 0x100000
 800a820:	ea5b 0b02 	orrs.w	fp, fp, r2
 800a824:	d13c      	bne.n	800a8a0 <__ieee754_pow+0xb8>
 800a826:	f04f 0a00 	mov.w	sl, #0
 800a82a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800a82e:	4658      	mov	r0, fp
 800a830:	4651      	mov	r1, sl
 800a832:	b011      	add	sp, #68	; 0x44
 800a834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a838:	d038      	beq.n	800a8ac <__ieee754_pow+0xc4>
 800a83a:	2000      	movs	r0, #0
 800a83c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800a840:	4581      	cmp	r9, r0
 800a842:	dce9      	bgt.n	800a818 <__ieee754_pow+0x30>
 800a844:	f000 80b7 	beq.w	800a9b6 <__ieee754_pow+0x1ce>
 800a848:	f1bc 0f00 	cmp.w	ip, #0
 800a84c:	f2c0 808a 	blt.w	800a964 <__ieee754_pow+0x17c>
 800a850:	2600      	movs	r6, #0
 800a852:	2900      	cmp	r1, #0
 800a854:	d12e      	bne.n	800a8b4 <__ieee754_pow+0xcc>
 800a856:	2000      	movs	r0, #0
 800a858:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800a85c:	4581      	cmp	r9, r0
 800a85e:	f000 80ae 	beq.w	800a9be <__ieee754_pow+0x1d6>
 800a862:	2100      	movs	r1, #0
 800a864:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800a868:	4589      	cmp	r9, r1
 800a86a:	f000 809e 	beq.w	800a9aa <__ieee754_pow+0x1c2>
 800a86e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 800a872:	f000 83e7 	beq.w	800b044 <__ieee754_pow+0x85c>
 800a876:	2300      	movs	r3, #0
 800a878:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 800a87c:	429d      	cmp	r5, r3
 800a87e:	d119      	bne.n	800a8b4 <__ieee754_pow+0xcc>
 800a880:	f1bc 0f00 	cmp.w	ip, #0
 800a884:	db16      	blt.n	800a8b4 <__ieee754_pow+0xcc>
 800a886:	4638      	mov	r0, r7
 800a888:	4641      	mov	r1, r8
 800a88a:	b011      	add	sp, #68	; 0x44
 800a88c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a890:	f000 bd3a 	b.w	800b308 <__ieee754_sqrt>
 800a894:	f04f 0a00 	mov.w	sl, #0
 800a898:	4683      	mov	fp, r0
 800a89a:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800a89e:	e7c6      	b.n	800a82e <__ieee754_pow+0x46>
 800a8a0:	4857      	ldr	r0, [pc, #348]	; (800aa00 <__ieee754_pow+0x218>)
 800a8a2:	b011      	add	sp, #68	; 0x44
 800a8a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a8:	f000 be72 	b.w	800b590 <nan>
 800a8ac:	2f00      	cmp	r7, #0
 800a8ae:	d1b3      	bne.n	800a818 <__ieee754_pow+0x30>
 800a8b0:	e7c3      	b.n	800a83a <__ieee754_pow+0x52>
 800a8b2:	2600      	movs	r6, #0
 800a8b4:	4638      	mov	r0, r7
 800a8b6:	4641      	mov	r1, r8
 800a8b8:	9201      	str	r2, [sp, #4]
 800a8ba:	f8cd c000 	str.w	ip, [sp]
 800a8be:	f000 fe27 	bl	800b510 <fabs>
 800a8c2:	9a01      	ldr	r2, [sp, #4]
 800a8c4:	f8dd c000 	ldr.w	ip, [sp]
 800a8c8:	bb3a      	cbnz	r2, 800a91a <__ieee754_pow+0x132>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800a8d0:	429c      	cmp	r4, r3
 800a8d2:	d005      	beq.n	800a8e0 <__ieee754_pow+0xf8>
 800a8d4:	b124      	cbz	r4, 800a8e0 <__ieee754_pow+0xf8>
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f6c3 72f0 	movt	r2, #16368	; 0x3ff0
 800a8dc:	4294      	cmp	r4, r2
 800a8de:	d11c      	bne.n	800a91a <__ieee754_pow+0x132>
 800a8e0:	2d00      	cmp	r5, #0
 800a8e2:	f2c0 841a 	blt.w	800b11a <__ieee754_pow+0x932>
 800a8e6:	4683      	mov	fp, r0
 800a8e8:	468a      	mov	sl, r1
 800a8ea:	f1bc 0f00 	cmp.w	ip, #0
 800a8ee:	da9e      	bge.n	800a82e <__ieee754_pow+0x46>
 800a8f0:	f104 4040 	add.w	r0, r4, #3221225472	; 0xc0000000
 800a8f4:	f500 1280 	add.w	r2, r0, #1048576	; 0x100000
 800a8f8:	ea56 0302 	orrs.w	r3, r6, r2
 800a8fc:	f040 84b2 	bne.w	800b264 <__ieee754_pow+0xa7c>
 800a900:	4658      	mov	r0, fp
 800a902:	465a      	mov	r2, fp
 800a904:	4651      	mov	r1, sl
 800a906:	4653      	mov	r3, sl
 800a908:	f000 ff72 	bl	800b7f0 <__aeabi_dsub>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	f001 fa4c 	bl	800bdac <__aeabi_ddiv>
 800a914:	4683      	mov	fp, r0
 800a916:	468a      	mov	sl, r1
 800a918:	e789      	b.n	800a82e <__ieee754_pow+0x46>
 800a91a:	ea4f 7edc 	mov.w	lr, ip, lsr #31
 800a91e:	f10e 3cff 	add.w	ip, lr, #4294967295
 800a922:	ea56 020c 	orrs.w	r2, r6, ip
 800a926:	d062      	beq.n	800a9ee <__ieee754_pow+0x206>
 800a928:	2300      	movs	r3, #0
 800a92a:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
 800a92e:	4599      	cmp	r9, r3
 800a930:	dd68      	ble.n	800aa04 <__ieee754_pow+0x21c>
 800a932:	2300      	movs	r3, #0
 800a934:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
 800a938:	4599      	cmp	r9, r3
 800a93a:	f340 8403 	ble.w	800b144 <__ieee754_pow+0x95c>
 800a93e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a942:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 800a946:	428c      	cmp	r4, r1
 800a948:	f340 83e3 	ble.w	800b112 <__ieee754_pow+0x92a>
 800a94c:	2d00      	cmp	r5, #0
 800a94e:	dd48      	ble.n	800a9e2 <__ieee754_pow+0x1fa>
 800a950:	a129      	add	r1, pc, #164	; (adr r1, 800a9f8 <__ieee754_pow+0x210>)
 800a952:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a956:	4602      	mov	r2, r0
 800a958:	460b      	mov	r3, r1
 800a95a:	f001 f8fd 	bl	800bb58 <__aeabi_dmul>
 800a95e:	4683      	mov	fp, r0
 800a960:	468a      	mov	sl, r1
 800a962:	e764      	b.n	800a82e <__ieee754_pow+0x46>
 800a964:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800a968:	f2c4 363f 	movt	r6, #17215	; 0x433f
 800a96c:	45b1      	cmp	r9, r6
 800a96e:	dc3c      	bgt.n	800a9ea <__ieee754_pow+0x202>
 800a970:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a974:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
 800a978:	4599      	cmp	r9, r3
 800a97a:	f77f af69 	ble.w	800a850 <__ieee754_pow+0x68>
 800a97e:	ea4f 5629 	mov.w	r6, r9, asr #20
 800a982:	f240 4013 	movw	r0, #1043	; 0x413
 800a986:	4286      	cmp	r6, r0
 800a988:	f340 8470 	ble.w	800b26c <__ieee754_pow+0xa84>
 800a98c:	f5c6 6686 	rsb	r6, r6, #1072	; 0x430
 800a990:	1cf3      	adds	r3, r6, #3
 800a992:	fa21 f003 	lsr.w	r0, r1, r3
 800a996:	fa00 f603 	lsl.w	r6, r0, r3
 800a99a:	428e      	cmp	r6, r1
 800a99c:	f47f af58 	bne.w	800a850 <__ieee754_pow+0x68>
 800a9a0:	f000 0301 	and.w	r3, r0, #1
 800a9a4:	f1c3 0602 	rsb	r6, r3, #2
 800a9a8:	e753      	b.n	800a852 <__ieee754_pow+0x6a>
 800a9aa:	2d00      	cmp	r5, #0
 800a9ac:	f2c0 843e 	blt.w	800b22c <__ieee754_pow+0xa44>
 800a9b0:	46bb      	mov	fp, r7
 800a9b2:	46c2      	mov	sl, r8
 800a9b4:	e73b      	b.n	800a82e <__ieee754_pow+0x46>
 800a9b6:	2900      	cmp	r1, #0
 800a9b8:	f43f af46 	beq.w	800a848 <__ieee754_pow+0x60>
 800a9bc:	e72c      	b.n	800a818 <__ieee754_pow+0x30>
 800a9be:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a9c2:	f503 1080 	add.w	r0, r3, #1048576	; 0x100000
 800a9c6:	ea50 0302 	orrs.w	r3, r0, r2
 800a9ca:	f000 8334 	beq.w	800b036 <__ieee754_pow+0x84e>
 800a9ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800a9d2:	f6c3 71ef 	movt	r1, #16367	; 0x3fef
 800a9d6:	428c      	cmp	r4, r1
 800a9d8:	f340 8394 	ble.w	800b104 <__ieee754_pow+0x91c>
 800a9dc:	2d00      	cmp	r5, #0
 800a9de:	f6bf af26 	bge.w	800a82e <__ieee754_pow+0x46>
 800a9e2:	f04f 0b00 	mov.w	fp, #0
 800a9e6:	46da      	mov	sl, fp
 800a9e8:	e721      	b.n	800a82e <__ieee754_pow+0x46>
 800a9ea:	2602      	movs	r6, #2
 800a9ec:	e731      	b.n	800a852 <__ieee754_pow+0x6a>
 800a9ee:	4638      	mov	r0, r7
 800a9f0:	4641      	mov	r1, r8
 800a9f2:	463a      	mov	r2, r7
 800a9f4:	4643      	mov	r3, r8
 800a9f6:	e787      	b.n	800a908 <__ieee754_pow+0x120>
 800a9f8:	8800759c 	.word	0x8800759c
 800a9fc:	7e37e43c 	.word	0x7e37e43c
 800aa00:	080137c8 	.word	0x080137c8
 800aa04:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800aa08:	f280 839a 	bge.w	800b140 <__ieee754_pow+0x958>
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f2c4 3340 	movt	r3, #17216	; 0x4340
 800aa14:	f8cd c000 	str.w	ip, [sp]
 800aa18:	f001 f89e 	bl	800bb58 <__aeabi_dmul>
 800aa1c:	f8dd c000 	ldr.w	ip, [sp]
 800aa20:	460c      	mov	r4, r1
 800aa22:	f06f 0534 	mvn.w	r5, #52	; 0x34
 800aa26:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
 800aa2a:	f649 018e 	movw	r1, #39054	; 0x988e
 800aa2e:	1524      	asrs	r4, r4, #20
 800aa30:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 800aa34:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 800aa38:	f2c0 0103 	movt	r1, #3
 800aa3c:	f043 527f 	orr.w	r2, r3, #1069547520	; 0x3fc00000
 800aa40:	197f      	adds	r7, r7, r5
 800aa42:	428b      	cmp	r3, r1
 800aa44:	970f      	str	r7, [sp, #60]	; 0x3c
 800aa46:	f442 1440 	orr.w	r4, r2, #3145728	; 0x300000
 800aa4a:	f340 8376 	ble.w	800b13a <__ieee754_pow+0x952>
 800aa4e:	f24b 6579 	movw	r5, #46713	; 0xb679
 800aa52:	f2c0 050b 	movt	r5, #11
 800aa56:	42ab      	cmp	r3, r5
 800aa58:	f340 8417 	ble.w	800b28a <__ieee754_pow+0xaa2>
 800aa5c:	2500      	movs	r5, #0
 800aa5e:	1c79      	adds	r1, r7, #1
 800aa60:	910f      	str	r1, [sp, #60]	; 0x3c
 800aa62:	f5a4 1480 	sub.w	r4, r4, #1048576	; 0x100000
 800aa66:	462a      	mov	r2, r5
 800aa68:	00d7      	lsls	r7, r2, #3
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	48a6      	ldr	r0, [pc, #664]	; (800ad08 <__ieee754_pow+0x520>)
 800aa6e:	f8cd c000 	str.w	ip, [sp]
 800aa72:	19c1      	adds	r1, r0, r7
 800aa74:	e9d1 8900 	ldrd	r8, r9, [r1]
 800aa78:	4623      	mov	r3, r4
 800aa7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aa7e:	4610      	mov	r0, r2
 800aa80:	464b      	mov	r3, r9
 800aa82:	4642      	mov	r2, r8
 800aa84:	4621      	mov	r1, r4
 800aa86:	f000 feb3 	bl	800b7f0 <__aeabi_dsub>
 800aa8a:	4642      	mov	r2, r8
 800aa8c:	464b      	mov	r3, r9
 800aa8e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800aa92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa96:	f000 fead 	bl	800b7f4 <__adddf3>
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	2100      	movs	r1, #0
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	f001 f981 	bl	800bdac <__aeabi_ddiv>
 800aaaa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aaae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aab2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aab6:	f001 f84f 	bl	800bb58 <__aeabi_dmul>
 800aaba:	1064      	asrs	r4, r4, #1
 800aabc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aac0:	f044 5300 	orr.w	r3, r4, #536870912	; 0x20000000
 800aac4:	f503 2100 	add.w	r1, r3, #524288	; 0x80000
 800aac8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aacc:	2000      	movs	r0, #0
 800aace:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aad2:	9008      	str	r0, [sp, #32]
 800aad4:	194d      	adds	r5, r1, r5
 800aad6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aada:	2400      	movs	r4, #0
 800aadc:	4622      	mov	r2, r4
 800aade:	462b      	mov	r3, r5
 800aae0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aae4:	f001 f838 	bl	800bb58 <__aeabi_dmul>
 800aae8:	4602      	mov	r2, r0
 800aaea:	460b      	mov	r3, r1
 800aaec:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800aaf0:	f000 fe7e 	bl	800b7f0 <__aeabi_dsub>
 800aaf4:	4642      	mov	r2, r8
 800aaf6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800aafa:	464b      	mov	r3, r9
 800aafc:	4620      	mov	r0, r4
 800aafe:	4629      	mov	r1, r5
 800ab00:	f000 fe76 	bl	800b7f0 <__aeabi_dsub>
 800ab04:	4602      	mov	r2, r0
 800ab06:	460b      	mov	r3, r1
 800ab08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab0c:	f000 fe70 	bl	800b7f0 <__aeabi_dsub>
 800ab10:	4602      	mov	r2, r0
 800ab12:	460b      	mov	r3, r1
 800ab14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab18:	f001 f81e 	bl	800bb58 <__aeabi_dmul>
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	460b      	mov	r3, r1
 800ab20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ab24:	f000 fe64 	bl	800b7f0 <__aeabi_dsub>
 800ab28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ab2c:	f001 f814 	bl	800bb58 <__aeabi_dmul>
 800ab30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab38:	4602      	mov	r2, r0
 800ab3a:	460b      	mov	r3, r1
 800ab3c:	f001 f80c 	bl	800bb58 <__aeabi_dmul>
 800ab40:	4602      	mov	r2, r0
 800ab42:	460b      	mov	r3, r1
 800ab44:	4604      	mov	r4, r0
 800ab46:	460d      	mov	r5, r1
 800ab48:	f001 f806 	bl	800bb58 <__aeabi_dmul>
 800ab4c:	a35c      	add	r3, pc, #368	; (adr r3, 800acc0 <__ieee754_pow+0x4d8>)
 800ab4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab52:	4680      	mov	r8, r0
 800ab54:	4689      	mov	r9, r1
 800ab56:	4620      	mov	r0, r4
 800ab58:	4629      	mov	r1, r5
 800ab5a:	f000 fffd 	bl	800bb58 <__aeabi_dmul>
 800ab5e:	a35a      	add	r3, pc, #360	; (adr r3, 800acc8 <__ieee754_pow+0x4e0>)
 800ab60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab64:	f000 fe46 	bl	800b7f4 <__adddf3>
 800ab68:	4622      	mov	r2, r4
 800ab6a:	462b      	mov	r3, r5
 800ab6c:	f000 fff4 	bl	800bb58 <__aeabi_dmul>
 800ab70:	a357      	add	r3, pc, #348	; (adr r3, 800acd0 <__ieee754_pow+0x4e8>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f000 fe3d 	bl	800b7f4 <__adddf3>
 800ab7a:	4622      	mov	r2, r4
 800ab7c:	462b      	mov	r3, r5
 800ab7e:	f000 ffeb 	bl	800bb58 <__aeabi_dmul>
 800ab82:	a355      	add	r3, pc, #340	; (adr r3, 800acd8 <__ieee754_pow+0x4f0>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	f000 fe34 	bl	800b7f4 <__adddf3>
 800ab8c:	4622      	mov	r2, r4
 800ab8e:	462b      	mov	r3, r5
 800ab90:	f000 ffe2 	bl	800bb58 <__aeabi_dmul>
 800ab94:	a352      	add	r3, pc, #328	; (adr r3, 800ace0 <__ieee754_pow+0x4f8>)
 800ab96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9a:	f000 fe2b 	bl	800b7f4 <__adddf3>
 800ab9e:	4622      	mov	r2, r4
 800aba0:	462b      	mov	r3, r5
 800aba2:	f000 ffd9 	bl	800bb58 <__aeabi_dmul>
 800aba6:	a350      	add	r3, pc, #320	; (adr r3, 800ace8 <__ieee754_pow+0x500>)
 800aba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abac:	f000 fe22 	bl	800b7f4 <__adddf3>
 800abb0:	4602      	mov	r2, r0
 800abb2:	460b      	mov	r3, r1
 800abb4:	4640      	mov	r0, r8
 800abb6:	4649      	mov	r1, r9
 800abb8:	f000 ffce 	bl	800bb58 <__aeabi_dmul>
 800abbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abc0:	4604      	mov	r4, r0
 800abc2:	460d      	mov	r5, r1
 800abc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abc8:	f000 fe14 	bl	800b7f4 <__adddf3>
 800abcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abd0:	f000 ffc2 	bl	800bb58 <__aeabi_dmul>
 800abd4:	4622      	mov	r2, r4
 800abd6:	462b      	mov	r3, r5
 800abd8:	f000 fe0c 	bl	800b7f4 <__adddf3>
 800abdc:	4680      	mov	r8, r0
 800abde:	4689      	mov	r9, r1
 800abe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abe4:	4602      	mov	r2, r0
 800abe6:	460b      	mov	r3, r1
 800abe8:	f000 ffb6 	bl	800bb58 <__aeabi_dmul>
 800abec:	2300      	movs	r3, #0
 800abee:	2200      	movs	r2, #0
 800abf0:	f2c4 0308 	movt	r3, #16392	; 0x4008
 800abf4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800abf8:	f000 fdfc 	bl	800b7f4 <__adddf3>
 800abfc:	4642      	mov	r2, r8
 800abfe:	464b      	mov	r3, r9
 800ac00:	f000 fdf8 	bl	800b7f4 <__adddf3>
 800ac04:	9b08      	ldr	r3, [sp, #32]
 800ac06:	460d      	mov	r5, r1
 800ac08:	461c      	mov	r4, r3
 800ac0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac0e:	461a      	mov	r2, r3
 800ac10:	462b      	mov	r3, r5
 800ac12:	f000 ffa1 	bl	800bb58 <__aeabi_dmul>
 800ac16:	4622      	mov	r2, r4
 800ac18:	462b      	mov	r3, r5
 800ac1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac22:	f000 ff99 	bl	800bb58 <__aeabi_dmul>
 800ac26:	2300      	movs	r3, #0
 800ac28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	4620      	mov	r0, r4
 800ac30:	4629      	mov	r1, r5
 800ac32:	f2c4 0308 	movt	r3, #16392	; 0x4008
 800ac36:	f000 fddb 	bl	800b7f0 <__aeabi_dsub>
 800ac3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ac3e:	f000 fdd7 	bl	800b7f0 <__aeabi_dsub>
 800ac42:	4602      	mov	r2, r0
 800ac44:	460b      	mov	r3, r1
 800ac46:	4640      	mov	r0, r8
 800ac48:	4649      	mov	r1, r9
 800ac4a:	f000 fdd1 	bl	800b7f0 <__aeabi_dsub>
 800ac4e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac52:	f000 ff81 	bl	800bb58 <__aeabi_dmul>
 800ac56:	4602      	mov	r2, r0
 800ac58:	460b      	mov	r3, r1
 800ac5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac5e:	f000 fdc9 	bl	800b7f4 <__adddf3>
 800ac62:	4680      	mov	r8, r0
 800ac64:	4689      	mov	r9, r1
 800ac66:	4642      	mov	r2, r8
 800ac68:	464b      	mov	r3, r9
 800ac6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac6e:	f000 fdc1 	bl	800b7f4 <__adddf3>
 800ac72:	9808      	ldr	r0, [sp, #32]
 800ac74:	a31e      	add	r3, pc, #120	; (adr r3, 800acf0 <__ieee754_pow+0x508>)
 800ac76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	460d      	mov	r5, r1
 800ac7e:	f000 ff6b 	bl	800bb58 <__aeabi_dmul>
 800ac82:	a31d      	add	r3, pc, #116	; (adr r3, 800acf8 <__ieee754_pow+0x510>)
 800ac84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	4629      	mov	r1, r5
 800ac90:	f000 ff62 	bl	800bb58 <__aeabi_dmul>
 800ac94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ac98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	4629      	mov	r1, r5
 800aca0:	f000 fda6 	bl	800b7f0 <__aeabi_dsub>
 800aca4:	4602      	mov	r2, r0
 800aca6:	460b      	mov	r3, r1
 800aca8:	4640      	mov	r0, r8
 800acaa:	4649      	mov	r1, r9
 800acac:	f000 fda0 	bl	800b7f0 <__aeabi_dsub>
 800acb0:	a313      	add	r3, pc, #76	; (adr r3, 800ad00 <__ieee754_pow+0x518>)
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	f000 ff4f 	bl	800bb58 <__aeabi_dmul>
 800acba:	4602      	mov	r2, r0
 800acbc:	460b      	mov	r3, r1
 800acbe:	e025      	b.n	800ad0c <__ieee754_pow+0x524>
 800acc0:	4a454eef 	.word	0x4a454eef
 800acc4:	3fca7e28 	.word	0x3fca7e28
 800acc8:	93c9db65 	.word	0x93c9db65
 800accc:	3fcd864a 	.word	0x3fcd864a
 800acd0:	a91d4101 	.word	0xa91d4101
 800acd4:	3fd17460 	.word	0x3fd17460
 800acd8:	518f264d 	.word	0x518f264d
 800acdc:	3fd55555 	.word	0x3fd55555
 800ace0:	db6fabff 	.word	0xdb6fabff
 800ace4:	3fdb6db6 	.word	0x3fdb6db6
 800ace8:	33333303 	.word	0x33333303
 800acec:	3fe33333 	.word	0x3fe33333
 800acf0:	e0000000 	.word	0xe0000000
 800acf4:	3feec709 	.word	0x3feec709
 800acf8:	145b01f5 	.word	0x145b01f5
 800acfc:	be3e2fe0 	.word	0xbe3e2fe0
 800ad00:	dc3a03fd 	.word	0xdc3a03fd
 800ad04:	3feec709 	.word	0x3feec709
 800ad08:	08013780 	.word	0x08013780
 800ad0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad10:	f000 fd70 	bl	800b7f4 <__adddf3>
 800ad14:	4aac      	ldr	r2, [pc, #688]	; (800afc8 <__ieee754_pow+0x7e0>)
 800ad16:	19d3      	adds	r3, r2, r7
 800ad18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1c:	f000 fd6a 	bl	800b7f4 <__adddf3>
 800ad20:	4680      	mov	r8, r0
 800ad22:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800ad24:	4689      	mov	r9, r1
 800ad26:	f000 feb1 	bl	800ba8c <__aeabi_i2d>
 800ad2a:	460d      	mov	r5, r1
 800ad2c:	49a7      	ldr	r1, [pc, #668]	; (800afcc <__ieee754_pow+0x7e4>)
 800ad2e:	19cf      	adds	r7, r1, r7
 800ad30:	4604      	mov	r4, r0
 800ad32:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad36:	4642      	mov	r2, r8
 800ad38:	464b      	mov	r3, r9
 800ad3a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad42:	f000 fd57 	bl	800b7f4 <__adddf3>
 800ad46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad4a:	f000 fd53 	bl	800b7f4 <__adddf3>
 800ad4e:	4622      	mov	r2, r4
 800ad50:	462b      	mov	r3, r5
 800ad52:	f000 fd4f 	bl	800b7f4 <__adddf3>
 800ad56:	9a08      	ldr	r2, [sp, #32]
 800ad58:	462b      	mov	r3, r5
 800ad5a:	4610      	mov	r0, r2
 800ad5c:	4622      	mov	r2, r4
 800ad5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad62:	f000 fd45 	bl	800b7f0 <__aeabi_dsub>
 800ad66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad6a:	f000 fd41 	bl	800b7f0 <__aeabi_dsub>
 800ad6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad72:	f000 fd3d 	bl	800b7f0 <__aeabi_dsub>
 800ad76:	4602      	mov	r2, r0
 800ad78:	460b      	mov	r3, r1
 800ad7a:	4640      	mov	r0, r8
 800ad7c:	4649      	mov	r1, r9
 800ad7e:	f000 fd37 	bl	800b7f0 <__aeabi_dsub>
 800ad82:	f8dd c000 	ldr.w	ip, [sp]
 800ad86:	4680      	mov	r8, r0
 800ad88:	4689      	mov	r9, r1
 800ad8a:	3e01      	subs	r6, #1
 800ad8c:	ea56 060c 	orrs.w	r6, r6, ip
 800ad90:	f040 81b1 	bne.w	800b0f6 <__ieee754_pow+0x90e>
 800ad94:	2100      	movs	r1, #0
 800ad96:	2000      	movs	r0, #0
 800ad98:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
 800ad9c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ada0:	2400      	movs	r4, #0
 800ada2:	4622      	mov	r2, r4
 800ada4:	4653      	mov	r3, sl
 800ada6:	4658      	mov	r0, fp
 800ada8:	4651      	mov	r1, sl
 800adaa:	f000 fd21 	bl	800b7f0 <__aeabi_dsub>
 800adae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adb2:	f000 fed1 	bl	800bb58 <__aeabi_dmul>
 800adb6:	4655      	mov	r5, sl
 800adb8:	4606      	mov	r6, r0
 800adba:	460f      	mov	r7, r1
 800adbc:	4642      	mov	r2, r8
 800adbe:	464b      	mov	r3, r9
 800adc0:	4658      	mov	r0, fp
 800adc2:	4629      	mov	r1, r5
 800adc4:	f000 fec8 	bl	800bb58 <__aeabi_dmul>
 800adc8:	4602      	mov	r2, r0
 800adca:	460b      	mov	r3, r1
 800adcc:	4630      	mov	r0, r6
 800adce:	4639      	mov	r1, r7
 800add0:	f000 fd10 	bl	800b7f4 <__adddf3>
 800add4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800add8:	4682      	mov	sl, r0
 800adda:	468b      	mov	fp, r1
 800addc:	4620      	mov	r0, r4
 800adde:	4629      	mov	r1, r5
 800ade0:	f000 feba 	bl	800bb58 <__aeabi_dmul>
 800ade4:	4604      	mov	r4, r0
 800ade6:	460d      	mov	r5, r1
 800ade8:	4650      	mov	r0, sl
 800adea:	4659      	mov	r1, fp
 800adec:	4622      	mov	r2, r4
 800adee:	462b      	mov	r3, r5
 800adf0:	f000 fd00 	bl	800b7f4 <__adddf3>
 800adf4:	f64f 78ff 	movw	r8, #65535	; 0xffff
 800adf8:	f2c4 088f 	movt	r8, #16527	; 0x408f
 800adfc:	4541      	cmp	r1, r8
 800adfe:	4606      	mov	r6, r0
 800ae00:	460f      	mov	r7, r1
 800ae02:	4689      	mov	r9, r1
 800ae04:	f340 8121 	ble.w	800b04a <__ieee754_pow+0x862>
 800ae08:	f101 403f 	add.w	r0, r1, #3204448256	; 0xbf000000
 800ae0c:	f500 01e0 	add.w	r1, r0, #7340032	; 0x700000
 800ae10:	ea51 0306 	orrs.w	r3, r1, r6
 800ae14:	f040 8216 	bne.w	800b244 <__ieee754_pow+0xa5c>
 800ae18:	a359      	add	r3, pc, #356	; (adr r3, 800af80 <__ieee754_pow+0x798>)
 800ae1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae1e:	4650      	mov	r0, sl
 800ae20:	4659      	mov	r1, fp
 800ae22:	f000 fce7 	bl	800b7f4 <__adddf3>
 800ae26:	4622      	mov	r2, r4
 800ae28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ae2c:	462b      	mov	r3, r5
 800ae2e:	4630      	mov	r0, r6
 800ae30:	4639      	mov	r1, r7
 800ae32:	f000 fcdd 	bl	800b7f0 <__aeabi_dsub>
 800ae36:	4602      	mov	r2, r0
 800ae38:	460b      	mov	r3, r1
 800ae3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae3e:	f001 f91b 	bl	800c078 <__aeabi_dcmpgt>
 800ae42:	2800      	cmp	r0, #0
 800ae44:	f040 81fe 	bne.w	800b244 <__ieee754_pow+0xa5c>
 800ae48:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ae4c:	2600      	movs	r6, #0
 800ae4e:	f6c3 76e0 	movt	r6, #16352	; 0x3fe0
 800ae52:	45b0      	cmp	r8, r6
 800ae54:	f300 8117 	bgt.w	800b086 <__ieee754_pow+0x89e>
 800ae58:	f04f 0c00 	mov.w	ip, #0
 800ae5c:	f8cd c008 	str.w	ip, [sp, #8]
 800ae60:	2600      	movs	r6, #0
 800ae62:	a349      	add	r3, pc, #292	; (adr r3, 800af88 <__ieee754_pow+0x7a0>)
 800ae64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae68:	4630      	mov	r0, r6
 800ae6a:	4639      	mov	r1, r7
 800ae6c:	f8cd c000 	str.w	ip, [sp]
 800ae70:	f000 fe72 	bl	800bb58 <__aeabi_dmul>
 800ae74:	4622      	mov	r2, r4
 800ae76:	4680      	mov	r8, r0
 800ae78:	4689      	mov	r9, r1
 800ae7a:	462b      	mov	r3, r5
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	4639      	mov	r1, r7
 800ae80:	f000 fcb6 	bl	800b7f0 <__aeabi_dsub>
 800ae84:	4602      	mov	r2, r0
 800ae86:	460b      	mov	r3, r1
 800ae88:	4650      	mov	r0, sl
 800ae8a:	4659      	mov	r1, fp
 800ae8c:	f000 fcb0 	bl	800b7f0 <__aeabi_dsub>
 800ae90:	a33f      	add	r3, pc, #252	; (adr r3, 800af90 <__ieee754_pow+0x7a8>)
 800ae92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae96:	f000 fe5f 	bl	800bb58 <__aeabi_dmul>
 800ae9a:	a33f      	add	r3, pc, #252	; (adr r3, 800af98 <__ieee754_pow+0x7b0>)
 800ae9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea0:	4604      	mov	r4, r0
 800aea2:	460d      	mov	r5, r1
 800aea4:	4630      	mov	r0, r6
 800aea6:	4639      	mov	r1, r7
 800aea8:	f000 fe56 	bl	800bb58 <__aeabi_dmul>
 800aeac:	4602      	mov	r2, r0
 800aeae:	460b      	mov	r3, r1
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	4629      	mov	r1, r5
 800aeb4:	f000 fc9e 	bl	800b7f4 <__adddf3>
 800aeb8:	4606      	mov	r6, r0
 800aeba:	460f      	mov	r7, r1
 800aebc:	4632      	mov	r2, r6
 800aebe:	463b      	mov	r3, r7
 800aec0:	4640      	mov	r0, r8
 800aec2:	4649      	mov	r1, r9
 800aec4:	f000 fc96 	bl	800b7f4 <__adddf3>
 800aec8:	4642      	mov	r2, r8
 800aeca:	464b      	mov	r3, r9
 800aecc:	4604      	mov	r4, r0
 800aece:	460d      	mov	r5, r1
 800aed0:	f000 fc8e 	bl	800b7f0 <__aeabi_dsub>
 800aed4:	4602      	mov	r2, r0
 800aed6:	460b      	mov	r3, r1
 800aed8:	4630      	mov	r0, r6
 800aeda:	4639      	mov	r1, r7
 800aedc:	f000 fc88 	bl	800b7f0 <__aeabi_dsub>
 800aee0:	4622      	mov	r2, r4
 800aee2:	4682      	mov	sl, r0
 800aee4:	468b      	mov	fp, r1
 800aee6:	462b      	mov	r3, r5
 800aee8:	4620      	mov	r0, r4
 800aeea:	4629      	mov	r1, r5
 800aeec:	f000 fe34 	bl	800bb58 <__aeabi_dmul>
 800aef0:	a32b      	add	r3, pc, #172	; (adr r3, 800afa0 <__ieee754_pow+0x7b8>)
 800aef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef6:	4606      	mov	r6, r0
 800aef8:	460f      	mov	r7, r1
 800aefa:	f000 fe2d 	bl	800bb58 <__aeabi_dmul>
 800aefe:	a32a      	add	r3, pc, #168	; (adr r3, 800afa8 <__ieee754_pow+0x7c0>)
 800af00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af04:	f000 fc74 	bl	800b7f0 <__aeabi_dsub>
 800af08:	4632      	mov	r2, r6
 800af0a:	463b      	mov	r3, r7
 800af0c:	f000 fe24 	bl	800bb58 <__aeabi_dmul>
 800af10:	a327      	add	r3, pc, #156	; (adr r3, 800afb0 <__ieee754_pow+0x7c8>)
 800af12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af16:	f000 fc6d 	bl	800b7f4 <__adddf3>
 800af1a:	4632      	mov	r2, r6
 800af1c:	463b      	mov	r3, r7
 800af1e:	f000 fe1b 	bl	800bb58 <__aeabi_dmul>
 800af22:	a325      	add	r3, pc, #148	; (adr r3, 800afb8 <__ieee754_pow+0x7d0>)
 800af24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af28:	f000 fc62 	bl	800b7f0 <__aeabi_dsub>
 800af2c:	4632      	mov	r2, r6
 800af2e:	463b      	mov	r3, r7
 800af30:	f000 fe12 	bl	800bb58 <__aeabi_dmul>
 800af34:	a322      	add	r3, pc, #136	; (adr r3, 800afc0 <__ieee754_pow+0x7d8>)
 800af36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3a:	f000 fc5b 	bl	800b7f4 <__adddf3>
 800af3e:	4632      	mov	r2, r6
 800af40:	463b      	mov	r3, r7
 800af42:	f000 fe09 	bl	800bb58 <__aeabi_dmul>
 800af46:	4602      	mov	r2, r0
 800af48:	460b      	mov	r3, r1
 800af4a:	4620      	mov	r0, r4
 800af4c:	4629      	mov	r1, r5
 800af4e:	f000 fc4f 	bl	800b7f0 <__aeabi_dsub>
 800af52:	4606      	mov	r6, r0
 800af54:	460f      	mov	r7, r1
 800af56:	4632      	mov	r2, r6
 800af58:	463b      	mov	r3, r7
 800af5a:	4620      	mov	r0, r4
 800af5c:	4629      	mov	r1, r5
 800af5e:	f000 fdfb 	bl	800bb58 <__aeabi_dmul>
 800af62:	2200      	movs	r2, #0
 800af64:	4680      	mov	r8, r0
 800af66:	4689      	mov	r9, r1
 800af68:	4630      	mov	r0, r6
 800af6a:	4639      	mov	r1, r7
 800af6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800af70:	f000 fc3e 	bl	800b7f0 <__aeabi_dsub>
 800af74:	4602      	mov	r2, r0
 800af76:	460b      	mov	r3, r1
 800af78:	4640      	mov	r0, r8
 800af7a:	4649      	mov	r1, r9
 800af7c:	e028      	b.n	800afd0 <__ieee754_pow+0x7e8>
 800af7e:	bf00      	nop
 800af80:	652b82fe 	.word	0x652b82fe
 800af84:	3c971547 	.word	0x3c971547
 800af88:	00000000 	.word	0x00000000
 800af8c:	3fe62e43 	.word	0x3fe62e43
 800af90:	fefa39ef 	.word	0xfefa39ef
 800af94:	3fe62e42 	.word	0x3fe62e42
 800af98:	0ca86c39 	.word	0x0ca86c39
 800af9c:	be205c61 	.word	0xbe205c61
 800afa0:	72bea4d0 	.word	0x72bea4d0
 800afa4:	3e663769 	.word	0x3e663769
 800afa8:	c5d26bf1 	.word	0xc5d26bf1
 800afac:	3ebbbd41 	.word	0x3ebbbd41
 800afb0:	af25de2c 	.word	0xaf25de2c
 800afb4:	3f11566a 	.word	0x3f11566a
 800afb8:	16bebd93 	.word	0x16bebd93
 800afbc:	3f66c16c 	.word	0x3f66c16c
 800afc0:	5555553e 	.word	0x5555553e
 800afc4:	3fc55555 	.word	0x3fc55555
 800afc8:	08013770 	.word	0x08013770
 800afcc:	08013760 	.word	0x08013760
 800afd0:	f000 feec 	bl	800bdac <__aeabi_ddiv>
 800afd4:	4652      	mov	r2, sl
 800afd6:	4606      	mov	r6, r0
 800afd8:	460f      	mov	r7, r1
 800afda:	4620      	mov	r0, r4
 800afdc:	4629      	mov	r1, r5
 800afde:	465b      	mov	r3, fp
 800afe0:	f000 fdba 	bl	800bb58 <__aeabi_dmul>
 800afe4:	4652      	mov	r2, sl
 800afe6:	465b      	mov	r3, fp
 800afe8:	f000 fc04 	bl	800b7f4 <__adddf3>
 800afec:	4602      	mov	r2, r0
 800afee:	460b      	mov	r3, r1
 800aff0:	4630      	mov	r0, r6
 800aff2:	4639      	mov	r1, r7
 800aff4:	f000 fbfc 	bl	800b7f0 <__aeabi_dsub>
 800aff8:	4622      	mov	r2, r4
 800affa:	462b      	mov	r3, r5
 800affc:	f000 fbf8 	bl	800b7f0 <__aeabi_dsub>
 800b000:	460b      	mov	r3, r1
 800b002:	2100      	movs	r1, #0
 800b004:	4602      	mov	r2, r0
 800b006:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b00a:	2000      	movs	r0, #0
 800b00c:	f000 fbf0 	bl	800b7f0 <__aeabi_dsub>
 800b010:	f8dd c000 	ldr.w	ip, [sp]
 800b014:	eb0c 0301 	add.w	r3, ip, r1
 800b018:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b01c:	4602      	mov	r2, r0
 800b01e:	4604      	mov	r4, r0
 800b020:	460d      	mov	r5, r1
 800b022:	f2c0 814a 	blt.w	800b2ba <__ieee754_pow+0xad2>
 800b026:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b02a:	f000 fd95 	bl	800bb58 <__aeabi_dmul>
 800b02e:	4683      	mov	fp, r0
 800b030:	468a      	mov	sl, r1
 800b032:	f7ff bbfc 	b.w	800a82e <__ieee754_pow+0x46>
 800b036:	f04f 0a00 	mov.w	sl, #0
 800b03a:	468b      	mov	fp, r1
 800b03c:	f6c3 7af0 	movt	sl, #16368	; 0x3ff0
 800b040:	f7ff bbf5 	b.w	800a82e <__ieee754_pow+0x46>
 800b044:	4638      	mov	r0, r7
 800b046:	4641      	mov	r1, r8
 800b048:	e485      	b.n	800a956 <__ieee754_pow+0x16e>
 800b04a:	f64c 33ff 	movw	r3, #52223	; 0xcbff
 800b04e:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800b052:	f2c4 0390 	movt	r3, #16528	; 0x4090
 800b056:	4598      	cmp	r8, r3
 800b058:	f77f aef8 	ble.w	800ae4c <__ieee754_pow+0x664>
 800b05c:	f44f 5350 	mov.w	r3, #13312	; 0x3400
 800b060:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
 800b064:	18cb      	adds	r3, r1, r3
 800b066:	4303      	orrs	r3, r0
 800b068:	f040 8114 	bne.w	800b294 <__ieee754_pow+0xaac>
 800b06c:	4622      	mov	r2, r4
 800b06e:	462b      	mov	r3, r5
 800b070:	f000 fbbe 	bl	800b7f0 <__aeabi_dsub>
 800b074:	4602      	mov	r2, r0
 800b076:	460b      	mov	r3, r1
 800b078:	4650      	mov	r0, sl
 800b07a:	4659      	mov	r1, fp
 800b07c:	f000 ffe8 	bl	800c050 <__aeabi_dcmple>
 800b080:	2800      	cmp	r0, #0
 800b082:	f040 8107 	bne.w	800b294 <__ieee754_pow+0xaac>
 800b086:	ea4f 5728 	mov.w	r7, r8, asr #20
 800b08a:	f2a7 32fe 	subw	r2, r7, #1022	; 0x3fe
 800b08e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b092:	fa43 f302 	asr.w	r3, r3, r2
 800b096:	eb03 0109 	add.w	r1, r3, r9
 800b09a:	f3c1 500a 	ubfx	r0, r1, #20, #11
 800b09e:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800b0a2:	f2a0 37ff 	subw	r7, r0, #1023	; 0x3ff
 800b0a6:	f2c0 060f 	movt	r6, #15
 800b0aa:	f021 487f 	bic.w	r8, r1, #4278190080	; 0xff000000
 800b0ae:	fa46 f307 	asr.w	r3, r6, r7
 800b0b2:	f5c0 6082 	rsb	r0, r0, #1040	; 0x410
 800b0b6:	f428 0670 	bic.w	r6, r8, #15728640	; 0xf00000
 800b0ba:	ea21 0303 	bic.w	r3, r1, r3
 800b0be:	f446 1780 	orr.w	r7, r6, #1048576	; 0x100000
 800b0c2:	1cc1      	adds	r1, r0, #3
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	fa47 f601 	asr.w	r6, r7, r1
 800b0ca:	f1b9 0f00 	cmp.w	r9, #0
 800b0ce:	9602      	str	r6, [sp, #8]
 800b0d0:	f2c0 80f0 	blt.w	800b2b4 <__ieee754_pow+0xacc>
 800b0d4:	4620      	mov	r0, r4
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	f000 fb8a 	bl	800b7f0 <__aeabi_dsub>
 800b0dc:	4604      	mov	r4, r0
 800b0de:	460d      	mov	r5, r1
 800b0e0:	4622      	mov	r2, r4
 800b0e2:	4650      	mov	r0, sl
 800b0e4:	4659      	mov	r1, fp
 800b0e6:	462b      	mov	r3, r5
 800b0e8:	f000 fb84 	bl	800b7f4 <__adddf3>
 800b0ec:	9a02      	ldr	r2, [sp, #8]
 800b0ee:	460f      	mov	r7, r1
 800b0f0:	ea4f 5c02 	mov.w	ip, r2, lsl #20
 800b0f4:	e6b4      	b.n	800ae60 <__ieee754_pow+0x678>
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800b0fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b102:	e64d      	b.n	800ada0 <__ieee754_pow+0x5b8>
 800b104:	2d00      	cmp	r5, #0
 800b106:	f6bf ac6c 	bge.w	800a9e2 <__ieee754_pow+0x1fa>
 800b10a:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 800b10e:	f7ff bb8e 	b.w	800a82e <__ieee754_pow+0x46>
 800b112:	2d00      	cmp	r5, #0
 800b114:	f6bf ac65 	bge.w	800a9e2 <__ieee754_pow+0x1fa>
 800b118:	e41a      	b.n	800a950 <__ieee754_pow+0x168>
 800b11a:	460b      	mov	r3, r1
 800b11c:	2100      	movs	r1, #0
 800b11e:	4602      	mov	r2, r0
 800b120:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b124:	2000      	movs	r0, #0
 800b126:	f8cd c000 	str.w	ip, [sp]
 800b12a:	f000 fe3f 	bl	800bdac <__aeabi_ddiv>
 800b12e:	f8dd c000 	ldr.w	ip, [sp]
 800b132:	4683      	mov	fp, r0
 800b134:	468a      	mov	sl, r1
 800b136:	f7ff bbd8 	b.w	800a8ea <__ieee754_pow+0x102>
 800b13a:	2500      	movs	r5, #0
 800b13c:	462a      	mov	r2, r5
 800b13e:	e493      	b.n	800aa68 <__ieee754_pow+0x280>
 800b140:	2500      	movs	r5, #0
 800b142:	e470      	b.n	800aa26 <__ieee754_pow+0x23e>
 800b144:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800b148:	f6c3 72ef 	movt	r2, #16367	; 0x3fef
 800b14c:	4294      	cmp	r4, r2
 800b14e:	dde0      	ble.n	800b112 <__ieee754_pow+0x92a>
 800b150:	2300      	movs	r3, #0
 800b152:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800b156:	429c      	cmp	r4, r3
 800b158:	f73f abf8 	bgt.w	800a94c <__ieee754_pow+0x164>
 800b15c:	2300      	movs	r3, #0
 800b15e:	2200      	movs	r2, #0
 800b160:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800b164:	f8cd c000 	str.w	ip, [sp]
 800b168:	f000 fb42 	bl	800b7f0 <__aeabi_dsub>
 800b16c:	a35a      	add	r3, pc, #360	; (adr r3, 800b2d8 <__ieee754_pow+0xaf0>)
 800b16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b172:	4607      	mov	r7, r0
 800b174:	460c      	mov	r4, r1
 800b176:	f000 fcef 	bl	800bb58 <__aeabi_dmul>
 800b17a:	a359      	add	r3, pc, #356	; (adr r3, 800b2e0 <__ieee754_pow+0xaf8>)
 800b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b180:	4680      	mov	r8, r0
 800b182:	4689      	mov	r9, r1
 800b184:	4638      	mov	r0, r7
 800b186:	4621      	mov	r1, r4
 800b188:	f000 fce6 	bl	800bb58 <__aeabi_dmul>
 800b18c:	463a      	mov	r2, r7
 800b18e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b192:	4623      	mov	r3, r4
 800b194:	4638      	mov	r0, r7
 800b196:	4621      	mov	r1, r4
 800b198:	f000 fcde 	bl	800bb58 <__aeabi_dmul>
 800b19c:	2300      	movs	r3, #0
 800b19e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	4638      	mov	r0, r7
 800b1a6:	f6c3 73d0 	movt	r3, #16336	; 0x3fd0
 800b1aa:	4621      	mov	r1, r4
 800b1ac:	f000 fcd4 	bl	800bb58 <__aeabi_dmul>
 800b1b0:	4602      	mov	r2, r0
 800b1b2:	460b      	mov	r3, r1
 800b1b4:	a14c      	add	r1, pc, #304	; (adr r1, 800b2e8 <__ieee754_pow+0xb00>)
 800b1b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1ba:	f000 fb19 	bl	800b7f0 <__aeabi_dsub>
 800b1be:	463a      	mov	r2, r7
 800b1c0:	4623      	mov	r3, r4
 800b1c2:	f000 fcc9 	bl	800bb58 <__aeabi_dmul>
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	2100      	movs	r1, #0
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800b1d0:	2000      	movs	r0, #0
 800b1d2:	f000 fb0d 	bl	800b7f0 <__aeabi_dsub>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	460b      	mov	r3, r1
 800b1da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b1de:	f000 fcbb 	bl	800bb58 <__aeabi_dmul>
 800b1e2:	a343      	add	r3, pc, #268	; (adr r3, 800b2f0 <__ieee754_pow+0xb08>)
 800b1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e8:	f000 fcb6 	bl	800bb58 <__aeabi_dmul>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b1f4:	f000 fafc 	bl	800b7f0 <__aeabi_dsub>
 800b1f8:	4607      	mov	r7, r0
 800b1fa:	460d      	mov	r5, r1
 800b1fc:	4640      	mov	r0, r8
 800b1fe:	4649      	mov	r1, r9
 800b200:	463a      	mov	r2, r7
 800b202:	462b      	mov	r3, r5
 800b204:	f000 faf6 	bl	800b7f4 <__adddf3>
 800b208:	4642      	mov	r2, r8
 800b20a:	464b      	mov	r3, r9
 800b20c:	2000      	movs	r0, #0
 800b20e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b212:	f000 faed 	bl	800b7f0 <__aeabi_dsub>
 800b216:	4602      	mov	r2, r0
 800b218:	460b      	mov	r3, r1
 800b21a:	4638      	mov	r0, r7
 800b21c:	4629      	mov	r1, r5
 800b21e:	f000 fae7 	bl	800b7f0 <__aeabi_dsub>
 800b222:	f8dd c000 	ldr.w	ip, [sp]
 800b226:	4680      	mov	r8, r0
 800b228:	4689      	mov	r9, r1
 800b22a:	e5ae      	b.n	800ad8a <__ieee754_pow+0x5a2>
 800b22c:	2100      	movs	r1, #0
 800b22e:	463a      	mov	r2, r7
 800b230:	4643      	mov	r3, r8
 800b232:	2000      	movs	r0, #0
 800b234:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800b238:	f000 fdb8 	bl	800bdac <__aeabi_ddiv>
 800b23c:	4683      	mov	fp, r0
 800b23e:	468a      	mov	sl, r1
 800b240:	f7ff baf5 	b.w	800a82e <__ieee754_pow+0x46>
 800b244:	a32c      	add	r3, pc, #176	; (adr r3, 800b2f8 <__ieee754_pow+0xb10>)
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b24e:	f000 fc83 	bl	800bb58 <__aeabi_dmul>
 800b252:	a329      	add	r3, pc, #164	; (adr r3, 800b2f8 <__ieee754_pow+0xb10>)
 800b254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b258:	f000 fc7e 	bl	800bb58 <__aeabi_dmul>
 800b25c:	4683      	mov	fp, r0
 800b25e:	468a      	mov	sl, r1
 800b260:	f7ff bae5 	b.w	800a82e <__ieee754_pow+0x46>
 800b264:	2e01      	cmp	r6, #1
 800b266:	f47f aae2 	bne.w	800a82e <__ieee754_pow+0x46>
 800b26a:	e74e      	b.n	800b10a <__ieee754_pow+0x922>
 800b26c:	2900      	cmp	r1, #0
 800b26e:	f47f ab20 	bne.w	800a8b2 <__ieee754_pow+0xca>
 800b272:	f5c6 6382 	rsb	r3, r6, #1040	; 0x410
 800b276:	1cde      	adds	r6, r3, #3
 800b278:	fa49 f306 	asr.w	r3, r9, r6
 800b27c:	fa03 f006 	lsl.w	r0, r3, r6
 800b280:	4548      	cmp	r0, r9
 800b282:	d020      	beq.n	800b2c6 <__ieee754_pow+0xade>
 800b284:	460e      	mov	r6, r1
 800b286:	f7ff baec 	b.w	800a862 <__ieee754_pow+0x7a>
 800b28a:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 800b28e:	2201      	movs	r2, #1
 800b290:	f7ff bbea 	b.w	800aa68 <__ieee754_pow+0x280>
 800b294:	a31a      	add	r3, pc, #104	; (adr r3, 800b300 <__ieee754_pow+0xb18>)
 800b296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b29e:	f000 fc5b 	bl	800bb58 <__aeabi_dmul>
 800b2a2:	a317      	add	r3, pc, #92	; (adr r3, 800b300 <__ieee754_pow+0xb18>)
 800b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a8:	f000 fc56 	bl	800bb58 <__aeabi_dmul>
 800b2ac:	4683      	mov	fp, r0
 800b2ae:	468a      	mov	sl, r1
 800b2b0:	f7ff babd 	b.w	800a82e <__ieee754_pow+0x46>
 800b2b4:	4270      	negs	r0, r6
 800b2b6:	9002      	str	r0, [sp, #8]
 800b2b8:	e70c      	b.n	800b0d4 <__ieee754_pow+0x8ec>
 800b2ba:	9a02      	ldr	r2, [sp, #8]
 800b2bc:	f000 fa04 	bl	800b6c8 <scalbn>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	e6af      	b.n	800b026 <__ieee754_pow+0x83e>
 800b2c6:	f003 0101 	and.w	r1, r3, #1
 800b2ca:	f1c1 0602 	rsb	r6, r1, #2
 800b2ce:	f7ff bac8 	b.w	800a862 <__ieee754_pow+0x7a>
 800b2d2:	bf00      	nop
 800b2d4:	f3af 8000 	nop.w
 800b2d8:	60000000 	.word	0x60000000
 800b2dc:	3ff71547 	.word	0x3ff71547
 800b2e0:	f85ddf44 	.word	0xf85ddf44
 800b2e4:	3e54ae0b 	.word	0x3e54ae0b
 800b2e8:	55555555 	.word	0x55555555
 800b2ec:	3fd55555 	.word	0x3fd55555
 800b2f0:	652b82fe 	.word	0x652b82fe
 800b2f4:	3ff71547 	.word	0x3ff71547
 800b2f8:	8800759c 	.word	0x8800759c
 800b2fc:	7e37e43c 	.word	0x7e37e43c
 800b300:	c2f8f359 	.word	0xc2f8f359
 800b304:	01a56e1f 	.word	0x01a56e1f

0800b308 <__ieee754_sqrt>:
 800b308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b30c:	2700      	movs	r7, #0
 800b30e:	46b9      	mov	r9, r7
 800b310:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
 800b314:	f6c7 79f0 	movt	r9, #32752	; 0x7ff0
 800b318:	400f      	ands	r7, r1
 800b31a:	454f      	cmp	r7, r9
 800b31c:	4604      	mov	r4, r0
 800b31e:	460d      	mov	r5, r1
 800b320:	4602      	mov	r2, r0
 800b322:	460b      	mov	r3, r1
 800b324:	460e      	mov	r6, r1
 800b326:	4680      	mov	r8, r0
 800b328:	f000 80d4 	beq.w	800b4d4 <__ieee754_sqrt+0x1cc>
 800b32c:	2900      	cmp	r1, #0
 800b32e:	f340 80ae 	ble.w	800b48e <__ieee754_sqrt+0x186>
 800b332:	150c      	asrs	r4, r1, #20
 800b334:	f000 80b8 	beq.w	800b4a8 <__ieee754_sqrt+0x1a0>
 800b338:	f026 457f 	bic.w	r5, r6, #4278190080	; 0xff000000
 800b33c:	f2a4 37ff 	subw	r7, r4, #1023	; 0x3ff
 800b340:	f425 0670 	bic.w	r6, r5, #15728640	; 0xf00000
 800b344:	07fa      	lsls	r2, r7, #31
 800b346:	f446 1180 	orr.w	r1, r6, #1048576	; 0x100000
 800b34a:	f100 8093 	bmi.w	800b474 <__ieee754_sqrt+0x16c>
 800b34e:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800b352:	f04f 0c00 	mov.w	ip, #0
 800b356:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800b35a:	107f      	asrs	r7, r7, #1
 800b35c:	ea4f 0148 	mov.w	r1, r8, lsl #1
 800b360:	2516      	movs	r5, #22
 800b362:	4662      	mov	r2, ip
 800b364:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800b368:	1816      	adds	r6, r2, r0
 800b36a:	0844      	lsrs	r4, r0, #1
 800b36c:	429e      	cmp	r6, r3
 800b36e:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 800b372:	f105 35ff 	add.w	r5, r5, #4294967295
 800b376:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b37a:	dc02      	bgt.n	800b382 <__ieee754_sqrt+0x7a>
 800b37c:	1832      	adds	r2, r6, r0
 800b37e:	1b9b      	subs	r3, r3, r6
 800b380:	4484      	add	ip, r0
 800b382:	eb08 0343 	add.w	r3, r8, r3, lsl #1
 800b386:	1910      	adds	r0, r2, r4
 800b388:	4298      	cmp	r0, r3
 800b38a:	dc02      	bgt.n	800b392 <__ieee754_sqrt+0x8a>
 800b38c:	1a1b      	subs	r3, r3, r0
 800b38e:	1902      	adds	r2, r0, r4
 800b390:	44a4      	add	ip, r4
 800b392:	0fce      	lsrs	r6, r1, #31
 800b394:	0860      	lsrs	r0, r4, #1
 800b396:	0049      	lsls	r1, r1, #1
 800b398:	3d01      	subs	r5, #1
 800b39a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800b39e:	d1e3      	bne.n	800b368 <__ieee754_sqrt+0x60>
 800b3a0:	f04f 0820 	mov.w	r8, #32
 800b3a4:	462c      	mov	r4, r5
 800b3a6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800b3aa:	e015      	b.n	800b3d8 <__ieee754_sqrt+0xd0>
 800b3ac:	f000 808e 	beq.w	800b4cc <__ieee754_sqrt+0x1c4>
 800b3b0:	0fce      	lsrs	r6, r1, #31
 800b3b2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800b3b6:	0840      	lsrs	r0, r0, #1
 800b3b8:	0049      	lsls	r1, r1, #1
 800b3ba:	4293      	cmp	r3, r2
 800b3bc:	f108 38ff 	add.w	r8, r8, #4294967295
 800b3c0:	eb04 0600 	add.w	r6, r4, r0
 800b3c4:	dc1e      	bgt.n	800b404 <__ieee754_sqrt+0xfc>
 800b3c6:	d01b      	beq.n	800b400 <__ieee754_sqrt+0xf8>
 800b3c8:	0fce      	lsrs	r6, r1, #31
 800b3ca:	0840      	lsrs	r0, r0, #1
 800b3cc:	0049      	lsls	r1, r1, #1
 800b3ce:	f1b8 0801 	subs.w	r8, r8, #1
 800b3d2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800b3d6:	d02d      	beq.n	800b434 <__ieee754_sqrt+0x12c>
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	eb04 0600 	add.w	r6, r4, r0
 800b3de:	dde5      	ble.n	800b3ac <__ieee754_sqrt+0xa4>
 800b3e0:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 800b3e4:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800b3e8:	eb06 0400 	add.w	r4, r6, r0
 800b3ec:	d03d      	beq.n	800b46a <__ieee754_sqrt+0x162>
 800b3ee:	4691      	mov	r9, r2
 800b3f0:	1a9b      	subs	r3, r3, r2
 800b3f2:	428e      	cmp	r6, r1
 800b3f4:	bf88      	it	hi
 800b3f6:	3b01      	subhi	r3, #1
 800b3f8:	1b89      	subs	r1, r1, r6
 800b3fa:	182d      	adds	r5, r5, r0
 800b3fc:	464a      	mov	r2, r9
 800b3fe:	e7d7      	b.n	800b3b0 <__ieee754_sqrt+0xa8>
 800b400:	428e      	cmp	r6, r1
 800b402:	d8e1      	bhi.n	800b3c8 <__ieee754_sqrt+0xc0>
 800b404:	f006 4900 	and.w	r9, r6, #2147483648	; 0x80000000
 800b408:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800b40c:	eb06 0400 	add.w	r4, r6, r0
 800b410:	d026      	beq.n	800b460 <__ieee754_sqrt+0x158>
 800b412:	4691      	mov	r9, r2
 800b414:	428e      	cmp	r6, r1
 800b416:	ebc2 0303 	rsb	r3, r2, r3
 800b41a:	d900      	bls.n	800b41e <__ieee754_sqrt+0x116>
 800b41c:	3b01      	subs	r3, #1
 800b41e:	1b89      	subs	r1, r1, r6
 800b420:	0fce      	lsrs	r6, r1, #31
 800b422:	182d      	adds	r5, r5, r0
 800b424:	0049      	lsls	r1, r1, #1
 800b426:	0840      	lsrs	r0, r0, #1
 800b428:	f1b8 0801 	subs.w	r8, r8, #1
 800b42c:	464a      	mov	r2, r9
 800b42e:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 800b432:	d1d1      	bne.n	800b3d8 <__ieee754_sqrt+0xd0>
 800b434:	4319      	orrs	r1, r3
 800b436:	d124      	bne.n	800b482 <__ieee754_sqrt+0x17a>
 800b438:	ea4f 0855 	mov.w	r8, r5, lsr #1
 800b43c:	ea4f 056c 	mov.w	r5, ip, asr #1
 800b440:	f105 547f 	add.w	r4, r5, #1069547520	; 0x3fc00000
 800b444:	f01c 0f01 	tst.w	ip, #1
 800b448:	f504 1300 	add.w	r3, r4, #2097152	; 0x200000
 800b44c:	bf18      	it	ne
 800b44e:	f048 4800 	orrne.w	r8, r8, #2147483648	; 0x80000000
 800b452:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b456:	4644      	mov	r4, r8
 800b458:	4620      	mov	r0, r4
 800b45a:	4629      	mov	r1, r5
 800b45c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b460:	2c00      	cmp	r4, #0
 800b462:	dbd6      	blt.n	800b412 <__ieee754_sqrt+0x10a>
 800b464:	f102 0901 	add.w	r9, r2, #1
 800b468:	e7d4      	b.n	800b414 <__ieee754_sqrt+0x10c>
 800b46a:	2c00      	cmp	r4, #0
 800b46c:	dbbf      	blt.n	800b3ee <__ieee754_sqrt+0xe6>
 800b46e:	f102 0901 	add.w	r9, r2, #1
 800b472:	e7bd      	b.n	800b3f0 <__ieee754_sqrt+0xe8>
 800b474:	ea4f 72d8 	mov.w	r2, r8, lsr #31
 800b478:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b47c:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800b480:	e765      	b.n	800b34e <__ieee754_sqrt+0x46>
 800b482:	1c6b      	adds	r3, r5, #1
 800b484:	d031      	beq.n	800b4ea <__ieee754_sqrt+0x1e2>
 800b486:	f005 0201 	and.w	r2, r5, #1
 800b48a:	1955      	adds	r5, r2, r5
 800b48c:	e7d4      	b.n	800b438 <__ieee754_sqrt+0x130>
 800b48e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b492:	4306      	orrs	r6, r0
 800b494:	d0e0      	beq.n	800b458 <__ieee754_sqrt+0x150>
 800b496:	bb79      	cbnz	r1, 800b4f8 <__ieee754_sqrt+0x1f0>
 800b498:	460c      	mov	r4, r1
 800b49a:	ea4f 26d8 	mov.w	r6, r8, lsr #11
 800b49e:	3c15      	subs	r4, #21
 800b4a0:	ea4f 5848 	mov.w	r8, r8, lsl #21
 800b4a4:	2e00      	cmp	r6, #0
 800b4a6:	d0f8      	beq.n	800b49a <__ieee754_sqrt+0x192>
 800b4a8:	f416 1380 	ands.w	r3, r6, #1048576	; 0x100000
 800b4ac:	d120      	bne.n	800b4f0 <__ieee754_sqrt+0x1e8>
 800b4ae:	0076      	lsls	r6, r6, #1
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	02f1      	lsls	r1, r6, #11
 800b4b4:	d5fb      	bpl.n	800b4ae <__ieee754_sqrt+0x1a6>
 800b4b6:	f1c3 0101 	rsb	r1, r3, #1
 800b4ba:	f1c3 0220 	rsb	r2, r3, #32
 800b4be:	fa28 f002 	lsr.w	r0, r8, r2
 800b4c2:	1864      	adds	r4, r4, r1
 800b4c4:	4306      	orrs	r6, r0
 800b4c6:	fa08 f803 	lsl.w	r8, r8, r3
 800b4ca:	e735      	b.n	800b338 <__ieee754_sqrt+0x30>
 800b4cc:	428e      	cmp	r6, r1
 800b4ce:	d987      	bls.n	800b3e0 <__ieee754_sqrt+0xd8>
 800b4d0:	461a      	mov	r2, r3
 800b4d2:	e76d      	b.n	800b3b0 <__ieee754_sqrt+0xa8>
 800b4d4:	f000 fb40 	bl	800bb58 <__aeabi_dmul>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	4620      	mov	r0, r4
 800b4de:	4629      	mov	r1, r5
 800b4e0:	f000 f988 	bl	800b7f4 <__adddf3>
 800b4e4:	4604      	mov	r4, r0
 800b4e6:	460d      	mov	r5, r1
 800b4e8:	e7b6      	b.n	800b458 <__ieee754_sqrt+0x150>
 800b4ea:	f10c 0c01 	add.w	ip, ip, #1
 800b4ee:	e7a5      	b.n	800b43c <__ieee754_sqrt+0x134>
 800b4f0:	2220      	movs	r2, #32
 800b4f2:	2101      	movs	r1, #1
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	e7e2      	b.n	800b4be <__ieee754_sqrt+0x1b6>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	460b      	mov	r3, r1
 800b4fc:	f000 f978 	bl	800b7f0 <__aeabi_dsub>
 800b500:	4602      	mov	r2, r0
 800b502:	460b      	mov	r3, r1
 800b504:	f000 fc52 	bl	800bdac <__aeabi_ddiv>
 800b508:	4604      	mov	r4, r0
 800b50a:	460d      	mov	r5, r1
 800b50c:	e7a4      	b.n	800b458 <__ieee754_sqrt+0x150>
 800b50e:	bf00      	nop

0800b510 <fabs>:
 800b510:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop

0800b518 <finite>:
 800b518:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800b51c:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800b520:	0fc0      	lsrs	r0, r0, #31
 800b522:	4770      	bx	lr

0800b524 <__fpclassifyd>:
 800b524:	460b      	mov	r3, r1
 800b526:	b161      	cbz	r1, 800b542 <__fpclassifyd+0x1e>
 800b528:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800b52c:	d009      	beq.n	800b542 <__fpclassifyd+0x1e>
 800b52e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b532:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 800b536:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800b53a:	4291      	cmp	r1, r2
 800b53c:	d805      	bhi.n	800b54a <__fpclassifyd+0x26>
 800b53e:	2004      	movs	r0, #4
 800b540:	4770      	bx	lr
 800b542:	2800      	cmp	r0, #0
 800b544:	d1f3      	bne.n	800b52e <__fpclassifyd+0xa>
 800b546:	2002      	movs	r0, #2
 800b548:	4770      	bx	lr
 800b54a:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800b54e:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800b552:	4291      	cmp	r1, r2
 800b554:	d9f3      	bls.n	800b53e <__fpclassifyd+0x1a>
 800b556:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b55a:	f2c0 020f 	movt	r2, #15
 800b55e:	4293      	cmp	r3, r2
 800b560:	d801      	bhi.n	800b566 <__fpclassifyd+0x42>
 800b562:	2003      	movs	r0, #3
 800b564:	4770      	bx	lr
 800b566:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b56a:	4291      	cmp	r1, r2
 800b56c:	d9f9      	bls.n	800b562 <__fpclassifyd+0x3e>
 800b56e:	2200      	movs	r2, #0
 800b570:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800b574:	4293      	cmp	r3, r2
 800b576:	d004      	beq.n	800b582 <__fpclassifyd+0x5e>
 800b578:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800b57c:	d001      	beq.n	800b582 <__fpclassifyd+0x5e>
 800b57e:	2000      	movs	r0, #0
 800b580:	4770      	bx	lr
 800b582:	f1d0 0001 	rsbs	r0, r0, #1
 800b586:	bf38      	it	cc
 800b588:	2000      	movcc	r0, #0
 800b58a:	4770      	bx	lr

0800b58c <matherr>:
 800b58c:	2000      	movs	r0, #0
 800b58e:	4770      	bx	lr

0800b590 <nan>:
 800b590:	2100      	movs	r1, #0
 800b592:	2000      	movs	r0, #0
 800b594:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop

0800b59c <rint>:
 800b59c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b5a0:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800b5a4:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
 800b5a8:	2e13      	cmp	r6, #19
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	4602      	mov	r2, r0
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	460d      	mov	r5, r1
 800b5b4:	460f      	mov	r7, r1
 800b5b6:	ea4f 78d1 	mov.w	r8, r1, lsr #31
 800b5ba:	dc38      	bgt.n	800b62e <rint+0x92>
 800b5bc:	2e00      	cmp	r6, #0
 800b5be:	db53      	blt.n	800b668 <rint+0xcc>
 800b5c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b5c4:	f2c0 010f 	movt	r1, #15
 800b5c8:	fa41 f106 	asr.w	r1, r1, r6
 800b5cc:	ea01 0003 	and.w	r0, r1, r3
 800b5d0:	4310      	orrs	r0, r2
 800b5d2:	d027      	beq.n	800b624 <rint+0x88>
 800b5d4:	084f      	lsrs	r7, r1, #1
 800b5d6:	ea07 0203 	and.w	r2, r7, r3
 800b5da:	4314      	orrs	r4, r2
 800b5dc:	d00b      	beq.n	800b5f6 <rint+0x5a>
 800b5de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b5e2:	ea25 0507 	bic.w	r5, r5, r7
 800b5e6:	fa43 f306 	asr.w	r3, r3, r6
 800b5ea:	2e13      	cmp	r6, #19
 800b5ec:	bf0c      	ite	eq
 800b5ee:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800b5f2:	2400      	movne	r4, #0
 800b5f4:	431d      	orrs	r5, r3
 800b5f6:	4e32      	ldr	r6, [pc, #200]	; (800b6c0 <rint+0x124>)
 800b5f8:	eb06 08c8 	add.w	r8, r6, r8, lsl #3
 800b5fc:	e9d8 8900 	ldrd	r8, r9, [r8]
 800b600:	4622      	mov	r2, r4
 800b602:	462b      	mov	r3, r5
 800b604:	4640      	mov	r0, r8
 800b606:	4649      	mov	r1, r9
 800b608:	f000 f8f4 	bl	800b7f4 <__adddf3>
 800b60c:	e9cd 0100 	strd	r0, r1, [sp]
 800b610:	4642      	mov	r2, r8
 800b612:	464b      	mov	r3, r9
 800b614:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b618:	f000 f8ea 	bl	800b7f0 <__aeabi_dsub>
 800b61c:	462f      	mov	r7, r5
 800b61e:	4626      	mov	r6, r4
 800b620:	4602      	mov	r2, r0
 800b622:	460b      	mov	r3, r1
 800b624:	4610      	mov	r0, r2
 800b626:	4619      	mov	r1, r3
 800b628:	b003      	add	sp, #12
 800b62a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b62e:	2e33      	cmp	r6, #51	; 0x33
 800b630:	dd07      	ble.n	800b642 <rint+0xa6>
 800b632:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b636:	d1f5      	bne.n	800b624 <rint+0x88>
 800b638:	f000 f8dc 	bl	800b7f4 <__adddf3>
 800b63c:	4602      	mov	r2, r0
 800b63e:	460b      	mov	r3, r1
 800b640:	e7f0      	b.n	800b624 <rint+0x88>
 800b642:	f2ac 4013 	subw	r0, ip, #1043	; 0x413
 800b646:	f04f 31ff 	mov.w	r1, #4294967295
 800b64a:	fa21 f100 	lsr.w	r1, r1, r0
 800b64e:	4211      	tst	r1, r2
 800b650:	d0e8      	beq.n	800b624 <rint+0x88>
 800b652:	084a      	lsrs	r2, r1, #1
 800b654:	4222      	tst	r2, r4
 800b656:	d0ce      	beq.n	800b5f6 <rint+0x5a>
 800b658:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b65c:	ea24 0402 	bic.w	r4, r4, r2
 800b660:	fa43 f600 	asr.w	r6, r3, r0
 800b664:	4334      	orrs	r4, r6
 800b666:	e7c6      	b.n	800b5f6 <rint+0x5a>
 800b668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b66c:	4301      	orrs	r1, r0
 800b66e:	d0d9      	beq.n	800b624 <rint+0x88>
 800b670:	f023 457f 	bic.w	r5, r3, #4278190080	; 0xff000000
 800b674:	f425 0070 	bic.w	r0, r5, #15728640	; 0xf00000
 800b678:	4d11      	ldr	r5, [pc, #68]	; (800b6c0 <rint+0x124>)
 800b67a:	ea40 0402 	orr.w	r4, r0, r2
 800b67e:	4263      	negs	r3, r4
 800b680:	eb05 00c8 	add.w	r0, r5, r8, lsl #3
 800b684:	ea43 0104 	orr.w	r1, r3, r4
 800b688:	e9d0 4500 	ldrd	r4, r5, [r0]
 800b68c:	0b0b      	lsrs	r3, r1, #12
 800b68e:	f403 2100 	and.w	r1, r3, #524288	; 0x80000
 800b692:	0c7f      	lsrs	r7, r7, #17
 800b694:	ea41 4347 	orr.w	r3, r1, r7, lsl #17
 800b698:	4620      	mov	r0, r4
 800b69a:	4629      	mov	r1, r5
 800b69c:	f000 f8aa 	bl	800b7f4 <__adddf3>
 800b6a0:	e9cd 0100 	strd	r0, r1, [sp]
 800b6a4:	4622      	mov	r2, r4
 800b6a6:	462b      	mov	r3, r5
 800b6a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b6ac:	f000 f8a0 	bl	800b7f0 <__aeabi_dsub>
 800b6b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b6b4:	4604      	mov	r4, r0
 800b6b6:	460d      	mov	r5, r1
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	ea43 73c8 	orr.w	r3, r3, r8, lsl #31
 800b6be:	e7b1      	b.n	800b624 <rint+0x88>
 800b6c0:	08013790 	.word	0x08013790
 800b6c4:	00000000 	.word	0x00000000

0800b6c8 <scalbn>:
 800b6c8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b6cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	460d      	mov	r5, r1
 800b6d4:	4606      	mov	r6, r0
 800b6d6:	460f      	mov	r7, r1
 800b6d8:	4690      	mov	r8, r2
 800b6da:	bb7b      	cbnz	r3, 800b73c <scalbn+0x74>
 800b6dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b6e0:	ea53 0c00 	orrs.w	ip, r3, r0
 800b6e4:	d026      	beq.n	800b734 <scalbn+0x6c>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f2c4 3350 	movt	r3, #17232	; 0x4350
 800b6ee:	f000 fa33 	bl	800bb58 <__aeabi_dmul>
 800b6f2:	f643 42b0 	movw	r2, #15536	; 0x3cb0
 800b6f6:	f6cf 72ff 	movt	r2, #65535	; 0xffff
 800b6fa:	4590      	cmp	r8, r2
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	460d      	mov	r5, r1
 800b700:	4606      	mov	r6, r0
 800b702:	460f      	mov	r7, r1
 800b704:	db3b      	blt.n	800b77e <scalbn+0xb6>
 800b706:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b70a:	3b36      	subs	r3, #54	; 0x36
 800b70c:	eb03 0008 	add.w	r0, r3, r8
 800b710:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800b714:	4290      	cmp	r0, r2
 800b716:	dd1b      	ble.n	800b750 <scalbn+0x88>
 800b718:	4622      	mov	r2, r4
 800b71a:	462b      	mov	r3, r5
 800b71c:	a128      	add	r1, pc, #160	; (adr r1, 800b7c0 <scalbn+0xf8>)
 800b71e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b722:	f000 f855 	bl	800b7d0 <copysign>
 800b726:	a326      	add	r3, pc, #152	; (adr r3, 800b7c0 <scalbn+0xf8>)
 800b728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b72c:	f000 fa14 	bl	800bb58 <__aeabi_dmul>
 800b730:	4604      	mov	r4, r0
 800b732:	460d      	mov	r5, r1
 800b734:	4620      	mov	r0, r4
 800b736:	4629      	mov	r1, r5
 800b738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b73c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800b740:	4293      	cmp	r3, r2
 800b742:	d024      	beq.n	800b78e <scalbn+0xc6>
 800b744:	eb03 0008 	add.w	r0, r3, r8
 800b748:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800b74c:	4290      	cmp	r0, r2
 800b74e:	dce3      	bgt.n	800b718 <scalbn+0x50>
 800b750:	2800      	cmp	r0, #0
 800b752:	dd06      	ble.n	800b762 <scalbn+0x9a>
 800b754:	f021 42ff 	bic.w	r2, r1, #2139095040	; 0x7f800000
 800b758:	f422 05e0 	bic.w	r5, r2, #7340032	; 0x700000
 800b75c:	ea45 5500 	orr.w	r5, r5, r0, lsl #20
 800b760:	e7e8      	b.n	800b734 <scalbn+0x6c>
 800b762:	f110 0f35 	cmn.w	r0, #53	; 0x35
 800b766:	da19      	bge.n	800b79c <scalbn+0xd4>
 800b768:	f24c 3050 	movw	r0, #50000	; 0xc350
 800b76c:	4580      	cmp	r8, r0
 800b76e:	4622      	mov	r2, r4
 800b770:	462b      	mov	r3, r5
 800b772:	dcd3      	bgt.n	800b71c <scalbn+0x54>
 800b774:	a114      	add	r1, pc, #80	; (adr r1, 800b7c8 <scalbn+0x100>)
 800b776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b77a:	f000 f829 	bl	800b7d0 <copysign>
 800b77e:	a312      	add	r3, pc, #72	; (adr r3, 800b7c8 <scalbn+0x100>)
 800b780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b784:	f000 f9e8 	bl	800bb58 <__aeabi_dmul>
 800b788:	4604      	mov	r4, r0
 800b78a:	460d      	mov	r5, r1
 800b78c:	e7d2      	b.n	800b734 <scalbn+0x6c>
 800b78e:	4602      	mov	r2, r0
 800b790:	460b      	mov	r3, r1
 800b792:	f000 f82f 	bl	800b7f4 <__adddf3>
 800b796:	4604      	mov	r4, r0
 800b798:	460d      	mov	r5, r1
 800b79a:	e7cb      	b.n	800b734 <scalbn+0x6c>
 800b79c:	f021 45ff 	bic.w	r5, r1, #2139095040	; 0x7f800000
 800b7a0:	f425 01e0 	bic.w	r1, r5, #7340032	; 0x700000
 800b7a4:	3036      	adds	r0, #54	; 0x36
 800b7a6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	f6c3 4390 	movt	r3, #15504	; 0x3c90
 800b7b6:	f000 f9cf 	bl	800bb58 <__aeabi_dmul>
 800b7ba:	4604      	mov	r4, r0
 800b7bc:	460d      	mov	r5, r1
 800b7be:	e7b9      	b.n	800b734 <scalbn+0x6c>
 800b7c0:	8800759c 	.word	0x8800759c
 800b7c4:	7e37e43c 	.word	0x7e37e43c
 800b7c8:	c2f8f359 	.word	0xc2f8f359
 800b7cc:	01a56e1f 	.word	0x01a56e1f

0800b7d0 <copysign>:
 800b7d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b7d4:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b7d8:	b430      	push	{r4, r5}
 800b7da:	460d      	mov	r5, r1
 800b7dc:	4604      	mov	r4, r0
 800b7de:	ea43 0102 	orr.w	r1, r3, r2
 800b7e2:	bc30      	pop	{r4, r5}
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop

0800b7e8 <__aeabi_drsub>:
 800b7e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800b7ec:	e002      	b.n	800b7f4 <__adddf3>
 800b7ee:	bf00      	nop

0800b7f0 <__aeabi_dsub>:
 800b7f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800b7f4 <__adddf3>:
 800b7f4:	b530      	push	{r4, r5, lr}
 800b7f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800b7fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800b7fe:	ea94 0f05 	teq	r4, r5
 800b802:	bf08      	it	eq
 800b804:	ea90 0f02 	teqeq	r0, r2
 800b808:	bf1f      	itttt	ne
 800b80a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800b80e:	ea55 0c02 	orrsne.w	ip, r5, r2
 800b812:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800b816:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800b81a:	f000 80e2 	beq.w	800b9e2 <__adddf3+0x1ee>
 800b81e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800b822:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800b826:	bfb8      	it	lt
 800b828:	426d      	neglt	r5, r5
 800b82a:	dd0c      	ble.n	800b846 <__adddf3+0x52>
 800b82c:	442c      	add	r4, r5
 800b82e:	ea80 0202 	eor.w	r2, r0, r2
 800b832:	ea81 0303 	eor.w	r3, r1, r3
 800b836:	ea82 0000 	eor.w	r0, r2, r0
 800b83a:	ea83 0101 	eor.w	r1, r3, r1
 800b83e:	ea80 0202 	eor.w	r2, r0, r2
 800b842:	ea81 0303 	eor.w	r3, r1, r3
 800b846:	2d36      	cmp	r5, #54	; 0x36
 800b848:	bf88      	it	hi
 800b84a:	bd30      	pophi	{r4, r5, pc}
 800b84c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800b850:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800b854:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800b858:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800b85c:	d002      	beq.n	800b864 <__adddf3+0x70>
 800b85e:	4240      	negs	r0, r0
 800b860:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b864:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800b868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b86c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800b870:	d002      	beq.n	800b878 <__adddf3+0x84>
 800b872:	4252      	negs	r2, r2
 800b874:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800b878:	ea94 0f05 	teq	r4, r5
 800b87c:	f000 80a7 	beq.w	800b9ce <__adddf3+0x1da>
 800b880:	f1a4 0401 	sub.w	r4, r4, #1
 800b884:	f1d5 0e20 	rsbs	lr, r5, #32
 800b888:	db0d      	blt.n	800b8a6 <__adddf3+0xb2>
 800b88a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800b88e:	fa22 f205 	lsr.w	r2, r2, r5
 800b892:	1880      	adds	r0, r0, r2
 800b894:	f141 0100 	adc.w	r1, r1, #0
 800b898:	fa03 f20e 	lsl.w	r2, r3, lr
 800b89c:	1880      	adds	r0, r0, r2
 800b89e:	fa43 f305 	asr.w	r3, r3, r5
 800b8a2:	4159      	adcs	r1, r3
 800b8a4:	e00e      	b.n	800b8c4 <__adddf3+0xd0>
 800b8a6:	f1a5 0520 	sub.w	r5, r5, #32
 800b8aa:	f10e 0e20 	add.w	lr, lr, #32
 800b8ae:	2a01      	cmp	r2, #1
 800b8b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 800b8b4:	bf28      	it	cs
 800b8b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 800b8ba:	fa43 f305 	asr.w	r3, r3, r5
 800b8be:	18c0      	adds	r0, r0, r3
 800b8c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800b8c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b8c8:	d507      	bpl.n	800b8da <__adddf3+0xe6>
 800b8ca:	f04f 0e00 	mov.w	lr, #0
 800b8ce:	f1dc 0c00 	rsbs	ip, ip, #0
 800b8d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 800b8d6:	eb6e 0101 	sbc.w	r1, lr, r1
 800b8da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b8de:	d31b      	bcc.n	800b918 <__adddf3+0x124>
 800b8e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b8e4:	d30c      	bcc.n	800b900 <__adddf3+0x10c>
 800b8e6:	0849      	lsrs	r1, r1, #1
 800b8e8:	ea5f 0030 	movs.w	r0, r0, rrx
 800b8ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800b8f0:	f104 0401 	add.w	r4, r4, #1
 800b8f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800b8f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800b8fc:	f080 809a 	bcs.w	800ba34 <__adddf3+0x240>
 800b900:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800b904:	bf08      	it	eq
 800b906:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800b90a:	f150 0000 	adcs.w	r0, r0, #0
 800b90e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800b912:	ea41 0105 	orr.w	r1, r1, r5
 800b916:	bd30      	pop	{r4, r5, pc}
 800b918:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800b91c:	4140      	adcs	r0, r0
 800b91e:	eb41 0101 	adc.w	r1, r1, r1
 800b922:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800b926:	f1a4 0401 	sub.w	r4, r4, #1
 800b92a:	d1e9      	bne.n	800b900 <__adddf3+0x10c>
 800b92c:	f091 0f00 	teq	r1, #0
 800b930:	bf04      	itt	eq
 800b932:	4601      	moveq	r1, r0
 800b934:	2000      	moveq	r0, #0
 800b936:	fab1 f381 	clz	r3, r1
 800b93a:	bf08      	it	eq
 800b93c:	3320      	addeq	r3, #32
 800b93e:	f1a3 030b 	sub.w	r3, r3, #11
 800b942:	f1b3 0220 	subs.w	r2, r3, #32
 800b946:	da0c      	bge.n	800b962 <__adddf3+0x16e>
 800b948:	320c      	adds	r2, #12
 800b94a:	dd08      	ble.n	800b95e <__adddf3+0x16a>
 800b94c:	f102 0c14 	add.w	ip, r2, #20
 800b950:	f1c2 020c 	rsb	r2, r2, #12
 800b954:	fa01 f00c 	lsl.w	r0, r1, ip
 800b958:	fa21 f102 	lsr.w	r1, r1, r2
 800b95c:	e00c      	b.n	800b978 <__adddf3+0x184>
 800b95e:	f102 0214 	add.w	r2, r2, #20
 800b962:	bfd8      	it	le
 800b964:	f1c2 0c20 	rsble	ip, r2, #32
 800b968:	fa01 f102 	lsl.w	r1, r1, r2
 800b96c:	fa20 fc0c 	lsr.w	ip, r0, ip
 800b970:	bfdc      	itt	le
 800b972:	ea41 010c 	orrle.w	r1, r1, ip
 800b976:	4090      	lslle	r0, r2
 800b978:	1ae4      	subs	r4, r4, r3
 800b97a:	bfa2      	ittt	ge
 800b97c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800b980:	4329      	orrge	r1, r5
 800b982:	bd30      	popge	{r4, r5, pc}
 800b984:	ea6f 0404 	mvn.w	r4, r4
 800b988:	3c1f      	subs	r4, #31
 800b98a:	da1c      	bge.n	800b9c6 <__adddf3+0x1d2>
 800b98c:	340c      	adds	r4, #12
 800b98e:	dc0e      	bgt.n	800b9ae <__adddf3+0x1ba>
 800b990:	f104 0414 	add.w	r4, r4, #20
 800b994:	f1c4 0220 	rsb	r2, r4, #32
 800b998:	fa20 f004 	lsr.w	r0, r0, r4
 800b99c:	fa01 f302 	lsl.w	r3, r1, r2
 800b9a0:	ea40 0003 	orr.w	r0, r0, r3
 800b9a4:	fa21 f304 	lsr.w	r3, r1, r4
 800b9a8:	ea45 0103 	orr.w	r1, r5, r3
 800b9ac:	bd30      	pop	{r4, r5, pc}
 800b9ae:	f1c4 040c 	rsb	r4, r4, #12
 800b9b2:	f1c4 0220 	rsb	r2, r4, #32
 800b9b6:	fa20 f002 	lsr.w	r0, r0, r2
 800b9ba:	fa01 f304 	lsl.w	r3, r1, r4
 800b9be:	ea40 0003 	orr.w	r0, r0, r3
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	bd30      	pop	{r4, r5, pc}
 800b9c6:	fa21 f004 	lsr.w	r0, r1, r4
 800b9ca:	4629      	mov	r1, r5
 800b9cc:	bd30      	pop	{r4, r5, pc}
 800b9ce:	f094 0f00 	teq	r4, #0
 800b9d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800b9d6:	bf06      	itte	eq
 800b9d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800b9dc:	3401      	addeq	r4, #1
 800b9de:	3d01      	subne	r5, #1
 800b9e0:	e74e      	b.n	800b880 <__adddf3+0x8c>
 800b9e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800b9e6:	bf18      	it	ne
 800b9e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800b9ec:	d029      	beq.n	800ba42 <__adddf3+0x24e>
 800b9ee:	ea94 0f05 	teq	r4, r5
 800b9f2:	bf08      	it	eq
 800b9f4:	ea90 0f02 	teqeq	r0, r2
 800b9f8:	d005      	beq.n	800ba06 <__adddf3+0x212>
 800b9fa:	ea54 0c00 	orrs.w	ip, r4, r0
 800b9fe:	bf04      	itt	eq
 800ba00:	4619      	moveq	r1, r3
 800ba02:	4610      	moveq	r0, r2
 800ba04:	bd30      	pop	{r4, r5, pc}
 800ba06:	ea91 0f03 	teq	r1, r3
 800ba0a:	bf1e      	ittt	ne
 800ba0c:	2100      	movne	r1, #0
 800ba0e:	2000      	movne	r0, #0
 800ba10:	bd30      	popne	{r4, r5, pc}
 800ba12:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800ba16:	d105      	bne.n	800ba24 <__adddf3+0x230>
 800ba18:	0040      	lsls	r0, r0, #1
 800ba1a:	4149      	adcs	r1, r1
 800ba1c:	bf28      	it	cs
 800ba1e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800ba22:	bd30      	pop	{r4, r5, pc}
 800ba24:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800ba28:	bf3c      	itt	cc
 800ba2a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800ba2e:	bd30      	popcc	{r4, r5, pc}
 800ba30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800ba34:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800ba38:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ba3c:	f04f 0000 	mov.w	r0, #0
 800ba40:	bd30      	pop	{r4, r5, pc}
 800ba42:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800ba46:	bf1a      	itte	ne
 800ba48:	4619      	movne	r1, r3
 800ba4a:	4610      	movne	r0, r2
 800ba4c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800ba50:	bf1c      	itt	ne
 800ba52:	460b      	movne	r3, r1
 800ba54:	4602      	movne	r2, r0
 800ba56:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800ba5a:	bf06      	itte	eq
 800ba5c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800ba60:	ea91 0f03 	teqeq	r1, r3
 800ba64:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800ba68:	bd30      	pop	{r4, r5, pc}
 800ba6a:	bf00      	nop

0800ba6c <__aeabi_ui2d>:
 800ba6c:	f090 0f00 	teq	r0, #0
 800ba70:	bf04      	itt	eq
 800ba72:	2100      	moveq	r1, #0
 800ba74:	4770      	bxeq	lr
 800ba76:	b530      	push	{r4, r5, lr}
 800ba78:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800ba7c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800ba80:	f04f 0500 	mov.w	r5, #0
 800ba84:	f04f 0100 	mov.w	r1, #0
 800ba88:	e750      	b.n	800b92c <__adddf3+0x138>
 800ba8a:	bf00      	nop

0800ba8c <__aeabi_i2d>:
 800ba8c:	f090 0f00 	teq	r0, #0
 800ba90:	bf04      	itt	eq
 800ba92:	2100      	moveq	r1, #0
 800ba94:	4770      	bxeq	lr
 800ba96:	b530      	push	{r4, r5, lr}
 800ba98:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800ba9c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800baa0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800baa4:	bf48      	it	mi
 800baa6:	4240      	negmi	r0, r0
 800baa8:	f04f 0100 	mov.w	r1, #0
 800baac:	e73e      	b.n	800b92c <__adddf3+0x138>
 800baae:	bf00      	nop

0800bab0 <__aeabi_f2d>:
 800bab0:	0042      	lsls	r2, r0, #1
 800bab2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800bab6:	ea4f 0131 	mov.w	r1, r1, rrx
 800baba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800babe:	bf1f      	itttt	ne
 800bac0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800bac4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bac8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800bacc:	4770      	bxne	lr
 800bace:	f092 0f00 	teq	r2, #0
 800bad2:	bf14      	ite	ne
 800bad4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800bad8:	4770      	bxeq	lr
 800bada:	b530      	push	{r4, r5, lr}
 800badc:	f44f 7460 	mov.w	r4, #896	; 0x380
 800bae0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800bae4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bae8:	e720      	b.n	800b92c <__adddf3+0x138>
 800baea:	bf00      	nop

0800baec <__aeabi_ul2d>:
 800baec:	ea50 0201 	orrs.w	r2, r0, r1
 800baf0:	bf08      	it	eq
 800baf2:	4770      	bxeq	lr
 800baf4:	b530      	push	{r4, r5, lr}
 800baf6:	f04f 0500 	mov.w	r5, #0
 800bafa:	e00a      	b.n	800bb12 <__aeabi_l2d+0x16>

0800bafc <__aeabi_l2d>:
 800bafc:	ea50 0201 	orrs.w	r2, r0, r1
 800bb00:	bf08      	it	eq
 800bb02:	4770      	bxeq	lr
 800bb04:	b530      	push	{r4, r5, lr}
 800bb06:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800bb0a:	d502      	bpl.n	800bb12 <__aeabi_l2d+0x16>
 800bb0c:	4240      	negs	r0, r0
 800bb0e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800bb12:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800bb16:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800bb1a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800bb1e:	f43f aedc 	beq.w	800b8da <__adddf3+0xe6>
 800bb22:	f04f 0203 	mov.w	r2, #3
 800bb26:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bb2a:	bf18      	it	ne
 800bb2c:	3203      	addne	r2, #3
 800bb2e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800bb32:	bf18      	it	ne
 800bb34:	3203      	addne	r2, #3
 800bb36:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800bb3a:	f1c2 0320 	rsb	r3, r2, #32
 800bb3e:	fa00 fc03 	lsl.w	ip, r0, r3
 800bb42:	fa20 f002 	lsr.w	r0, r0, r2
 800bb46:	fa01 fe03 	lsl.w	lr, r1, r3
 800bb4a:	ea40 000e 	orr.w	r0, r0, lr
 800bb4e:	fa21 f102 	lsr.w	r1, r1, r2
 800bb52:	4414      	add	r4, r2
 800bb54:	e6c1      	b.n	800b8da <__adddf3+0xe6>
 800bb56:	bf00      	nop

0800bb58 <__aeabi_dmul>:
 800bb58:	b570      	push	{r4, r5, r6, lr}
 800bb5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bb5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800bb62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800bb66:	bf1d      	ittte	ne
 800bb68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bb6c:	ea94 0f0c 	teqne	r4, ip
 800bb70:	ea95 0f0c 	teqne	r5, ip
 800bb74:	f000 f8de 	bleq	800bd34 <__aeabi_dmul+0x1dc>
 800bb78:	442c      	add	r4, r5
 800bb7a:	ea81 0603 	eor.w	r6, r1, r3
 800bb7e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800bb82:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800bb86:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800bb8a:	bf18      	it	ne
 800bb8c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800bb90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bb94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb98:	d038      	beq.n	800bc0c <__aeabi_dmul+0xb4>
 800bb9a:	fba0 ce02 	umull	ip, lr, r0, r2
 800bb9e:	f04f 0500 	mov.w	r5, #0
 800bba2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800bba6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800bbaa:	fbe0 e503 	umlal	lr, r5, r0, r3
 800bbae:	f04f 0600 	mov.w	r6, #0
 800bbb2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800bbb6:	f09c 0f00 	teq	ip, #0
 800bbba:	bf18      	it	ne
 800bbbc:	f04e 0e01 	orrne.w	lr, lr, #1
 800bbc0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800bbc4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800bbc8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800bbcc:	d204      	bcs.n	800bbd8 <__aeabi_dmul+0x80>
 800bbce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800bbd2:	416d      	adcs	r5, r5
 800bbd4:	eb46 0606 	adc.w	r6, r6, r6
 800bbd8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800bbdc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800bbe0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800bbe4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800bbe8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800bbec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800bbf0:	bf88      	it	hi
 800bbf2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800bbf6:	d81e      	bhi.n	800bc36 <__aeabi_dmul+0xde>
 800bbf8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800bbfc:	bf08      	it	eq
 800bbfe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800bc02:	f150 0000 	adcs.w	r0, r0, #0
 800bc06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800bc0a:	bd70      	pop	{r4, r5, r6, pc}
 800bc0c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800bc10:	ea46 0101 	orr.w	r1, r6, r1
 800bc14:	ea40 0002 	orr.w	r0, r0, r2
 800bc18:	ea81 0103 	eor.w	r1, r1, r3
 800bc1c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800bc20:	bfc2      	ittt	gt
 800bc22:	ebd4 050c 	rsbsgt	r5, r4, ip
 800bc26:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800bc2a:	bd70      	popgt	{r4, r5, r6, pc}
 800bc2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bc30:	f04f 0e00 	mov.w	lr, #0
 800bc34:	3c01      	subs	r4, #1
 800bc36:	f300 80ab 	bgt.w	800bd90 <__aeabi_dmul+0x238>
 800bc3a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800bc3e:	bfde      	ittt	le
 800bc40:	2000      	movle	r0, #0
 800bc42:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800bc46:	bd70      	pople	{r4, r5, r6, pc}
 800bc48:	f1c4 0400 	rsb	r4, r4, #0
 800bc4c:	3c20      	subs	r4, #32
 800bc4e:	da35      	bge.n	800bcbc <__aeabi_dmul+0x164>
 800bc50:	340c      	adds	r4, #12
 800bc52:	dc1b      	bgt.n	800bc8c <__aeabi_dmul+0x134>
 800bc54:	f104 0414 	add.w	r4, r4, #20
 800bc58:	f1c4 0520 	rsb	r5, r4, #32
 800bc5c:	fa00 f305 	lsl.w	r3, r0, r5
 800bc60:	fa20 f004 	lsr.w	r0, r0, r4
 800bc64:	fa01 f205 	lsl.w	r2, r1, r5
 800bc68:	ea40 0002 	orr.w	r0, r0, r2
 800bc6c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800bc70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bc74:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800bc78:	fa21 f604 	lsr.w	r6, r1, r4
 800bc7c:	eb42 0106 	adc.w	r1, r2, r6
 800bc80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800bc84:	bf08      	it	eq
 800bc86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800bc8a:	bd70      	pop	{r4, r5, r6, pc}
 800bc8c:	f1c4 040c 	rsb	r4, r4, #12
 800bc90:	f1c4 0520 	rsb	r5, r4, #32
 800bc94:	fa00 f304 	lsl.w	r3, r0, r4
 800bc98:	fa20 f005 	lsr.w	r0, r0, r5
 800bc9c:	fa01 f204 	lsl.w	r2, r1, r4
 800bca0:	ea40 0002 	orr.w	r0, r0, r2
 800bca4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bca8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800bcac:	f141 0100 	adc.w	r1, r1, #0
 800bcb0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800bcb4:	bf08      	it	eq
 800bcb6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800bcba:	bd70      	pop	{r4, r5, r6, pc}
 800bcbc:	f1c4 0520 	rsb	r5, r4, #32
 800bcc0:	fa00 f205 	lsl.w	r2, r0, r5
 800bcc4:	ea4e 0e02 	orr.w	lr, lr, r2
 800bcc8:	fa20 f304 	lsr.w	r3, r0, r4
 800bccc:	fa01 f205 	lsl.w	r2, r1, r5
 800bcd0:	ea43 0302 	orr.w	r3, r3, r2
 800bcd4:	fa21 f004 	lsr.w	r0, r1, r4
 800bcd8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bcdc:	fa21 f204 	lsr.w	r2, r1, r4
 800bce0:	ea20 0002 	bic.w	r0, r0, r2
 800bce4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800bce8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800bcec:	bf08      	it	eq
 800bcee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800bcf2:	bd70      	pop	{r4, r5, r6, pc}
 800bcf4:	f094 0f00 	teq	r4, #0
 800bcf8:	d10f      	bne.n	800bd1a <__aeabi_dmul+0x1c2>
 800bcfa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800bcfe:	0040      	lsls	r0, r0, #1
 800bd00:	eb41 0101 	adc.w	r1, r1, r1
 800bd04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bd08:	bf08      	it	eq
 800bd0a:	3c01      	subeq	r4, #1
 800bd0c:	d0f7      	beq.n	800bcfe <__aeabi_dmul+0x1a6>
 800bd0e:	ea41 0106 	orr.w	r1, r1, r6
 800bd12:	f095 0f00 	teq	r5, #0
 800bd16:	bf18      	it	ne
 800bd18:	4770      	bxne	lr
 800bd1a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800bd1e:	0052      	lsls	r2, r2, #1
 800bd20:	eb43 0303 	adc.w	r3, r3, r3
 800bd24:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800bd28:	bf08      	it	eq
 800bd2a:	3d01      	subeq	r5, #1
 800bd2c:	d0f7      	beq.n	800bd1e <__aeabi_dmul+0x1c6>
 800bd2e:	ea43 0306 	orr.w	r3, r3, r6
 800bd32:	4770      	bx	lr
 800bd34:	ea94 0f0c 	teq	r4, ip
 800bd38:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800bd3c:	bf18      	it	ne
 800bd3e:	ea95 0f0c 	teqne	r5, ip
 800bd42:	d00c      	beq.n	800bd5e <__aeabi_dmul+0x206>
 800bd44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bd48:	bf18      	it	ne
 800bd4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bd4e:	d1d1      	bne.n	800bcf4 <__aeabi_dmul+0x19c>
 800bd50:	ea81 0103 	eor.w	r1, r1, r3
 800bd54:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bd58:	f04f 0000 	mov.w	r0, #0
 800bd5c:	bd70      	pop	{r4, r5, r6, pc}
 800bd5e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bd62:	bf06      	itte	eq
 800bd64:	4610      	moveq	r0, r2
 800bd66:	4619      	moveq	r1, r3
 800bd68:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bd6c:	d019      	beq.n	800bda2 <__aeabi_dmul+0x24a>
 800bd6e:	ea94 0f0c 	teq	r4, ip
 800bd72:	d102      	bne.n	800bd7a <__aeabi_dmul+0x222>
 800bd74:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800bd78:	d113      	bne.n	800bda2 <__aeabi_dmul+0x24a>
 800bd7a:	ea95 0f0c 	teq	r5, ip
 800bd7e:	d105      	bne.n	800bd8c <__aeabi_dmul+0x234>
 800bd80:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800bd84:	bf1c      	itt	ne
 800bd86:	4610      	movne	r0, r2
 800bd88:	4619      	movne	r1, r3
 800bd8a:	d10a      	bne.n	800bda2 <__aeabi_dmul+0x24a>
 800bd8c:	ea81 0103 	eor.w	r1, r1, r3
 800bd90:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bd94:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800bd98:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bd9c:	f04f 0000 	mov.w	r0, #0
 800bda0:	bd70      	pop	{r4, r5, r6, pc}
 800bda2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800bda6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800bdaa:	bd70      	pop	{r4, r5, r6, pc}

0800bdac <__aeabi_ddiv>:
 800bdac:	b570      	push	{r4, r5, r6, lr}
 800bdae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bdb2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800bdb6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800bdba:	bf1d      	ittte	ne
 800bdbc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bdc0:	ea94 0f0c 	teqne	r4, ip
 800bdc4:	ea95 0f0c 	teqne	r5, ip
 800bdc8:	f000 f8a7 	bleq	800bf1a <__aeabi_ddiv+0x16e>
 800bdcc:	eba4 0405 	sub.w	r4, r4, r5
 800bdd0:	ea81 0e03 	eor.w	lr, r1, r3
 800bdd4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800bdd8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800bddc:	f000 8088 	beq.w	800bef0 <__aeabi_ddiv+0x144>
 800bde0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800bde4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800bde8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800bdec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800bdf0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800bdf4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800bdf8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800bdfc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800be00:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800be04:	429d      	cmp	r5, r3
 800be06:	bf08      	it	eq
 800be08:	4296      	cmpeq	r6, r2
 800be0a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800be0e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800be12:	d202      	bcs.n	800be1a <__aeabi_ddiv+0x6e>
 800be14:	085b      	lsrs	r3, r3, #1
 800be16:	ea4f 0232 	mov.w	r2, r2, rrx
 800be1a:	1ab6      	subs	r6, r6, r2
 800be1c:	eb65 0503 	sbc.w	r5, r5, r3
 800be20:	085b      	lsrs	r3, r3, #1
 800be22:	ea4f 0232 	mov.w	r2, r2, rrx
 800be26:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800be2a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800be2e:	ebb6 0e02 	subs.w	lr, r6, r2
 800be32:	eb75 0e03 	sbcs.w	lr, r5, r3
 800be36:	bf22      	ittt	cs
 800be38:	1ab6      	subcs	r6, r6, r2
 800be3a:	4675      	movcs	r5, lr
 800be3c:	ea40 000c 	orrcs.w	r0, r0, ip
 800be40:	085b      	lsrs	r3, r3, #1
 800be42:	ea4f 0232 	mov.w	r2, r2, rrx
 800be46:	ebb6 0e02 	subs.w	lr, r6, r2
 800be4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800be4e:	bf22      	ittt	cs
 800be50:	1ab6      	subcs	r6, r6, r2
 800be52:	4675      	movcs	r5, lr
 800be54:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800be58:	085b      	lsrs	r3, r3, #1
 800be5a:	ea4f 0232 	mov.w	r2, r2, rrx
 800be5e:	ebb6 0e02 	subs.w	lr, r6, r2
 800be62:	eb75 0e03 	sbcs.w	lr, r5, r3
 800be66:	bf22      	ittt	cs
 800be68:	1ab6      	subcs	r6, r6, r2
 800be6a:	4675      	movcs	r5, lr
 800be6c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800be70:	085b      	lsrs	r3, r3, #1
 800be72:	ea4f 0232 	mov.w	r2, r2, rrx
 800be76:	ebb6 0e02 	subs.w	lr, r6, r2
 800be7a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800be7e:	bf22      	ittt	cs
 800be80:	1ab6      	subcs	r6, r6, r2
 800be82:	4675      	movcs	r5, lr
 800be84:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800be88:	ea55 0e06 	orrs.w	lr, r5, r6
 800be8c:	d018      	beq.n	800bec0 <__aeabi_ddiv+0x114>
 800be8e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800be92:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800be96:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800be9a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800be9e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800bea2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800bea6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800beaa:	d1c0      	bne.n	800be2e <__aeabi_ddiv+0x82>
 800beac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800beb0:	d10b      	bne.n	800beca <__aeabi_ddiv+0x11e>
 800beb2:	ea41 0100 	orr.w	r1, r1, r0
 800beb6:	f04f 0000 	mov.w	r0, #0
 800beba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800bebe:	e7b6      	b.n	800be2e <__aeabi_ddiv+0x82>
 800bec0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bec4:	bf04      	itt	eq
 800bec6:	4301      	orreq	r1, r0
 800bec8:	2000      	moveq	r0, #0
 800beca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800bece:	bf88      	it	hi
 800bed0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800bed4:	f63f aeaf 	bhi.w	800bc36 <__aeabi_dmul+0xde>
 800bed8:	ebb5 0c03 	subs.w	ip, r5, r3
 800bedc:	bf04      	itt	eq
 800bede:	ebb6 0c02 	subseq.w	ip, r6, r2
 800bee2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800bee6:	f150 0000 	adcs.w	r0, r0, #0
 800beea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800beee:	bd70      	pop	{r4, r5, r6, pc}
 800bef0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800bef4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800bef8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800befc:	bfc2      	ittt	gt
 800befe:	ebd4 050c 	rsbsgt	r5, r4, ip
 800bf02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800bf06:	bd70      	popgt	{r4, r5, r6, pc}
 800bf08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bf0c:	f04f 0e00 	mov.w	lr, #0
 800bf10:	3c01      	subs	r4, #1
 800bf12:	e690      	b.n	800bc36 <__aeabi_dmul+0xde>
 800bf14:	ea45 0e06 	orr.w	lr, r5, r6
 800bf18:	e68d      	b.n	800bc36 <__aeabi_dmul+0xde>
 800bf1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800bf1e:	ea94 0f0c 	teq	r4, ip
 800bf22:	bf08      	it	eq
 800bf24:	ea95 0f0c 	teqeq	r5, ip
 800bf28:	f43f af3b 	beq.w	800bda2 <__aeabi_dmul+0x24a>
 800bf2c:	ea94 0f0c 	teq	r4, ip
 800bf30:	d10a      	bne.n	800bf48 <__aeabi_ddiv+0x19c>
 800bf32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800bf36:	f47f af34 	bne.w	800bda2 <__aeabi_dmul+0x24a>
 800bf3a:	ea95 0f0c 	teq	r5, ip
 800bf3e:	f47f af25 	bne.w	800bd8c <__aeabi_dmul+0x234>
 800bf42:	4610      	mov	r0, r2
 800bf44:	4619      	mov	r1, r3
 800bf46:	e72c      	b.n	800bda2 <__aeabi_dmul+0x24a>
 800bf48:	ea95 0f0c 	teq	r5, ip
 800bf4c:	d106      	bne.n	800bf5c <__aeabi_ddiv+0x1b0>
 800bf4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800bf52:	f43f aefd 	beq.w	800bd50 <__aeabi_dmul+0x1f8>
 800bf56:	4610      	mov	r0, r2
 800bf58:	4619      	mov	r1, r3
 800bf5a:	e722      	b.n	800bda2 <__aeabi_dmul+0x24a>
 800bf5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bf60:	bf18      	it	ne
 800bf62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bf66:	f47f aec5 	bne.w	800bcf4 <__aeabi_dmul+0x19c>
 800bf6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800bf6e:	f47f af0d 	bne.w	800bd8c <__aeabi_dmul+0x234>
 800bf72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800bf76:	f47f aeeb 	bne.w	800bd50 <__aeabi_dmul+0x1f8>
 800bf7a:	e712      	b.n	800bda2 <__aeabi_dmul+0x24a>

0800bf7c <__gedf2>:
 800bf7c:	f04f 3cff 	mov.w	ip, #4294967295
 800bf80:	e006      	b.n	800bf90 <__cmpdf2+0x4>
 800bf82:	bf00      	nop

0800bf84 <__ledf2>:
 800bf84:	f04f 0c01 	mov.w	ip, #1
 800bf88:	e002      	b.n	800bf90 <__cmpdf2+0x4>
 800bf8a:	bf00      	nop

0800bf8c <__cmpdf2>:
 800bf8c:	f04f 0c01 	mov.w	ip, #1
 800bf90:	f84d cd04 	str.w	ip, [sp, #-4]!
 800bf94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800bf98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bf9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800bfa0:	bf18      	it	ne
 800bfa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800bfa6:	d01b      	beq.n	800bfe0 <__cmpdf2+0x54>
 800bfa8:	b001      	add	sp, #4
 800bfaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800bfae:	bf0c      	ite	eq
 800bfb0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800bfb4:	ea91 0f03 	teqne	r1, r3
 800bfb8:	bf02      	ittt	eq
 800bfba:	ea90 0f02 	teqeq	r0, r2
 800bfbe:	2000      	moveq	r0, #0
 800bfc0:	4770      	bxeq	lr
 800bfc2:	f110 0f00 	cmn.w	r0, #0
 800bfc6:	ea91 0f03 	teq	r1, r3
 800bfca:	bf58      	it	pl
 800bfcc:	4299      	cmppl	r1, r3
 800bfce:	bf08      	it	eq
 800bfd0:	4290      	cmpeq	r0, r2
 800bfd2:	bf2c      	ite	cs
 800bfd4:	17d8      	asrcs	r0, r3, #31
 800bfd6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800bfda:	f040 0001 	orr.w	r0, r0, #1
 800bfde:	4770      	bx	lr
 800bfe0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800bfe4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bfe8:	d102      	bne.n	800bff0 <__cmpdf2+0x64>
 800bfea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800bfee:	d107      	bne.n	800c000 <__cmpdf2+0x74>
 800bff0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800bff4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bff8:	d1d6      	bne.n	800bfa8 <__cmpdf2+0x1c>
 800bffa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800bffe:	d0d3      	beq.n	800bfa8 <__cmpdf2+0x1c>
 800c000:	f85d 0b04 	ldr.w	r0, [sp], #4
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop

0800c008 <__aeabi_cdrcmple>:
 800c008:	4684      	mov	ip, r0
 800c00a:	4610      	mov	r0, r2
 800c00c:	4662      	mov	r2, ip
 800c00e:	468c      	mov	ip, r1
 800c010:	4619      	mov	r1, r3
 800c012:	4663      	mov	r3, ip
 800c014:	e000      	b.n	800c018 <__aeabi_cdcmpeq>
 800c016:	bf00      	nop

0800c018 <__aeabi_cdcmpeq>:
 800c018:	b501      	push	{r0, lr}
 800c01a:	f7ff ffb7 	bl	800bf8c <__cmpdf2>
 800c01e:	2800      	cmp	r0, #0
 800c020:	bf48      	it	mi
 800c022:	f110 0f00 	cmnmi.w	r0, #0
 800c026:	bd01      	pop	{r0, pc}

0800c028 <__aeabi_dcmpeq>:
 800c028:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c02c:	f7ff fff4 	bl	800c018 <__aeabi_cdcmpeq>
 800c030:	bf0c      	ite	eq
 800c032:	2001      	moveq	r0, #1
 800c034:	2000      	movne	r0, #0
 800c036:	f85d fb08 	ldr.w	pc, [sp], #8
 800c03a:	bf00      	nop

0800c03c <__aeabi_dcmplt>:
 800c03c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c040:	f7ff ffea 	bl	800c018 <__aeabi_cdcmpeq>
 800c044:	bf34      	ite	cc
 800c046:	2001      	movcc	r0, #1
 800c048:	2000      	movcs	r0, #0
 800c04a:	f85d fb08 	ldr.w	pc, [sp], #8
 800c04e:	bf00      	nop

0800c050 <__aeabi_dcmple>:
 800c050:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c054:	f7ff ffe0 	bl	800c018 <__aeabi_cdcmpeq>
 800c058:	bf94      	ite	ls
 800c05a:	2001      	movls	r0, #1
 800c05c:	2000      	movhi	r0, #0
 800c05e:	f85d fb08 	ldr.w	pc, [sp], #8
 800c062:	bf00      	nop

0800c064 <__aeabi_dcmpge>:
 800c064:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c068:	f7ff ffce 	bl	800c008 <__aeabi_cdrcmple>
 800c06c:	bf94      	ite	ls
 800c06e:	2001      	movls	r0, #1
 800c070:	2000      	movhi	r0, #0
 800c072:	f85d fb08 	ldr.w	pc, [sp], #8
 800c076:	bf00      	nop

0800c078 <__aeabi_dcmpgt>:
 800c078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800c07c:	f7ff ffc4 	bl	800c008 <__aeabi_cdrcmple>
 800c080:	bf34      	ite	cc
 800c082:	2001      	movcc	r0, #1
 800c084:	2000      	movcs	r0, #0
 800c086:	f85d fb08 	ldr.w	pc, [sp], #8
 800c08a:	bf00      	nop

0800c08c <__aeabi_d2iz>:
 800c08c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c090:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c094:	d215      	bcs.n	800c0c2 <__aeabi_d2iz+0x36>
 800c096:	d511      	bpl.n	800c0bc <__aeabi_d2iz+0x30>
 800c098:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c09c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c0a0:	d912      	bls.n	800c0c8 <__aeabi_d2iz+0x3c>
 800c0a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c0a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c0aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c0ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c0b2:	fa23 f002 	lsr.w	r0, r3, r2
 800c0b6:	bf18      	it	ne
 800c0b8:	4240      	negne	r0, r0
 800c0ba:	4770      	bx	lr
 800c0bc:	f04f 0000 	mov.w	r0, #0
 800c0c0:	4770      	bx	lr
 800c0c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c0c6:	d105      	bne.n	800c0d4 <__aeabi_d2iz+0x48>
 800c0c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c0cc:	bf08      	it	eq
 800c0ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c0d2:	4770      	bx	lr
 800c0d4:	f04f 0000 	mov.w	r0, #0
 800c0d8:	4770      	bx	lr
 800c0da:	bf00      	nop

0800c0dc <__aeabi_d2f>:
 800c0dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c0e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800c0e4:	bf24      	itt	cs
 800c0e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800c0ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800c0ee:	d90d      	bls.n	800c10c <__aeabi_d2f+0x30>
 800c0f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800c0f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800c0f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800c0fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800c100:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800c104:	bf08      	it	eq
 800c106:	f020 0001 	biceq.w	r0, r0, #1
 800c10a:	4770      	bx	lr
 800c10c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800c110:	d121      	bne.n	800c156 <__aeabi_d2f+0x7a>
 800c112:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800c116:	bfbc      	itt	lt
 800c118:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800c11c:	4770      	bxlt	lr
 800c11e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c122:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800c126:	f1c2 0218 	rsb	r2, r2, #24
 800c12a:	f1c2 0c20 	rsb	ip, r2, #32
 800c12e:	fa10 f30c 	lsls.w	r3, r0, ip
 800c132:	fa20 f002 	lsr.w	r0, r0, r2
 800c136:	bf18      	it	ne
 800c138:	f040 0001 	orrne.w	r0, r0, #1
 800c13c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c140:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c144:	fa03 fc0c 	lsl.w	ip, r3, ip
 800c148:	ea40 000c 	orr.w	r0, r0, ip
 800c14c:	fa23 f302 	lsr.w	r3, r3, r2
 800c150:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c154:	e7cc      	b.n	800c0f0 <__aeabi_d2f+0x14>
 800c156:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800c15a:	d107      	bne.n	800c16c <__aeabi_d2f+0x90>
 800c15c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800c160:	bf1e      	ittt	ne
 800c162:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800c166:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800c16a:	4770      	bxne	lr
 800c16c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800c170:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800c174:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c178:	4770      	bx	lr
 800c17a:	bf00      	nop

0800c17c <__errno>:
 800c17c:	f240 4378 	movw	r3, #1144	; 0x478
 800c180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c184:	6818      	ldr	r0, [r3, #0]
 800c186:	4770      	bx	lr

0800c188 <__libc_init_array>:
 800c188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c18a:	4f20      	ldr	r7, [pc, #128]	; (800c20c <__libc_init_array+0x84>)
 800c18c:	4c20      	ldr	r4, [pc, #128]	; (800c210 <__libc_init_array+0x88>)
 800c18e:	1b38      	subs	r0, r7, r4
 800c190:	1087      	asrs	r7, r0, #2
 800c192:	d017      	beq.n	800c1c4 <__libc_init_array+0x3c>
 800c194:	1e7a      	subs	r2, r7, #1
 800c196:	6823      	ldr	r3, [r4, #0]
 800c198:	2501      	movs	r5, #1
 800c19a:	f002 0601 	and.w	r6, r2, #1
 800c19e:	4798      	blx	r3
 800c1a0:	42af      	cmp	r7, r5
 800c1a2:	d00f      	beq.n	800c1c4 <__libc_init_array+0x3c>
 800c1a4:	b12e      	cbz	r6, 800c1b2 <__libc_init_array+0x2a>
 800c1a6:	f854 1f04 	ldr.w	r1, [r4, #4]!
 800c1aa:	2502      	movs	r5, #2
 800c1ac:	4788      	blx	r1
 800c1ae:	42af      	cmp	r7, r5
 800c1b0:	d008      	beq.n	800c1c4 <__libc_init_array+0x3c>
 800c1b2:	6860      	ldr	r0, [r4, #4]
 800c1b4:	4780      	blx	r0
 800c1b6:	3502      	adds	r5, #2
 800c1b8:	68a2      	ldr	r2, [r4, #8]
 800c1ba:	1d26      	adds	r6, r4, #4
 800c1bc:	4790      	blx	r2
 800c1be:	3408      	adds	r4, #8
 800c1c0:	42af      	cmp	r7, r5
 800c1c2:	d1f6      	bne.n	800c1b2 <__libc_init_array+0x2a>
 800c1c4:	4f13      	ldr	r7, [pc, #76]	; (800c214 <__libc_init_array+0x8c>)
 800c1c6:	4c14      	ldr	r4, [pc, #80]	; (800c218 <__libc_init_array+0x90>)
 800c1c8:	f7fb f8ca 	bl	8007360 <_init>
 800c1cc:	1b3b      	subs	r3, r7, r4
 800c1ce:	109f      	asrs	r7, r3, #2
 800c1d0:	d018      	beq.n	800c204 <__libc_init_array+0x7c>
 800c1d2:	1e7d      	subs	r5, r7, #1
 800c1d4:	6821      	ldr	r1, [r4, #0]
 800c1d6:	f005 0601 	and.w	r6, r5, #1
 800c1da:	2501      	movs	r5, #1
 800c1dc:	4788      	blx	r1
 800c1de:	42af      	cmp	r7, r5
 800c1e0:	d011      	beq.n	800c206 <__libc_init_array+0x7e>
 800c1e2:	b12e      	cbz	r6, 800c1f0 <__libc_init_array+0x68>
 800c1e4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800c1e8:	2502      	movs	r5, #2
 800c1ea:	4780      	blx	r0
 800c1ec:	42af      	cmp	r7, r5
 800c1ee:	d00b      	beq.n	800c208 <__libc_init_array+0x80>
 800c1f0:	6862      	ldr	r2, [r4, #4]
 800c1f2:	4790      	blx	r2
 800c1f4:	3502      	adds	r5, #2
 800c1f6:	68a3      	ldr	r3, [r4, #8]
 800c1f8:	1d26      	adds	r6, r4, #4
 800c1fa:	4798      	blx	r3
 800c1fc:	3408      	adds	r4, #8
 800c1fe:	42af      	cmp	r7, r5
 800c200:	d1f6      	bne.n	800c1f0 <__libc_init_array+0x68>
 800c202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c20a:	bf00      	nop
 800c20c:	08013368 	.word	0x08013368
 800c210:	08013368 	.word	0x08013368
 800c214:	08013368 	.word	0x08013368
 800c218:	08013368 	.word	0x08013368

0800c21c <malloc>:
 800c21c:	f240 4378 	movw	r3, #1144	; 0x478
 800c220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c224:	4601      	mov	r1, r0
 800c226:	6818      	ldr	r0, [r3, #0]
 800c228:	f000 b808 	b.w	800c23c <_malloc_r>

0800c22c <free>:
 800c22c:	f240 4378 	movw	r3, #1144	; 0x478
 800c230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c234:	4601      	mov	r1, r0
 800c236:	6818      	ldr	r0, [r3, #0]
 800c238:	f004 b90a 	b.w	8010450 <_free_r>

0800c23c <_malloc_r>:
 800c23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c240:	f101 050b 	add.w	r5, r1, #11
 800c244:	2d16      	cmp	r5, #22
 800c246:	b083      	sub	sp, #12
 800c248:	4606      	mov	r6, r0
 800c24a:	d927      	bls.n	800c29c <_malloc_r+0x60>
 800c24c:	f035 0507 	bics.w	r5, r5, #7
 800c250:	d427      	bmi.n	800c2a2 <_malloc_r+0x66>
 800c252:	42a9      	cmp	r1, r5
 800c254:	d825      	bhi.n	800c2a2 <_malloc_r+0x66>
 800c256:	4630      	mov	r0, r6
 800c258:	f000 fb40 	bl	800c8dc <__malloc_lock>
 800c25c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800c260:	d223      	bcs.n	800c2aa <_malloc_r+0x6e>
 800c262:	4fba      	ldr	r7, [pc, #744]	; (800c54c <_malloc_r+0x310>)
 800c264:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 800c268:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 800c26c:	68d4      	ldr	r4, [r2, #12]
 800c26e:	4294      	cmp	r4, r2
 800c270:	f000 81de 	beq.w	800c630 <_malloc_r+0x3f4>
 800c274:	6863      	ldr	r3, [r4, #4]
 800c276:	68e2      	ldr	r2, [r4, #12]
 800c278:	68a1      	ldr	r1, [r4, #8]
 800c27a:	f023 0003 	bic.w	r0, r3, #3
 800c27e:	1823      	adds	r3, r4, r0
 800c280:	60ca      	str	r2, [r1, #12]
 800c282:	6858      	ldr	r0, [r3, #4]
 800c284:	6091      	str	r1, [r2, #8]
 800c286:	f040 0201 	orr.w	r2, r0, #1
 800c28a:	605a      	str	r2, [r3, #4]
 800c28c:	4630      	mov	r0, r6
 800c28e:	f000 fb27 	bl	800c8e0 <__malloc_unlock>
 800c292:	3408      	adds	r4, #8
 800c294:	4620      	mov	r0, r4
 800c296:	b003      	add	sp, #12
 800c298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c29c:	2510      	movs	r5, #16
 800c29e:	42a9      	cmp	r1, r5
 800c2a0:	d9d9      	bls.n	800c256 <_malloc_r+0x1a>
 800c2a2:	240c      	movs	r4, #12
 800c2a4:	6034      	str	r4, [r6, #0]
 800c2a6:	2400      	movs	r4, #0
 800c2a8:	e7f4      	b.n	800c294 <_malloc_r+0x58>
 800c2aa:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 800c2ae:	f000 808b 	beq.w	800c3c8 <_malloc_r+0x18c>
 800c2b2:	f1bc 0f04 	cmp.w	ip, #4
 800c2b6:	f200 8155 	bhi.w	800c564 <_malloc_r+0x328>
 800c2ba:	ea4f 1795 	mov.w	r7, r5, lsr #6
 800c2be:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 800c2c2:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c2c6:	4fa1      	ldr	r7, [pc, #644]	; (800c54c <_malloc_r+0x310>)
 800c2c8:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 800c2cc:	68cc      	ldr	r4, [r1, #12]
 800c2ce:	42a1      	cmp	r1, r4
 800c2d0:	d105      	bne.n	800c2de <_malloc_r+0xa2>
 800c2d2:	e00c      	b.n	800c2ee <_malloc_r+0xb2>
 800c2d4:	2a00      	cmp	r2, #0
 800c2d6:	da7c      	bge.n	800c3d2 <_malloc_r+0x196>
 800c2d8:	68e4      	ldr	r4, [r4, #12]
 800c2da:	42a1      	cmp	r1, r4
 800c2dc:	d007      	beq.n	800c2ee <_malloc_r+0xb2>
 800c2de:	6863      	ldr	r3, [r4, #4]
 800c2e0:	f023 0003 	bic.w	r0, r3, #3
 800c2e4:	1b42      	subs	r2, r0, r5
 800c2e6:	2a0f      	cmp	r2, #15
 800c2e8:	ddf4      	ble.n	800c2d4 <_malloc_r+0x98>
 800c2ea:	f10e 3eff 	add.w	lr, lr, #4294967295
 800c2ee:	f10e 0c01 	add.w	ip, lr, #1
 800c2f2:	4b96      	ldr	r3, [pc, #600]	; (800c54c <_malloc_r+0x310>)
 800c2f4:	693c      	ldr	r4, [r7, #16]
 800c2f6:	f103 0e08 	add.w	lr, r3, #8
 800c2fa:	4574      	cmp	r4, lr
 800c2fc:	f000 8175 	beq.w	800c5ea <_malloc_r+0x3ae>
 800c300:	6861      	ldr	r1, [r4, #4]
 800c302:	f021 0103 	bic.w	r1, r1, #3
 800c306:	1b4a      	subs	r2, r1, r5
 800c308:	2a0f      	cmp	r2, #15
 800c30a:	f300 815b 	bgt.w	800c5c4 <_malloc_r+0x388>
 800c30e:	2a00      	cmp	r2, #0
 800c310:	f8c3 e014 	str.w	lr, [r3, #20]
 800c314:	f8c3 e010 	str.w	lr, [r3, #16]
 800c318:	da69      	bge.n	800c3ee <_malloc_r+0x1b2>
 800c31a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c31e:	f080 812f 	bcs.w	800c580 <_malloc_r+0x344>
 800c322:	08ca      	lsrs	r2, r1, #3
 800c324:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 800c328:	f04f 0901 	mov.w	r9, #1
 800c32c:	1092      	asrs	r2, r2, #2
 800c32e:	fa09 f902 	lsl.w	r9, r9, r2
 800c332:	685a      	ldr	r2, [r3, #4]
 800c334:	6888      	ldr	r0, [r1, #8]
 800c336:	60e1      	str	r1, [r4, #12]
 800c338:	ea49 0902 	orr.w	r9, r9, r2
 800c33c:	60a0      	str	r0, [r4, #8]
 800c33e:	f8c3 9004 	str.w	r9, [r3, #4]
 800c342:	608c      	str	r4, [r1, #8]
 800c344:	60c4      	str	r4, [r0, #12]
 800c346:	2001      	movs	r0, #1
 800c348:	ea4f 04ac 	mov.w	r4, ip, asr #2
 800c34c:	fa00 f004 	lsl.w	r0, r0, r4
 800c350:	4548      	cmp	r0, r9
 800c352:	d856      	bhi.n	800c402 <_malloc_r+0x1c6>
 800c354:	ea19 0f00 	tst.w	r9, r0
 800c358:	d107      	bne.n	800c36a <_malloc_r+0x12e>
 800c35a:	f02c 0c03 	bic.w	ip, ip, #3
 800c35e:	0040      	lsls	r0, r0, #1
 800c360:	ea19 0f00 	tst.w	r9, r0
 800c364:	f10c 0c04 	add.w	ip, ip, #4
 800c368:	d0f9      	beq.n	800c35e <_malloc_r+0x122>
 800c36a:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 800c36e:	464c      	mov	r4, r9
 800c370:	46e0      	mov	r8, ip
 800c372:	68e3      	ldr	r3, [r4, #12]
 800c374:	429c      	cmp	r4, r3
 800c376:	d107      	bne.n	800c388 <_malloc_r+0x14c>
 800c378:	e13a      	b.n	800c5f0 <_malloc_r+0x3b4>
 800c37a:	2a00      	cmp	r2, #0
 800c37c:	f280 8162 	bge.w	800c644 <_malloc_r+0x408>
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	429c      	cmp	r4, r3
 800c384:	f000 8134 	beq.w	800c5f0 <_malloc_r+0x3b4>
 800c388:	6859      	ldr	r1, [r3, #4]
 800c38a:	f021 0103 	bic.w	r1, r1, #3
 800c38e:	1b4a      	subs	r2, r1, r5
 800c390:	2a0f      	cmp	r2, #15
 800c392:	ddf2      	ble.n	800c37a <_malloc_r+0x13e>
 800c394:	461c      	mov	r4, r3
 800c396:	1959      	adds	r1, r3, r5
 800c398:	68d8      	ldr	r0, [r3, #12]
 800c39a:	f854 cf08 	ldr.w	ip, [r4, #8]!
 800c39e:	508a      	str	r2, [r1, r2]
 800c3a0:	f045 0501 	orr.w	r5, r5, #1
 800c3a4:	f042 0201 	orr.w	r2, r2, #1
 800c3a8:	f8cc 000c 	str.w	r0, [ip, #12]
 800c3ac:	f8c0 c008 	str.w	ip, [r0, #8]
 800c3b0:	605d      	str	r5, [r3, #4]
 800c3b2:	6179      	str	r1, [r7, #20]
 800c3b4:	6139      	str	r1, [r7, #16]
 800c3b6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800c3ba:	f8c1 e008 	str.w	lr, [r1, #8]
 800c3be:	604a      	str	r2, [r1, #4]
 800c3c0:	4630      	mov	r0, r6
 800c3c2:	f000 fa8d 	bl	800c8e0 <__malloc_unlock>
 800c3c6:	e765      	b.n	800c294 <_malloc_r+0x58>
 800c3c8:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 800c3cc:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c3d0:	e779      	b.n	800c2c6 <_malloc_r+0x8a>
 800c3d2:	1822      	adds	r2, r4, r0
 800c3d4:	68e3      	ldr	r3, [r4, #12]
 800c3d6:	6850      	ldr	r0, [r2, #4]
 800c3d8:	68a1      	ldr	r1, [r4, #8]
 800c3da:	f040 0001 	orr.w	r0, r0, #1
 800c3de:	6050      	str	r0, [r2, #4]
 800c3e0:	60cb      	str	r3, [r1, #12]
 800c3e2:	6099      	str	r1, [r3, #8]
 800c3e4:	4630      	mov	r0, r6
 800c3e6:	f000 fa7b 	bl	800c8e0 <__malloc_unlock>
 800c3ea:	3408      	adds	r4, #8
 800c3ec:	e752      	b.n	800c294 <_malloc_r+0x58>
 800c3ee:	1861      	adds	r1, r4, r1
 800c3f0:	4630      	mov	r0, r6
 800c3f2:	684b      	ldr	r3, [r1, #4]
 800c3f4:	f043 0201 	orr.w	r2, r3, #1
 800c3f8:	604a      	str	r2, [r1, #4]
 800c3fa:	f000 fa71 	bl	800c8e0 <__malloc_unlock>
 800c3fe:	3408      	adds	r4, #8
 800c400:	e748      	b.n	800c294 <_malloc_r+0x58>
 800c402:	68bc      	ldr	r4, [r7, #8]
 800c404:	6860      	ldr	r0, [r4, #4]
 800c406:	f020 0903 	bic.w	r9, r0, #3
 800c40a:	45a9      	cmp	r9, r5
 800c40c:	d304      	bcc.n	800c418 <_malloc_r+0x1dc>
 800c40e:	ebc5 0309 	rsb	r3, r5, r9
 800c412:	2b0f      	cmp	r3, #15
 800c414:	f300 808d 	bgt.w	800c532 <_malloc_r+0x2f6>
 800c418:	4a4d      	ldr	r2, [pc, #308]	; (800c550 <_malloc_r+0x314>)
 800c41a:	4b4e      	ldr	r3, [pc, #312]	; (800c554 <_malloc_r+0x318>)
 800c41c:	6811      	ldr	r1, [r2, #0]
 800c41e:	6818      	ldr	r0, [r3, #0]
 800c420:	3101      	adds	r1, #1
 800c422:	eb04 0b09 	add.w	fp, r4, r9
 800c426:	eb05 0300 	add.w	r3, r5, r0
 800c42a:	f000 815a 	beq.w	800c6e2 <_malloc_r+0x4a6>
 800c42e:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 800c432:	300f      	adds	r0, #15
 800c434:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 800c438:	f021 0c0f 	bic.w	ip, r1, #15
 800c43c:	4661      	mov	r1, ip
 800c43e:	4630      	mov	r0, r6
 800c440:	e88d 1004 	stmia.w	sp, {r2, ip}
 800c444:	f000 fa4e 	bl	800c8e4 <_sbrk_r>
 800c448:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c44c:	4680      	mov	r8, r0
 800c44e:	e89d 1004 	ldmia.w	sp, {r2, ip}
 800c452:	f000 8152 	beq.w	800c6fa <_malloc_r+0x4be>
 800c456:	4583      	cmp	fp, r0
 800c458:	f200 810f 	bhi.w	800c67a <_malloc_r+0x43e>
 800c45c:	f8df a100 	ldr.w	sl, [pc, #256]	; 800c560 <_malloc_r+0x324>
 800c460:	f8da 3000 	ldr.w	r3, [sl]
 800c464:	45c3      	cmp	fp, r8
 800c466:	4463      	add	r3, ip
 800c468:	f8ca 3000 	str.w	r3, [sl]
 800c46c:	f000 814a 	beq.w	800c704 <_malloc_r+0x4c8>
 800c470:	6812      	ldr	r2, [r2, #0]
 800c472:	3201      	adds	r2, #1
 800c474:	f000 8157 	beq.w	800c726 <_malloc_r+0x4ea>
 800c478:	ebcb 0b08 	rsb	fp, fp, r8
 800c47c:	445b      	add	r3, fp
 800c47e:	f8ca 3000 	str.w	r3, [sl]
 800c482:	f018 0107 	ands.w	r1, r8, #7
 800c486:	f000 810b 	beq.w	800c6a0 <_malloc_r+0x464>
 800c48a:	f1c1 0008 	rsb	r0, r1, #8
 800c48e:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 800c492:	4480      	add	r8, r0
 800c494:	f103 0208 	add.w	r2, r3, #8
 800c498:	eb08 010c 	add.w	r1, r8, ip
 800c49c:	0508      	lsls	r0, r1, #20
 800c49e:	0d03      	lsrs	r3, r0, #20
 800c4a0:	ebc3 0b02 	rsb	fp, r3, r2
 800c4a4:	4630      	mov	r0, r6
 800c4a6:	4659      	mov	r1, fp
 800c4a8:	f000 fa1c 	bl	800c8e4 <_sbrk_r>
 800c4ac:	1c43      	adds	r3, r0, #1
 800c4ae:	f000 8146 	beq.w	800c73e <_malloc_r+0x502>
 800c4b2:	ebc8 0200 	rsb	r2, r8, r0
 800c4b6:	eb0b 0102 	add.w	r1, fp, r2
 800c4ba:	f041 0001 	orr.w	r0, r1, #1
 800c4be:	f8da 3000 	ldr.w	r3, [sl]
 800c4c2:	f8c7 8008 	str.w	r8, [r7, #8]
 800c4c6:	445b      	add	r3, fp
 800c4c8:	42bc      	cmp	r4, r7
 800c4ca:	f8ca 3000 	str.w	r3, [sl]
 800c4ce:	f8c8 0004 	str.w	r0, [r8, #4]
 800c4d2:	d015      	beq.n	800c500 <_malloc_r+0x2c4>
 800c4d4:	f1b9 0f0f 	cmp.w	r9, #15
 800c4d8:	f240 80f2 	bls.w	800c6c0 <_malloc_r+0x484>
 800c4dc:	6861      	ldr	r1, [r4, #4]
 800c4de:	f1a9 020c 	sub.w	r2, r9, #12
 800c4e2:	f022 0207 	bic.w	r2, r2, #7
 800c4e6:	18a0      	adds	r0, r4, r2
 800c4e8:	f001 0c01 	and.w	ip, r1, #1
 800c4ec:	ea42 0e0c 	orr.w	lr, r2, ip
 800c4f0:	2105      	movs	r1, #5
 800c4f2:	2a0f      	cmp	r2, #15
 800c4f4:	f8c4 e004 	str.w	lr, [r4, #4]
 800c4f8:	6041      	str	r1, [r0, #4]
 800c4fa:	6081      	str	r1, [r0, #8]
 800c4fc:	f200 8117 	bhi.w	800c72e <_malloc_r+0x4f2>
 800c500:	4a15      	ldr	r2, [pc, #84]	; (800c558 <_malloc_r+0x31c>)
 800c502:	68bc      	ldr	r4, [r7, #8]
 800c504:	6810      	ldr	r0, [r2, #0]
 800c506:	4283      	cmp	r3, r0
 800c508:	bf88      	it	hi
 800c50a:	6013      	strhi	r3, [r2, #0]
 800c50c:	4a13      	ldr	r2, [pc, #76]	; (800c55c <_malloc_r+0x320>)
 800c50e:	6811      	ldr	r1, [r2, #0]
 800c510:	428b      	cmp	r3, r1
 800c512:	bf88      	it	hi
 800c514:	6013      	strhi	r3, [r2, #0]
 800c516:	6863      	ldr	r3, [r4, #4]
 800c518:	f023 0003 	bic.w	r0, r3, #3
 800c51c:	42a8      	cmp	r0, r5
 800c51e:	ebc5 0300 	rsb	r3, r5, r0
 800c522:	d301      	bcc.n	800c528 <_malloc_r+0x2ec>
 800c524:	2b0f      	cmp	r3, #15
 800c526:	dc04      	bgt.n	800c532 <_malloc_r+0x2f6>
 800c528:	4630      	mov	r0, r6
 800c52a:	f000 f9d9 	bl	800c8e0 <__malloc_unlock>
 800c52e:	2400      	movs	r4, #0
 800c530:	e6b0      	b.n	800c294 <_malloc_r+0x58>
 800c532:	1962      	adds	r2, r4, r5
 800c534:	f043 0101 	orr.w	r1, r3, #1
 800c538:	f045 0501 	orr.w	r5, r5, #1
 800c53c:	6065      	str	r5, [r4, #4]
 800c53e:	4630      	mov	r0, r6
 800c540:	6051      	str	r1, [r2, #4]
 800c542:	60ba      	str	r2, [r7, #8]
 800c544:	f000 f9cc 	bl	800c8e0 <__malloc_unlock>
 800c548:	3408      	adds	r4, #8
 800c54a:	e6a3      	b.n	800c294 <_malloc_r+0x58>
 800c54c:	2000047c 	.word	0x2000047c
 800c550:	20000888 	.word	0x20000888
 800c554:	20000a04 	.word	0x20000a04
 800c558:	20000a00 	.word	0x20000a00
 800c55c:	200009fc 	.word	0x200009fc
 800c560:	20000a08 	.word	0x20000a08
 800c564:	f1bc 0f14 	cmp.w	ip, #20
 800c568:	d97b      	bls.n	800c662 <_malloc_r+0x426>
 800c56a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800c56e:	f200 808d 	bhi.w	800c68c <_malloc_r+0x450>
 800c572:	ea4f 3415 	mov.w	r4, r5, lsr #12
 800c576:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 800c57a:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c57e:	e6a2      	b.n	800c2c6 <_malloc_r+0x8a>
 800c580:	0a48      	lsrs	r0, r1, #9
 800c582:	2804      	cmp	r0, #4
 800c584:	d972      	bls.n	800c66c <_malloc_r+0x430>
 800c586:	2814      	cmp	r0, #20
 800c588:	f200 80ae 	bhi.w	800c6e8 <_malloc_r+0x4ac>
 800c58c:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 800c590:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800c594:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 800c598:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 800c78c <_malloc_r+0x550>
 800c59c:	6883      	ldr	r3, [r0, #8]
 800c59e:	4283      	cmp	r3, r0
 800c5a0:	f000 8081 	beq.w	800c6a6 <_malloc_r+0x46a>
 800c5a4:	685a      	ldr	r2, [r3, #4]
 800c5a6:	f022 0203 	bic.w	r2, r2, #3
 800c5aa:	4291      	cmp	r1, r2
 800c5ac:	d202      	bcs.n	800c5b4 <_malloc_r+0x378>
 800c5ae:	689b      	ldr	r3, [r3, #8]
 800c5b0:	4298      	cmp	r0, r3
 800c5b2:	d1f7      	bne.n	800c5a4 <_malloc_r+0x368>
 800c5b4:	68da      	ldr	r2, [r3, #12]
 800c5b6:	f8d7 9004 	ldr.w	r9, [r7, #4]
 800c5ba:	60e2      	str	r2, [r4, #12]
 800c5bc:	60a3      	str	r3, [r4, #8]
 800c5be:	60dc      	str	r4, [r3, #12]
 800c5c0:	6094      	str	r4, [r2, #8]
 800c5c2:	e6c0      	b.n	800c346 <_malloc_r+0x10a>
 800c5c4:	1961      	adds	r1, r4, r5
 800c5c6:	f042 0001 	orr.w	r0, r2, #1
 800c5ca:	f045 0501 	orr.w	r5, r5, #1
 800c5ce:	6065      	str	r5, [r4, #4]
 800c5d0:	6159      	str	r1, [r3, #20]
 800c5d2:	6119      	str	r1, [r3, #16]
 800c5d4:	6048      	str	r0, [r1, #4]
 800c5d6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800c5da:	f8c1 e008 	str.w	lr, [r1, #8]
 800c5de:	508a      	str	r2, [r1, r2]
 800c5e0:	4630      	mov	r0, r6
 800c5e2:	f000 f97d 	bl	800c8e0 <__malloc_unlock>
 800c5e6:	3408      	adds	r4, #8
 800c5e8:	e654      	b.n	800c294 <_malloc_r+0x58>
 800c5ea:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800c5ee:	e6aa      	b.n	800c346 <_malloc_r+0x10a>
 800c5f0:	f108 0801 	add.w	r8, r8, #1
 800c5f4:	3408      	adds	r4, #8
 800c5f6:	f018 0f03 	tst.w	r8, #3
 800c5fa:	f47f aeba 	bne.w	800c372 <_malloc_r+0x136>
 800c5fe:	4649      	mov	r1, r9
 800c600:	f01c 0f03 	tst.w	ip, #3
 800c604:	f1a1 0408 	sub.w	r4, r1, #8
 800c608:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c60c:	f000 80b0 	beq.w	800c770 <_malloc_r+0x534>
 800c610:	6809      	ldr	r1, [r1, #0]
 800c612:	42a1      	cmp	r1, r4
 800c614:	d0f4      	beq.n	800c600 <_malloc_r+0x3c4>
 800c616:	687c      	ldr	r4, [r7, #4]
 800c618:	0040      	lsls	r0, r0, #1
 800c61a:	42a0      	cmp	r0, r4
 800c61c:	f63f aef1 	bhi.w	800c402 <_malloc_r+0x1c6>
 800c620:	2800      	cmp	r0, #0
 800c622:	f43f aeee 	beq.w	800c402 <_malloc_r+0x1c6>
 800c626:	4204      	tst	r4, r0
 800c628:	f000 80a7 	beq.w	800c77a <_malloc_r+0x53e>
 800c62c:	46c4      	mov	ip, r8
 800c62e:	e69c      	b.n	800c36a <_malloc_r+0x12e>
 800c630:	f104 0308 	add.w	r3, r4, #8
 800c634:	6964      	ldr	r4, [r4, #20]
 800c636:	42a3      	cmp	r3, r4
 800c638:	bf08      	it	eq
 800c63a:	f10c 0c02 	addeq.w	ip, ip, #2
 800c63e:	f43f ae58 	beq.w	800c2f2 <_malloc_r+0xb6>
 800c642:	e617      	b.n	800c274 <_malloc_r+0x38>
 800c644:	1859      	adds	r1, r3, r1
 800c646:	461c      	mov	r4, r3
 800c648:	6848      	ldr	r0, [r1, #4]
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800c650:	f040 0001 	orr.w	r0, r0, #1
 800c654:	6048      	str	r0, [r1, #4]
 800c656:	60d3      	str	r3, [r2, #12]
 800c658:	609a      	str	r2, [r3, #8]
 800c65a:	4630      	mov	r0, r6
 800c65c:	f000 f940 	bl	800c8e0 <__malloc_unlock>
 800c660:	e618      	b.n	800c294 <_malloc_r+0x58>
 800c662:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 800c666:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c66a:	e62c      	b.n	800c2c6 <_malloc_r+0x8a>
 800c66c:	ea4f 1891 	mov.w	r8, r1, lsr #6
 800c670:	f108 0938 	add.w	r9, r8, #56	; 0x38
 800c674:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800c678:	e78c      	b.n	800c594 <_malloc_r+0x358>
 800c67a:	42bc      	cmp	r4, r7
 800c67c:	f43f aeee 	beq.w	800c45c <_malloc_r+0x220>
 800c680:	4c42      	ldr	r4, [pc, #264]	; (800c78c <_malloc_r+0x550>)
 800c682:	68a4      	ldr	r4, [r4, #8]
 800c684:	6862      	ldr	r2, [r4, #4]
 800c686:	f022 0003 	bic.w	r0, r2, #3
 800c68a:	e747      	b.n	800c51c <_malloc_r+0x2e0>
 800c68c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800c690:	d81c      	bhi.n	800c6cc <_malloc_r+0x490>
 800c692:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 800c696:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 800c69a:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c69e:	e612      	b.n	800c2c6 <_malloc_r+0x8a>
 800c6a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c6a4:	e6f8      	b.n	800c498 <_malloc_r+0x25c>
 800c6a6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c6aa:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800c6ae:	2101      	movs	r1, #1
 800c6b0:	fa01 f202 	lsl.w	r2, r1, r2
 800c6b4:	ea42 0900 	orr.w	r9, r2, r0
 800c6b8:	f8c8 9004 	str.w	r9, [r8, #4]
 800c6bc:	461a      	mov	r2, r3
 800c6be:	e77c      	b.n	800c5ba <_malloc_r+0x37e>
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	f8c8 2004 	str.w	r2, [r8, #4]
 800c6c6:	4644      	mov	r4, r8
 800c6c8:	2000      	movs	r0, #0
 800c6ca:	e727      	b.n	800c51c <_malloc_r+0x2e0>
 800c6cc:	f240 5354 	movw	r3, #1364	; 0x554
 800c6d0:	459c      	cmp	ip, r3
 800c6d2:	d824      	bhi.n	800c71e <_malloc_r+0x4e2>
 800c6d4:	ea4f 4095 	mov.w	r0, r5, lsr #18
 800c6d8:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 800c6dc:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800c6e0:	e5f1      	b.n	800c2c6 <_malloc_r+0x8a>
 800c6e2:	f103 0c10 	add.w	ip, r3, #16
 800c6e6:	e6a9      	b.n	800c43c <_malloc_r+0x200>
 800c6e8:	2854      	cmp	r0, #84	; 0x54
 800c6ea:	d82c      	bhi.n	800c746 <_malloc_r+0x50a>
 800c6ec:	ea4f 3211 	mov.w	r2, r1, lsr #12
 800c6f0:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 800c6f4:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800c6f8:	e74c      	b.n	800c594 <_malloc_r+0x358>
 800c6fa:	68bc      	ldr	r4, [r7, #8]
 800c6fc:	6861      	ldr	r1, [r4, #4]
 800c6fe:	f021 0003 	bic.w	r0, r1, #3
 800c702:	e70b      	b.n	800c51c <_malloc_r+0x2e0>
 800c704:	ea4f 500b 	mov.w	r0, fp, lsl #20
 800c708:	0d01      	lsrs	r1, r0, #20
 800c70a:	2900      	cmp	r1, #0
 800c70c:	f47f aeb0 	bne.w	800c470 <_malloc_r+0x234>
 800c710:	68b8      	ldr	r0, [r7, #8]
 800c712:	eb0c 0109 	add.w	r1, ip, r9
 800c716:	f041 0401 	orr.w	r4, r1, #1
 800c71a:	6044      	str	r4, [r0, #4]
 800c71c:	e6f0      	b.n	800c500 <_malloc_r+0x2c4>
 800c71e:	21fc      	movs	r1, #252	; 0xfc
 800c720:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 800c724:	e5cf      	b.n	800c2c6 <_malloc_r+0x8a>
 800c726:	481a      	ldr	r0, [pc, #104]	; (800c790 <_malloc_r+0x554>)
 800c728:	f8c0 8000 	str.w	r8, [r0]
 800c72c:	e6a9      	b.n	800c482 <_malloc_r+0x246>
 800c72e:	f104 0108 	add.w	r1, r4, #8
 800c732:	4c18      	ldr	r4, [pc, #96]	; (800c794 <_malloc_r+0x558>)
 800c734:	4630      	mov	r0, r6
 800c736:	f003 fe8b 	bl	8010450 <_free_r>
 800c73a:	6823      	ldr	r3, [r4, #0]
 800c73c:	e6e0      	b.n	800c500 <_malloc_r+0x2c4>
 800c73e:	2001      	movs	r0, #1
 800c740:	f04f 0b00 	mov.w	fp, #0
 800c744:	e6bb      	b.n	800c4be <_malloc_r+0x282>
 800c746:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 800c74a:	d806      	bhi.n	800c75a <_malloc_r+0x51e>
 800c74c:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 800c750:	f103 0977 	add.w	r9, r3, #119	; 0x77
 800c754:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800c758:	e71c      	b.n	800c594 <_malloc_r+0x358>
 800c75a:	f240 5354 	movw	r3, #1364	; 0x554
 800c75e:	4298      	cmp	r0, r3
 800c760:	d80f      	bhi.n	800c782 <_malloc_r+0x546>
 800c762:	ea4f 4091 	mov.w	r0, r1, lsr #18
 800c766:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 800c76a:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800c76e:	e711      	b.n	800c594 <_malloc_r+0x358>
 800c770:	687c      	ldr	r4, [r7, #4]
 800c772:	ea24 0400 	bic.w	r4, r4, r0
 800c776:	607c      	str	r4, [r7, #4]
 800c778:	e74e      	b.n	800c618 <_malloc_r+0x3dc>
 800c77a:	0040      	lsls	r0, r0, #1
 800c77c:	f108 0804 	add.w	r8, r8, #4
 800c780:	e751      	b.n	800c626 <_malloc_r+0x3ea>
 800c782:	22fc      	movs	r2, #252	; 0xfc
 800c784:	f04f 097e 	mov.w	r9, #126	; 0x7e
 800c788:	e704      	b.n	800c594 <_malloc_r+0x358>
 800c78a:	bf00      	nop
 800c78c:	2000047c 	.word	0x2000047c
 800c790:	20000888 	.word	0x20000888
 800c794:	20000a08 	.word	0x20000a08

0800c798 <memcpy>:
 800c798:	2a0f      	cmp	r2, #15
 800c79a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800c79e:	f240 8095 	bls.w	800c8cc <memcpy+0x134>
 800c7a2:	ea41 0300 	orr.w	r3, r1, r0
 800c7a6:	079b      	lsls	r3, r3, #30
 800c7a8:	f040 8092 	bne.w	800c8d0 <memcpy+0x138>
 800c7ac:	680c      	ldr	r4, [r1, #0]
 800c7ae:	6004      	str	r4, [r0, #0]
 800c7b0:	684d      	ldr	r5, [r1, #4]
 800c7b2:	6045      	str	r5, [r0, #4]
 800c7b4:	688e      	ldr	r6, [r1, #8]
 800c7b6:	f1a2 0310 	sub.w	r3, r2, #16
 800c7ba:	6086      	str	r6, [r0, #8]
 800c7bc:	68cc      	ldr	r4, [r1, #12]
 800c7be:	461d      	mov	r5, r3
 800c7c0:	2d0f      	cmp	r5, #15
 800c7c2:	60c4      	str	r4, [r0, #12]
 800c7c4:	f3c3 1600 	ubfx	r6, r3, #4, #1
 800c7c8:	f101 0410 	add.w	r4, r1, #16
 800c7cc:	f100 0310 	add.w	r3, r0, #16
 800c7d0:	d922      	bls.n	800c818 <memcpy+0x80>
 800c7d2:	b166      	cbz	r6, 800c7ee <memcpy+0x56>
 800c7d4:	6826      	ldr	r6, [r4, #0]
 800c7d6:	601e      	str	r6, [r3, #0]
 800c7d8:	6866      	ldr	r6, [r4, #4]
 800c7da:	605e      	str	r6, [r3, #4]
 800c7dc:	68a6      	ldr	r6, [r4, #8]
 800c7de:	609e      	str	r6, [r3, #8]
 800c7e0:	68e6      	ldr	r6, [r4, #12]
 800c7e2:	3d10      	subs	r5, #16
 800c7e4:	60de      	str	r6, [r3, #12]
 800c7e6:	3410      	adds	r4, #16
 800c7e8:	3310      	adds	r3, #16
 800c7ea:	2d0f      	cmp	r5, #15
 800c7ec:	d914      	bls.n	800c818 <memcpy+0x80>
 800c7ee:	6826      	ldr	r6, [r4, #0]
 800c7f0:	601e      	str	r6, [r3, #0]
 800c7f2:	6866      	ldr	r6, [r4, #4]
 800c7f4:	605e      	str	r6, [r3, #4]
 800c7f6:	68a6      	ldr	r6, [r4, #8]
 800c7f8:	609e      	str	r6, [r3, #8]
 800c7fa:	68e6      	ldr	r6, [r4, #12]
 800c7fc:	60de      	str	r6, [r3, #12]
 800c7fe:	6926      	ldr	r6, [r4, #16]
 800c800:	611e      	str	r6, [r3, #16]
 800c802:	6966      	ldr	r6, [r4, #20]
 800c804:	615e      	str	r6, [r3, #20]
 800c806:	69a6      	ldr	r6, [r4, #24]
 800c808:	619e      	str	r6, [r3, #24]
 800c80a:	69e6      	ldr	r6, [r4, #28]
 800c80c:	3d20      	subs	r5, #32
 800c80e:	61de      	str	r6, [r3, #28]
 800c810:	3420      	adds	r4, #32
 800c812:	3320      	adds	r3, #32
 800c814:	2d0f      	cmp	r5, #15
 800c816:	d8ea      	bhi.n	800c7ee <memcpy+0x56>
 800c818:	f1a2 0310 	sub.w	r3, r2, #16
 800c81c:	f023 040f 	bic.w	r4, r3, #15
 800c820:	f002 030f 	and.w	r3, r2, #15
 800c824:	3410      	adds	r4, #16
 800c826:	2b03      	cmp	r3, #3
 800c828:	eb00 0804 	add.w	r8, r0, r4
 800c82c:	4421      	add	r1, r4
 800c82e:	d951      	bls.n	800c8d4 <memcpy+0x13c>
 800c830:	f1a3 0904 	sub.w	r9, r3, #4
 800c834:	460b      	mov	r3, r1
 800c836:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800c83a:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 800c83e:	f853 6b04 	ldr.w	r6, [r3], #4
 800c842:	ebc1 050c 	rsb	r5, r1, ip
 800c846:	4644      	mov	r4, r8
 800c848:	f10c 0c04 	add.w	ip, ip, #4
 800c84c:	4563      	cmp	r3, ip
 800c84e:	f844 6b04 	str.w	r6, [r4], #4
 800c852:	f3c5 0580 	ubfx	r5, r5, #2, #1
 800c856:	d012      	beq.n	800c87e <memcpy+0xe6>
 800c858:	b12d      	cbz	r5, 800c866 <memcpy+0xce>
 800c85a:	f853 5b04 	ldr.w	r5, [r3], #4
 800c85e:	4563      	cmp	r3, ip
 800c860:	f844 5b04 	str.w	r5, [r4], #4
 800c864:	d00b      	beq.n	800c87e <memcpy+0xe6>
 800c866:	461e      	mov	r6, r3
 800c868:	4625      	mov	r5, r4
 800c86a:	f856 7b04 	ldr.w	r7, [r6], #4
 800c86e:	f845 7b04 	str.w	r7, [r5], #4
 800c872:	685f      	ldr	r7, [r3, #4]
 800c874:	1d33      	adds	r3, r6, #4
 800c876:	6067      	str	r7, [r4, #4]
 800c878:	1d2c      	adds	r4, r5, #4
 800c87a:	4563      	cmp	r3, ip
 800c87c:	d1f3      	bne.n	800c866 <memcpy+0xce>
 800c87e:	f109 0301 	add.w	r3, r9, #1
 800c882:	009c      	lsls	r4, r3, #2
 800c884:	1909      	adds	r1, r1, r4
 800c886:	f002 0203 	and.w	r2, r2, #3
 800c88a:	4444      	add	r4, r8
 800c88c:	b1da      	cbz	r2, 800c8c6 <memcpy+0x12e>
 800c88e:	4623      	mov	r3, r4
 800c890:	780d      	ldrb	r5, [r1, #0]
 800c892:	f803 5b01 	strb.w	r5, [r3], #1
 800c896:	18a2      	adds	r2, r4, r2
 800c898:	43e4      	mvns	r4, r4
 800c89a:	1914      	adds	r4, r2, r4
 800c89c:	4293      	cmp	r3, r2
 800c89e:	f004 0401 	and.w	r4, r4, #1
 800c8a2:	d010      	beq.n	800c8c6 <memcpy+0x12e>
 800c8a4:	b12c      	cbz	r4, 800c8b2 <memcpy+0x11a>
 800c8a6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c8aa:	f803 4b01 	strb.w	r4, [r3], #1
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d009      	beq.n	800c8c6 <memcpy+0x12e>
 800c8b2:	784d      	ldrb	r5, [r1, #1]
 800c8b4:	461c      	mov	r4, r3
 800c8b6:	f804 5b01 	strb.w	r5, [r4], #1
 800c8ba:	788d      	ldrb	r5, [r1, #2]
 800c8bc:	705d      	strb	r5, [r3, #1]
 800c8be:	1c63      	adds	r3, r4, #1
 800c8c0:	3102      	adds	r1, #2
 800c8c2:	4293      	cmp	r3, r2
 800c8c4:	d1f5      	bne.n	800c8b2 <memcpy+0x11a>
 800c8c6:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800c8ca:	4770      	bx	lr
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	e7dd      	b.n	800c88c <memcpy+0xf4>
 800c8d0:	4604      	mov	r4, r0
 800c8d2:	e7dc      	b.n	800c88e <memcpy+0xf6>
 800c8d4:	4644      	mov	r4, r8
 800c8d6:	461a      	mov	r2, r3
 800c8d8:	e7d8      	b.n	800c88c <memcpy+0xf4>
 800c8da:	bf00      	nop

0800c8dc <__malloc_lock>:
 800c8dc:	4770      	bx	lr
 800c8de:	bf00      	nop

0800c8e0 <__malloc_unlock>:
 800c8e0:	4770      	bx	lr
 800c8e2:	bf00      	nop

0800c8e4 <_sbrk_r>:
 800c8e4:	b538      	push	{r3, r4, r5, lr}
 800c8e6:	4c07      	ldr	r4, [pc, #28]	; (800c904 <_sbrk_r+0x20>)
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	4608      	mov	r0, r1
 800c8ee:	6023      	str	r3, [r4, #0]
 800c8f0:	f7fa fcaa 	bl	8007248 <_sbrk>
 800c8f4:	1c43      	adds	r3, r0, #1
 800c8f6:	d000      	beq.n	800c8fa <_sbrk_r+0x16>
 800c8f8:	bd38      	pop	{r3, r4, r5, pc}
 800c8fa:	6821      	ldr	r1, [r4, #0]
 800c8fc:	2900      	cmp	r1, #0
 800c8fe:	d0fb      	beq.n	800c8f8 <_sbrk_r+0x14>
 800c900:	6029      	str	r1, [r5, #0]
 800c902:	bd38      	pop	{r3, r4, r5, pc}
 800c904:	20002018 	.word	0x20002018

0800c908 <_sprintf_r>:
 800c908:	b40c      	push	{r2, r3}
 800c90a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c90c:	b09d      	sub	sp, #116	; 0x74
 800c90e:	ac22      	add	r4, sp, #136	; 0x88
 800c910:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800c914:	f854 2b04 	ldr.w	r2, [r4], #4
 800c918:	9102      	str	r1, [sp, #8]
 800c91a:	460e      	mov	r6, r1
 800c91c:	4623      	mov	r3, r4
 800c91e:	9504      	str	r5, [sp, #16]
 800c920:	9507      	str	r5, [sp, #28]
 800c922:	a902      	add	r1, sp, #8
 800c924:	f44f 7702 	mov.w	r7, #520	; 0x208
 800c928:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800c92c:	f8ad 7014 	strh.w	r7, [sp, #20]
 800c930:	9606      	str	r6, [sp, #24]
 800c932:	f8ad 5016 	strh.w	r5, [sp, #22]
 800c936:	9401      	str	r4, [sp, #4]
 800c938:	f000 fd2e 	bl	800d398 <_svfprintf_r>
 800c93c:	9b02      	ldr	r3, [sp, #8]
 800c93e:	2200      	movs	r2, #0
 800c940:	701a      	strb	r2, [r3, #0]
 800c942:	b01d      	add	sp, #116	; 0x74
 800c944:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800c948:	b002      	add	sp, #8
 800c94a:	4770      	bx	lr

0800c94c <sprintf>:
 800c94c:	b40e      	push	{r1, r2, r3}
 800c94e:	b570      	push	{r4, r5, r6, lr}
 800c950:	b09d      	sub	sp, #116	; 0x74
 800c952:	ac21      	add	r4, sp, #132	; 0x84
 800c954:	f240 4378 	movw	r3, #1144	; 0x478
 800c958:	f854 2b04 	ldr.w	r2, [r4], #4
 800c95c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c960:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800c964:	f44f 7102 	mov.w	r1, #520	; 0x208
 800c968:	4606      	mov	r6, r0
 800c96a:	f8ad 1014 	strh.w	r1, [sp, #20]
 800c96e:	9504      	str	r5, [sp, #16]
 800c970:	9507      	str	r5, [sp, #28]
 800c972:	6818      	ldr	r0, [r3, #0]
 800c974:	9602      	str	r6, [sp, #8]
 800c976:	4623      	mov	r3, r4
 800c978:	a902      	add	r1, sp, #8
 800c97a:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800c97e:	9606      	str	r6, [sp, #24]
 800c980:	f8ad 5016 	strh.w	r5, [sp, #22]
 800c984:	9401      	str	r4, [sp, #4]
 800c986:	f000 fd07 	bl	800d398 <_svfprintf_r>
 800c98a:	9b02      	ldr	r3, [sp, #8]
 800c98c:	2200      	movs	r2, #0
 800c98e:	701a      	strb	r2, [r3, #0]
 800c990:	b01d      	add	sp, #116	; 0x74
 800c992:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c996:	b003      	add	sp, #12
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop

0800c99c <strchr>:
 800c99c:	b2c9      	uxtb	r1, r1
 800c99e:	b4f0      	push	{r4, r5, r6, r7}
 800c9a0:	2900      	cmp	r1, #0
 800c9a2:	d04b      	beq.n	800ca3c <strchr+0xa0>
 800c9a4:	0782      	lsls	r2, r0, #30
 800c9a6:	d00f      	beq.n	800c9c8 <strchr+0x2c>
 800c9a8:	7802      	ldrb	r2, [r0, #0]
 800c9aa:	2a00      	cmp	r2, #0
 800c9ac:	d071      	beq.n	800ca92 <strchr+0xf6>
 800c9ae:	4291      	cmp	r1, r2
 800c9b0:	d042      	beq.n	800ca38 <strchr+0x9c>
 800c9b2:	1c43      	adds	r3, r0, #1
 800c9b4:	e005      	b.n	800c9c2 <strchr+0x26>
 800c9b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9ba:	2a00      	cmp	r2, #0
 800c9bc:	d03b      	beq.n	800ca36 <strchr+0x9a>
 800c9be:	4291      	cmp	r1, r2
 800c9c0:	d03a      	beq.n	800ca38 <strchr+0x9c>
 800c9c2:	079a      	lsls	r2, r3, #30
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	d1f6      	bne.n	800c9b6 <strchr+0x1a>
 800c9c8:	6803      	ldr	r3, [r0, #0]
 800c9ca:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800c9ce:	ea22 0203 	bic.w	r2, r2, r3
 800c9d2:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 800c9d6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800c9da:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 800c9de:	d11c      	bne.n	800ca1a <strchr+0x7e>
 800c9e0:	407b      	eors	r3, r7
 800c9e2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800c9e6:	ea22 0303 	bic.w	r3, r2, r3
 800c9ea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800c9ee:	d114      	bne.n	800ca1a <strchr+0x7e>
 800c9f0:	1d02      	adds	r2, r0, #4
 800c9f2:	e002      	b.n	800c9fa <strchr+0x5e>
 800c9f4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800c9f8:	d10f      	bne.n	800ca1a <strchr+0x7e>
 800c9fa:	4610      	mov	r0, r2
 800c9fc:	f852 3b04 	ldr.w	r3, [r2], #4
 800ca00:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 800ca04:	ea87 0403 	eor.w	r4, r7, r3
 800ca08:	ea26 0303 	bic.w	r3, r6, r3
 800ca0c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 800ca10:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800ca14:	ea25 0404 	bic.w	r4, r5, r4
 800ca18:	d0ec      	beq.n	800c9f4 <strchr+0x58>
 800ca1a:	7802      	ldrb	r2, [r0, #0]
 800ca1c:	2a00      	cmp	r2, #0
 800ca1e:	d038      	beq.n	800ca92 <strchr+0xf6>
 800ca20:	4291      	cmp	r1, r2
 800ca22:	d009      	beq.n	800ca38 <strchr+0x9c>
 800ca24:	1c43      	adds	r3, r0, #1
 800ca26:	e001      	b.n	800ca2c <strchr+0x90>
 800ca28:	4291      	cmp	r1, r2
 800ca2a:	d005      	beq.n	800ca38 <strchr+0x9c>
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca32:	2a00      	cmp	r2, #0
 800ca34:	d1f8      	bne.n	800ca28 <strchr+0x8c>
 800ca36:	4610      	mov	r0, r2
 800ca38:	bcf0      	pop	{r4, r5, r6, r7}
 800ca3a:	4770      	bx	lr
 800ca3c:	0783      	lsls	r3, r0, #30
 800ca3e:	d00b      	beq.n	800ca58 <strchr+0xbc>
 800ca40:	7802      	ldrb	r2, [r0, #0]
 800ca42:	2a00      	cmp	r2, #0
 800ca44:	d0f8      	beq.n	800ca38 <strchr+0x9c>
 800ca46:	1c43      	adds	r3, r0, #1
 800ca48:	e003      	b.n	800ca52 <strchr+0xb6>
 800ca4a:	7801      	ldrb	r1, [r0, #0]
 800ca4c:	3301      	adds	r3, #1
 800ca4e:	2900      	cmp	r1, #0
 800ca50:	d0f2      	beq.n	800ca38 <strchr+0x9c>
 800ca52:	0799      	lsls	r1, r3, #30
 800ca54:	4618      	mov	r0, r3
 800ca56:	d1f8      	bne.n	800ca4a <strchr+0xae>
 800ca58:	6801      	ldr	r1, [r0, #0]
 800ca5a:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 800ca5e:	ea23 0201 	bic.w	r2, r3, r1
 800ca62:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800ca66:	d10a      	bne.n	800ca7e <strchr+0xe2>
 800ca68:	1d03      	adds	r3, r0, #4
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f853 1b04 	ldr.w	r1, [r3], #4
 800ca70:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 800ca74:	ea24 0201 	bic.w	r2, r4, r1
 800ca78:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800ca7c:	d0f5      	beq.n	800ca6a <strchr+0xce>
 800ca7e:	7803      	ldrb	r3, [r0, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d0d9      	beq.n	800ca38 <strchr+0x9c>
 800ca84:	1c41      	adds	r1, r0, #1
 800ca86:	4608      	mov	r0, r1
 800ca88:	3101      	adds	r1, #1
 800ca8a:	7802      	ldrb	r2, [r0, #0]
 800ca8c:	2a00      	cmp	r2, #0
 800ca8e:	d1fa      	bne.n	800ca86 <strchr+0xea>
 800ca90:	e7d2      	b.n	800ca38 <strchr+0x9c>
 800ca92:	4610      	mov	r0, r2
 800ca94:	e7d0      	b.n	800ca38 <strchr+0x9c>
 800ca96:	bf00      	nop

0800ca98 <strcmp>:
 800ca98:	ea80 0201 	eor.w	r2, r0, r1
 800ca9c:	f012 0f03 	tst.w	r2, #3
 800caa0:	f040 803a 	bne.w	800cb18 <strcmp_unaligned>
 800caa4:	f010 0203 	ands.w	r2, r0, #3
 800caa8:	f020 0003 	bic.w	r0, r0, #3
 800caac:	f021 0103 	bic.w	r1, r1, #3
 800cab0:	f850 cb04 	ldr.w	ip, [r0], #4
 800cab4:	bf08      	it	eq
 800cab6:	f851 3b04 	ldreq.w	r3, [r1], #4
 800caba:	d00d      	beq.n	800cad8 <strcmp+0x40>
 800cabc:	f082 0203 	eor.w	r2, r2, #3
 800cac0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800cac4:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800cac8:	fa23 f202 	lsr.w	r2, r3, r2
 800cacc:	f851 3b04 	ldr.w	r3, [r1], #4
 800cad0:	ea4c 0c02 	orr.w	ip, ip, r2
 800cad4:	ea43 0302 	orr.w	r3, r3, r2
 800cad8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 800cadc:	459c      	cmp	ip, r3
 800cade:	bf01      	itttt	eq
 800cae0:	ea22 020c 	biceq.w	r2, r2, ip
 800cae4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 800cae8:	f850 cb04 	ldreq.w	ip, [r0], #4
 800caec:	f851 3b04 	ldreq.w	r3, [r1], #4
 800caf0:	d0f2      	beq.n	800cad8 <strcmp+0x40>
 800caf2:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800caf6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 800cafa:	2801      	cmp	r0, #1
 800cafc:	bf28      	it	cs
 800cafe:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800cb02:	bf08      	it	eq
 800cb04:	0a1b      	lsreq	r3, r3, #8
 800cb06:	d0f4      	beq.n	800caf2 <strcmp+0x5a>
 800cb08:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 800cb0c:	ea4f 6010 	mov.w	r0, r0, lsr #24
 800cb10:	eba0 0003 	sub.w	r0, r0, r3
 800cb14:	4770      	bx	lr
 800cb16:	bf00      	nop

0800cb18 <strcmp_unaligned>:
 800cb18:	f010 0f03 	tst.w	r0, #3
 800cb1c:	d00a      	beq.n	800cb34 <strcmp_unaligned+0x1c>
 800cb1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb26:	2a01      	cmp	r2, #1
 800cb28:	bf28      	it	cs
 800cb2a:	429a      	cmpcs	r2, r3
 800cb2c:	d0f4      	beq.n	800cb18 <strcmp_unaligned>
 800cb2e:	eba2 0003 	sub.w	r0, r2, r3
 800cb32:	4770      	bx	lr
 800cb34:	f84d 5d04 	str.w	r5, [sp, #-4]!
 800cb38:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800cb3c:	f04f 0201 	mov.w	r2, #1
 800cb40:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800cb44:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 800cb48:	f001 0c03 	and.w	ip, r1, #3
 800cb4c:	f021 0103 	bic.w	r1, r1, #3
 800cb50:	f850 4b04 	ldr.w	r4, [r0], #4
 800cb54:	f851 5b04 	ldr.w	r5, [r1], #4
 800cb58:	f1bc 0f02 	cmp.w	ip, #2
 800cb5c:	d026      	beq.n	800cbac <strcmp_unaligned+0x94>
 800cb5e:	d84b      	bhi.n	800cbf8 <strcmp_unaligned+0xe0>
 800cb60:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800cb64:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 800cb68:	eba4 0302 	sub.w	r3, r4, r2
 800cb6c:	ea23 0304 	bic.w	r3, r3, r4
 800cb70:	d10d      	bne.n	800cb8e <strcmp_unaligned+0x76>
 800cb72:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800cb76:	bf08      	it	eq
 800cb78:	f851 5b04 	ldreq.w	r5, [r1], #4
 800cb7c:	d10a      	bne.n	800cb94 <strcmp_unaligned+0x7c>
 800cb7e:	ea8c 0c04 	eor.w	ip, ip, r4
 800cb82:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800cb86:	d10c      	bne.n	800cba2 <strcmp_unaligned+0x8a>
 800cb88:	f850 4b04 	ldr.w	r4, [r0], #4
 800cb8c:	e7e8      	b.n	800cb60 <strcmp_unaligned+0x48>
 800cb8e:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800cb92:	e05c      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cb94:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 800cb98:	d152      	bne.n	800cc40 <strcmp_unaligned+0x128>
 800cb9a:	780d      	ldrb	r5, [r1, #0]
 800cb9c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800cba0:	e055      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cba2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 800cba6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 800cbaa:	e050      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cbac:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 800cbb0:	eba4 0302 	sub.w	r3, r4, r2
 800cbb4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800cbb8:	ea23 0304 	bic.w	r3, r3, r4
 800cbbc:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 800cbc0:	d117      	bne.n	800cbf2 <strcmp_unaligned+0xda>
 800cbc2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800cbc6:	bf08      	it	eq
 800cbc8:	f851 5b04 	ldreq.w	r5, [r1], #4
 800cbcc:	d107      	bne.n	800cbde <strcmp_unaligned+0xc6>
 800cbce:	ea8c 0c04 	eor.w	ip, ip, r4
 800cbd2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 800cbd6:	d108      	bne.n	800cbea <strcmp_unaligned+0xd2>
 800cbd8:	f850 4b04 	ldr.w	r4, [r0], #4
 800cbdc:	e7e6      	b.n	800cbac <strcmp_unaligned+0x94>
 800cbde:	041b      	lsls	r3, r3, #16
 800cbe0:	d12e      	bne.n	800cc40 <strcmp_unaligned+0x128>
 800cbe2:	880d      	ldrh	r5, [r1, #0]
 800cbe4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800cbe8:	e031      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cbea:	ea4f 4505 	mov.w	r5, r5, lsl #16
 800cbee:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800cbf2:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800cbf6:	e02a      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cbf8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 800cbfc:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 800cc00:	eba4 0302 	sub.w	r3, r4, r2
 800cc04:	ea23 0304 	bic.w	r3, r3, r4
 800cc08:	d10d      	bne.n	800cc26 <strcmp_unaligned+0x10e>
 800cc0a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800cc0e:	bf08      	it	eq
 800cc10:	f851 5b04 	ldreq.w	r5, [r1], #4
 800cc14:	d10a      	bne.n	800cc2c <strcmp_unaligned+0x114>
 800cc16:	ea8c 0c04 	eor.w	ip, ip, r4
 800cc1a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 800cc1e:	d10a      	bne.n	800cc36 <strcmp_unaligned+0x11e>
 800cc20:	f850 4b04 	ldr.w	r4, [r0], #4
 800cc24:	e7e8      	b.n	800cbf8 <strcmp_unaligned+0xe0>
 800cc26:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800cc2a:	e010      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cc2c:	f014 0fff 	tst.w	r4, #255	; 0xff
 800cc30:	d006      	beq.n	800cc40 <strcmp_unaligned+0x128>
 800cc32:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc36:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800cc3a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 800cc3e:	e006      	b.n	800cc4e <strcmp_unaligned+0x136>
 800cc40:	f04f 0000 	mov.w	r0, #0
 800cc44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc48:	f85d 5b04 	ldr.w	r5, [sp], #4
 800cc4c:	4770      	bx	lr
 800cc4e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800cc52:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800cc56:	2801      	cmp	r0, #1
 800cc58:	bf28      	it	cs
 800cc5a:	4290      	cmpcs	r0, r2
 800cc5c:	bf04      	itt	eq
 800cc5e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800cc62:	0a2d      	lsreq	r5, r5, #8
 800cc64:	d0f3      	beq.n	800cc4e <strcmp_unaligned+0x136>
 800cc66:	eba2 0000 	sub.w	r0, r2, r0
 800cc6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc6e:	f85d 5b04 	ldr.w	r5, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <strlen>:
 800cc74:	f020 0103 	bic.w	r1, r0, #3
 800cc78:	f010 0003 	ands.w	r0, r0, #3
 800cc7c:	f1c0 0000 	rsb	r0, r0, #0
 800cc80:	f851 3b04 	ldr.w	r3, [r1], #4
 800cc84:	f100 0c04 	add.w	ip, r0, #4
 800cc88:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800cc8c:	f06f 0200 	mvn.w	r2, #0
 800cc90:	bf1c      	itt	ne
 800cc92:	fa22 f20c 	lsrne.w	r2, r2, ip
 800cc96:	4313      	orrne	r3, r2
 800cc98:	f04f 0c01 	mov.w	ip, #1
 800cc9c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800cca0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800cca4:	eba3 020c 	sub.w	r2, r3, ip
 800cca8:	ea22 0203 	bic.w	r2, r2, r3
 800ccac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800ccb0:	bf04      	itt	eq
 800ccb2:	f851 3b04 	ldreq.w	r3, [r1], #4
 800ccb6:	3004      	addeq	r0, #4
 800ccb8:	d0f4      	beq.n	800cca4 <strlen+0x30>
 800ccba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ccbe:	bf1f      	itttt	ne
 800ccc0:	3001      	addne	r0, #1
 800ccc2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800ccc6:	3001      	addne	r0, #1
 800ccc8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800cccc:	bf18      	it	ne
 800ccce:	3001      	addne	r0, #1
 800ccd0:	4770      	bx	lr
 800ccd2:	bf00      	nop

0800ccd4 <critical_factorization>:
 800ccd4:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800ccd8:	2701      	movs	r7, #1
 800ccda:	463c      	mov	r4, r7
 800ccdc:	2500      	movs	r5, #0
 800ccde:	f04f 36ff 	mov.w	r6, #4294967295
 800cce2:	1963      	adds	r3, r4, r5
 800cce4:	428b      	cmp	r3, r1
 800cce6:	eb00 0c06 	add.w	ip, r0, r6
 800ccea:	d20d      	bcs.n	800cd08 <critical_factorization+0x34>
 800ccec:	f81c a004 	ldrb.w	sl, [ip, r4]
 800ccf0:	f810 8003 	ldrb.w	r8, [r0, r3]
 800ccf4:	45d0      	cmp	r8, sl
 800ccf6:	d22e      	bcs.n	800cd56 <critical_factorization+0x82>
 800ccf8:	2401      	movs	r4, #1
 800ccfa:	461d      	mov	r5, r3
 800ccfc:	1b9f      	subs	r7, r3, r6
 800ccfe:	1963      	adds	r3, r4, r5
 800cd00:	428b      	cmp	r3, r1
 800cd02:	eb00 0c06 	add.w	ip, r0, r6
 800cd06:	d3f1      	bcc.n	800ccec <critical_factorization+0x18>
 800cd08:	f04f 0a01 	mov.w	sl, #1
 800cd0c:	6017      	str	r7, [r2, #0]
 800cd0e:	4654      	mov	r4, sl
 800cd10:	2500      	movs	r5, #0
 800cd12:	f04f 3cff 	mov.w	ip, #4294967295
 800cd16:	1963      	adds	r3, r4, r5
 800cd18:	4299      	cmp	r1, r3
 800cd1a:	eb00 080c 	add.w	r8, r0, ip
 800cd1e:	d90e      	bls.n	800cd3e <critical_factorization+0x6a>
 800cd20:	f818 8004 	ldrb.w	r8, [r8, r4]
 800cd24:	f810 9003 	ldrb.w	r9, [r0, r3]
 800cd28:	45c1      	cmp	r9, r8
 800cd2a:	d91a      	bls.n	800cd62 <critical_factorization+0x8e>
 800cd2c:	2401      	movs	r4, #1
 800cd2e:	461d      	mov	r5, r3
 800cd30:	ebcc 0a03 	rsb	sl, ip, r3
 800cd34:	1963      	adds	r3, r4, r5
 800cd36:	4299      	cmp	r1, r3
 800cd38:	eb00 080c 	add.w	r8, r0, ip
 800cd3c:	d8f0      	bhi.n	800cd20 <critical_factorization+0x4c>
 800cd3e:	f10c 0001 	add.w	r0, ip, #1
 800cd42:	3601      	adds	r6, #1
 800cd44:	42b0      	cmp	r0, r6
 800cd46:	bf3c      	itt	cc
 800cd48:	46ba      	movcc	sl, r7
 800cd4a:	4630      	movcc	r0, r6
 800cd4c:	f8c2 a000 	str.w	sl, [r2]
 800cd50:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800cd54:	4770      	bx	lr
 800cd56:	d00b      	beq.n	800cd70 <critical_factorization+0x9c>
 800cd58:	2701      	movs	r7, #1
 800cd5a:	462e      	mov	r6, r5
 800cd5c:	463c      	mov	r4, r7
 800cd5e:	19ed      	adds	r5, r5, r7
 800cd60:	e7bf      	b.n	800cce2 <critical_factorization+0xe>
 800cd62:	d009      	beq.n	800cd78 <critical_factorization+0xa4>
 800cd64:	f04f 0a01 	mov.w	sl, #1
 800cd68:	46ac      	mov	ip, r5
 800cd6a:	4654      	mov	r4, sl
 800cd6c:	4455      	add	r5, sl
 800cd6e:	e7d2      	b.n	800cd16 <critical_factorization+0x42>
 800cd70:	42bc      	cmp	r4, r7
 800cd72:	d005      	beq.n	800cd80 <critical_factorization+0xac>
 800cd74:	3401      	adds	r4, #1
 800cd76:	e7b4      	b.n	800cce2 <critical_factorization+0xe>
 800cd78:	4554      	cmp	r4, sl
 800cd7a:	d005      	beq.n	800cd88 <critical_factorization+0xb4>
 800cd7c:	3401      	adds	r4, #1
 800cd7e:	e7ca      	b.n	800cd16 <critical_factorization+0x42>
 800cd80:	4627      	mov	r7, r4
 800cd82:	461d      	mov	r5, r3
 800cd84:	2401      	movs	r4, #1
 800cd86:	e7ac      	b.n	800cce2 <critical_factorization+0xe>
 800cd88:	46a2      	mov	sl, r4
 800cd8a:	461d      	mov	r5, r3
 800cd8c:	2401      	movs	r4, #1
 800cd8e:	e7c2      	b.n	800cd16 <critical_factorization+0x42>

0800cd90 <two_way_long_needle>:
 800cd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd94:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 800cd98:	4616      	mov	r6, r2
 800cd9a:	4607      	mov	r7, r0
 800cd9c:	460c      	mov	r4, r1
 800cd9e:	4610      	mov	r0, r2
 800cda0:	4619      	mov	r1, r3
 800cda2:	aa07      	add	r2, sp, #28
 800cda4:	461d      	mov	r5, r3
 800cda6:	f7ff ff95 	bl	800ccd4 <critical_factorization>
 800cdaa:	ab07      	add	r3, sp, #28
 800cdac:	9001      	str	r0, [sp, #4]
 800cdae:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 800cdb2:	1d1a      	adds	r2, r3, #4
 800cdb4:	605d      	str	r5, [r3, #4]
 800cdb6:	3308      	adds	r3, #8
 800cdb8:	428b      	cmp	r3, r1
 800cdba:	6055      	str	r5, [r2, #4]
 800cdbc:	d1f9      	bne.n	800cdb2 <two_way_long_needle+0x22>
 800cdbe:	b31d      	cbz	r5, 800ce08 <two_way_long_needle+0x78>
 800cdc0:	7832      	ldrb	r2, [r6, #0]
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	a808      	add	r0, sp, #32
 800cdc6:	1e69      	subs	r1, r5, #1
 800cdc8:	42ab      	cmp	r3, r5
 800cdca:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 800cdce:	ea01 0203 	and.w	r2, r1, r3
 800cdd2:	d019      	beq.n	800ce08 <two_way_long_needle+0x78>
 800cdd4:	b13a      	cbz	r2, 800cde6 <two_way_long_needle+0x56>
 800cdd6:	7872      	ldrb	r2, [r6, #1]
 800cdd8:	2302      	movs	r3, #2
 800cdda:	f101 3eff 	add.w	lr, r1, #4294967295
 800cdde:	42ab      	cmp	r3, r5
 800cde0:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 800cde4:	d010      	beq.n	800ce08 <two_way_long_needle+0x78>
 800cde6:	46a1      	mov	r9, r4
 800cde8:	46a8      	mov	r8, r5
 800cdea:	1c5c      	adds	r4, r3, #1
 800cdec:	f816 c003 	ldrb.w	ip, [r6, r3]
 800cdf0:	5d32      	ldrb	r2, [r6, r4]
 800cdf2:	1acd      	subs	r5, r1, r3
 800cdf4:	3302      	adds	r3, #2
 800cdf6:	1b0c      	subs	r4, r1, r4
 800cdf8:	4543      	cmp	r3, r8
 800cdfa:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 800cdfe:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 800ce02:	d1f2      	bne.n	800cdea <two_way_long_needle+0x5a>
 800ce04:	464c      	mov	r4, r9
 800ce06:	4645      	mov	r5, r8
 800ce08:	9907      	ldr	r1, [sp, #28]
 800ce0a:	9a01      	ldr	r2, [sp, #4]
 800ce0c:	4630      	mov	r0, r6
 800ce0e:	1871      	adds	r1, r6, r1
 800ce10:	f003 fcd4 	bl	80107bc <memcmp>
 800ce14:	2800      	cmp	r0, #0
 800ce16:	f040 80be 	bne.w	800cf96 <two_way_long_needle+0x206>
 800ce1a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ce1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800ce22:	9502      	str	r5, [sp, #8]
 800ce24:	f109 3bff 	add.w	fp, r9, #4294967295
 800ce28:	eb06 0c0b 	add.w	ip, r6, fp
 800ce2c:	f8cd b00c 	str.w	fp, [sp, #12]
 800ce30:	f1ce 0b01 	rsb	fp, lr, #1
 800ce34:	4622      	mov	r2, r4
 800ce36:	4682      	mov	sl, r0
 800ce38:	f105 39ff 	add.w	r9, r5, #4294967295
 800ce3c:	f8cd c010 	str.w	ip, [sp, #16]
 800ce40:	f8cd b014 	str.w	fp, [sp, #20]
 800ce44:	4604      	mov	r4, r0
 800ce46:	e008      	b.n	800ce5a <two_way_long_needle+0xca>
 800ce48:	b124      	cbz	r4, 800ce54 <two_way_long_needle+0xc4>
 800ce4a:	9c07      	ldr	r4, [sp, #28]
 800ce4c:	42a3      	cmp	r3, r4
 800ce4e:	d201      	bcs.n	800ce54 <two_way_long_needle+0xc4>
 800ce50:	9902      	ldr	r1, [sp, #8]
 800ce52:	1b0b      	subs	r3, r1, r4
 800ce54:	449a      	add	sl, r3
 800ce56:	2400      	movs	r4, #0
 800ce58:	462a      	mov	r2, r5
 800ce5a:	9d02      	ldr	r5, [sp, #8]
 800ce5c:	4455      	add	r5, sl
 800ce5e:	18b8      	adds	r0, r7, r2
 800ce60:	2100      	movs	r1, #0
 800ce62:	1aaa      	subs	r2, r5, r2
 800ce64:	f003 fc0a 	bl	801067c <memchr>
 800ce68:	2800      	cmp	r0, #0
 800ce6a:	f040 808e 	bne.w	800cf8a <two_way_long_needle+0x1fa>
 800ce6e:	2d00      	cmp	r5, #0
 800ce70:	f000 808b 	beq.w	800cf8a <two_way_long_needle+0x1fa>
 800ce74:	1979      	adds	r1, r7, r5
 800ce76:	a808      	add	r0, sp, #32
 800ce78:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 800ce7c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d1e1      	bne.n	800ce48 <two_way_long_needle+0xb8>
 800ce84:	9b01      	ldr	r3, [sp, #4]
 800ce86:	429c      	cmp	r4, r3
 800ce88:	bf28      	it	cs
 800ce8a:	4623      	movcs	r3, r4
 800ce8c:	454b      	cmp	r3, r9
 800ce8e:	d22a      	bcs.n	800cee6 <two_way_long_needle+0x156>
 800ce90:	eb07 010a 	add.w	r1, r7, sl
 800ce94:	f816 b003 	ldrb.w	fp, [r6, r3]
 800ce98:	5cca      	ldrb	r2, [r1, r3]
 800ce9a:	4593      	cmp	fp, r2
 800ce9c:	eb06 0003 	add.w	r0, r6, r3
 800cea0:	d16f      	bne.n	800cf82 <two_way_long_needle+0x1f2>
 800cea2:	ea6f 0c03 	mvn.w	ip, r3
 800cea6:	eb0c 0e09 	add.w	lr, ip, r9
 800ceaa:	f01e 0f01 	tst.w	lr, #1
 800ceae:	4602      	mov	r2, r0
 800ceb0:	d016      	beq.n	800cee0 <two_way_long_needle+0x150>
 800ceb2:	3301      	adds	r3, #1
 800ceb4:	454b      	cmp	r3, r9
 800ceb6:	d216      	bcs.n	800cee6 <two_way_long_needle+0x156>
 800ceb8:	7840      	ldrb	r0, [r0, #1]
 800ceba:	f811 b003 	ldrb.w	fp, [r1, r3]
 800cebe:	3201      	adds	r2, #1
 800cec0:	4583      	cmp	fp, r0
 800cec2:	d00d      	beq.n	800cee0 <two_way_long_needle+0x150>
 800cec4:	e05d      	b.n	800cf82 <two_way_long_needle+0x1f2>
 800cec6:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800ceca:	f811 c003 	ldrb.w	ip, [r1, r3]
 800cece:	4584      	cmp	ip, r0
 800ced0:	d157      	bne.n	800cf82 <two_way_long_needle+0x1f2>
 800ced2:	3301      	adds	r3, #1
 800ced4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800ced8:	f811 e003 	ldrb.w	lr, [r1, r3]
 800cedc:	4586      	cmp	lr, r0
 800cede:	d150      	bne.n	800cf82 <two_way_long_needle+0x1f2>
 800cee0:	3301      	adds	r3, #1
 800cee2:	454b      	cmp	r3, r9
 800cee4:	d3ef      	bcc.n	800cec6 <two_way_long_needle+0x136>
 800cee6:	f8dd b004 	ldr.w	fp, [sp, #4]
 800ceea:	9b03      	ldr	r3, [sp, #12]
 800ceec:	455c      	cmp	r4, fp
 800ceee:	bf28      	it	cs
 800cef0:	465b      	movcs	r3, fp
 800cef2:	d23d      	bcs.n	800cf70 <two_way_long_needle+0x1e0>
 800cef4:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cef8:	eb07 0c0a 	add.w	ip, r7, sl
 800cefc:	f816 100b 	ldrb.w	r1, [r6, fp]
 800cf00:	f81c 000b 	ldrb.w	r0, [ip, fp]
 800cf04:	4281      	cmp	r1, r0
 800cf06:	f040 80ca 	bne.w	800d09e <two_way_long_needle+0x30e>
 800cf0a:	f8dd b010 	ldr.w	fp, [sp, #16]
 800cf0e:	eb06 0804 	add.w	r8, r6, r4
 800cf12:	ebc8 010b 	rsb	r1, r8, fp
 800cf16:	07c8      	lsls	r0, r1, #31
 800cf18:	465a      	mov	r2, fp
 800cf1a:	d524      	bpl.n	800cf66 <two_way_long_needle+0x1d6>
 800cf1c:	9a04      	ldr	r2, [sp, #16]
 800cf1e:	f8dd e00c 	ldr.w	lr, [sp, #12]
 800cf22:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800cf26:	f8dd b010 	ldr.w	fp, [sp, #16]
 800cf2a:	9000      	str	r0, [sp, #0]
 800cf2c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800cf30:	f10b 32ff 	add.w	r2, fp, #4294967295
 800cf34:	f81c 0001 	ldrb.w	r0, [ip, r1]
 800cf38:	f8dd b000 	ldr.w	fp, [sp]
 800cf3c:	4583      	cmp	fp, r0
 800cf3e:	d117      	bne.n	800cf70 <two_way_long_needle+0x1e0>
 800cf40:	460b      	mov	r3, r1
 800cf42:	e010      	b.n	800cf66 <two_way_long_needle+0x1d6>
 800cf44:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 800cf48:	f81c 2000 	ldrb.w	r2, [ip, r0]
 800cf4c:	4593      	cmp	fp, r2
 800cf4e:	f101 32ff 	add.w	r2, r1, #4294967295
 800cf52:	d10d      	bne.n	800cf70 <two_way_long_needle+0x1e0>
 800cf54:	4603      	mov	r3, r0
 800cf56:	3801      	subs	r0, #1
 800cf58:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800cf5c:	f81c 1000 	ldrb.w	r1, [ip, r0]
 800cf60:	458b      	cmp	fp, r1
 800cf62:	d105      	bne.n	800cf70 <two_way_long_needle+0x1e0>
 800cf64:	4603      	mov	r3, r0
 800cf66:	1e58      	subs	r0, r3, #1
 800cf68:	4542      	cmp	r2, r8
 800cf6a:	f102 31ff 	add.w	r1, r2, #4294967295
 800cf6e:	d1e9      	bne.n	800cf44 <two_way_long_needle+0x1b4>
 800cf70:	3401      	adds	r4, #1
 800cf72:	429c      	cmp	r4, r3
 800cf74:	f200 8095 	bhi.w	800d0a2 <two_way_long_needle+0x312>
 800cf78:	9c07      	ldr	r4, [sp, #28]
 800cf7a:	9a02      	ldr	r2, [sp, #8]
 800cf7c:	44a2      	add	sl, r4
 800cf7e:	1b14      	subs	r4, r2, r4
 800cf80:	e76a      	b.n	800ce58 <two_way_long_needle+0xc8>
 800cf82:	f8dd b014 	ldr.w	fp, [sp, #20]
 800cf86:	44da      	add	sl, fp
 800cf88:	e764      	b.n	800ce54 <two_way_long_needle+0xc4>
 800cf8a:	2000      	movs	r0, #0
 800cf8c:	b009      	add	sp, #36	; 0x24
 800cf8e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 800cf92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf96:	f8dd b004 	ldr.w	fp, [sp, #4]
 800cf9a:	9a01      	ldr	r2, [sp, #4]
 800cf9c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cfa0:	ebcb 0005 	rsb	r0, fp, r5
 800cfa4:	4558      	cmp	r0, fp
 800cfa6:	bf38      	it	cc
 800cfa8:	4658      	movcc	r0, fp
 800cfaa:	1c43      	adds	r3, r0, #1
 800cfac:	9801      	ldr	r0, [sp, #4]
 800cfae:	9307      	str	r3, [sp, #28]
 800cfb0:	18b1      	adds	r1, r6, r2
 800cfb2:	f1c0 0301 	rsb	r3, r0, #1
 800cfb6:	f105 3bff 	add.w	fp, r5, #4294967295
 800cfba:	9302      	str	r3, [sp, #8]
 800cfbc:	9501      	str	r5, [sp, #4]
 800cfbe:	f04f 0a00 	mov.w	sl, #0
 800cfc2:	f102 39ff 	add.w	r9, r2, #4294967295
 800cfc6:	4623      	mov	r3, r4
 800cfc8:	460d      	mov	r5, r1
 800cfca:	9c01      	ldr	r4, [sp, #4]
 800cfcc:	4454      	add	r4, sl
 800cfce:	18f8      	adds	r0, r7, r3
 800cfd0:	2100      	movs	r1, #0
 800cfd2:	1ae2      	subs	r2, r4, r3
 800cfd4:	f003 fb52 	bl	801067c <memchr>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	d1d6      	bne.n	800cf8a <two_way_long_needle+0x1fa>
 800cfdc:	2c00      	cmp	r4, #0
 800cfde:	d0d4      	beq.n	800cf8a <two_way_long_needle+0x1fa>
 800cfe0:	193a      	adds	r2, r7, r4
 800cfe2:	a908      	add	r1, sp, #32
 800cfe4:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 800cfe8:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800cfec:	2800      	cmp	r0, #0
 800cfee:	d14f      	bne.n	800d090 <two_way_long_needle+0x300>
 800cff0:	45d8      	cmp	r8, fp
 800cff2:	eb07 000a 	add.w	r0, r7, sl
 800cff6:	d22a      	bcs.n	800d04e <two_way_long_needle+0x2be>
 800cff8:	f810 3008 	ldrb.w	r3, [r0, r8]
 800cffc:	782a      	ldrb	r2, [r5, #0]
 800cffe:	429a      	cmp	r2, r3
 800d000:	bf18      	it	ne
 800d002:	4643      	movne	r3, r8
 800d004:	d147      	bne.n	800d096 <two_way_long_needle+0x306>
 800d006:	ea6f 0308 	mvn.w	r3, r8
 800d00a:	eb03 010b 	add.w	r1, r3, fp
 800d00e:	07c9      	lsls	r1, r1, #31
 800d010:	462a      	mov	r2, r5
 800d012:	4643      	mov	r3, r8
 800d014:	d518      	bpl.n	800d048 <two_way_long_needle+0x2b8>
 800d016:	f108 0301 	add.w	r3, r8, #1
 800d01a:	455b      	cmp	r3, fp
 800d01c:	d217      	bcs.n	800d04e <two_way_long_needle+0x2be>
 800d01e:	462a      	mov	r2, r5
 800d020:	f810 e003 	ldrb.w	lr, [r0, r3]
 800d024:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800d028:	458e      	cmp	lr, r1
 800d02a:	d00d      	beq.n	800d048 <two_way_long_needle+0x2b8>
 800d02c:	e033      	b.n	800d096 <two_way_long_needle+0x306>
 800d02e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800d032:	f810 c003 	ldrb.w	ip, [r0, r3]
 800d036:	458c      	cmp	ip, r1
 800d038:	d12d      	bne.n	800d096 <two_way_long_needle+0x306>
 800d03a:	3301      	adds	r3, #1
 800d03c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800d040:	f810 e003 	ldrb.w	lr, [r0, r3]
 800d044:	458e      	cmp	lr, r1
 800d046:	d126      	bne.n	800d096 <two_way_long_needle+0x306>
 800d048:	3301      	adds	r3, #1
 800d04a:	455b      	cmp	r3, fp
 800d04c:	d3ef      	bcc.n	800d02e <two_way_long_needle+0x29e>
 800d04e:	f1b9 3fff 	cmp.w	r9, #4294967295
 800d052:	464b      	mov	r3, r9
 800d054:	d09a      	beq.n	800cf8c <two_way_long_needle+0x1fc>
 800d056:	f816 1009 	ldrb.w	r1, [r6, r9]
 800d05a:	f810 2009 	ldrb.w	r2, [r0, r9]
 800d05e:	4291      	cmp	r1, r2
 800d060:	d115      	bne.n	800d08e <two_way_long_needle+0x2fe>
 800d062:	f019 0f01 	tst.w	r9, #1
 800d066:	d00a      	beq.n	800d07e <two_way_long_needle+0x2ee>
 800d068:	f109 33ff 	add.w	r3, r9, #4294967295
 800d06c:	5cf1      	ldrb	r1, [r6, r3]
 800d06e:	5cc2      	ldrb	r2, [r0, r3]
 800d070:	4291      	cmp	r1, r2
 800d072:	d004      	beq.n	800d07e <two_way_long_needle+0x2ee>
 800d074:	e00b      	b.n	800d08e <two_way_long_needle+0x2fe>
 800d076:	5cf1      	ldrb	r1, [r6, r3]
 800d078:	5cc2      	ldrb	r2, [r0, r3]
 800d07a:	4291      	cmp	r1, r2
 800d07c:	d107      	bne.n	800d08e <two_way_long_needle+0x2fe>
 800d07e:	1e5a      	subs	r2, r3, #1
 800d080:	2b00      	cmp	r3, #0
 800d082:	d083      	beq.n	800cf8c <two_way_long_needle+0x1fc>
 800d084:	5cb1      	ldrb	r1, [r6, r2]
 800d086:	5c82      	ldrb	r2, [r0, r2]
 800d088:	3b02      	subs	r3, #2
 800d08a:	4291      	cmp	r1, r2
 800d08c:	d0f3      	beq.n	800d076 <two_way_long_needle+0x2e6>
 800d08e:	9807      	ldr	r0, [sp, #28]
 800d090:	4482      	add	sl, r0
 800d092:	4623      	mov	r3, r4
 800d094:	e799      	b.n	800cfca <two_way_long_needle+0x23a>
 800d096:	9a02      	ldr	r2, [sp, #8]
 800d098:	4492      	add	sl, r2
 800d09a:	449a      	add	sl, r3
 800d09c:	e7f9      	b.n	800d092 <two_way_long_needle+0x302>
 800d09e:	9b01      	ldr	r3, [sp, #4]
 800d0a0:	e766      	b.n	800cf70 <two_way_long_needle+0x1e0>
 800d0a2:	eb07 000a 	add.w	r0, r7, sl
 800d0a6:	e771      	b.n	800cf8c <two_way_long_needle+0x1fc>

0800d0a8 <strstr>:
 800d0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ac:	7803      	ldrb	r3, [r0, #0]
 800d0ae:	b089      	sub	sp, #36	; 0x24
 800d0b0:	4605      	mov	r5, r0
 800d0b2:	460f      	mov	r7, r1
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f000 8167 	beq.w	800d388 <strstr+0x2e0>
 800d0ba:	780a      	ldrb	r2, [r1, #0]
 800d0bc:	b19a      	cbz	r2, 800d0e6 <strstr+0x3e>
 800d0be:	4684      	mov	ip, r0
 800d0c0:	3101      	adds	r1, #1
 800d0c2:	2401      	movs	r4, #1
 800d0c4:	e002      	b.n	800d0cc <strstr+0x24>
 800d0c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d0ca:	b15a      	cbz	r2, 800d0e4 <strstr+0x3c>
 800d0cc:	4293      	cmp	r3, r2
 800d0ce:	bf14      	ite	ne
 800d0d0:	2400      	movne	r4, #0
 800d0d2:	f004 0401 	andeq.w	r4, r4, #1
 800d0d6:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800d0da:	460e      	mov	r6, r1
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d1f2      	bne.n	800d0c6 <strstr+0x1e>
 800d0e0:	7830      	ldrb	r0, [r6, #0]
 800d0e2:	b920      	cbnz	r0, 800d0ee <strstr+0x46>
 800d0e4:	b12c      	cbz	r4, 800d0f2 <strstr+0x4a>
 800d0e6:	4628      	mov	r0, r5
 800d0e8:	b009      	add	sp, #36	; 0x24
 800d0ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ee:	2500      	movs	r5, #0
 800d0f0:	e7f9      	b.n	800d0e6 <strstr+0x3e>
 800d0f2:	1c68      	adds	r0, r5, #1
 800d0f4:	7839      	ldrb	r1, [r7, #0]
 800d0f6:	f7ff fc51 	bl	800c99c <strchr>
 800d0fa:	1bf6      	subs	r6, r6, r7
 800d0fc:	4680      	mov	r8, r0
 800d0fe:	2800      	cmp	r0, #0
 800d100:	d0f5      	beq.n	800d0ee <strstr+0x46>
 800d102:	2e01      	cmp	r6, #1
 800d104:	f000 80be 	beq.w	800d284 <strstr+0x1dc>
 800d108:	19ad      	adds	r5, r5, r6
 800d10a:	42a8      	cmp	r0, r5
 800d10c:	bf94      	ite	ls
 800d10e:	ebc0 0405 	rsbls	r4, r0, r5
 800d112:	2401      	movhi	r4, #1
 800d114:	2e1f      	cmp	r6, #31
 800d116:	d906      	bls.n	800d126 <strstr+0x7e>
 800d118:	4621      	mov	r1, r4
 800d11a:	463a      	mov	r2, r7
 800d11c:	4633      	mov	r3, r6
 800d11e:	f7ff fe37 	bl	800cd90 <two_way_long_needle>
 800d122:	4605      	mov	r5, r0
 800d124:	e7df      	b.n	800d0e6 <strstr+0x3e>
 800d126:	4631      	mov	r1, r6
 800d128:	aa07      	add	r2, sp, #28
 800d12a:	4638      	mov	r0, r7
 800d12c:	f7ff fdd2 	bl	800ccd4 <critical_factorization>
 800d130:	9907      	ldr	r1, [sp, #28]
 800d132:	4681      	mov	r9, r0
 800d134:	1879      	adds	r1, r7, r1
 800d136:	4638      	mov	r0, r7
 800d138:	464a      	mov	r2, r9
 800d13a:	f003 fb3f 	bl	80107bc <memcmp>
 800d13e:	2800      	cmp	r0, #0
 800d140:	f040 80a2 	bne.w	800d288 <strstr+0x1e0>
 800d144:	f109 3bff 	add.w	fp, r9, #4294967295
 800d148:	eb07 0e0b 	add.w	lr, r7, fp
 800d14c:	f8cd b008 	str.w	fp, [sp, #8]
 800d150:	f1c9 0b01 	rsb	fp, r9, #1
 800d154:	f8cd 9010 	str.w	r9, [sp, #16]
 800d158:	4605      	mov	r5, r0
 800d15a:	f8cd e00c 	str.w	lr, [sp, #12]
 800d15e:	f8cd b014 	str.w	fp, [sp, #20]
 800d162:	4622      	mov	r2, r4
 800d164:	4681      	mov	r9, r0
 800d166:	19ac      	adds	r4, r5, r6
 800d168:	eb08 0002 	add.w	r0, r8, r2
 800d16c:	2100      	movs	r1, #0
 800d16e:	1aa2      	subs	r2, r4, r2
 800d170:	f003 fa84 	bl	801067c <memchr>
 800d174:	2800      	cmp	r0, #0
 800d176:	d1ba      	bne.n	800d0ee <strstr+0x46>
 800d178:	2c00      	cmp	r4, #0
 800d17a:	d0b8      	beq.n	800d0ee <strstr+0x46>
 800d17c:	9b04      	ldr	r3, [sp, #16]
 800d17e:	4599      	cmp	r9, r3
 800d180:	bf28      	it	cs
 800d182:	464b      	movcs	r3, r9
 800d184:	429e      	cmp	r6, r3
 800d186:	d92b      	bls.n	800d1e0 <strstr+0x138>
 800d188:	eb08 0003 	add.w	r0, r8, r3
 800d18c:	5cf9      	ldrb	r1, [r7, r3]
 800d18e:	5d42      	ldrb	r2, [r0, r5]
 800d190:	4291      	cmp	r1, r2
 800d192:	eb07 0003 	add.w	r0, r7, r3
 800d196:	d16e      	bne.n	800d276 <strstr+0x1ce>
 800d198:	ea6f 0c03 	mvn.w	ip, r3
 800d19c:	eb0c 0e06 	add.w	lr, ip, r6
 800d1a0:	f01e 0f01 	tst.w	lr, #1
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	eb08 0105 	add.w	r1, r8, r5
 800d1aa:	d016      	beq.n	800d1da <strstr+0x132>
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	429e      	cmp	r6, r3
 800d1b0:	d916      	bls.n	800d1e0 <strstr+0x138>
 800d1b2:	7840      	ldrb	r0, [r0, #1]
 800d1b4:	f811 c003 	ldrb.w	ip, [r1, r3]
 800d1b8:	3201      	adds	r2, #1
 800d1ba:	4584      	cmp	ip, r0
 800d1bc:	d00d      	beq.n	800d1da <strstr+0x132>
 800d1be:	e05a      	b.n	800d276 <strstr+0x1ce>
 800d1c0:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800d1c4:	f811 e003 	ldrb.w	lr, [r1, r3]
 800d1c8:	4586      	cmp	lr, r0
 800d1ca:	d154      	bne.n	800d276 <strstr+0x1ce>
 800d1cc:	3301      	adds	r3, #1
 800d1ce:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 800d1d2:	f811 c003 	ldrb.w	ip, [r1, r3]
 800d1d6:	4584      	cmp	ip, r0
 800d1d8:	d14d      	bne.n	800d276 <strstr+0x1ce>
 800d1da:	3301      	adds	r3, #1
 800d1dc:	429e      	cmp	r6, r3
 800d1de:	d8ef      	bhi.n	800d1c0 <strstr+0x118>
 800d1e0:	9b04      	ldr	r3, [sp, #16]
 800d1e2:	9a02      	ldr	r2, [sp, #8]
 800d1e4:	454b      	cmp	r3, r9
 800d1e6:	f240 80d2 	bls.w	800d38e <strstr+0x2e6>
 800d1ea:	eb08 0e05 	add.w	lr, r8, r5
 800d1ee:	5cb9      	ldrb	r1, [r7, r2]
 800d1f0:	f81e 0002 	ldrb.w	r0, [lr, r2]
 800d1f4:	4281      	cmp	r1, r0
 800d1f6:	f040 80ca 	bne.w	800d38e <strstr+0x2e6>
 800d1fa:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d1fe:	eb07 0a09 	add.w	sl, r7, r9
 800d202:	ebca 010b 	rsb	r1, sl, fp
 800d206:	07c9      	lsls	r1, r1, #31
 800d208:	465b      	mov	r3, fp
 800d20a:	d524      	bpl.n	800d256 <strstr+0x1ae>
 800d20c:	9b03      	ldr	r3, [sp, #12]
 800d20e:	f8dd b008 	ldr.w	fp, [sp, #8]
 800d212:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 800d216:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800d21a:	9001      	str	r0, [sp, #4]
 800d21c:	f10b 31ff 	add.w	r1, fp, #4294967295
 800d220:	f8dd b004 	ldr.w	fp, [sp, #4]
 800d224:	f81e 0001 	ldrb.w	r0, [lr, r1]
 800d228:	4583      	cmp	fp, r0
 800d22a:	f10c 33ff 	add.w	r3, ip, #4294967295
 800d22e:	d117      	bne.n	800d260 <strstr+0x1b8>
 800d230:	460a      	mov	r2, r1
 800d232:	e010      	b.n	800d256 <strstr+0x1ae>
 800d234:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 800d238:	f81e 3000 	ldrb.w	r3, [lr, r0]
 800d23c:	459b      	cmp	fp, r3
 800d23e:	f101 33ff 	add.w	r3, r1, #4294967295
 800d242:	d10d      	bne.n	800d260 <strstr+0x1b8>
 800d244:	4602      	mov	r2, r0
 800d246:	3801      	subs	r0, #1
 800d248:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800d24c:	f81e 1000 	ldrb.w	r1, [lr, r0]
 800d250:	458b      	cmp	fp, r1
 800d252:	d105      	bne.n	800d260 <strstr+0x1b8>
 800d254:	4602      	mov	r2, r0
 800d256:	1e50      	subs	r0, r2, #1
 800d258:	4553      	cmp	r3, sl
 800d25a:	f103 31ff 	add.w	r1, r3, #4294967295
 800d25e:	d1e9      	bne.n	800d234 <strstr+0x18c>
 800d260:	f109 0901 	add.w	r9, r9, #1
 800d264:	4591      	cmp	r9, r2
 800d266:	f200 8094 	bhi.w	800d392 <strstr+0x2ea>
 800d26a:	9a07      	ldr	r2, [sp, #28]
 800d26c:	18ad      	adds	r5, r5, r2
 800d26e:	ebc2 0906 	rsb	r9, r2, r6
 800d272:	4622      	mov	r2, r4
 800d274:	e777      	b.n	800d166 <strstr+0xbe>
 800d276:	f8dd b014 	ldr.w	fp, [sp, #20]
 800d27a:	445d      	add	r5, fp
 800d27c:	18ed      	adds	r5, r5, r3
 800d27e:	f04f 0900 	mov.w	r9, #0
 800d282:	e7f6      	b.n	800d272 <strstr+0x1ca>
 800d284:	4605      	mov	r5, r0
 800d286:	e72e      	b.n	800d0e6 <strstr+0x3e>
 800d288:	ebc9 0306 	rsb	r3, r9, r6
 800d28c:	454b      	cmp	r3, r9
 800d28e:	bf38      	it	cc
 800d290:	464b      	movcc	r3, r9
 800d292:	1c58      	adds	r0, r3, #1
 800d294:	f1c9 0b01 	rsb	fp, r9, #1
 800d298:	eb07 0e09 	add.w	lr, r7, r9
 800d29c:	eb08 0209 	add.w	r2, r8, r9
 800d2a0:	f109 35ff 	add.w	r5, r9, #4294967295
 800d2a4:	f8cd b00c 	str.w	fp, [sp, #12]
 800d2a8:	4623      	mov	r3, r4
 800d2aa:	9007      	str	r0, [sp, #28]
 800d2ac:	f04f 0a00 	mov.w	sl, #0
 800d2b0:	9202      	str	r2, [sp, #8]
 800d2b2:	4674      	mov	r4, lr
 800d2b4:	46ab      	mov	fp, r5
 800d2b6:	eb0a 0506 	add.w	r5, sl, r6
 800d2ba:	eb08 0003 	add.w	r0, r8, r3
 800d2be:	2100      	movs	r1, #0
 800d2c0:	1aea      	subs	r2, r5, r3
 800d2c2:	f003 f9db 	bl	801067c <memchr>
 800d2c6:	2800      	cmp	r0, #0
 800d2c8:	f47f af11 	bne.w	800d0ee <strstr+0x46>
 800d2cc:	2d00      	cmp	r5, #0
 800d2ce:	f43f af0e 	beq.w	800d0ee <strstr+0x46>
 800d2d2:	454e      	cmp	r6, r9
 800d2d4:	bf98      	it	ls
 800d2d6:	eb08 000a 	addls.w	r0, r8, sl
 800d2da:	d92a      	bls.n	800d332 <strstr+0x28a>
 800d2dc:	9b02      	ldr	r3, [sp, #8]
 800d2de:	7821      	ldrb	r1, [r4, #0]
 800d2e0:	f813 000a 	ldrb.w	r0, [r3, sl]
 800d2e4:	4281      	cmp	r1, r0
 800d2e6:	d14a      	bne.n	800d37e <strstr+0x2d6>
 800d2e8:	ea6f 0209 	mvn.w	r2, r9
 800d2ec:	1993      	adds	r3, r2, r6
 800d2ee:	07db      	lsls	r3, r3, #31
 800d2f0:	4621      	mov	r1, r4
 800d2f2:	464a      	mov	r2, r9
 800d2f4:	eb08 000a 	add.w	r0, r8, sl
 800d2f8:	d518      	bpl.n	800d32c <strstr+0x284>
 800d2fa:	f109 0201 	add.w	r2, r9, #1
 800d2fe:	4296      	cmp	r6, r2
 800d300:	d917      	bls.n	800d332 <strstr+0x28a>
 800d302:	4621      	mov	r1, r4
 800d304:	f810 c002 	ldrb.w	ip, [r0, r2]
 800d308:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d30c:	459c      	cmp	ip, r3
 800d30e:	d00d      	beq.n	800d32c <strstr+0x284>
 800d310:	e036      	b.n	800d380 <strstr+0x2d8>
 800d312:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d316:	f810 e002 	ldrb.w	lr, [r0, r2]
 800d31a:	459e      	cmp	lr, r3
 800d31c:	d130      	bne.n	800d380 <strstr+0x2d8>
 800d31e:	3201      	adds	r2, #1
 800d320:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d324:	f810 c002 	ldrb.w	ip, [r0, r2]
 800d328:	459c      	cmp	ip, r3
 800d32a:	d129      	bne.n	800d380 <strstr+0x2d8>
 800d32c:	3201      	adds	r2, #1
 800d32e:	4296      	cmp	r6, r2
 800d330:	d8ef      	bhi.n	800d312 <strstr+0x26a>
 800d332:	f1bb 3fff 	cmp.w	fp, #4294967295
 800d336:	465b      	mov	r3, fp
 800d338:	f43f aef3 	beq.w	800d122 <strstr+0x7a>
 800d33c:	f817 100b 	ldrb.w	r1, [r7, fp]
 800d340:	f810 200b 	ldrb.w	r2, [r0, fp]
 800d344:	4291      	cmp	r1, r2
 800d346:	d116      	bne.n	800d376 <strstr+0x2ce>
 800d348:	f01b 0f01 	tst.w	fp, #1
 800d34c:	d00a      	beq.n	800d364 <strstr+0x2bc>
 800d34e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d352:	5cf9      	ldrb	r1, [r7, r3]
 800d354:	5cc2      	ldrb	r2, [r0, r3]
 800d356:	4291      	cmp	r1, r2
 800d358:	d004      	beq.n	800d364 <strstr+0x2bc>
 800d35a:	e00c      	b.n	800d376 <strstr+0x2ce>
 800d35c:	5cf9      	ldrb	r1, [r7, r3]
 800d35e:	5cc2      	ldrb	r2, [r0, r3]
 800d360:	4291      	cmp	r1, r2
 800d362:	d108      	bne.n	800d376 <strstr+0x2ce>
 800d364:	1e5a      	subs	r2, r3, #1
 800d366:	2b00      	cmp	r3, #0
 800d368:	f43f aedb 	beq.w	800d122 <strstr+0x7a>
 800d36c:	5cb9      	ldrb	r1, [r7, r2]
 800d36e:	5c82      	ldrb	r2, [r0, r2]
 800d370:	3b02      	subs	r3, #2
 800d372:	4291      	cmp	r1, r2
 800d374:	d0f2      	beq.n	800d35c <strstr+0x2b4>
 800d376:	9807      	ldr	r0, [sp, #28]
 800d378:	4482      	add	sl, r0
 800d37a:	462b      	mov	r3, r5
 800d37c:	e79b      	b.n	800d2b6 <strstr+0x20e>
 800d37e:	464a      	mov	r2, r9
 800d380:	9803      	ldr	r0, [sp, #12]
 800d382:	4482      	add	sl, r0
 800d384:	4492      	add	sl, r2
 800d386:	e7f8      	b.n	800d37a <strstr+0x2d2>
 800d388:	460e      	mov	r6, r1
 800d38a:	2401      	movs	r4, #1
 800d38c:	e6a8      	b.n	800d0e0 <strstr+0x38>
 800d38e:	9a04      	ldr	r2, [sp, #16]
 800d390:	e766      	b.n	800d260 <strstr+0x1b8>
 800d392:	4445      	add	r5, r8
 800d394:	e6a7      	b.n	800d0e6 <strstr+0x3e>
 800d396:	bf00      	nop

0800d398 <_svfprintf_r>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	b0c3      	sub	sp, #268	; 0x10c
 800d39e:	4614      	mov	r4, r2
 800d3a0:	910a      	str	r1, [sp, #40]	; 0x28
 800d3a2:	9310      	str	r3, [sp, #64]	; 0x40
 800d3a4:	900c      	str	r0, [sp, #48]	; 0x30
 800d3a6:	f003 f951 	bl	801064c <_localeconv_r>
 800d3aa:	6800      	ldr	r0, [r0, #0]
 800d3ac:	9013      	str	r0, [sp, #76]	; 0x4c
 800d3ae:	f7ff fc61 	bl	800cc74 <strlen>
 800d3b2:	9015      	str	r0, [sp, #84]	; 0x54
 800d3b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d3b6:	8983      	ldrh	r3, [r0, #12]
 800d3b8:	f003 0180 	and.w	r1, r3, #128	; 0x80
 800d3bc:	b20a      	sxth	r2, r1
 800d3be:	2000      	movs	r0, #0
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800d3c6:	b122      	cbz	r2, 800d3d2 <_svfprintf_r+0x3a>
 800d3c8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d3ca:	6903      	ldr	r3, [r0, #16]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	f001 82c4 	beq.w	800e95a <_svfprintf_r+0x15c2>
 800d3d2:	2000      	movs	r0, #0
 800d3d4:	ab32      	add	r3, sp, #200	; 0xc8
 800d3d6:	f8df 94fc 	ldr.w	r9, [pc, #1276]	; 800d8d4 <_svfprintf_r+0x53c>
 800d3da:	9011      	str	r0, [sp, #68]	; 0x44
 800d3dc:	9307      	str	r3, [sp, #28]
 800d3de:	9325      	str	r3, [sp, #148]	; 0x94
 800d3e0:	9027      	str	r0, [sp, #156]	; 0x9c
 800d3e2:	9026      	str	r0, [sp, #152]	; 0x98
 800d3e4:	46a2      	mov	sl, r4
 800d3e6:	9018      	str	r0, [sp, #96]	; 0x60
 800d3e8:	9019      	str	r0, [sp, #100]	; 0x64
 800d3ea:	900f      	str	r0, [sp, #60]	; 0x3c
 800d3ec:	461e      	mov	r6, r3
 800d3ee:	f89a 4000 	ldrb.w	r4, [sl]
 800d3f2:	2c00      	cmp	r4, #0
 800d3f4:	f000 819c 	beq.w	800d730 <_svfprintf_r+0x398>
 800d3f8:	2c25      	cmp	r4, #37	; 0x25
 800d3fa:	f000 8199 	beq.w	800d730 <_svfprintf_r+0x398>
 800d3fe:	f10a 0501 	add.w	r5, sl, #1
 800d402:	e001      	b.n	800d408 <_svfprintf_r+0x70>
 800d404:	2925      	cmp	r1, #37	; 0x25
 800d406:	d004      	beq.n	800d412 <_svfprintf_r+0x7a>
 800d408:	462c      	mov	r4, r5
 800d40a:	3501      	adds	r5, #1
 800d40c:	7821      	ldrb	r1, [r4, #0]
 800d40e:	2900      	cmp	r1, #0
 800d410:	d1f8      	bne.n	800d404 <_svfprintf_r+0x6c>
 800d412:	ebca 0504 	rsb	r5, sl, r4
 800d416:	b17d      	cbz	r5, 800d438 <_svfprintf_r+0xa0>
 800d418:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d41a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800d41c:	f8c6 a000 	str.w	sl, [r6]
 800d420:	1c59      	adds	r1, r3, #1
 800d422:	1950      	adds	r0, r2, r5
 800d424:	2907      	cmp	r1, #7
 800d426:	6075      	str	r5, [r6, #4]
 800d428:	9027      	str	r0, [sp, #156]	; 0x9c
 800d42a:	9126      	str	r1, [sp, #152]	; 0x98
 800d42c:	f300 8164 	bgt.w	800d6f8 <_svfprintf_r+0x360>
 800d430:	3608      	adds	r6, #8
 800d432:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d434:	1950      	adds	r0, r2, r5
 800d436:	900f      	str	r0, [sp, #60]	; 0x3c
 800d438:	7823      	ldrb	r3, [r4, #0]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	f000 8164 	beq.w	800d708 <_svfprintf_r+0x370>
 800d440:	2200      	movs	r2, #0
 800d442:	f04f 31ff 	mov.w	r1, #4294967295
 800d446:	f894 8001 	ldrb.w	r8, [r4, #1]
 800d44a:	9109      	str	r1, [sp, #36]	; 0x24
 800d44c:	920d      	str	r2, [sp, #52]	; 0x34
 800d44e:	f104 0a01 	add.w	sl, r4, #1
 800d452:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800d456:	9208      	str	r2, [sp, #32]
 800d458:	2020      	movs	r0, #32
 800d45a:	212b      	movs	r1, #43	; 0x2b
 800d45c:	f10a 0a01 	add.w	sl, sl, #1
 800d460:	f1a8 0320 	sub.w	r3, r8, #32
 800d464:	2b58      	cmp	r3, #88	; 0x58
 800d466:	f200 82b9 	bhi.w	800d9dc <_svfprintf_r+0x644>
 800d46a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d46e:	01fb      	.short	0x01fb
 800d470:	02b702b7 	.word	0x02b702b7
 800d474:	02b70205 	.word	0x02b70205
 800d478:	02b702b7 	.word	0x02b702b7
 800d47c:	02b702b7 	.word	0x02b702b7
 800d480:	01b202b7 	.word	0x01b202b7
 800d484:	02b7024e 	.word	0x02b7024e
 800d488:	020c013e 	.word	0x020c013e
 800d48c:	02c502b7 	.word	0x02c502b7
 800d490:	02cc02cc 	.word	0x02cc02cc
 800d494:	02cc02cc 	.word	0x02cc02cc
 800d498:	02cc02cc 	.word	0x02cc02cc
 800d49c:	02cc02cc 	.word	0x02cc02cc
 800d4a0:	02b702cc 	.word	0x02b702cc
 800d4a4:	02b702b7 	.word	0x02b702b7
 800d4a8:	02b702b7 	.word	0x02b702b7
 800d4ac:	02b702b7 	.word	0x02b702b7
 800d4b0:	02b702b7 	.word	0x02b702b7
 800d4b4:	008402b7 	.word	0x008402b7
 800d4b8:	02b70180 	.word	0x02b70180
 800d4bc:	02b70180 	.word	0x02b70180
 800d4c0:	02b702b7 	.word	0x02b702b7
 800d4c4:	024702b7 	.word	0x024702b7
 800d4c8:	02b702b7 	.word	0x02b702b7
 800d4cc:	02b7006d 	.word	0x02b7006d
 800d4d0:	02b702b7 	.word	0x02b702b7
 800d4d4:	02b702b7 	.word	0x02b702b7
 800d4d8:	02b70059 	.word	0x02b70059
 800d4dc:	01dd02b7 	.word	0x01dd02b7
 800d4e0:	02b702b7 	.word	0x02b702b7
 800d4e4:	02b702b7 	.word	0x02b702b7
 800d4e8:	02b702b7 	.word	0x02b702b7
 800d4ec:	02b702b7 	.word	0x02b702b7
 800d4f0:	02b702b7 	.word	0x02b702b7
 800d4f4:	00880235 	.word	0x00880235
 800d4f8:	01800180 	.word	0x01800180
 800d4fc:	02870180 	.word	0x02870180
 800d500:	02b70088 	.word	0x02b70088
 800d504:	02ab02b7 	.word	0x02ab02b7
 800d508:	025302b7 	.word	0x025302b7
 800d50c:	028e0071 	.word	0x028e0071
 800d510:	02b702a4 	.word	0x02b702a4
 800d514:	02b70261 	.word	0x02b70261
 800d518:	02b7005d 	.word	0x02b7005d
 800d51c:	01bd02b7 	.word	0x01bd02b7
 800d520:	9d08      	ldr	r5, [sp, #32]
 800d522:	f045 0410 	orr.w	r4, r5, #16
 800d526:	9408      	str	r4, [sp, #32]
 800d528:	9b08      	ldr	r3, [sp, #32]
 800d52a:	069d      	lsls	r5, r3, #26
 800d52c:	f100 818f 	bmi.w	800d84e <_svfprintf_r+0x4b6>
 800d530:	9908      	ldr	r1, [sp, #32]
 800d532:	06cc      	lsls	r4, r1, #27
 800d534:	f141 8092 	bpl.w	800e65c <_svfprintf_r+0x12c4>
 800d538:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d53a:	6815      	ldr	r5, [r2, #0]
 800d53c:	1d17      	adds	r7, r2, #4
 800d53e:	462c      	mov	r4, r5
 800d540:	9710      	str	r7, [sp, #64]	; 0x40
 800d542:	2500      	movs	r5, #0
 800d544:	2301      	movs	r3, #1
 800d546:	e012      	b.n	800d56e <_svfprintf_r+0x1d6>
 800d548:	9a08      	ldr	r2, [sp, #32]
 800d54a:	f042 0510 	orr.w	r5, r2, #16
 800d54e:	9508      	str	r5, [sp, #32]
 800d550:	9f08      	ldr	r7, [sp, #32]
 800d552:	f017 0320 	ands.w	r3, r7, #32
 800d556:	f040 80ff 	bne.w	800d758 <_svfprintf_r+0x3c0>
 800d55a:	9c08      	ldr	r4, [sp, #32]
 800d55c:	f014 0010 	ands.w	r0, r4, #16
 800d560:	f001 806e 	beq.w	800e640 <_svfprintf_r+0x12a8>
 800d564:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800d566:	1d3a      	adds	r2, r7, #4
 800d568:	683c      	ldr	r4, [r7, #0]
 800d56a:	9210      	str	r2, [sp, #64]	; 0x40
 800d56c:	2500      	movs	r5, #0
 800d56e:	2700      	movs	r7, #0
 800d570:	f88d 7073 	strb.w	r7, [sp, #115]	; 0x73
 800d574:	e017      	b.n	800d5a6 <_svfprintf_r+0x20e>
 800d576:	9d08      	ldr	r5, [sp, #32]
 800d578:	f045 0310 	orr.w	r3, r5, #16
 800d57c:	9308      	str	r3, [sp, #32]
 800d57e:	9f08      	ldr	r7, [sp, #32]
 800d580:	06bf      	lsls	r7, r7, #26
 800d582:	f140 80d7 	bpl.w	800d734 <_svfprintf_r+0x39c>
 800d586:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d588:	1deb      	adds	r3, r5, #7
 800d58a:	f023 0007 	bic.w	r0, r3, #7
 800d58e:	e9d0 2300 	ldrd	r2, r3, [r0]
 800d592:	3008      	adds	r0, #8
 800d594:	9010      	str	r0, [sp, #64]	; 0x40
 800d596:	4614      	mov	r4, r2
 800d598:	461d      	mov	r5, r3
 800d59a:	2a00      	cmp	r2, #0
 800d59c:	f173 0000 	sbcs.w	r0, r3, #0
 800d5a0:	f2c0 8733 	blt.w	800e40a <_svfprintf_r+0x1072>
 800d5a4:	2301      	movs	r3, #1
 800d5a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d5a8:	2900      	cmp	r1, #0
 800d5aa:	db03      	blt.n	800d5b4 <_svfprintf_r+0x21c>
 800d5ac:	9f08      	ldr	r7, [sp, #32]
 800d5ae:	f027 0080 	bic.w	r0, r7, #128	; 0x80
 800d5b2:	9008      	str	r0, [sp, #32]
 800d5b4:	ea54 0205 	orrs.w	r2, r4, r5
 800d5b8:	f040 83f1 	bne.w	800dd9e <_svfprintf_r+0xa06>
 800d5bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5be:	2a00      	cmp	r2, #0
 800d5c0:	f040 83ed 	bne.w	800dd9e <_svfprintf_r+0xa06>
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	f040 8657 	bne.w	800e278 <_svfprintf_r+0xee0>
 800d5ca:	9b08      	ldr	r3, [sp, #32]
 800d5cc:	07d9      	lsls	r1, r3, #31
 800d5ce:	f141 800c 	bpl.w	800e5ea <_svfprintf_r+0x1252>
 800d5d2:	af42      	add	r7, sp, #264	; 0x108
 800d5d4:	2030      	movs	r0, #48	; 0x30
 800d5d6:	f807 0d41 	strb.w	r0, [r7, #-65]!
 800d5da:	9a07      	ldr	r2, [sp, #28]
 800d5dc:	1bd4      	subs	r4, r2, r7
 800d5de:	940e      	str	r4, [sp, #56]	; 0x38
 800d5e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d5e2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800d5e4:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800d5e8:	9412      	str	r4, [sp, #72]	; 0x48
 800d5ea:	42a0      	cmp	r0, r4
 800d5ec:	bfb8      	it	lt
 800d5ee:	4620      	movlt	r0, r4
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800d5f4:	9214      	str	r2, [sp, #80]	; 0x50
 800d5f6:	b113      	cbz	r3, 800d5fe <_svfprintf_r+0x266>
 800d5f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5fa:	1c59      	adds	r1, r3, #1
 800d5fc:	910b      	str	r1, [sp, #44]	; 0x2c
 800d5fe:	9b08      	ldr	r3, [sp, #32]
 800d600:	f013 0002 	ands.w	r0, r3, #2
 800d604:	9009      	str	r0, [sp, #36]	; 0x24
 800d606:	d002      	beq.n	800d60e <_svfprintf_r+0x276>
 800d608:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d60a:	1c8c      	adds	r4, r1, #2
 800d60c:	940b      	str	r4, [sp, #44]	; 0x2c
 800d60e:	9a08      	ldr	r2, [sp, #32]
 800d610:	f012 0b84 	ands.w	fp, r2, #132	; 0x84
 800d614:	f040 8228 	bne.w	800da68 <_svfprintf_r+0x6d0>
 800d618:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d61a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d61c:	1aed      	subs	r5, r5, r3
 800d61e:	2d00      	cmp	r5, #0
 800d620:	f340 8222 	ble.w	800da68 <_svfprintf_r+0x6d0>
 800d624:	2d10      	cmp	r5, #16
 800d626:	f341 8206 	ble.w	800ea36 <_svfprintf_r+0x169e>
 800d62a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800d62c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d62e:	49a4      	ldr	r1, [pc, #656]	; (800d8c0 <_svfprintf_r+0x528>)
 800d630:	2410      	movs	r4, #16
 800d632:	6031      	str	r1, [r6, #0]
 800d634:	911a      	str	r1, [sp, #104]	; 0x68
 800d636:	1911      	adds	r1, r2, r4
 800d638:	1c5a      	adds	r2, r3, #1
 800d63a:	f1a5 0e11 	sub.w	lr, r5, #17
 800d63e:	2a07      	cmp	r2, #7
 800d640:	6074      	str	r4, [r6, #4]
 800d642:	f3ce 1300 	ubfx	r3, lr, #4, #1
 800d646:	9127      	str	r1, [sp, #156]	; 0x9c
 800d648:	9226      	str	r2, [sp, #152]	; 0x98
 800d64a:	f300 8570 	bgt.w	800e12e <_svfprintf_r+0xd96>
 800d64e:	3608      	adds	r6, #8
 800d650:	3d10      	subs	r5, #16
 800d652:	2d10      	cmp	r5, #16
 800d654:	f340 81fc 	ble.w	800da50 <_svfprintf_r+0x6b8>
 800d658:	b18b      	cbz	r3, 800d67e <_svfprintf_r+0x2e6>
 800d65a:	3201      	adds	r2, #1
 800d65c:	f243 73fc 	movw	r3, #14332	; 0x37fc
 800d660:	3110      	adds	r1, #16
 800d662:	f6c0 0301 	movt	r3, #2049	; 0x801
 800d666:	2a07      	cmp	r2, #7
 800d668:	e886 0018 	stmia.w	r6, {r3, r4}
 800d66c:	9127      	str	r1, [sp, #156]	; 0x9c
 800d66e:	9226      	str	r2, [sp, #152]	; 0x98
 800d670:	f300 856c 	bgt.w	800e14c <_svfprintf_r+0xdb4>
 800d674:	3608      	adds	r6, #8
 800d676:	3d10      	subs	r5, #16
 800d678:	2d10      	cmp	r5, #16
 800d67a:	f340 81e9 	ble.w	800da50 <_svfprintf_r+0x6b8>
 800d67e:	4633      	mov	r3, r6
 800d680:	f8cd b06c 	str.w	fp, [sp, #108]	; 0x6c
 800d684:	462e      	mov	r6, r5
 800d686:	46bb      	mov	fp, r7
 800d688:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800d68a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800d68c:	e013      	b.n	800d6b6 <_svfprintf_r+0x31e>
 800d68e:	3308      	adds	r3, #8
 800d690:	3201      	adds	r2, #1
 800d692:	f243 70fc 	movw	r0, #14332	; 0x37fc
 800d696:	3110      	adds	r1, #16
 800d698:	f6c0 0001 	movt	r0, #2049	; 0x801
 800d69c:	3e10      	subs	r6, #16
 800d69e:	2a07      	cmp	r2, #7
 800d6a0:	e883 0011 	stmia.w	r3, {r0, r4}
 800d6a4:	9127      	str	r1, [sp, #156]	; 0x9c
 800d6a6:	9226      	str	r2, [sp, #152]	; 0x98
 800d6a8:	f300 81be 	bgt.w	800da28 <_svfprintf_r+0x690>
 800d6ac:	3e10      	subs	r6, #16
 800d6ae:	3308      	adds	r3, #8
 800d6b0:	2e10      	cmp	r6, #16
 800d6b2:	f340 81c8 	ble.w	800da46 <_svfprintf_r+0x6ae>
 800d6b6:	3201      	adds	r2, #1
 800d6b8:	f243 70fc 	movw	r0, #14332	; 0x37fc
 800d6bc:	3110      	adds	r1, #16
 800d6be:	f6c0 0001 	movt	r0, #2049	; 0x801
 800d6c2:	2a07      	cmp	r2, #7
 800d6c4:	e883 0011 	stmia.w	r3, {r0, r4}
 800d6c8:	9127      	str	r1, [sp, #156]	; 0x9c
 800d6ca:	9226      	str	r2, [sp, #152]	; 0x98
 800d6cc:	dddf      	ble.n	800d68e <_svfprintf_r+0x2f6>
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	4629      	mov	r1, r5
 800d6d2:	aa25      	add	r2, sp, #148	; 0x94
 800d6d4:	f004 f872 	bl	80117bc <__ssprint_r>
 800d6d8:	b9e8      	cbnz	r0, 800d716 <_svfprintf_r+0x37e>
 800d6da:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800d6dc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d6de:	ab32      	add	r3, sp, #200	; 0xc8
 800d6e0:	e7d6      	b.n	800d690 <_svfprintf_r+0x2f8>
 800d6e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d6e4:	9310      	str	r3, [sp, #64]	; 0x40
 800d6e6:	4252      	negs	r2, r2
 800d6e8:	920d      	str	r2, [sp, #52]	; 0x34
 800d6ea:	9b08      	ldr	r3, [sp, #32]
 800d6ec:	f043 0204 	orr.w	r2, r3, #4
 800d6f0:	9208      	str	r2, [sp, #32]
 800d6f2:	f89a 8000 	ldrb.w	r8, [sl]
 800d6f6:	e6b1      	b.n	800d45c <_svfprintf_r+0xc4>
 800d6f8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d6fa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d6fc:	aa25      	add	r2, sp, #148	; 0x94
 800d6fe:	f004 f85d 	bl	80117bc <__ssprint_r>
 800d702:	b940      	cbnz	r0, 800d716 <_svfprintf_r+0x37e>
 800d704:	ae32      	add	r6, sp, #200	; 0xc8
 800d706:	e694      	b.n	800d432 <_svfprintf_r+0x9a>
 800d708:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d70a:	b123      	cbz	r3, 800d716 <_svfprintf_r+0x37e>
 800d70c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d70e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d710:	aa25      	add	r2, sp, #148	; 0x94
 800d712:	f004 f853 	bl	80117bc <__ssprint_r>
 800d716:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d718:	8981      	ldrh	r1, [r0, #12]
 800d71a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d71c:	f001 0240 	and.w	r2, r1, #64	; 0x40
 800d720:	b213      	sxth	r3, r2
 800d722:	2b00      	cmp	r3, #0
 800d724:	bf18      	it	ne
 800d726:	f04f 30ff 	movne.w	r0, #4294967295
 800d72a:	b043      	add	sp, #268	; 0x10c
 800d72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d730:	4654      	mov	r4, sl
 800d732:	e681      	b.n	800d438 <_svfprintf_r+0xa0>
 800d734:	9808      	ldr	r0, [sp, #32]
 800d736:	06c5      	lsls	r5, r0, #27
 800d738:	f100 865b 	bmi.w	800e3f2 <_svfprintf_r+0x105a>
 800d73c:	9908      	ldr	r1, [sp, #32]
 800d73e:	064c      	lsls	r4, r1, #25
 800d740:	f140 8657 	bpl.w	800e3f2 <_svfprintf_r+0x105a>
 800d744:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d746:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800d748:	f9b2 4000 	ldrsh.w	r4, [r2]
 800d74c:	1d38      	adds	r0, r7, #4
 800d74e:	17e5      	asrs	r5, r4, #31
 800d750:	4622      	mov	r2, r4
 800d752:	462b      	mov	r3, r5
 800d754:	9010      	str	r0, [sp, #64]	; 0x40
 800d756:	e720      	b.n	800d59a <_svfprintf_r+0x202>
 800d758:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d75a:	1ddd      	adds	r5, r3, #7
 800d75c:	f025 0107 	bic.w	r1, r5, #7
 800d760:	f101 0008 	add.w	r0, r1, #8
 800d764:	9010      	str	r0, [sp, #64]	; 0x40
 800d766:	e9d1 4500 	ldrd	r4, r5, [r1]
 800d76a:	2300      	movs	r3, #0
 800d76c:	e6ff      	b.n	800d56e <_svfprintf_r+0x1d6>
 800d76e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d770:	1de1      	adds	r1, r4, #7
 800d772:	f021 0007 	bic.w	r0, r1, #7
 800d776:	f100 0708 	add.w	r7, r0, #8
 800d77a:	9710      	str	r7, [sp, #64]	; 0x40
 800d77c:	6844      	ldr	r4, [r0, #4]
 800d77e:	f8d0 b000 	ldr.w	fp, [r0]
 800d782:	4621      	mov	r1, r4
 800d784:	4658      	mov	r0, fp
 800d786:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800d78a:	4621      	mov	r1, r4
 800d78c:	4658      	mov	r0, fp
 800d78e:	f7fd fec9 	bl	800b524 <__fpclassifyd>
 800d792:	2801      	cmp	r0, #1
 800d794:	4621      	mov	r1, r4
 800d796:	4658      	mov	r0, fp
 800d798:	f040 8738 	bne.w	800e60c <_svfprintf_r+0x1274>
 800d79c:	2200      	movs	r2, #0
 800d79e:	2300      	movs	r3, #0
 800d7a0:	f7fe fc4c 	bl	800c03c <__aeabi_dcmplt>
 800d7a4:	2800      	cmp	r0, #0
 800d7a6:	f041 8237 	bne.w	800ec18 <_svfprintf_r+0x1880>
 800d7aa:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800d7ae:	2700      	movs	r7, #0
 800d7b0:	9908      	ldr	r1, [sp, #32]
 800d7b2:	9712      	str	r7, [sp, #72]	; 0x48
 800d7b4:	2403      	movs	r4, #3
 800d7b6:	4843      	ldr	r0, [pc, #268]	; (800d8c4 <_svfprintf_r+0x52c>)
 800d7b8:	4f43      	ldr	r7, [pc, #268]	; (800d8c8 <_svfprintf_r+0x530>)
 800d7ba:	940b      	str	r4, [sp, #44]	; 0x2c
 800d7bc:	f021 0280 	bic.w	r2, r1, #128	; 0x80
 800d7c0:	940e      	str	r4, [sp, #56]	; 0x38
 800d7c2:	2400      	movs	r4, #0
 800d7c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d7c8:	bfd8      	it	le
 800d7ca:	4607      	movle	r7, r0
 800d7cc:	9208      	str	r2, [sp, #32]
 800d7ce:	9414      	str	r4, [sp, #80]	; 0x50
 800d7d0:	e711      	b.n	800d5f6 <_svfprintf_r+0x25e>
 800d7d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d7d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d7d6:	6812      	ldr	r2, [r2, #0]
 800d7d8:	3304      	adds	r3, #4
 800d7da:	2a00      	cmp	r2, #0
 800d7dc:	920d      	str	r2, [sp, #52]	; 0x34
 800d7de:	db80      	blt.n	800d6e2 <_svfprintf_r+0x34a>
 800d7e0:	f89a 8000 	ldrb.w	r8, [sl]
 800d7e4:	9310      	str	r3, [sp, #64]	; 0x40
 800d7e6:	e639      	b.n	800d45c <_svfprintf_r+0xc4>
 800d7e8:	4f38      	ldr	r7, [pc, #224]	; (800d8cc <_svfprintf_r+0x534>)
 800d7ea:	9718      	str	r7, [sp, #96]	; 0x60
 800d7ec:	9f08      	ldr	r7, [sp, #32]
 800d7ee:	06b9      	lsls	r1, r7, #26
 800d7f0:	d51f      	bpl.n	800d832 <_svfprintf_r+0x49a>
 800d7f2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d7f4:	1de0      	adds	r0, r4, #7
 800d7f6:	f020 0307 	bic.w	r3, r0, #7
 800d7fa:	e9d3 4500 	ldrd	r4, r5, [r3]
 800d7fe:	f103 0108 	add.w	r1, r3, #8
 800d802:	9110      	str	r1, [sp, #64]	; 0x40
 800d804:	9808      	ldr	r0, [sp, #32]
 800d806:	07c7      	lsls	r7, r0, #31
 800d808:	f140 8482 	bpl.w	800e110 <_svfprintf_r+0xd78>
 800d80c:	ea54 0205 	orrs.w	r2, r4, r5
 800d810:	f000 847e 	beq.w	800e110 <_svfprintf_r+0xd78>
 800d814:	2230      	movs	r2, #48	; 0x30
 800d816:	f040 0702 	orr.w	r7, r0, #2
 800d81a:	f88d 2074 	strb.w	r2, [sp, #116]	; 0x74
 800d81e:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 800d822:	9708      	str	r7, [sp, #32]
 800d824:	2302      	movs	r3, #2
 800d826:	e6a2      	b.n	800d56e <_svfprintf_r+0x1d6>
 800d828:	9f08      	ldr	r7, [sp, #32]
 800d82a:	4d29      	ldr	r5, [pc, #164]	; (800d8d0 <_svfprintf_r+0x538>)
 800d82c:	06b9      	lsls	r1, r7, #26
 800d82e:	9518      	str	r5, [sp, #96]	; 0x60
 800d830:	d4df      	bmi.n	800d7f2 <_svfprintf_r+0x45a>
 800d832:	9c08      	ldr	r4, [sp, #32]
 800d834:	06e2      	lsls	r2, r4, #27
 800d836:	f100 85f1 	bmi.w	800e41c <_svfprintf_r+0x1084>
 800d83a:	9808      	ldr	r0, [sp, #32]
 800d83c:	0643      	lsls	r3, r0, #25
 800d83e:	f140 85ed 	bpl.w	800e41c <_svfprintf_r+0x1084>
 800d842:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d844:	1d19      	adds	r1, r3, #4
 800d846:	881c      	ldrh	r4, [r3, #0]
 800d848:	9110      	str	r1, [sp, #64]	; 0x40
 800d84a:	2500      	movs	r5, #0
 800d84c:	e7da      	b.n	800d804 <_svfprintf_r+0x46c>
 800d84e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d850:	1de3      	adds	r3, r4, #7
 800d852:	f023 0107 	bic.w	r1, r3, #7
 800d856:	f101 0008 	add.w	r0, r1, #8
 800d85a:	9010      	str	r0, [sp, #64]	; 0x40
 800d85c:	e9d1 4500 	ldrd	r4, r5, [r1]
 800d860:	2301      	movs	r3, #1
 800d862:	e684      	b.n	800d56e <_svfprintf_r+0x1d6>
 800d864:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800d868:	2b00      	cmp	r3, #0
 800d86a:	f040 8703 	bne.w	800e674 <_svfprintf_r+0x12dc>
 800d86e:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800d872:	f89a 8000 	ldrb.w	r8, [sl]
 800d876:	e5f1      	b.n	800d45c <_svfprintf_r+0xc4>
 800d878:	9b08      	ldr	r3, [sp, #32]
 800d87a:	f043 0201 	orr.w	r2, r3, #1
 800d87e:	9208      	str	r2, [sp, #32]
 800d880:	f89a 8000 	ldrb.w	r8, [sl]
 800d884:	e5ea      	b.n	800d45c <_svfprintf_r+0xc4>
 800d886:	4654      	mov	r4, sl
 800d888:	f814 8b01 	ldrb.w	r8, [r4], #1
 800d88c:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
 800d890:	f001 82c9 	beq.w	800ee26 <_svfprintf_r+0x1a8e>
 800d894:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800d898:	2200      	movs	r2, #0
 800d89a:	2b09      	cmp	r3, #9
 800d89c:	f201 8206 	bhi.w	800ecac <_svfprintf_r+0x1914>
 800d8a0:	f814 8b01 	ldrb.w	r8, [r4], #1
 800d8a4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800d8a8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d8ac:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
 800d8b0:	2b09      	cmp	r3, #9
 800d8b2:	46a2      	mov	sl, r4
 800d8b4:	d9f4      	bls.n	800d8a0 <_svfprintf_r+0x508>
 800d8b6:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 800d8ba:	9209      	str	r2, [sp, #36]	; 0x24
 800d8bc:	e5d0      	b.n	800d460 <_svfprintf_r+0xc8>
 800d8be:	bf00      	nop
 800d8c0:	080137fc 	.word	0x080137fc
 800d8c4:	080137a8 	.word	0x080137a8
 800d8c8:	080137ac 	.word	0x080137ac
 800d8cc:	080137cc 	.word	0x080137cc
 800d8d0:	080137b8 	.word	0x080137b8
 800d8d4:	080137ec 	.word	0x080137ec
 800d8d8:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800d8da:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d8dc:	683c      	ldr	r4, [r7, #0]
 800d8de:	2301      	movs	r3, #1
 800d8e0:	2000      	movs	r0, #0
 800d8e2:	1d0a      	adds	r2, r1, #4
 800d8e4:	f88d 0073 	strb.w	r0, [sp, #115]	; 0x73
 800d8e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800d8ea:	9210      	str	r2, [sp, #64]	; 0x40
 800d8ec:	f88d 40a0 	strb.w	r4, [sp, #160]	; 0xa0
 800d8f0:	930e      	str	r3, [sp, #56]	; 0x38
 800d8f2:	af28      	add	r7, sp, #160	; 0xa0
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	9212      	str	r2, [sp, #72]	; 0x48
 800d8f8:	9214      	str	r2, [sp, #80]	; 0x50
 800d8fa:	e680      	b.n	800d5fe <_svfprintf_r+0x266>
 800d8fc:	9a08      	ldr	r2, [sp, #32]
 800d8fe:	f042 0308 	orr.w	r3, r2, #8
 800d902:	9308      	str	r3, [sp, #32]
 800d904:	f89a 8000 	ldrb.w	r8, [sl]
 800d908:	e5a8      	b.n	800d45c <_svfprintf_r+0xc4>
 800d90a:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800d90e:	f89a 8000 	ldrb.w	r8, [sl]
 800d912:	e5a3      	b.n	800d45c <_svfprintf_r+0xc4>
 800d914:	9c08      	ldr	r4, [sp, #32]
 800d916:	06a1      	lsls	r1, r4, #26
 800d918:	f140 86b0 	bpl.w	800e67c <_svfprintf_r+0x12e4>
 800d91c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d91e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d920:	9810      	ldr	r0, [sp, #64]	; 0x40
 800d922:	680b      	ldr	r3, [r1, #0]
 800d924:	17d4      	asrs	r4, r2, #31
 800d926:	1d01      	adds	r1, r0, #4
 800d928:	601a      	str	r2, [r3, #0]
 800d92a:	605c      	str	r4, [r3, #4]
 800d92c:	9110      	str	r1, [sp, #64]	; 0x40
 800d92e:	e55e      	b.n	800d3ee <_svfprintf_r+0x56>
 800d930:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d932:	2400      	movs	r4, #0
 800d934:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800d938:	682f      	ldr	r7, [r5, #0]
 800d93a:	3504      	adds	r5, #4
 800d93c:	2f00      	cmp	r7, #0
 800d93e:	f001 80f4 	beq.w	800eb2a <_svfprintf_r+0x1792>
 800d942:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d944:	2a00      	cmp	r2, #0
 800d946:	4638      	mov	r0, r7
 800d948:	f2c1 8051 	blt.w	800e9ee <_svfprintf_r+0x1656>
 800d94c:	4621      	mov	r1, r4
 800d94e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d950:	f002 fe94 	bl	801067c <memchr>
 800d954:	2800      	cmp	r0, #0
 800d956:	f001 818f 	beq.w	800ec78 <_svfprintf_r+0x18e0>
 800d95a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d95c:	9412      	str	r4, [sp, #72]	; 0x48
 800d95e:	1bc0      	subs	r0, r0, r7
 800d960:	4288      	cmp	r0, r1
 800d962:	900e      	str	r0, [sp, #56]	; 0x38
 800d964:	f340 87e3 	ble.w	800e92e <_svfprintf_r+0x1596>
 800d968:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800d96c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d96e:	900b      	str	r0, [sp, #44]	; 0x2c
 800d970:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800d974:	9510      	str	r5, [sp, #64]	; 0x40
 800d976:	910e      	str	r1, [sp, #56]	; 0x38
 800d978:	9414      	str	r4, [sp, #80]	; 0x50
 800d97a:	e63c      	b.n	800d5f6 <_svfprintf_r+0x25e>
 800d97c:	9b08      	ldr	r3, [sp, #32]
 800d97e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d982:	9208      	str	r2, [sp, #32]
 800d984:	f89a 8000 	ldrb.w	r8, [sl]
 800d988:	e568      	b.n	800d45c <_svfprintf_r+0xc4>
 800d98a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d98c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d98e:	6828      	ldr	r0, [r5, #0]
 800d990:	9b08      	ldr	r3, [sp, #32]
 800d992:	1d0f      	adds	r7, r1, #4
 800d994:	49aa      	ldr	r1, [pc, #680]	; (800dc40 <_svfprintf_r+0x8a8>)
 800d996:	9710      	str	r7, [sp, #64]	; 0x40
 800d998:	f043 0202 	orr.w	r2, r3, #2
 800d99c:	f04f 0878 	mov.w	r8, #120	; 0x78
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	2030      	movs	r0, #48	; 0x30
 800d9a4:	f88d 8075 	strb.w	r8, [sp, #117]	; 0x75
 800d9a8:	2500      	movs	r5, #0
 800d9aa:	9208      	str	r2, [sp, #32]
 800d9ac:	f88d 0074 	strb.w	r0, [sp, #116]	; 0x74
 800d9b0:	9118      	str	r1, [sp, #96]	; 0x60
 800d9b2:	2302      	movs	r3, #2
 800d9b4:	e5db      	b.n	800d56e <_svfprintf_r+0x1d6>
 800d9b6:	9b08      	ldr	r3, [sp, #32]
 800d9b8:	f043 0220 	orr.w	r2, r3, #32
 800d9bc:	9208      	str	r2, [sp, #32]
 800d9be:	f89a 8000 	ldrb.w	r8, [sl]
 800d9c2:	e54b      	b.n	800d45c <_svfprintf_r+0xc4>
 800d9c4:	f89a 8000 	ldrb.w	r8, [sl]
 800d9c8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
 800d9cc:	4653      	mov	r3, sl
 800d9ce:	f000 8700 	beq.w	800e7d2 <_svfprintf_r+0x143a>
 800d9d2:	9a08      	ldr	r2, [sp, #32]
 800d9d4:	f042 0310 	orr.w	r3, r2, #16
 800d9d8:	9308      	str	r3, [sp, #32]
 800d9da:	e53f      	b.n	800d45c <_svfprintf_r+0xc4>
 800d9dc:	f1b8 0f00 	cmp.w	r8, #0
 800d9e0:	f43f ae92 	beq.w	800d708 <_svfprintf_r+0x370>
 800d9e4:	2701      	movs	r7, #1
 800d9e6:	2400      	movs	r4, #0
 800d9e8:	970b      	str	r7, [sp, #44]	; 0x2c
 800d9ea:	970e      	str	r7, [sp, #56]	; 0x38
 800d9ec:	f88d 80a0 	strb.w	r8, [sp, #160]	; 0xa0
 800d9f0:	f88d 4073 	strb.w	r4, [sp, #115]	; 0x73
 800d9f4:	af28      	add	r7, sp, #160	; 0xa0
 800d9f6:	e77d      	b.n	800d8f4 <_svfprintf_r+0x55c>
 800d9f8:	9a08      	ldr	r2, [sp, #32]
 800d9fa:	f042 0380 	orr.w	r3, r2, #128	; 0x80
 800d9fe:	9308      	str	r3, [sp, #32]
 800da00:	f89a 8000 	ldrb.w	r8, [sl]
 800da04:	e52a      	b.n	800d45c <_svfprintf_r+0xc4>
 800da06:	4652      	mov	r2, sl
 800da08:	2300      	movs	r3, #0
 800da0a:	f1a8 0530 	sub.w	r5, r8, #48	; 0x30
 800da0e:	f812 8b01 	ldrb.w	r8, [r2], #1
 800da12:	f1a8 0430 	sub.w	r4, r8, #48	; 0x30
 800da16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800da1a:	2c09      	cmp	r4, #9
 800da1c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800da20:	4692      	mov	sl, r2
 800da22:	d9f2      	bls.n	800da0a <_svfprintf_r+0x672>
 800da24:	930d      	str	r3, [sp, #52]	; 0x34
 800da26:	e51b      	b.n	800d460 <_svfprintf_r+0xc8>
 800da28:	4638      	mov	r0, r7
 800da2a:	4629      	mov	r1, r5
 800da2c:	aa25      	add	r2, sp, #148	; 0x94
 800da2e:	f003 fec5 	bl	80117bc <__ssprint_r>
 800da32:	2800      	cmp	r0, #0
 800da34:	f47f ae6f 	bne.w	800d716 <_svfprintf_r+0x37e>
 800da38:	3e10      	subs	r6, #16
 800da3a:	2e10      	cmp	r6, #16
 800da3c:	ab32      	add	r3, sp, #200	; 0xc8
 800da3e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800da40:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800da42:	f73f ae38 	bgt.w	800d6b6 <_svfprintf_r+0x31e>
 800da46:	465f      	mov	r7, fp
 800da48:	f8dd b06c 	ldr.w	fp, [sp, #108]	; 0x6c
 800da4c:	4635      	mov	r5, r6
 800da4e:	461e      	mov	r6, r3
 800da50:	1c50      	adds	r0, r2, #1
 800da52:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800da54:	194c      	adds	r4, r1, r5
 800da56:	2807      	cmp	r0, #7
 800da58:	e886 0028 	stmia.w	r6, {r3, r5}
 800da5c:	9427      	str	r4, [sp, #156]	; 0x9c
 800da5e:	9026      	str	r0, [sp, #152]	; 0x98
 800da60:	f300 840f 	bgt.w	800e282 <_svfprintf_r+0xeea>
 800da64:	3608      	adds	r6, #8
 800da66:	e000      	b.n	800da6a <_svfprintf_r+0x6d2>
 800da68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800da6a:	f89d 1073 	ldrb.w	r1, [sp, #115]	; 0x73
 800da6e:	b169      	cbz	r1, 800da8c <_svfprintf_r+0x6f4>
 800da70:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800da72:	1c58      	adds	r0, r3, #1
 800da74:	3401      	adds	r4, #1
 800da76:	2101      	movs	r1, #1
 800da78:	f10d 0273 	add.w	r2, sp, #115	; 0x73
 800da7c:	2807      	cmp	r0, #7
 800da7e:	6032      	str	r2, [r6, #0]
 800da80:	6071      	str	r1, [r6, #4]
 800da82:	9427      	str	r4, [sp, #156]	; 0x9c
 800da84:	9026      	str	r0, [sp, #152]	; 0x98
 800da86:	f300 82fe 	bgt.w	800e086 <_svfprintf_r+0xcee>
 800da8a:	3608      	adds	r6, #8
 800da8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da8e:	b163      	cbz	r3, 800daaa <_svfprintf_r+0x712>
 800da90:	9826      	ldr	r0, [sp, #152]	; 0x98
 800da92:	1c41      	adds	r1, r0, #1
 800da94:	3402      	adds	r4, #2
 800da96:	2302      	movs	r3, #2
 800da98:	aa1d      	add	r2, sp, #116	; 0x74
 800da9a:	2907      	cmp	r1, #7
 800da9c:	6032      	str	r2, [r6, #0]
 800da9e:	6073      	str	r3, [r6, #4]
 800daa0:	9427      	str	r4, [sp, #156]	; 0x9c
 800daa2:	9126      	str	r1, [sp, #152]	; 0x98
 800daa4:	f300 82fa 	bgt.w	800e09c <_svfprintf_r+0xd04>
 800daa8:	3608      	adds	r6, #8
 800daaa:	f1bb 0f80 	cmp.w	fp, #128	; 0x80
 800daae:	f000 822d 	beq.w	800df0c <_svfprintf_r+0xb74>
 800dab2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800dab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dab6:	1aad      	subs	r5, r5, r2
 800dab8:	2d00      	cmp	r5, #0
 800daba:	dd6f      	ble.n	800db9c <_svfprintf_r+0x804>
 800dabc:	2d10      	cmp	r5, #16
 800dabe:	f340 85fa 	ble.w	800e6b6 <_svfprintf_r+0x131e>
 800dac2:	9926      	ldr	r1, [sp, #152]	; 0x98
 800dac4:	485f      	ldr	r0, [pc, #380]	; (800dc44 <_svfprintf_r+0x8ac>)
 800dac6:	f8c6 9000 	str.w	r9, [r6]
 800daca:	f04f 0b10 	mov.w	fp, #16
 800dace:	1c4a      	adds	r2, r1, #1
 800dad0:	f1a5 0c11 	sub.w	ip, r5, #17
 800dad4:	445c      	add	r4, fp
 800dad6:	2a07      	cmp	r2, #7
 800dad8:	f8c6 b004 	str.w	fp, [r6, #4]
 800dadc:	9009      	str	r0, [sp, #36]	; 0x24
 800dade:	9427      	str	r4, [sp, #156]	; 0x9c
 800dae0:	9226      	str	r2, [sp, #152]	; 0x98
 800dae2:	f3cc 1300 	ubfx	r3, ip, #4, #1
 800dae6:	f300 82a9 	bgt.w	800e03c <_svfprintf_r+0xca4>
 800daea:	3608      	adds	r6, #8
 800daec:	3d10      	subs	r5, #16
 800daee:	2d10      	cmp	r5, #16
 800daf0:	dd49      	ble.n	800db86 <_svfprintf_r+0x7ee>
 800daf2:	b163      	cbz	r3, 800db0e <_svfprintf_r+0x776>
 800daf4:	3201      	adds	r2, #1
 800daf6:	3410      	adds	r4, #16
 800daf8:	2a07      	cmp	r2, #7
 800dafa:	e886 0a00 	stmia.w	r6, {r9, fp}
 800dafe:	9427      	str	r4, [sp, #156]	; 0x9c
 800db00:	9226      	str	r2, [sp, #152]	; 0x98
 800db02:	f300 82a9 	bgt.w	800e058 <_svfprintf_r+0xcc0>
 800db06:	3608      	adds	r6, #8
 800db08:	3d10      	subs	r5, #16
 800db0a:	2d10      	cmp	r5, #16
 800db0c:	dd3b      	ble.n	800db86 <_svfprintf_r+0x7ee>
 800db0e:	4631      	mov	r1, r6
 800db10:	4620      	mov	r0, r4
 800db12:	4646      	mov	r6, r8
 800db14:	463c      	mov	r4, r7
 800db16:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800db1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800db1c:	e00d      	b.n	800db3a <_svfprintf_r+0x7a2>
 800db1e:	3108      	adds	r1, #8
 800db20:	3201      	adds	r2, #1
 800db22:	3010      	adds	r0, #16
 800db24:	3d10      	subs	r5, #16
 800db26:	2a07      	cmp	r2, #7
 800db28:	e881 0a00 	stmia.w	r1, {r9, fp}
 800db2c:	9226      	str	r2, [sp, #152]	; 0x98
 800db2e:	9027      	str	r0, [sp, #156]	; 0x9c
 800db30:	dc17      	bgt.n	800db62 <_svfprintf_r+0x7ca>
 800db32:	3d10      	subs	r5, #16
 800db34:	3108      	adds	r1, #8
 800db36:	2d10      	cmp	r5, #16
 800db38:	dd21      	ble.n	800db7e <_svfprintf_r+0x7e6>
 800db3a:	3201      	adds	r2, #1
 800db3c:	3010      	adds	r0, #16
 800db3e:	2a07      	cmp	r2, #7
 800db40:	e881 0a00 	stmia.w	r1, {r9, fp}
 800db44:	9027      	str	r0, [sp, #156]	; 0x9c
 800db46:	9226      	str	r2, [sp, #152]	; 0x98
 800db48:	dde9      	ble.n	800db1e <_svfprintf_r+0x786>
 800db4a:	4638      	mov	r0, r7
 800db4c:	4641      	mov	r1, r8
 800db4e:	aa25      	add	r2, sp, #148	; 0x94
 800db50:	f003 fe34 	bl	80117bc <__ssprint_r>
 800db54:	2800      	cmp	r0, #0
 800db56:	f47f adde 	bne.w	800d716 <_svfprintf_r+0x37e>
 800db5a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800db5c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800db5e:	a932      	add	r1, sp, #200	; 0xc8
 800db60:	e7de      	b.n	800db20 <_svfprintf_r+0x788>
 800db62:	4638      	mov	r0, r7
 800db64:	4641      	mov	r1, r8
 800db66:	aa25      	add	r2, sp, #148	; 0x94
 800db68:	f003 fe28 	bl	80117bc <__ssprint_r>
 800db6c:	2800      	cmp	r0, #0
 800db6e:	f47f add2 	bne.w	800d716 <_svfprintf_r+0x37e>
 800db72:	3d10      	subs	r5, #16
 800db74:	2d10      	cmp	r5, #16
 800db76:	a932      	add	r1, sp, #200	; 0xc8
 800db78:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800db7a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800db7c:	dcdd      	bgt.n	800db3a <_svfprintf_r+0x7a2>
 800db7e:	46b0      	mov	r8, r6
 800db80:	4627      	mov	r7, r4
 800db82:	460e      	mov	r6, r1
 800db84:	4604      	mov	r4, r0
 800db86:	1c50      	adds	r0, r2, #1
 800db88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db8a:	1964      	adds	r4, r4, r5
 800db8c:	2807      	cmp	r0, #7
 800db8e:	e886 0028 	stmia.w	r6, {r3, r5}
 800db92:	9427      	str	r4, [sp, #156]	; 0x9c
 800db94:	9026      	str	r0, [sp, #152]	; 0x98
 800db96:	f300 826b 	bgt.w	800e070 <_svfprintf_r+0xcd8>
 800db9a:	3608      	adds	r6, #8
 800db9c:	9b08      	ldr	r3, [sp, #32]
 800db9e:	05da      	lsls	r2, r3, #23
 800dba0:	f100 8128 	bmi.w	800ddf4 <_svfprintf_r+0xa5c>
 800dba4:	9826      	ldr	r0, [sp, #152]	; 0x98
 800dba6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dba8:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dbaa:	6037      	str	r7, [r6, #0]
 800dbac:	1c43      	adds	r3, r0, #1
 800dbae:	18a4      	adds	r4, r4, r2
 800dbb0:	2b07      	cmp	r3, #7
 800dbb2:	6071      	str	r1, [r6, #4]
 800dbb4:	9427      	str	r4, [sp, #156]	; 0x9c
 800dbb6:	9326      	str	r3, [sp, #152]	; 0x98
 800dbb8:	f300 80b0 	bgt.w	800dd1c <_svfprintf_r+0x984>
 800dbbc:	3608      	adds	r6, #8
 800dbbe:	9a08      	ldr	r2, [sp, #32]
 800dbc0:	0753      	lsls	r3, r2, #29
 800dbc2:	f140 80b9 	bpl.w	800dd38 <_svfprintf_r+0x9a0>
 800dbc6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800dbc8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dbca:	1a2d      	subs	r5, r5, r0
 800dbcc:	2d00      	cmp	r5, #0
 800dbce:	f340 80b3 	ble.w	800dd38 <_svfprintf_r+0x9a0>
 800dbd2:	2d10      	cmp	r5, #16
 800dbd4:	f340 87cf 	ble.w	800eb76 <_svfprintf_r+0x17de>
 800dbd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dbda:	f8df 806c 	ldr.w	r8, [pc, #108]	; 800dc48 <_svfprintf_r+0x8b0>
 800dbde:	f243 77fc 	movw	r7, #14332	; 0x37fc
 800dbe2:	f6c0 0701 	movt	r7, #2049	; 0x801
 800dbe6:	6037      	str	r7, [r6, #0]
 800dbe8:	1c59      	adds	r1, r3, #1
 800dbea:	2710      	movs	r7, #16
 800dbec:	f1a5 0b11 	sub.w	fp, r5, #17
 800dbf0:	19e4      	adds	r4, r4, r7
 800dbf2:	2907      	cmp	r1, #7
 800dbf4:	6077      	str	r7, [r6, #4]
 800dbf6:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800dbfa:	9427      	str	r4, [sp, #156]	; 0x9c
 800dbfc:	9126      	str	r1, [sp, #152]	; 0x98
 800dbfe:	f300 83c6 	bgt.w	800e38e <_svfprintf_r+0xff6>
 800dc02:	3608      	adds	r6, #8
 800dc04:	3d10      	subs	r5, #16
 800dc06:	2d10      	cmp	r5, #16
 800dc08:	f340 80b6 	ble.w	800dd78 <_svfprintf_r+0x9e0>
 800dc0c:	f1bb 0f00 	cmp.w	fp, #0
 800dc10:	d011      	beq.n	800dc36 <_svfprintf_r+0x89e>
 800dc12:	3101      	adds	r1, #1
 800dc14:	f243 70fc 	movw	r0, #14332	; 0x37fc
 800dc18:	3410      	adds	r4, #16
 800dc1a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800dc1e:	2907      	cmp	r1, #7
 800dc20:	e886 0081 	stmia.w	r6, {r0, r7}
 800dc24:	9427      	str	r4, [sp, #156]	; 0x9c
 800dc26:	9126      	str	r1, [sp, #152]	; 0x98
 800dc28:	f300 83d7 	bgt.w	800e3da <_svfprintf_r+0x1042>
 800dc2c:	3608      	adds	r6, #8
 800dc2e:	3d10      	subs	r5, #16
 800dc30:	2d10      	cmp	r5, #16
 800dc32:	f340 80a1 	ble.w	800dd78 <_svfprintf_r+0x9e0>
 800dc36:	4632      	mov	r2, r6
 800dc38:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800dc3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800dc3e:	e018      	b.n	800dc72 <_svfprintf_r+0x8da>
 800dc40:	080137cc 	.word	0x080137cc
 800dc44:	080137ec 	.word	0x080137ec
 800dc48:	080137fc 	.word	0x080137fc
 800dc4c:	3208      	adds	r2, #8
 800dc4e:	1c41      	adds	r1, r0, #1
 800dc50:	f243 70fc 	movw	r0, #14332	; 0x37fc
 800dc54:	3410      	adds	r4, #16
 800dc56:	f6c0 0001 	movt	r0, #2049	; 0x801
 800dc5a:	3d10      	subs	r5, #16
 800dc5c:	2907      	cmp	r1, #7
 800dc5e:	e882 0081 	stmia.w	r2, {r0, r7}
 800dc62:	9126      	str	r1, [sp, #152]	; 0x98
 800dc64:	9427      	str	r4, [sp, #156]	; 0x9c
 800dc66:	dc77      	bgt.n	800dd58 <_svfprintf_r+0x9c0>
 800dc68:	3d10      	subs	r5, #16
 800dc6a:	3208      	adds	r2, #8
 800dc6c:	2d10      	cmp	r5, #16
 800dc6e:	f340 8082 	ble.w	800dd76 <_svfprintf_r+0x9de>
 800dc72:	1c48      	adds	r0, r1, #1
 800dc74:	f243 71fc 	movw	r1, #14332	; 0x37fc
 800dc78:	3410      	adds	r4, #16
 800dc7a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800dc7e:	2807      	cmp	r0, #7
 800dc80:	e882 0082 	stmia.w	r2, {r1, r7}
 800dc84:	9427      	str	r4, [sp, #156]	; 0x9c
 800dc86:	9026      	str	r0, [sp, #152]	; 0x98
 800dc88:	dde0      	ble.n	800dc4c <_svfprintf_r+0x8b4>
 800dc8a:	4658      	mov	r0, fp
 800dc8c:	4631      	mov	r1, r6
 800dc8e:	aa25      	add	r2, sp, #148	; 0x94
 800dc90:	f003 fd94 	bl	80117bc <__ssprint_r>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	f47f ad3e 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dc9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800dc9c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800dc9e:	aa32      	add	r2, sp, #200	; 0xc8
 800dca0:	e7d5      	b.n	800dc4e <_svfprintf_r+0x8b6>
 800dca2:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800dca4:	2d01      	cmp	r5, #1
 800dca6:	f340 847b 	ble.w	800e5a0 <_svfprintf_r+0x1208>
 800dcaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dcac:	6037      	str	r7, [r6, #0]
 800dcae:	1c5d      	adds	r5, r3, #1
 800dcb0:	3401      	adds	r4, #1
 800dcb2:	2101      	movs	r1, #1
 800dcb4:	2d07      	cmp	r5, #7
 800dcb6:	6071      	str	r1, [r6, #4]
 800dcb8:	9427      	str	r4, [sp, #156]	; 0x9c
 800dcba:	9526      	str	r5, [sp, #152]	; 0x98
 800dcbc:	f300 847b 	bgt.w	800e5b6 <_svfprintf_r+0x121e>
 800dcc0:	3608      	adds	r6, #8
 800dcc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dcc4:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800dcc6:	3501      	adds	r5, #1
 800dcc8:	18e4      	adds	r4, r4, r3
 800dcca:	2d07      	cmp	r5, #7
 800dccc:	e886 0009 	stmia.w	r6, {r0, r3}
 800dcd0:	9427      	str	r4, [sp, #156]	; 0x9c
 800dcd2:	9526      	str	r5, [sp, #152]	; 0x98
 800dcd4:	f300 847c 	bgt.w	800e5d0 <_svfprintf_r+0x1238>
 800dcd8:	3608      	adds	r6, #8
 800dcda:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800dcde:	2200      	movs	r2, #0
 800dce0:	2300      	movs	r3, #0
 800dce2:	f7fe f9a1 	bl	800c028 <__aeabi_dcmpeq>
 800dce6:	2800      	cmp	r0, #0
 800dce8:	f040 82d7 	bne.w	800e29a <_svfprintf_r+0xf02>
 800dcec:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dcee:	3701      	adds	r7, #1
 800dcf0:	1e50      	subs	r0, r2, #1
 800dcf2:	1824      	adds	r4, r4, r0
 800dcf4:	3501      	adds	r5, #1
 800dcf6:	6037      	str	r7, [r6, #0]
 800dcf8:	2d07      	cmp	r5, #7
 800dcfa:	6070      	str	r0, [r6, #4]
 800dcfc:	9427      	str	r4, [sp, #156]	; 0x9c
 800dcfe:	9526      	str	r5, [sp, #152]	; 0x98
 800dd00:	f300 8186 	bgt.w	800e010 <_svfprintf_r+0xc78>
 800dd04:	3608      	adds	r6, #8
 800dd06:	9819      	ldr	r0, [sp, #100]	; 0x64
 800dd08:	3501      	adds	r5, #1
 800dd0a:	1824      	adds	r4, r4, r0
 800dd0c:	ab21      	add	r3, sp, #132	; 0x84
 800dd0e:	2d07      	cmp	r5, #7
 800dd10:	6033      	str	r3, [r6, #0]
 800dd12:	6070      	str	r0, [r6, #4]
 800dd14:	9427      	str	r4, [sp, #156]	; 0x9c
 800dd16:	9526      	str	r5, [sp, #152]	; 0x98
 800dd18:	f77f af50 	ble.w	800dbbc <_svfprintf_r+0x824>
 800dd1c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dd1e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dd20:	aa25      	add	r2, sp, #148	; 0x94
 800dd22:	f003 fd4b 	bl	80117bc <__ssprint_r>
 800dd26:	2800      	cmp	r0, #0
 800dd28:	f47f acf5 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dd2c:	9a08      	ldr	r2, [sp, #32]
 800dd2e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800dd30:	0753      	lsls	r3, r2, #29
 800dd32:	ae32      	add	r6, sp, #200	; 0xc8
 800dd34:	f53f af47 	bmi.w	800dbc6 <_svfprintf_r+0x82e>
 800dd38:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800dd3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd3c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dd3e:	4291      	cmp	r1, r2
 800dd40:	bfac      	ite	ge
 800dd42:	1840      	addge	r0, r0, r1
 800dd44:	1880      	addlt	r0, r0, r2
 800dd46:	900f      	str	r0, [sp, #60]	; 0x3c
 800dd48:	2c00      	cmp	r4, #0
 800dd4a:	f040 816d 	bne.w	800e028 <_svfprintf_r+0xc90>
 800dd4e:	2400      	movs	r4, #0
 800dd50:	9426      	str	r4, [sp, #152]	; 0x98
 800dd52:	ae32      	add	r6, sp, #200	; 0xc8
 800dd54:	f7ff bb4b 	b.w	800d3ee <_svfprintf_r+0x56>
 800dd58:	4658      	mov	r0, fp
 800dd5a:	4631      	mov	r1, r6
 800dd5c:	aa25      	add	r2, sp, #148	; 0x94
 800dd5e:	f003 fd2d 	bl	80117bc <__ssprint_r>
 800dd62:	2800      	cmp	r0, #0
 800dd64:	f47f acd7 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dd68:	3d10      	subs	r5, #16
 800dd6a:	2d10      	cmp	r5, #16
 800dd6c:	aa32      	add	r2, sp, #200	; 0xc8
 800dd6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800dd70:	9926      	ldr	r1, [sp, #152]	; 0x98
 800dd72:	f73f af7e 	bgt.w	800dc72 <_svfprintf_r+0x8da>
 800dd76:	4616      	mov	r6, r2
 800dd78:	1c4b      	adds	r3, r1, #1
 800dd7a:	192c      	adds	r4, r5, r4
 800dd7c:	2b07      	cmp	r3, #7
 800dd7e:	f8c6 8000 	str.w	r8, [r6]
 800dd82:	6075      	str	r5, [r6, #4]
 800dd84:	9427      	str	r4, [sp, #156]	; 0x9c
 800dd86:	9326      	str	r3, [sp, #152]	; 0x98
 800dd88:	ddd6      	ble.n	800dd38 <_svfprintf_r+0x9a0>
 800dd8a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dd8c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800dd8e:	aa25      	add	r2, sp, #148	; 0x94
 800dd90:	f003 fd14 	bl	80117bc <__ssprint_r>
 800dd94:	2800      	cmp	r0, #0
 800dd96:	f47f acbe 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dd9a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800dd9c:	e7cc      	b.n	800dd38 <_svfprintf_r+0x9a0>
 800dd9e:	2b01      	cmp	r3, #1
 800dda0:	f000 81a8 	beq.w	800e0f4 <_svfprintf_r+0xd5c>
 800dda4:	2b02      	cmp	r3, #2
 800dda6:	f10d 0cc7 	add.w	ip, sp, #199	; 0xc7
 800ddaa:	f000 8187 	beq.w	800e0bc <_svfprintf_r+0xd24>
 800ddae:	2307      	movs	r3, #7
 800ddb0:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 800ddb4:	ea04 0003 	and.w	r0, r4, r3
 800ddb8:	ea4e 7b45 	orr.w	fp, lr, r5, lsl #29
 800ddbc:	08e9      	lsrs	r1, r5, #3
 800ddbe:	3030      	adds	r0, #48	; 0x30
 800ddc0:	465c      	mov	r4, fp
 800ddc2:	460d      	mov	r5, r1
 800ddc4:	b2c0      	uxtb	r0, r0
 800ddc6:	ea54 0105 	orrs.w	r1, r4, r5
 800ddca:	4667      	mov	r7, ip
 800ddcc:	f88c 0000 	strb.w	r0, [ip]
 800ddd0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ddd4:	d1ec      	bne.n	800ddb0 <_svfprintf_r+0xa18>
 800ddd6:	9a08      	ldr	r2, [sp, #32]
 800ddd8:	07d4      	lsls	r4, r2, #31
 800ddda:	463b      	mov	r3, r7
 800dddc:	d505      	bpl.n	800ddea <_svfprintf_r+0xa52>
 800ddde:	2830      	cmp	r0, #48	; 0x30
 800dde0:	d003      	beq.n	800ddea <_svfprintf_r+0xa52>
 800dde2:	2430      	movs	r4, #48	; 0x30
 800dde4:	4667      	mov	r7, ip
 800dde6:	f803 4c01 	strb.w	r4, [r3, #-1]
 800ddea:	9c07      	ldr	r4, [sp, #28]
 800ddec:	1be2      	subs	r2, r4, r7
 800ddee:	920e      	str	r2, [sp, #56]	; 0x38
 800ddf0:	f7ff bbf6 	b.w	800d5e0 <_svfprintf_r+0x248>
 800ddf4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800ddf8:	f77f af53 	ble.w	800dca2 <_svfprintf_r+0x90a>
 800ddfc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800de00:	2200      	movs	r2, #0
 800de02:	2300      	movs	r3, #0
 800de04:	f7fe f910 	bl	800c028 <__aeabi_dcmpeq>
 800de08:	2800      	cmp	r0, #0
 800de0a:	f000 81ac 	beq.w	800e166 <_svfprintf_r+0xdce>
 800de0e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800de10:	49a8      	ldr	r1, [pc, #672]	; (800e0b4 <_svfprintf_r+0xd1c>)
 800de12:	1c43      	adds	r3, r0, #1
 800de14:	3401      	adds	r4, #1
 800de16:	2201      	movs	r2, #1
 800de18:	2b07      	cmp	r3, #7
 800de1a:	6031      	str	r1, [r6, #0]
 800de1c:	6072      	str	r2, [r6, #4]
 800de1e:	9427      	str	r4, [sp, #156]	; 0x9c
 800de20:	9326      	str	r3, [sp, #152]	; 0x98
 800de22:	f300 844d 	bgt.w	800e6c0 <_svfprintf_r+0x1328>
 800de26:	3608      	adds	r6, #8
 800de28:	981e      	ldr	r0, [sp, #120]	; 0x78
 800de2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800de2c:	4298      	cmp	r0, r3
 800de2e:	db03      	blt.n	800de38 <_svfprintf_r+0xaa0>
 800de30:	9908      	ldr	r1, [sp, #32]
 800de32:	07cb      	lsls	r3, r1, #31
 800de34:	f57f aec3 	bpl.w	800dbbe <_svfprintf_r+0x826>
 800de38:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800de3a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800de3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800de3e:	6070      	str	r0, [r6, #4]
 800de40:	1c59      	adds	r1, r3, #1
 800de42:	1824      	adds	r4, r4, r0
 800de44:	2907      	cmp	r1, #7
 800de46:	6032      	str	r2, [r6, #0]
 800de48:	9427      	str	r4, [sp, #156]	; 0x9c
 800de4a:	9126      	str	r1, [sp, #152]	; 0x98
 800de4c:	f300 8579 	bgt.w	800e942 <_svfprintf_r+0x15aa>
 800de50:	3608      	adds	r6, #8
 800de52:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800de54:	3d01      	subs	r5, #1
 800de56:	2d00      	cmp	r5, #0
 800de58:	f77f aeb1 	ble.w	800dbbe <_svfprintf_r+0x826>
 800de5c:	2d10      	cmp	r5, #16
 800de5e:	f340 8288 	ble.w	800e372 <_svfprintf_r+0xfda>
 800de62:	9826      	ldr	r0, [sp, #152]	; 0x98
 800de64:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800de66:	f8c6 9000 	str.w	r9, [r6]
 800de6a:	2710      	movs	r7, #16
 800de6c:	1c41      	adds	r1, r0, #1
 800de6e:	f1a2 0e12 	sub.w	lr, r2, #18
 800de72:	19e4      	adds	r4, r4, r7
 800de74:	2907      	cmp	r1, #7
 800de76:	6077      	str	r7, [r6, #4]
 800de78:	f8df b23c 	ldr.w	fp, [pc, #572]	; 800e0b8 <_svfprintf_r+0xd20>
 800de7c:	9427      	str	r4, [sp, #156]	; 0x9c
 800de7e:	9126      	str	r1, [sp, #152]	; 0x98
 800de80:	f3ce 1800 	ubfx	r8, lr, #4, #1
 800de84:	f300 8610 	bgt.w	800eaa8 <_svfprintf_r+0x1710>
 800de88:	3608      	adds	r6, #8
 800de8a:	3d10      	subs	r5, #16
 800de8c:	2d10      	cmp	r5, #16
 800de8e:	f340 8273 	ble.w	800e378 <_svfprintf_r+0xfe0>
 800de92:	f1b8 0f00 	cmp.w	r8, #0
 800de96:	d00e      	beq.n	800deb6 <_svfprintf_r+0xb1e>
 800de98:	3101      	adds	r1, #1
 800de9a:	3410      	adds	r4, #16
 800de9c:	2907      	cmp	r1, #7
 800de9e:	f8c6 9000 	str.w	r9, [r6]
 800dea2:	6077      	str	r7, [r6, #4]
 800dea4:	9427      	str	r4, [sp, #156]	; 0x9c
 800dea6:	9126      	str	r1, [sp, #152]	; 0x98
 800dea8:	f300 860b 	bgt.w	800eac2 <_svfprintf_r+0x172a>
 800deac:	3608      	adds	r6, #8
 800deae:	3d10      	subs	r5, #16
 800deb0:	2d10      	cmp	r5, #16
 800deb2:	f340 8261 	ble.w	800e378 <_svfprintf_r+0xfe0>
 800deb6:	4620      	mov	r0, r4
 800deb8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800debc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800debe:	e010      	b.n	800dee2 <_svfprintf_r+0xb4a>
 800dec0:	3608      	adds	r6, #8
 800dec2:	1c59      	adds	r1, r3, #1
 800dec4:	3010      	adds	r0, #16
 800dec6:	3d10      	subs	r5, #16
 800dec8:	2907      	cmp	r1, #7
 800deca:	f8c6 9000 	str.w	r9, [r6]
 800dece:	6077      	str	r7, [r6, #4]
 800ded0:	9126      	str	r1, [sp, #152]	; 0x98
 800ded2:	9027      	str	r0, [sp, #156]	; 0x9c
 800ded4:	f300 811f 	bgt.w	800e116 <_svfprintf_r+0xd7e>
 800ded8:	3608      	adds	r6, #8
 800deda:	3d10      	subs	r5, #16
 800dedc:	2d10      	cmp	r5, #16
 800dede:	f340 83e8 	ble.w	800e6b2 <_svfprintf_r+0x131a>
 800dee2:	1c4b      	adds	r3, r1, #1
 800dee4:	3010      	adds	r0, #16
 800dee6:	2b07      	cmp	r3, #7
 800dee8:	f8c6 9000 	str.w	r9, [r6]
 800deec:	6077      	str	r7, [r6, #4]
 800deee:	9027      	str	r0, [sp, #156]	; 0x9c
 800def0:	9326      	str	r3, [sp, #152]	; 0x98
 800def2:	dde5      	ble.n	800dec0 <_svfprintf_r+0xb28>
 800def4:	4640      	mov	r0, r8
 800def6:	4621      	mov	r1, r4
 800def8:	aa25      	add	r2, sp, #148	; 0x94
 800defa:	f003 fc5f 	bl	80117bc <__ssprint_r>
 800defe:	2800      	cmp	r0, #0
 800df00:	f47f ac09 	bne.w	800d716 <_svfprintf_r+0x37e>
 800df04:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800df06:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800df08:	ae32      	add	r6, sp, #200	; 0xc8
 800df0a:	e7da      	b.n	800dec2 <_svfprintf_r+0xb2a>
 800df0c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800df0e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800df10:	1a2d      	subs	r5, r5, r0
 800df12:	2d00      	cmp	r5, #0
 800df14:	f77f adcd 	ble.w	800dab2 <_svfprintf_r+0x71a>
 800df18:	2d10      	cmp	r5, #16
 800df1a:	f340 86a8 	ble.w	800ec6e <_svfprintf_r+0x18d6>
 800df1e:	9826      	ldr	r0, [sp, #152]	; 0x98
 800df20:	4a65      	ldr	r2, [pc, #404]	; (800e0b8 <_svfprintf_r+0xd20>)
 800df22:	f8c6 9000 	str.w	r9, [r6]
 800df26:	f04f 0b10 	mov.w	fp, #16
 800df2a:	3001      	adds	r0, #1
 800df2c:	f1a5 0311 	sub.w	r3, r5, #17
 800df30:	445c      	add	r4, fp
 800df32:	2807      	cmp	r0, #7
 800df34:	f8c6 b004 	str.w	fp, [r6, #4]
 800df38:	9209      	str	r2, [sp, #36]	; 0x24
 800df3a:	9427      	str	r4, [sp, #156]	; 0x9c
 800df3c:	9026      	str	r0, [sp, #152]	; 0x98
 800df3e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800df42:	f300 8313 	bgt.w	800e56c <_svfprintf_r+0x11d4>
 800df46:	3608      	adds	r6, #8
 800df48:	3d10      	subs	r5, #16
 800df4a:	2d10      	cmp	r5, #16
 800df4c:	dd48      	ble.n	800dfe0 <_svfprintf_r+0xc48>
 800df4e:	b163      	cbz	r3, 800df6a <_svfprintf_r+0xbd2>
 800df50:	3001      	adds	r0, #1
 800df52:	3410      	adds	r4, #16
 800df54:	2807      	cmp	r0, #7
 800df56:	e886 0a00 	stmia.w	r6, {r9, fp}
 800df5a:	9427      	str	r4, [sp, #156]	; 0x9c
 800df5c:	9026      	str	r0, [sp, #152]	; 0x98
 800df5e:	f300 8313 	bgt.w	800e588 <_svfprintf_r+0x11f0>
 800df62:	3608      	adds	r6, #8
 800df64:	3d10      	subs	r5, #16
 800df66:	2d10      	cmp	r5, #16
 800df68:	dd3a      	ble.n	800dfe0 <_svfprintf_r+0xc48>
 800df6a:	4621      	mov	r1, r4
 800df6c:	4632      	mov	r2, r6
 800df6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800df70:	462e      	mov	r6, r5
 800df72:	4603      	mov	r3, r0
 800df74:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800df76:	e00d      	b.n	800df94 <_svfprintf_r+0xbfc>
 800df78:	3208      	adds	r2, #8
 800df7a:	1c43      	adds	r3, r0, #1
 800df7c:	3110      	adds	r1, #16
 800df7e:	3e10      	subs	r6, #16
 800df80:	2b07      	cmp	r3, #7
 800df82:	e882 0a00 	stmia.w	r2, {r9, fp}
 800df86:	9326      	str	r3, [sp, #152]	; 0x98
 800df88:	9127      	str	r1, [sp, #156]	; 0x9c
 800df8a:	dc17      	bgt.n	800dfbc <_svfprintf_r+0xc24>
 800df8c:	3e10      	subs	r6, #16
 800df8e:	3208      	adds	r2, #8
 800df90:	2e10      	cmp	r6, #16
 800df92:	dd21      	ble.n	800dfd8 <_svfprintf_r+0xc40>
 800df94:	1c58      	adds	r0, r3, #1
 800df96:	3110      	adds	r1, #16
 800df98:	2807      	cmp	r0, #7
 800df9a:	e882 0a00 	stmia.w	r2, {r9, fp}
 800df9e:	9127      	str	r1, [sp, #156]	; 0x9c
 800dfa0:	9026      	str	r0, [sp, #152]	; 0x98
 800dfa2:	dde9      	ble.n	800df78 <_svfprintf_r+0xbe0>
 800dfa4:	4620      	mov	r0, r4
 800dfa6:	4629      	mov	r1, r5
 800dfa8:	aa25      	add	r2, sp, #148	; 0x94
 800dfaa:	f003 fc07 	bl	80117bc <__ssprint_r>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	f47f abb1 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dfb4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800dfb6:	9826      	ldr	r0, [sp, #152]	; 0x98
 800dfb8:	aa32      	add	r2, sp, #200	; 0xc8
 800dfba:	e7de      	b.n	800df7a <_svfprintf_r+0xbe2>
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	4629      	mov	r1, r5
 800dfc0:	aa25      	add	r2, sp, #148	; 0x94
 800dfc2:	f003 fbfb 	bl	80117bc <__ssprint_r>
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	f47f aba5 	bne.w	800d716 <_svfprintf_r+0x37e>
 800dfcc:	3e10      	subs	r6, #16
 800dfce:	2e10      	cmp	r6, #16
 800dfd0:	aa32      	add	r2, sp, #200	; 0xc8
 800dfd2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800dfd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dfd6:	dcdd      	bgt.n	800df94 <_svfprintf_r+0xbfc>
 800dfd8:	4635      	mov	r5, r6
 800dfda:	460c      	mov	r4, r1
 800dfdc:	4616      	mov	r6, r2
 800dfde:	4618      	mov	r0, r3
 800dfe0:	1c41      	adds	r1, r0, #1
 800dfe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfe4:	1964      	adds	r4, r4, r5
 800dfe6:	2907      	cmp	r1, #7
 800dfe8:	e886 0028 	stmia.w	r6, {r3, r5}
 800dfec:	9427      	str	r4, [sp, #156]	; 0x9c
 800dfee:	9126      	str	r1, [sp, #152]	; 0x98
 800dff0:	f300 8300 	bgt.w	800e5f4 <_svfprintf_r+0x125c>
 800dff4:	3608      	adds	r6, #8
 800dff6:	e55c      	b.n	800dab2 <_svfprintf_r+0x71a>
 800dff8:	4a2f      	ldr	r2, [pc, #188]	; (800e0b8 <_svfprintf_r+0xd20>)
 800dffa:	9209      	str	r2, [sp, #36]	; 0x24
 800dffc:	3501      	adds	r5, #1
 800dffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e000:	19e4      	adds	r4, r4, r7
 800e002:	2d07      	cmp	r5, #7
 800e004:	e886 0088 	stmia.w	r6, {r3, r7}
 800e008:	9427      	str	r4, [sp, #156]	; 0x9c
 800e00a:	9526      	str	r5, [sp, #152]	; 0x98
 800e00c:	f77f ae7a 	ble.w	800dd04 <_svfprintf_r+0x96c>
 800e010:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e012:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e014:	aa25      	add	r2, sp, #148	; 0x94
 800e016:	f003 fbd1 	bl	80117bc <__ssprint_r>
 800e01a:	2800      	cmp	r0, #0
 800e01c:	f47f ab7b 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e020:	ae32      	add	r6, sp, #200	; 0xc8
 800e022:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e024:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800e026:	e66e      	b.n	800dd06 <_svfprintf_r+0x96e>
 800e028:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e02a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e02c:	aa25      	add	r2, sp, #148	; 0x94
 800e02e:	f003 fbc5 	bl	80117bc <__ssprint_r>
 800e032:	2800      	cmp	r0, #0
 800e034:	f43f ae8b 	beq.w	800dd4e <_svfprintf_r+0x9b6>
 800e038:	f7ff bb6d 	b.w	800d716 <_svfprintf_r+0x37e>
 800e03c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e03e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e040:	9306      	str	r3, [sp, #24]
 800e042:	aa25      	add	r2, sp, #148	; 0x94
 800e044:	f003 fbba 	bl	80117bc <__ssprint_r>
 800e048:	9b06      	ldr	r3, [sp, #24]
 800e04a:	2800      	cmp	r0, #0
 800e04c:	f47f ab63 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e050:	ae32      	add	r6, sp, #200	; 0xc8
 800e052:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e054:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e056:	e549      	b.n	800daec <_svfprintf_r+0x754>
 800e058:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e05a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e05c:	aa25      	add	r2, sp, #148	; 0x94
 800e05e:	f003 fbad 	bl	80117bc <__ssprint_r>
 800e062:	2800      	cmp	r0, #0
 800e064:	f47f ab57 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e068:	ae32      	add	r6, sp, #200	; 0xc8
 800e06a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e06c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e06e:	e54b      	b.n	800db08 <_svfprintf_r+0x770>
 800e070:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e072:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e074:	aa25      	add	r2, sp, #148	; 0x94
 800e076:	f003 fba1 	bl	80117bc <__ssprint_r>
 800e07a:	2800      	cmp	r0, #0
 800e07c:	f47f ab4b 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e080:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e082:	ae32      	add	r6, sp, #200	; 0xc8
 800e084:	e58a      	b.n	800db9c <_svfprintf_r+0x804>
 800e086:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e088:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e08a:	aa25      	add	r2, sp, #148	; 0x94
 800e08c:	f003 fb96 	bl	80117bc <__ssprint_r>
 800e090:	2800      	cmp	r0, #0
 800e092:	f47f ab40 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e096:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e098:	ae32      	add	r6, sp, #200	; 0xc8
 800e09a:	e4f7      	b.n	800da8c <_svfprintf_r+0x6f4>
 800e09c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e09e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e0a0:	aa25      	add	r2, sp, #148	; 0x94
 800e0a2:	f003 fb8b 	bl	80117bc <__ssprint_r>
 800e0a6:	2800      	cmp	r0, #0
 800e0a8:	f47f ab35 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e0ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e0ae:	ae32      	add	r6, sp, #200	; 0xc8
 800e0b0:	e4fb      	b.n	800daaa <_svfprintf_r+0x712>
 800e0b2:	bf00      	nop
 800e0b4:	080137e8 	.word	0x080137e8
 800e0b8:	080137ec 	.word	0x080137ec
 800e0bc:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 800e0c0:	960b      	str	r6, [sp, #44]	; 0x2c
 800e0c2:	210f      	movs	r1, #15
 800e0c4:	ea04 0601 	and.w	r6, r4, r1
 800e0c8:	eb0e 0006 	add.w	r0, lr, r6
 800e0cc:	0927      	lsrs	r7, r4, #4
 800e0ce:	092a      	lsrs	r2, r5, #4
 800e0d0:	ea47 7405 	orr.w	r4, r7, r5, lsl #28
 800e0d4:	7803      	ldrb	r3, [r0, #0]
 800e0d6:	4615      	mov	r5, r2
 800e0d8:	ea54 0205 	orrs.w	r2, r4, r5
 800e0dc:	4667      	mov	r7, ip
 800e0de:	f88c 3000 	strb.w	r3, [ip]
 800e0e2:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e0e6:	d1ed      	bne.n	800e0c4 <_svfprintf_r+0xd2c>
 800e0e8:	9907      	ldr	r1, [sp, #28]
 800e0ea:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e0ec:	1bc8      	subs	r0, r1, r7
 800e0ee:	900e      	str	r0, [sp, #56]	; 0x38
 800e0f0:	f7ff ba76 	b.w	800d5e0 <_svfprintf_r+0x248>
 800e0f4:	2d00      	cmp	r5, #0
 800e0f6:	bf08      	it	eq
 800e0f8:	2c0a      	cmpeq	r4, #10
 800e0fa:	f080 8154 	bcs.w	800e3a6 <_svfprintf_r+0x100e>
 800e0fe:	af42      	add	r7, sp, #264	; 0x108
 800e100:	3430      	adds	r4, #48	; 0x30
 800e102:	f807 4d41 	strb.w	r4, [r7, #-65]!
 800e106:	9b07      	ldr	r3, [sp, #28]
 800e108:	1bd9      	subs	r1, r3, r7
 800e10a:	910e      	str	r1, [sp, #56]	; 0x38
 800e10c:	f7ff ba68 	b.w	800d5e0 <_svfprintf_r+0x248>
 800e110:	2302      	movs	r3, #2
 800e112:	f7ff ba2c 	b.w	800d56e <_svfprintf_r+0x1d6>
 800e116:	4640      	mov	r0, r8
 800e118:	4621      	mov	r1, r4
 800e11a:	aa25      	add	r2, sp, #148	; 0x94
 800e11c:	f003 fb4e 	bl	80117bc <__ssprint_r>
 800e120:	2800      	cmp	r0, #0
 800e122:	f47f aaf8 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e126:	ae32      	add	r6, sp, #200	; 0xc8
 800e128:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800e12a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e12c:	e6d5      	b.n	800deda <_svfprintf_r+0xb42>
 800e12e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e130:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e132:	9306      	str	r3, [sp, #24]
 800e134:	aa25      	add	r2, sp, #148	; 0x94
 800e136:	f003 fb41 	bl	80117bc <__ssprint_r>
 800e13a:	9b06      	ldr	r3, [sp, #24]
 800e13c:	2800      	cmp	r0, #0
 800e13e:	f47f aaea 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e142:	ae32      	add	r6, sp, #200	; 0xc8
 800e144:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800e146:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e148:	f7ff ba82 	b.w	800d650 <_svfprintf_r+0x2b8>
 800e14c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e14e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e150:	aa25      	add	r2, sp, #148	; 0x94
 800e152:	f003 fb33 	bl	80117bc <__ssprint_r>
 800e156:	2800      	cmp	r0, #0
 800e158:	f47f aadd 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e15c:	ae32      	add	r6, sp, #200	; 0xc8
 800e15e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800e160:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e162:	f7ff ba88 	b.w	800d676 <_svfprintf_r+0x2de>
 800e166:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800e168:	2d00      	cmp	r5, #0
 800e16a:	f340 82b5 	ble.w	800e6d8 <_svfprintf_r+0x1340>
 800e16e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800e170:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e172:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e174:	428d      	cmp	r5, r1
 800e176:	bfa8      	it	ge
 800e178:	460d      	movge	r5, r1
 800e17a:	18b8      	adds	r0, r7, r2
 800e17c:	2d00      	cmp	r5, #0
 800e17e:	9009      	str	r0, [sp, #36]	; 0x24
 800e180:	dd0a      	ble.n	800e198 <_svfprintf_r+0xe00>
 800e182:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e184:	6037      	str	r7, [r6, #0]
 800e186:	1c59      	adds	r1, r3, #1
 800e188:	1964      	adds	r4, r4, r5
 800e18a:	2907      	cmp	r1, #7
 800e18c:	6075      	str	r5, [r6, #4]
 800e18e:	9427      	str	r4, [sp, #156]	; 0x9c
 800e190:	9126      	str	r1, [sp, #152]	; 0x98
 800e192:	f300 847d 	bgt.w	800ea90 <_svfprintf_r+0x16f8>
 800e196:	3608      	adds	r6, #8
 800e198:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e19a:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800e19e:	1b55      	subs	r5, r2, r5
 800e1a0:	2d00      	cmp	r5, #0
 800e1a2:	f340 814f 	ble.w	800e444 <_svfprintf_r+0x10ac>
 800e1a6:	2d10      	cmp	r5, #16
 800e1a8:	f340 8274 	ble.w	800e694 <_svfprintf_r+0x12fc>
 800e1ac:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e1ae:	4b9f      	ldr	r3, [pc, #636]	; (800e42c <_svfprintf_r+0x1094>)
 800e1b0:	f8c6 9000 	str.w	r9, [r6]
 800e1b4:	f04f 0810 	mov.w	r8, #16
 800e1b8:	3101      	adds	r1, #1
 800e1ba:	f1a5 0e11 	sub.w	lr, r5, #17
 800e1be:	4444      	add	r4, r8
 800e1c0:	2907      	cmp	r1, #7
 800e1c2:	f8c6 8004 	str.w	r8, [r6, #4]
 800e1c6:	930e      	str	r3, [sp, #56]	; 0x38
 800e1c8:	9427      	str	r4, [sp, #156]	; 0x9c
 800e1ca:	9126      	str	r1, [sp, #152]	; 0x98
 800e1cc:	f3ce 1b00 	ubfx	fp, lr, #4, #1
 800e1d0:	f300 8451 	bgt.w	800ea76 <_svfprintf_r+0x16de>
 800e1d4:	3608      	adds	r6, #8
 800e1d6:	3d10      	subs	r5, #16
 800e1d8:	2d10      	cmp	r5, #16
 800e1da:	f340 825e 	ble.w	800e69a <_svfprintf_r+0x1302>
 800e1de:	f1bb 0f00 	cmp.w	fp, #0
 800e1e2:	d00f      	beq.n	800e204 <_svfprintf_r+0xe6c>
 800e1e4:	3101      	adds	r1, #1
 800e1e6:	3410      	adds	r4, #16
 800e1e8:	2907      	cmp	r1, #7
 800e1ea:	f8c6 9000 	str.w	r9, [r6]
 800e1ee:	f8c6 8004 	str.w	r8, [r6, #4]
 800e1f2:	9427      	str	r4, [sp, #156]	; 0x9c
 800e1f4:	9126      	str	r1, [sp, #152]	; 0x98
 800e1f6:	f300 8471 	bgt.w	800eadc <_svfprintf_r+0x1744>
 800e1fa:	3608      	adds	r6, #8
 800e1fc:	3d10      	subs	r5, #16
 800e1fe:	2d10      	cmp	r5, #16
 800e200:	f340 824b 	ble.w	800e69a <_svfprintf_r+0x1302>
 800e204:	4620      	mov	r0, r4
 800e206:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800e20a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e20c:	e012      	b.n	800e234 <_svfprintf_r+0xe9c>
 800e20e:	f106 0208 	add.w	r2, r6, #8
 800e212:	1c59      	adds	r1, r3, #1
 800e214:	3010      	adds	r0, #16
 800e216:	3d10      	subs	r5, #16
 800e218:	2907      	cmp	r1, #7
 800e21a:	f8c2 9000 	str.w	r9, [r2]
 800e21e:	f8c2 8004 	str.w	r8, [r2, #4]
 800e222:	9126      	str	r1, [sp, #152]	; 0x98
 800e224:	9027      	str	r0, [sp, #156]	; 0x9c
 800e226:	dc1b      	bgt.n	800e260 <_svfprintf_r+0xec8>
 800e228:	f102 0608 	add.w	r6, r2, #8
 800e22c:	3d10      	subs	r5, #16
 800e22e:	2d10      	cmp	r5, #16
 800e230:	f340 8407 	ble.w	800ea42 <_svfprintf_r+0x16aa>
 800e234:	1c4b      	adds	r3, r1, #1
 800e236:	3010      	adds	r0, #16
 800e238:	2b07      	cmp	r3, #7
 800e23a:	f8c6 9000 	str.w	r9, [r6]
 800e23e:	f8c6 8004 	str.w	r8, [r6, #4]
 800e242:	9027      	str	r0, [sp, #156]	; 0x9c
 800e244:	9326      	str	r3, [sp, #152]	; 0x98
 800e246:	dde2      	ble.n	800e20e <_svfprintf_r+0xe76>
 800e248:	4658      	mov	r0, fp
 800e24a:	4621      	mov	r1, r4
 800e24c:	aa25      	add	r2, sp, #148	; 0x94
 800e24e:	f003 fab5 	bl	80117bc <__ssprint_r>
 800e252:	2800      	cmp	r0, #0
 800e254:	f47f aa5f 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e258:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800e25a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e25c:	aa32      	add	r2, sp, #200	; 0xc8
 800e25e:	e7d8      	b.n	800e212 <_svfprintf_r+0xe7a>
 800e260:	4658      	mov	r0, fp
 800e262:	4621      	mov	r1, r4
 800e264:	aa25      	add	r2, sp, #148	; 0x94
 800e266:	f003 faa9 	bl	80117bc <__ssprint_r>
 800e26a:	2800      	cmp	r0, #0
 800e26c:	f47f aa53 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e270:	ae32      	add	r6, sp, #200	; 0xc8
 800e272:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800e274:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e276:	e7d9      	b.n	800e22c <_svfprintf_r+0xe94>
 800e278:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e27a:	af32      	add	r7, sp, #200	; 0xc8
 800e27c:	940e      	str	r4, [sp, #56]	; 0x38
 800e27e:	f7ff b9af 	b.w	800d5e0 <_svfprintf_r+0x248>
 800e282:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e284:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e286:	aa25      	add	r2, sp, #148	; 0x94
 800e288:	f003 fa98 	bl	80117bc <__ssprint_r>
 800e28c:	2800      	cmp	r0, #0
 800e28e:	f47f aa42 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e292:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e294:	ae32      	add	r6, sp, #200	; 0xc8
 800e296:	f7ff bbe8 	b.w	800da6a <_svfprintf_r+0x6d2>
 800e29a:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800e29c:	3f01      	subs	r7, #1
 800e29e:	2f00      	cmp	r7, #0
 800e2a0:	f77f ad31 	ble.w	800dd06 <_svfprintf_r+0x96e>
 800e2a4:	2f10      	cmp	r7, #16
 800e2a6:	f77f aea7 	ble.w	800dff8 <_svfprintf_r+0xc60>
 800e2aa:	9811      	ldr	r0, [sp, #68]	; 0x44
 800e2ac:	4b5f      	ldr	r3, [pc, #380]	; (800e42c <_svfprintf_r+0x1094>)
 800e2ae:	f8c6 9000 	str.w	r9, [r6]
 800e2b2:	f04f 0810 	mov.w	r8, #16
 800e2b6:	3501      	adds	r5, #1
 800e2b8:	f1a0 0b12 	sub.w	fp, r0, #18
 800e2bc:	4444      	add	r4, r8
 800e2be:	2d07      	cmp	r5, #7
 800e2c0:	f8c6 8004 	str.w	r8, [r6, #4]
 800e2c4:	9309      	str	r3, [sp, #36]	; 0x24
 800e2c6:	9427      	str	r4, [sp, #156]	; 0x9c
 800e2c8:	9526      	str	r5, [sp, #152]	; 0x98
 800e2ca:	f3cb 1b00 	ubfx	fp, fp, #4, #1
 800e2ce:	f300 83ba 	bgt.w	800ea46 <_svfprintf_r+0x16ae>
 800e2d2:	3608      	adds	r6, #8
 800e2d4:	3f10      	subs	r7, #16
 800e2d6:	2f10      	cmp	r7, #16
 800e2d8:	f77f ae90 	ble.w	800dffc <_svfprintf_r+0xc64>
 800e2dc:	f1bb 0f00 	cmp.w	fp, #0
 800e2e0:	d00f      	beq.n	800e302 <_svfprintf_r+0xf6a>
 800e2e2:	3501      	adds	r5, #1
 800e2e4:	3410      	adds	r4, #16
 800e2e6:	2d07      	cmp	r5, #7
 800e2e8:	f8c6 9000 	str.w	r9, [r6]
 800e2ec:	f8c6 8004 	str.w	r8, [r6, #4]
 800e2f0:	9427      	str	r4, [sp, #156]	; 0x9c
 800e2f2:	9526      	str	r5, [sp, #152]	; 0x98
 800e2f4:	f300 83b3 	bgt.w	800ea5e <_svfprintf_r+0x16c6>
 800e2f8:	3608      	adds	r6, #8
 800e2fa:	3f10      	subs	r7, #16
 800e2fc:	2f10      	cmp	r7, #16
 800e2fe:	f77f ae7d 	ble.w	800dffc <_svfprintf_r+0xc64>
 800e302:	4621      	mov	r1, r4
 800e304:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800e308:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e30a:	e010      	b.n	800e32e <_svfprintf_r+0xf96>
 800e30c:	3608      	adds	r6, #8
 800e30e:	3501      	adds	r5, #1
 800e310:	3110      	adds	r1, #16
 800e312:	3f10      	subs	r7, #16
 800e314:	2d07      	cmp	r5, #7
 800e316:	f8c6 9000 	str.w	r9, [r6]
 800e31a:	f8c6 8004 	str.w	r8, [r6, #4]
 800e31e:	9127      	str	r1, [sp, #156]	; 0x9c
 800e320:	9526      	str	r5, [sp, #152]	; 0x98
 800e322:	dc1a      	bgt.n	800e35a <_svfprintf_r+0xfc2>
 800e324:	3608      	adds	r6, #8
 800e326:	3f10      	subs	r7, #16
 800e328:	2f10      	cmp	r7, #16
 800e32a:	f340 835d 	ble.w	800e9e8 <_svfprintf_r+0x1650>
 800e32e:	3501      	adds	r5, #1
 800e330:	3110      	adds	r1, #16
 800e332:	2d07      	cmp	r5, #7
 800e334:	f8c6 9000 	str.w	r9, [r6]
 800e338:	f8c6 8004 	str.w	r8, [r6, #4]
 800e33c:	9127      	str	r1, [sp, #156]	; 0x9c
 800e33e:	9526      	str	r5, [sp, #152]	; 0x98
 800e340:	dde4      	ble.n	800e30c <_svfprintf_r+0xf74>
 800e342:	4658      	mov	r0, fp
 800e344:	4621      	mov	r1, r4
 800e346:	aa25      	add	r2, sp, #148	; 0x94
 800e348:	f003 fa38 	bl	80117bc <__ssprint_r>
 800e34c:	2800      	cmp	r0, #0
 800e34e:	f47f a9e2 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e352:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800e354:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800e356:	ae32      	add	r6, sp, #200	; 0xc8
 800e358:	e7d9      	b.n	800e30e <_svfprintf_r+0xf76>
 800e35a:	4658      	mov	r0, fp
 800e35c:	4621      	mov	r1, r4
 800e35e:	aa25      	add	r2, sp, #148	; 0x94
 800e360:	f003 fa2c 	bl	80117bc <__ssprint_r>
 800e364:	2800      	cmp	r0, #0
 800e366:	f47f a9d6 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e36a:	ae32      	add	r6, sp, #200	; 0xc8
 800e36c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800e36e:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800e370:	e7d9      	b.n	800e326 <_svfprintf_r+0xf8e>
 800e372:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e374:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 800e42c <_svfprintf_r+0x1094>
 800e378:	3101      	adds	r1, #1
 800e37a:	1964      	adds	r4, r4, r5
 800e37c:	2907      	cmp	r1, #7
 800e37e:	f8c6 b000 	str.w	fp, [r6]
 800e382:	6075      	str	r5, [r6, #4]
 800e384:	9427      	str	r4, [sp, #156]	; 0x9c
 800e386:	9126      	str	r1, [sp, #152]	; 0x98
 800e388:	f77f ac18 	ble.w	800dbbc <_svfprintf_r+0x824>
 800e38c:	e4c6      	b.n	800dd1c <_svfprintf_r+0x984>
 800e38e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e390:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e392:	aa25      	add	r2, sp, #148	; 0x94
 800e394:	f003 fa12 	bl	80117bc <__ssprint_r>
 800e398:	2800      	cmp	r0, #0
 800e39a:	f47f a9bc 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e39e:	ae32      	add	r6, sp, #200	; 0xc8
 800e3a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e3a2:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e3a4:	e42e      	b.n	800dc04 <_svfprintf_r+0x86c>
 800e3a6:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	4629      	mov	r1, r5
 800e3ae:	220a      	movs	r2, #10
 800e3b0:	2300      	movs	r3, #0
 800e3b2:	f004 fcf3 	bl	8012d9c <__aeabi_uldivmod>
 800e3b6:	3230      	adds	r2, #48	; 0x30
 800e3b8:	f88b 2000 	strb.w	r2, [fp]
 800e3bc:	4620      	mov	r0, r4
 800e3be:	4629      	mov	r1, r5
 800e3c0:	220a      	movs	r2, #10
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	f004 fcea 	bl	8012d9c <__aeabi_uldivmod>
 800e3c8:	4604      	mov	r4, r0
 800e3ca:	460d      	mov	r5, r1
 800e3cc:	ea54 0005 	orrs.w	r0, r4, r5
 800e3d0:	465f      	mov	r7, fp
 800e3d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e3d6:	d1e8      	bne.n	800e3aa <_svfprintf_r+0x1012>
 800e3d8:	e507      	b.n	800ddea <_svfprintf_r+0xa52>
 800e3da:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e3dc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e3de:	aa25      	add	r2, sp, #148	; 0x94
 800e3e0:	f003 f9ec 	bl	80117bc <__ssprint_r>
 800e3e4:	2800      	cmp	r0, #0
 800e3e6:	f47f a996 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e3ea:	ae32      	add	r6, sp, #200	; 0xc8
 800e3ec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e3ee:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e3f0:	e41d      	b.n	800dc2e <_svfprintf_r+0x896>
 800e3f2:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e3f4:	680c      	ldr	r4, [r1, #0]
 800e3f6:	17e5      	asrs	r5, r4, #31
 800e3f8:	4622      	mov	r2, r4
 800e3fa:	462b      	mov	r3, r5
 800e3fc:	1d0f      	adds	r7, r1, #4
 800e3fe:	2a00      	cmp	r2, #0
 800e400:	f173 0000 	sbcs.w	r0, r3, #0
 800e404:	9710      	str	r7, [sp, #64]	; 0x40
 800e406:	f6bf a8cd 	bge.w	800d5a4 <_svfprintf_r+0x20c>
 800e40a:	222d      	movs	r2, #45	; 0x2d
 800e40c:	4264      	negs	r4, r4
 800e40e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e412:	f88d 2073 	strb.w	r2, [sp, #115]	; 0x73
 800e416:	2301      	movs	r3, #1
 800e418:	f7ff b8c5 	b.w	800d5a6 <_svfprintf_r+0x20e>
 800e41c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e41e:	6815      	ldr	r5, [r2, #0]
 800e420:	1d17      	adds	r7, r2, #4
 800e422:	462c      	mov	r4, r5
 800e424:	9710      	str	r7, [sp, #64]	; 0x40
 800e426:	2500      	movs	r5, #0
 800e428:	f7ff b9ec 	b.w	800d804 <_svfprintf_r+0x46c>
 800e42c:	080137ec 	.word	0x080137ec
 800e430:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e432:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e434:	aa25      	add	r2, sp, #148	; 0x94
 800e436:	f003 f9c1 	bl	80117bc <__ssprint_r>
 800e43a:	2800      	cmp	r0, #0
 800e43c:	f47f a96b 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e440:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e442:	ae32      	add	r6, sp, #200	; 0xc8
 800e444:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e446:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e448:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e44a:	4293      	cmp	r3, r2
 800e44c:	4407      	add	r7, r0
 800e44e:	db72      	blt.n	800e536 <_svfprintf_r+0x119e>
 800e450:	9908      	ldr	r1, [sp, #32]
 800e452:	07c9      	lsls	r1, r1, #31
 800e454:	d46f      	bmi.n	800e536 <_svfprintf_r+0x119e>
 800e456:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e458:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e45a:	1bed      	subs	r5, r5, r7
 800e45c:	1ac9      	subs	r1, r1, r3
 800e45e:	42a9      	cmp	r1, r5
 800e460:	bfb8      	it	lt
 800e462:	460d      	movlt	r5, r1
 800e464:	2d00      	cmp	r5, #0
 800e466:	dd0a      	ble.n	800e47e <_svfprintf_r+0x10e6>
 800e468:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e46a:	6037      	str	r7, [r6, #0]
 800e46c:	1c50      	adds	r0, r2, #1
 800e46e:	1964      	adds	r4, r4, r5
 800e470:	2807      	cmp	r0, #7
 800e472:	6075      	str	r5, [r6, #4]
 800e474:	9427      	str	r4, [sp, #156]	; 0x9c
 800e476:	9026      	str	r0, [sp, #152]	; 0x98
 800e478:	f300 836f 	bgt.w	800eb5a <_svfprintf_r+0x17c2>
 800e47c:	3608      	adds	r6, #8
 800e47e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800e482:	1b4d      	subs	r5, r1, r5
 800e484:	2d00      	cmp	r5, #0
 800e486:	f77f ab9a 	ble.w	800dbbe <_svfprintf_r+0x826>
 800e48a:	2d10      	cmp	r5, #16
 800e48c:	f77f af71 	ble.w	800e372 <_svfprintf_r+0xfda>
 800e490:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e492:	f8c6 9000 	str.w	r9, [r6]
 800e496:	2710      	movs	r7, #16
 800e498:	1c51      	adds	r1, r2, #1
 800e49a:	f1a5 0811 	sub.w	r8, r5, #17
 800e49e:	19e4      	adds	r4, r4, r7
 800e4a0:	2907      	cmp	r1, #7
 800e4a2:	6077      	str	r7, [r6, #4]
 800e4a4:	f8df b348 	ldr.w	fp, [pc, #840]	; 800e7f0 <_svfprintf_r+0x1458>
 800e4a8:	9427      	str	r4, [sp, #156]	; 0x9c
 800e4aa:	9126      	str	r1, [sp, #152]	; 0x98
 800e4ac:	f3c8 1800 	ubfx	r8, r8, #4, #1
 800e4b0:	f300 8347 	bgt.w	800eb42 <_svfprintf_r+0x17aa>
 800e4b4:	3608      	adds	r6, #8
 800e4b6:	3d10      	subs	r5, #16
 800e4b8:	2d10      	cmp	r5, #16
 800e4ba:	f77f af5d 	ble.w	800e378 <_svfprintf_r+0xfe0>
 800e4be:	f1b8 0f00 	cmp.w	r8, #0
 800e4c2:	d00e      	beq.n	800e4e2 <_svfprintf_r+0x114a>
 800e4c4:	3101      	adds	r1, #1
 800e4c6:	3410      	adds	r4, #16
 800e4c8:	2907      	cmp	r1, #7
 800e4ca:	f8c6 9000 	str.w	r9, [r6]
 800e4ce:	6077      	str	r7, [r6, #4]
 800e4d0:	9427      	str	r4, [sp, #156]	; 0x9c
 800e4d2:	9126      	str	r1, [sp, #152]	; 0x98
 800e4d4:	f300 83a5 	bgt.w	800ec22 <_svfprintf_r+0x188a>
 800e4d8:	3608      	adds	r6, #8
 800e4da:	3d10      	subs	r5, #16
 800e4dc:	2d10      	cmp	r5, #16
 800e4de:	f77f af4b 	ble.w	800e378 <_svfprintf_r+0xfe0>
 800e4e2:	4620      	mov	r0, r4
 800e4e4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800e4e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e4ea:	e00f      	b.n	800e50c <_svfprintf_r+0x1174>
 800e4ec:	3608      	adds	r6, #8
 800e4ee:	1c59      	adds	r1, r3, #1
 800e4f0:	3010      	adds	r0, #16
 800e4f2:	3d10      	subs	r5, #16
 800e4f4:	2907      	cmp	r1, #7
 800e4f6:	f8c6 9000 	str.w	r9, [r6]
 800e4fa:	6077      	str	r7, [r6, #4]
 800e4fc:	9126      	str	r1, [sp, #152]	; 0x98
 800e4fe:	9027      	str	r0, [sp, #156]	; 0x9c
 800e500:	dc28      	bgt.n	800e554 <_svfprintf_r+0x11bc>
 800e502:	3608      	adds	r6, #8
 800e504:	3d10      	subs	r5, #16
 800e506:	2d10      	cmp	r5, #16
 800e508:	f340 80d3 	ble.w	800e6b2 <_svfprintf_r+0x131a>
 800e50c:	1c4b      	adds	r3, r1, #1
 800e50e:	3010      	adds	r0, #16
 800e510:	2b07      	cmp	r3, #7
 800e512:	f8c6 9000 	str.w	r9, [r6]
 800e516:	6077      	str	r7, [r6, #4]
 800e518:	9027      	str	r0, [sp, #156]	; 0x9c
 800e51a:	9326      	str	r3, [sp, #152]	; 0x98
 800e51c:	dde6      	ble.n	800e4ec <_svfprintf_r+0x1154>
 800e51e:	4640      	mov	r0, r8
 800e520:	4621      	mov	r1, r4
 800e522:	aa25      	add	r2, sp, #148	; 0x94
 800e524:	f003 f94a 	bl	80117bc <__ssprint_r>
 800e528:	2800      	cmp	r0, #0
 800e52a:	f47f a8f4 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e52e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800e530:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e532:	ae32      	add	r6, sp, #200	; 0xc8
 800e534:	e7db      	b.n	800e4ee <_svfprintf_r+0x1156>
 800e536:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e538:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800e53a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e53c:	6030      	str	r0, [r6, #0]
 800e53e:	18a4      	adds	r4, r4, r2
 800e540:	9815      	ldr	r0, [sp, #84]	; 0x54
 800e542:	1c4a      	adds	r2, r1, #1
 800e544:	2a07      	cmp	r2, #7
 800e546:	6070      	str	r0, [r6, #4]
 800e548:	9427      	str	r4, [sp, #156]	; 0x9c
 800e54a:	9226      	str	r2, [sp, #152]	; 0x98
 800e54c:	f300 82d3 	bgt.w	800eaf6 <_svfprintf_r+0x175e>
 800e550:	3608      	adds	r6, #8
 800e552:	e780      	b.n	800e456 <_svfprintf_r+0x10be>
 800e554:	4640      	mov	r0, r8
 800e556:	4621      	mov	r1, r4
 800e558:	aa25      	add	r2, sp, #148	; 0x94
 800e55a:	f003 f92f 	bl	80117bc <__ssprint_r>
 800e55e:	2800      	cmp	r0, #0
 800e560:	f47f a8d9 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e564:	ae32      	add	r6, sp, #200	; 0xc8
 800e566:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800e568:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e56a:	e7cb      	b.n	800e504 <_svfprintf_r+0x116c>
 800e56c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e56e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e570:	9306      	str	r3, [sp, #24]
 800e572:	aa25      	add	r2, sp, #148	; 0x94
 800e574:	f003 f922 	bl	80117bc <__ssprint_r>
 800e578:	9b06      	ldr	r3, [sp, #24]
 800e57a:	2800      	cmp	r0, #0
 800e57c:	f47f a8cb 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e580:	ae32      	add	r6, sp, #200	; 0xc8
 800e582:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e584:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e586:	e4df      	b.n	800df48 <_svfprintf_r+0xbb0>
 800e588:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e58a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e58c:	aa25      	add	r2, sp, #148	; 0x94
 800e58e:	f003 f915 	bl	80117bc <__ssprint_r>
 800e592:	2800      	cmp	r0, #0
 800e594:	f47f a8bf 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e598:	ae32      	add	r6, sp, #200	; 0xc8
 800e59a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e59c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e59e:	e4e1      	b.n	800df64 <_svfprintf_r+0xbcc>
 800e5a0:	9908      	ldr	r1, [sp, #32]
 800e5a2:	07ca      	lsls	r2, r1, #31
 800e5a4:	f53f ab81 	bmi.w	800dcaa <_svfprintf_r+0x912>
 800e5a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e5aa:	6037      	str	r7, [r6, #0]
 800e5ac:	3401      	adds	r4, #1
 800e5ae:	1c55      	adds	r5, r2, #1
 800e5b0:	2001      	movs	r0, #1
 800e5b2:	f7ff bba1 	b.w	800dcf8 <_svfprintf_r+0x960>
 800e5b6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e5b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5ba:	aa25      	add	r2, sp, #148	; 0x94
 800e5bc:	f003 f8fe 	bl	80117bc <__ssprint_r>
 800e5c0:	2800      	cmp	r0, #0
 800e5c2:	f47f a8a8 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e5c6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e5c8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800e5ca:	ae32      	add	r6, sp, #200	; 0xc8
 800e5cc:	f7ff bb79 	b.w	800dcc2 <_svfprintf_r+0x92a>
 800e5d0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e5d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5d4:	aa25      	add	r2, sp, #148	; 0x94
 800e5d6:	f003 f8f1 	bl	80117bc <__ssprint_r>
 800e5da:	2800      	cmp	r0, #0
 800e5dc:	f47f a89b 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e5e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e5e2:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800e5e4:	ae32      	add	r6, sp, #200	; 0xc8
 800e5e6:	f7ff bb78 	b.w	800dcda <_svfprintf_r+0x942>
 800e5ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5ec:	af32      	add	r7, sp, #200	; 0xc8
 800e5ee:	910e      	str	r1, [sp, #56]	; 0x38
 800e5f0:	f7fe bff6 	b.w	800d5e0 <_svfprintf_r+0x248>
 800e5f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e5f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e5f8:	aa25      	add	r2, sp, #148	; 0x94
 800e5fa:	f003 f8df 	bl	80117bc <__ssprint_r>
 800e5fe:	2800      	cmp	r0, #0
 800e600:	f47f a889 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e604:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e606:	ae32      	add	r6, sp, #200	; 0xc8
 800e608:	f7ff ba53 	b.w	800dab2 <_svfprintf_r+0x71a>
 800e60c:	f7fc ff8a 	bl	800b524 <__fpclassifyd>
 800e610:	2800      	cmp	r0, #0
 800e612:	f040 80f1 	bne.w	800e7f8 <_svfprintf_r+0x1460>
 800e616:	2703      	movs	r7, #3
 800e618:	4a73      	ldr	r2, [pc, #460]	; (800e7e8 <_svfprintf_r+0x1450>)
 800e61a:	970b      	str	r7, [sp, #44]	; 0x2c
 800e61c:	4f73      	ldr	r7, [pc, #460]	; (800e7ec <_svfprintf_r+0x1454>)
 800e61e:	9012      	str	r0, [sp, #72]	; 0x48
 800e620:	9808      	ldr	r0, [sp, #32]
 800e622:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800e626:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e62a:	bfd8      	it	le
 800e62c:	4617      	movle	r7, r2
 800e62e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e630:	f020 0480 	bic.w	r4, r0, #128	; 0x80
 800e634:	2103      	movs	r1, #3
 800e636:	9408      	str	r4, [sp, #32]
 800e638:	910e      	str	r1, [sp, #56]	; 0x38
 800e63a:	9214      	str	r2, [sp, #80]	; 0x50
 800e63c:	f7fe bfdb 	b.w	800d5f6 <_svfprintf_r+0x25e>
 800e640:	9b08      	ldr	r3, [sp, #32]
 800e642:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800e646:	f000 81bb 	beq.w	800e9c0 <_svfprintf_r+0x1628>
 800e64a:	4603      	mov	r3, r0
 800e64c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e64e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e650:	1d01      	adds	r1, r0, #4
 800e652:	882c      	ldrh	r4, [r5, #0]
 800e654:	9110      	str	r1, [sp, #64]	; 0x40
 800e656:	2500      	movs	r5, #0
 800e658:	f7fe bf89 	b.w	800d56e <_svfprintf_r+0x1d6>
 800e65c:	9808      	ldr	r0, [sp, #32]
 800e65e:	0640      	lsls	r0, r0, #25
 800e660:	f140 81a5 	bpl.w	800e9ae <_svfprintf_r+0x1616>
 800e664:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e666:	1d08      	adds	r0, r1, #4
 800e668:	880c      	ldrh	r4, [r1, #0]
 800e66a:	9010      	str	r0, [sp, #64]	; 0x40
 800e66c:	2301      	movs	r3, #1
 800e66e:	2500      	movs	r5, #0
 800e670:	f7fe bf7d 	b.w	800d56e <_svfprintf_r+0x1d6>
 800e674:	f89a 8000 	ldrb.w	r8, [sl]
 800e678:	f7fe bef0 	b.w	800d45c <_svfprintf_r+0xc4>
 800e67c:	9b08      	ldr	r3, [sp, #32]
 800e67e:	06da      	lsls	r2, r3, #27
 800e680:	f140 81a6 	bpl.w	800e9d0 <_svfprintf_r+0x1638>
 800e684:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e686:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800e688:	6813      	ldr	r3, [r2, #0]
 800e68a:	1d14      	adds	r4, r2, #4
 800e68c:	9410      	str	r4, [sp, #64]	; 0x40
 800e68e:	6018      	str	r0, [r3, #0]
 800e690:	f7fe bead 	b.w	800d3ee <_svfprintf_r+0x56>
 800e694:	4856      	ldr	r0, [pc, #344]	; (800e7f0 <_svfprintf_r+0x1458>)
 800e696:	9926      	ldr	r1, [sp, #152]	; 0x98
 800e698:	900e      	str	r0, [sp, #56]	; 0x38
 800e69a:	1c4b      	adds	r3, r1, #1
 800e69c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800e69e:	1964      	adds	r4, r4, r5
 800e6a0:	2b07      	cmp	r3, #7
 800e6a2:	e886 0021 	stmia.w	r6, {r0, r5}
 800e6a6:	9427      	str	r4, [sp, #156]	; 0x9c
 800e6a8:	9326      	str	r3, [sp, #152]	; 0x98
 800e6aa:	f73f aec1 	bgt.w	800e430 <_svfprintf_r+0x1098>
 800e6ae:	3608      	adds	r6, #8
 800e6b0:	e6c8      	b.n	800e444 <_svfprintf_r+0x10ac>
 800e6b2:	4604      	mov	r4, r0
 800e6b4:	e660      	b.n	800e378 <_svfprintf_r+0xfe0>
 800e6b6:	4b4e      	ldr	r3, [pc, #312]	; (800e7f0 <_svfprintf_r+0x1458>)
 800e6b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e6ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e6bc:	f7ff ba63 	b.w	800db86 <_svfprintf_r+0x7ee>
 800e6c0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e6c2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e6c4:	aa25      	add	r2, sp, #148	; 0x94
 800e6c6:	f003 f879 	bl	80117bc <__ssprint_r>
 800e6ca:	2800      	cmp	r0, #0
 800e6cc:	f47f a823 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e6d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e6d2:	ae32      	add	r6, sp, #200	; 0xc8
 800e6d4:	f7ff bba8 	b.w	800de28 <_svfprintf_r+0xa90>
 800e6d8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800e6da:	4b46      	ldr	r3, [pc, #280]	; (800e7f4 <_svfprintf_r+0x145c>)
 800e6dc:	1c50      	adds	r0, r2, #1
 800e6de:	3401      	adds	r4, #1
 800e6e0:	2101      	movs	r1, #1
 800e6e2:	2807      	cmp	r0, #7
 800e6e4:	6033      	str	r3, [r6, #0]
 800e6e6:	6071      	str	r1, [r6, #4]
 800e6e8:	9427      	str	r4, [sp, #156]	; 0x9c
 800e6ea:	9026      	str	r0, [sp, #152]	; 0x98
 800e6ec:	f300 8144 	bgt.w	800e978 <_svfprintf_r+0x15e0>
 800e6f0:	3608      	adds	r6, #8
 800e6f2:	b92d      	cbnz	r5, 800e700 <_svfprintf_r+0x1368>
 800e6f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e6f6:	b91a      	cbnz	r2, 800e700 <_svfprintf_r+0x1368>
 800e6f8:	9808      	ldr	r0, [sp, #32]
 800e6fa:	07c0      	lsls	r0, r0, #31
 800e6fc:	f57f aa5f 	bpl.w	800dbbe <_svfprintf_r+0x826>
 800e700:	9826      	ldr	r0, [sp, #152]	; 0x98
 800e702:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e704:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e706:	6033      	str	r3, [r6, #0]
 800e708:	1862      	adds	r2, r4, r1
 800e70a:	1c43      	adds	r3, r0, #1
 800e70c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e70e:	2b07      	cmp	r3, #7
 800e710:	6071      	str	r1, [r6, #4]
 800e712:	9227      	str	r2, [sp, #156]	; 0x9c
 800e714:	9326      	str	r3, [sp, #152]	; 0x98
 800e716:	f300 82bc 	bgt.w	800ec92 <_svfprintf_r+0x18fa>
 800e71a:	3608      	adds	r6, #8
 800e71c:	426d      	negs	r5, r5
 800e71e:	2d00      	cmp	r5, #0
 800e720:	f340 817d 	ble.w	800ea1e <_svfprintf_r+0x1686>
 800e724:	2d10      	cmp	r5, #16
 800e726:	f340 81f2 	ble.w	800eb0e <_svfprintf_r+0x1776>
 800e72a:	2410      	movs	r4, #16
 800e72c:	3301      	adds	r3, #1
 800e72e:	f1a5 0c11 	sub.w	ip, r5, #17
 800e732:	1912      	adds	r2, r2, r4
 800e734:	2b07      	cmp	r3, #7
 800e736:	f8c6 9000 	str.w	r9, [r6]
 800e73a:	6074      	str	r4, [r6, #4]
 800e73c:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800e7f0 <_svfprintf_r+0x1458>
 800e740:	9227      	str	r2, [sp, #156]	; 0x9c
 800e742:	9326      	str	r3, [sp, #152]	; 0x98
 800e744:	f3cc 1800 	ubfx	r8, ip, #4, #1
 800e748:	f300 8319 	bgt.w	800ed7e <_svfprintf_r+0x19e6>
 800e74c:	3608      	adds	r6, #8
 800e74e:	3d10      	subs	r5, #16
 800e750:	2d10      	cmp	r5, #16
 800e752:	f340 81de 	ble.w	800eb12 <_svfprintf_r+0x177a>
 800e756:	f1b8 0f00 	cmp.w	r8, #0
 800e75a:	d00e      	beq.n	800e77a <_svfprintf_r+0x13e2>
 800e75c:	3301      	adds	r3, #1
 800e75e:	3210      	adds	r2, #16
 800e760:	2b07      	cmp	r3, #7
 800e762:	f8c6 9000 	str.w	r9, [r6]
 800e766:	6074      	str	r4, [r6, #4]
 800e768:	9227      	str	r2, [sp, #156]	; 0x9c
 800e76a:	9326      	str	r3, [sp, #152]	; 0x98
 800e76c:	f300 8313 	bgt.w	800ed96 <_svfprintf_r+0x19fe>
 800e770:	3608      	adds	r6, #8
 800e772:	3d10      	subs	r5, #16
 800e774:	2d10      	cmp	r5, #16
 800e776:	f340 81cc 	ble.w	800eb12 <_svfprintf_r+0x177a>
 800e77a:	4630      	mov	r0, r6
 800e77c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800e780:	462e      	mov	r6, r5
 800e782:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800e784:	e010      	b.n	800e7a8 <_svfprintf_r+0x1410>
 800e786:	3008      	adds	r0, #8
 800e788:	3301      	adds	r3, #1
 800e78a:	3210      	adds	r2, #16
 800e78c:	3e10      	subs	r6, #16
 800e78e:	2b07      	cmp	r3, #7
 800e790:	f8c0 9000 	str.w	r9, [r0]
 800e794:	6044      	str	r4, [r0, #4]
 800e796:	9227      	str	r2, [sp, #156]	; 0x9c
 800e798:	9326      	str	r3, [sp, #152]	; 0x98
 800e79a:	f300 80fc 	bgt.w	800e996 <_svfprintf_r+0x15fe>
 800e79e:	3008      	adds	r0, #8
 800e7a0:	3e10      	subs	r6, #16
 800e7a2:	2e10      	cmp	r6, #16
 800e7a4:	f340 829d 	ble.w	800ece2 <_svfprintf_r+0x194a>
 800e7a8:	3301      	adds	r3, #1
 800e7aa:	3210      	adds	r2, #16
 800e7ac:	2b07      	cmp	r3, #7
 800e7ae:	f8c0 9000 	str.w	r9, [r0]
 800e7b2:	6044      	str	r4, [r0, #4]
 800e7b4:	9227      	str	r2, [sp, #156]	; 0x9c
 800e7b6:	9326      	str	r3, [sp, #152]	; 0x98
 800e7b8:	dde5      	ble.n	800e786 <_svfprintf_r+0x13ee>
 800e7ba:	4640      	mov	r0, r8
 800e7bc:	4629      	mov	r1, r5
 800e7be:	aa25      	add	r2, sp, #148	; 0x94
 800e7c0:	f002 fffc 	bl	80117bc <__ssprint_r>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	f47e afa6 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e7ca:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800e7cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e7ce:	a832      	add	r0, sp, #200	; 0xc8
 800e7d0:	e7da      	b.n	800e788 <_svfprintf_r+0x13f0>
 800e7d2:	9a08      	ldr	r2, [sp, #32]
 800e7d4:	f893 8001 	ldrb.w	r8, [r3, #1]
 800e7d8:	f042 0220 	orr.w	r2, r2, #32
 800e7dc:	f10a 0a01 	add.w	sl, sl, #1
 800e7e0:	9208      	str	r2, [sp, #32]
 800e7e2:	f7fe be3b 	b.w	800d45c <_svfprintf_r+0xc4>
 800e7e6:	bf00      	nop
 800e7e8:	080137b0 	.word	0x080137b0
 800e7ec:	080137b4 	.word	0x080137b4
 800e7f0:	080137ec 	.word	0x080137ec
 800e7f4:	080137e8 	.word	0x080137e8
 800e7f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e7fa:	1c6b      	adds	r3, r5, #1
 800e7fc:	f000 80c8 	beq.w	800e990 <_svfprintf_r+0x15f8>
 800e800:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800e804:	f000 8257 	beq.w	800ecb6 <_svfprintf_r+0x191e>
 800e808:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e80c:	f000 8253 	beq.w	800ecb6 <_svfprintf_r+0x191e>
 800e810:	9b08      	ldr	r3, [sp, #32]
 800e812:	2c00      	cmp	r4, #0
 800e814:	f443 7580 	orr.w	r5, r3, #256	; 0x100
 800e818:	951a      	str	r5, [sp, #104]	; 0x68
 800e81a:	f2c0 8259 	blt.w	800ecd0 <_svfprintf_r+0x1938>
 800e81e:	2000      	movs	r0, #0
 800e820:	9012      	str	r0, [sp, #72]	; 0x48
 800e822:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800e826:	f000 8208 	beq.w	800ec3a <_svfprintf_r+0x18a2>
 800e82a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e82e:	f000 8204 	beq.w	800ec3a <_svfprintf_r+0x18a2>
 800e832:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e836:	f000 8250 	beq.w	800ecda <_svfprintf_r+0x1942>
 800e83a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e83e:	f000 824c 	beq.w	800ecda <_svfprintf_r+0x1942>
 800e842:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 800e846:	2102      	movs	r1, #2
 800e848:	e88d 1002 	stmia.w	sp, {r1, ip}
 800e84c:	a81f      	add	r0, sp, #124	; 0x7c
 800e84e:	a920      	add	r1, sp, #128	; 0x80
 800e850:	ad1e      	add	r5, sp, #120	; 0x78
 800e852:	9003      	str	r0, [sp, #12]
 800e854:	465a      	mov	r2, fp
 800e856:	4623      	mov	r3, r4
 800e858:	9502      	str	r5, [sp, #8]
 800e85a:	9104      	str	r1, [sp, #16]
 800e85c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e85e:	f8cd c018 	str.w	ip, [sp, #24]
 800e862:	f000 fc7d 	bl	800f160 <_dtoa_r>
 800e866:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800e86a:	4607      	mov	r7, r0
 800e86c:	f8dd c018 	ldr.w	ip, [sp, #24]
 800e870:	d002      	beq.n	800e878 <_svfprintf_r+0x14e0>
 800e872:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e876:	d103      	bne.n	800e880 <_svfprintf_r+0x14e8>
 800e878:	9a08      	ldr	r2, [sp, #32]
 800e87a:	07d0      	lsls	r0, r2, #31
 800e87c:	f140 8297 	bpl.w	800edae <_svfprintf_r+0x1a16>
 800e880:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e884:	eb07 050c 	add.w	r5, r7, ip
 800e888:	f000 81ea 	beq.w	800ec60 <_svfprintf_r+0x18c8>
 800e88c:	4658      	mov	r0, fp
 800e88e:	4621      	mov	r1, r4
 800e890:	2200      	movs	r2, #0
 800e892:	2300      	movs	r3, #0
 800e894:	f7fd fbc8 	bl	800c028 <__aeabi_dcmpeq>
 800e898:	b9e8      	cbnz	r0, 800e8d6 <_svfprintf_r+0x153e>
 800e89a:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800e89c:	42a5      	cmp	r5, r4
 800e89e:	f240 82e7 	bls.w	800ee70 <_svfprintf_r+0x1ad8>
 800e8a2:	4623      	mov	r3, r4
 800e8a4:	2130      	movs	r1, #48	; 0x30
 800e8a6:	f803 1b01 	strb.w	r1, [r3], #1
 800e8aa:	43e2      	mvns	r2, r4
 800e8ac:	18a8      	adds	r0, r5, r2
 800e8ae:	42ab      	cmp	r3, r5
 800e8b0:	9320      	str	r3, [sp, #128]	; 0x80
 800e8b2:	f000 0201 	and.w	r2, r0, #1
 800e8b6:	d00d      	beq.n	800e8d4 <_svfprintf_r+0x153c>
 800e8b8:	b122      	cbz	r2, 800e8c4 <_svfprintf_r+0x152c>
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	42ab      	cmp	r3, r5
 800e8be:	7061      	strb	r1, [r4, #1]
 800e8c0:	9320      	str	r3, [sp, #128]	; 0x80
 800e8c2:	d007      	beq.n	800e8d4 <_svfprintf_r+0x153c>
 800e8c4:	461c      	mov	r4, r3
 800e8c6:	f804 1b01 	strb.w	r1, [r4], #1
 800e8ca:	7059      	strb	r1, [r3, #1]
 800e8cc:	1c63      	adds	r3, r4, #1
 800e8ce:	42ab      	cmp	r3, r5
 800e8d0:	9320      	str	r3, [sp, #128]	; 0x80
 800e8d2:	d1f7      	bne.n	800e8c4 <_svfprintf_r+0x152c>
 800e8d4:	461d      	mov	r5, r3
 800e8d6:	1bed      	subs	r5, r5, r7
 800e8d8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800e8dc:	9511      	str	r5, [sp, #68]	; 0x44
 800e8de:	f000 815d 	beq.w	800eb9c <_svfprintf_r+0x1804>
 800e8e2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e8e6:	f000 8159 	beq.w	800eb9c <_svfprintf_r+0x1804>
 800e8ea:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800e8ee:	f040 82ba 	bne.w	800ee66 <_svfprintf_r+0x1ace>
 800e8f2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e8f4:	2a00      	cmp	r2, #0
 800e8f6:	f340 828d 	ble.w	800ee14 <_svfprintf_r+0x1a7c>
 800e8fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	f040 8258 	bne.w	800edb2 <_svfprintf_r+0x1a1a>
 800e902:	9c08      	ldr	r4, [sp, #32]
 800e904:	07e3      	lsls	r3, r4, #31
 800e906:	f100 8254 	bmi.w	800edb2 <_svfprintf_r+0x1a1a>
 800e90a:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800e90e:	910b      	str	r1, [sp, #44]	; 0x2c
 800e910:	920e      	str	r2, [sp, #56]	; 0x38
 800e912:	9214      	str	r2, [sp, #80]	; 0x50
 800e914:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800e916:	2c00      	cmp	r4, #0
 800e918:	f000 813a 	beq.w	800eb90 <_svfprintf_r+0x17f8>
 800e91c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800e91e:	212d      	movs	r1, #45	; 0x2d
 800e920:	2400      	movs	r4, #0
 800e922:	f88d 1073 	strb.w	r1, [sp, #115]	; 0x73
 800e926:	9008      	str	r0, [sp, #32]
 800e928:	9412      	str	r4, [sp, #72]	; 0x48
 800e92a:	f7fe be65 	b.w	800d5f8 <_svfprintf_r+0x260>
 800e92e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e930:	9510      	str	r5, [sp, #64]	; 0x40
 800e932:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800e936:	920b      	str	r2, [sp, #44]	; 0x2c
 800e938:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800e93c:	9414      	str	r4, [sp, #80]	; 0x50
 800e93e:	f7fe be5a 	b.w	800d5f6 <_svfprintf_r+0x25e>
 800e942:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e944:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e946:	aa25      	add	r2, sp, #148	; 0x94
 800e948:	f002 ff38 	bl	80117bc <__ssprint_r>
 800e94c:	2800      	cmp	r0, #0
 800e94e:	f47e aee2 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e952:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e954:	ae32      	add	r6, sp, #200	; 0xc8
 800e956:	f7ff ba7c 	b.w	800de52 <_svfprintf_r+0xaba>
 800e95a:	2140      	movs	r1, #64	; 0x40
 800e95c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e95e:	f7fd fc6d 	bl	800c23c <_malloc_r>
 800e962:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e964:	6008      	str	r0, [r1, #0]
 800e966:	6108      	str	r0, [r1, #16]
 800e968:	2800      	cmp	r0, #0
 800e96a:	f000 8275 	beq.w	800ee58 <_svfprintf_r+0x1ac0>
 800e96e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e970:	2640      	movs	r6, #64	; 0x40
 800e972:	6156      	str	r6, [r2, #20]
 800e974:	f7fe bd2d 	b.w	800d3d2 <_svfprintf_r+0x3a>
 800e978:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e97a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e97c:	aa25      	add	r2, sp, #148	; 0x94
 800e97e:	f002 ff1d 	bl	80117bc <__ssprint_r>
 800e982:	2800      	cmp	r0, #0
 800e984:	f47e aec7 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e988:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800e98a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800e98c:	ae32      	add	r6, sp, #200	; 0xc8
 800e98e:	e6b0      	b.n	800e6f2 <_svfprintf_r+0x135a>
 800e990:	2706      	movs	r7, #6
 800e992:	9709      	str	r7, [sp, #36]	; 0x24
 800e994:	e73c      	b.n	800e810 <_svfprintf_r+0x1478>
 800e996:	4640      	mov	r0, r8
 800e998:	4629      	mov	r1, r5
 800e99a:	aa25      	add	r2, sp, #148	; 0x94
 800e99c:	f002 ff0e 	bl	80117bc <__ssprint_r>
 800e9a0:	2800      	cmp	r0, #0
 800e9a2:	f47e aeb8 	bne.w	800d716 <_svfprintf_r+0x37e>
 800e9a6:	a832      	add	r0, sp, #200	; 0xc8
 800e9a8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800e9aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e9ac:	e6f8      	b.n	800e7a0 <_svfprintf_r+0x1408>
 800e9ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e9b0:	6817      	ldr	r7, [r2, #0]
 800e9b2:	1d13      	adds	r3, r2, #4
 800e9b4:	9310      	str	r3, [sp, #64]	; 0x40
 800e9b6:	463c      	mov	r4, r7
 800e9b8:	2500      	movs	r5, #0
 800e9ba:	2301      	movs	r3, #1
 800e9bc:	f7fe bdd7 	b.w	800d56e <_svfprintf_r+0x1d6>
 800e9c0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800e9c2:	680a      	ldr	r2, [r1, #0]
 800e9c4:	1d0f      	adds	r7, r1, #4
 800e9c6:	4614      	mov	r4, r2
 800e9c8:	2500      	movs	r5, #0
 800e9ca:	9710      	str	r7, [sp, #64]	; 0x40
 800e9cc:	f7fe bdcf 	b.w	800d56e <_svfprintf_r+0x1d6>
 800e9d0:	9a08      	ldr	r2, [sp, #32]
 800e9d2:	0653      	lsls	r3, r2, #25
 800e9d4:	f140 80d4 	bpl.w	800eb80 <_svfprintf_r+0x17e8>
 800e9d8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e9da:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e9dc:	6814      	ldr	r4, [r2, #0]
 800e9de:	1d10      	adds	r0, r2, #4
 800e9e0:	9010      	str	r0, [sp, #64]	; 0x40
 800e9e2:	8021      	strh	r1, [r4, #0]
 800e9e4:	f7fe bd03 	b.w	800d3ee <_svfprintf_r+0x56>
 800e9e8:	460c      	mov	r4, r1
 800e9ea:	f7ff bb07 	b.w	800dffc <_svfprintf_r+0xc64>
 800e9ee:	f7fe f941 	bl	800cc74 <strlen>
 800e9f2:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800e9f6:	900e      	str	r0, [sp, #56]	; 0x38
 800e9f8:	9412      	str	r4, [sp, #72]	; 0x48
 800e9fa:	910b      	str	r1, [sp, #44]	; 0x2c
 800e9fc:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800ea00:	9510      	str	r5, [sp, #64]	; 0x40
 800ea02:	9414      	str	r4, [sp, #80]	; 0x50
 800ea04:	f7fe bdf7 	b.w	800d5f6 <_svfprintf_r+0x25e>
 800ea08:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea0a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea0c:	aa25      	add	r2, sp, #148	; 0x94
 800ea0e:	f002 fed5 	bl	80117bc <__ssprint_r>
 800ea12:	2800      	cmp	r0, #0
 800ea14:	f47e ae7f 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ea18:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ea1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ea1c:	ae32      	add	r6, sp, #200	; 0xc8
 800ea1e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ea20:	6037      	str	r7, [r6, #0]
 800ea22:	1854      	adds	r4, r2, r1
 800ea24:	1c5a      	adds	r2, r3, #1
 800ea26:	2a07      	cmp	r2, #7
 800ea28:	6071      	str	r1, [r6, #4]
 800ea2a:	9427      	str	r4, [sp, #156]	; 0x9c
 800ea2c:	9226      	str	r2, [sp, #152]	; 0x98
 800ea2e:	f77f a8c5 	ble.w	800dbbc <_svfprintf_r+0x824>
 800ea32:	f7ff b973 	b.w	800dd1c <_svfprintf_r+0x984>
 800ea36:	48a3      	ldr	r0, [pc, #652]	; (800ecc4 <_svfprintf_r+0x192c>)
 800ea38:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ea3a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ea3c:	901a      	str	r0, [sp, #104]	; 0x68
 800ea3e:	f7ff b807 	b.w	800da50 <_svfprintf_r+0x6b8>
 800ea42:	4604      	mov	r4, r0
 800ea44:	e629      	b.n	800e69a <_svfprintf_r+0x1302>
 800ea46:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea48:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea4a:	aa25      	add	r2, sp, #148	; 0x94
 800ea4c:	f002 feb6 	bl	80117bc <__ssprint_r>
 800ea50:	2800      	cmp	r0, #0
 800ea52:	f47e ae60 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ea56:	ae32      	add	r6, sp, #200	; 0xc8
 800ea58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ea5a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800ea5c:	e43a      	b.n	800e2d4 <_svfprintf_r+0xf3c>
 800ea5e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea60:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea62:	aa25      	add	r2, sp, #148	; 0x94
 800ea64:	f002 feaa 	bl	80117bc <__ssprint_r>
 800ea68:	2800      	cmp	r0, #0
 800ea6a:	f47e ae54 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ea6e:	ae32      	add	r6, sp, #200	; 0xc8
 800ea70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ea72:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800ea74:	e441      	b.n	800e2fa <_svfprintf_r+0xf62>
 800ea76:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea78:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea7a:	aa25      	add	r2, sp, #148	; 0x94
 800ea7c:	f002 fe9e 	bl	80117bc <__ssprint_r>
 800ea80:	2800      	cmp	r0, #0
 800ea82:	f47e ae48 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ea86:	ae32      	add	r6, sp, #200	; 0xc8
 800ea88:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ea8a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ea8c:	f7ff bba3 	b.w	800e1d6 <_svfprintf_r+0xe3e>
 800ea90:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ea92:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ea94:	aa25      	add	r2, sp, #148	; 0x94
 800ea96:	f002 fe91 	bl	80117bc <__ssprint_r>
 800ea9a:	2800      	cmp	r0, #0
 800ea9c:	f47e ae3b 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eaa0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eaa2:	ae32      	add	r6, sp, #200	; 0xc8
 800eaa4:	f7ff bb78 	b.w	800e198 <_svfprintf_r+0xe00>
 800eaa8:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eaaa:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eaac:	aa25      	add	r2, sp, #148	; 0x94
 800eaae:	f002 fe85 	bl	80117bc <__ssprint_r>
 800eab2:	2800      	cmp	r0, #0
 800eab4:	f47e ae2f 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eab8:	ae32      	add	r6, sp, #200	; 0xc8
 800eaba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eabc:	9926      	ldr	r1, [sp, #152]	; 0x98
 800eabe:	f7ff b9e4 	b.w	800de8a <_svfprintf_r+0xaf2>
 800eac2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eac4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eac6:	aa25      	add	r2, sp, #148	; 0x94
 800eac8:	f002 fe78 	bl	80117bc <__ssprint_r>
 800eacc:	2800      	cmp	r0, #0
 800eace:	f47e ae22 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ead2:	ae32      	add	r6, sp, #200	; 0xc8
 800ead4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ead6:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ead8:	f7ff b9e9 	b.w	800deae <_svfprintf_r+0xb16>
 800eadc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eade:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eae0:	aa25      	add	r2, sp, #148	; 0x94
 800eae2:	f002 fe6b 	bl	80117bc <__ssprint_r>
 800eae6:	2800      	cmp	r0, #0
 800eae8:	f47e ae15 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eaec:	ae32      	add	r6, sp, #200	; 0xc8
 800eaee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eaf0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800eaf2:	f7ff bb83 	b.w	800e1fc <_svfprintf_r+0xe64>
 800eaf6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eaf8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eafa:	aa25      	add	r2, sp, #148	; 0x94
 800eafc:	f002 fe5e 	bl	80117bc <__ssprint_r>
 800eb00:	2800      	cmp	r0, #0
 800eb02:	f47e ae08 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eb06:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800eb08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eb0a:	ae32      	add	r6, sp, #200	; 0xc8
 800eb0c:	e4a3      	b.n	800e456 <_svfprintf_r+0x10be>
 800eb0e:	f8df b1bc 	ldr.w	fp, [pc, #444]	; 800eccc <_svfprintf_r+0x1934>
 800eb12:	3301      	adds	r3, #1
 800eb14:	1952      	adds	r2, r2, r5
 800eb16:	2b07      	cmp	r3, #7
 800eb18:	f8c6 b000 	str.w	fp, [r6]
 800eb1c:	6075      	str	r5, [r6, #4]
 800eb1e:	9227      	str	r2, [sp, #156]	; 0x9c
 800eb20:	9326      	str	r3, [sp, #152]	; 0x98
 800eb22:	f73f af71 	bgt.w	800ea08 <_svfprintf_r+0x1670>
 800eb26:	3608      	adds	r6, #8
 800eb28:	e779      	b.n	800ea1e <_svfprintf_r+0x1686>
 800eb2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800eb2c:	9510      	str	r5, [sp, #64]	; 0x40
 800eb2e:	2f06      	cmp	r7, #6
 800eb30:	bf28      	it	cs
 800eb32:	2706      	movcs	r7, #6
 800eb34:	ea27 74e7 	bic.w	r4, r7, r7, asr #31
 800eb38:	970e      	str	r7, [sp, #56]	; 0x38
 800eb3a:	940b      	str	r4, [sp, #44]	; 0x2c
 800eb3c:	4f62      	ldr	r7, [pc, #392]	; (800ecc8 <_svfprintf_r+0x1930>)
 800eb3e:	f7fe bed9 	b.w	800d8f4 <_svfprintf_r+0x55c>
 800eb42:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eb44:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb46:	aa25      	add	r2, sp, #148	; 0x94
 800eb48:	f002 fe38 	bl	80117bc <__ssprint_r>
 800eb4c:	2800      	cmp	r0, #0
 800eb4e:	f47e ade2 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eb52:	ae32      	add	r6, sp, #200	; 0xc8
 800eb54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eb56:	9926      	ldr	r1, [sp, #152]	; 0x98
 800eb58:	e4ad      	b.n	800e4b6 <_svfprintf_r+0x111e>
 800eb5a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800eb5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb5e:	aa25      	add	r2, sp, #148	; 0x94
 800eb60:	f002 fe2c 	bl	80117bc <__ssprint_r>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	f47e add6 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eb6a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800eb6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eb6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800eb70:	1b99      	subs	r1, r3, r6
 800eb72:	ae32      	add	r6, sp, #200	; 0xc8
 800eb74:	e483      	b.n	800e47e <_svfprintf_r+0x10e6>
 800eb76:	9926      	ldr	r1, [sp, #152]	; 0x98
 800eb78:	f8df 8148 	ldr.w	r8, [pc, #328]	; 800ecc4 <_svfprintf_r+0x192c>
 800eb7c:	f7ff b8fc 	b.w	800dd78 <_svfprintf_r+0x9e0>
 800eb80:	9810      	ldr	r0, [sp, #64]	; 0x40
 800eb82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eb84:	6801      	ldr	r1, [r0, #0]
 800eb86:	1d04      	adds	r4, r0, #4
 800eb88:	9410      	str	r4, [sp, #64]	; 0x40
 800eb8a:	600b      	str	r3, [r1, #0]
 800eb8c:	f7fe bc2f 	b.w	800d3ee <_svfprintf_r+0x56>
 800eb90:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800eb92:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800eb96:	9208      	str	r2, [sp, #32]
 800eb98:	f7fe bd2d 	b.w	800d5f6 <_svfprintf_r+0x25e>
 800eb9c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800eb9e:	1cd1      	adds	r1, r2, #3
 800eba0:	4610      	mov	r0, r2
 800eba2:	db02      	blt.n	800ebaa <_svfprintf_r+0x1812>
 800eba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eba6:	4293      	cmp	r3, r2
 800eba8:	da28      	bge.n	800ebfc <_svfprintf_r+0x1864>
 800ebaa:	f1a8 0802 	sub.w	r8, r8, #2
 800ebae:	1e43      	subs	r3, r0, #1
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	931e      	str	r3, [sp, #120]	; 0x78
 800ebb4:	f88d 8084 	strb.w	r8, [sp, #132]	; 0x84
 800ebb8:	f2c0 811c 	blt.w	800edf4 <_svfprintf_r+0x1a5c>
 800ebbc:	222b      	movs	r2, #43	; 0x2b
 800ebbe:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 800ebc2:	2b09      	cmp	r3, #9
 800ebc4:	f300 809e 	bgt.w	800ed04 <_svfprintf_r+0x196c>
 800ebc8:	3330      	adds	r3, #48	; 0x30
 800ebca:	2130      	movs	r1, #48	; 0x30
 800ebcc:	f88d 1086 	strb.w	r1, [sp, #134]	; 0x86
 800ebd0:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800ebd4:	ac22      	add	r4, sp, #136	; 0x88
 800ebd6:	aa21      	add	r2, sp, #132	; 0x84
 800ebd8:	9811      	ldr	r0, [sp, #68]	; 0x44
 800ebda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ebdc:	1aa1      	subs	r1, r4, r2
 800ebde:	1844      	adds	r4, r0, r1
 800ebe0:	2b01      	cmp	r3, #1
 800ebe2:	9119      	str	r1, [sp, #100]	; 0x64
 800ebe4:	940e      	str	r4, [sp, #56]	; 0x38
 800ebe6:	f340 810a 	ble.w	800edfe <_svfprintf_r+0x1a66>
 800ebea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ebec:	1c5a      	adds	r2, r3, #1
 800ebee:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800ebf2:	2000      	movs	r0, #0
 800ebf4:	920e      	str	r2, [sp, #56]	; 0x38
 800ebf6:	910b      	str	r1, [sp, #44]	; 0x2c
 800ebf8:	9014      	str	r0, [sp, #80]	; 0x50
 800ebfa:	e68b      	b.n	800e914 <_svfprintf_r+0x157c>
 800ebfc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800ebfe:	42a2      	cmp	r2, r4
 800ec00:	db72      	blt.n	800ece8 <_svfprintf_r+0x1950>
 800ec02:	9c08      	ldr	r4, [sp, #32]
 800ec04:	07e0      	lsls	r0, r4, #31
 800ec06:	f100 80ed 	bmi.w	800ede4 <_svfprintf_r+0x1a4c>
 800ec0a:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
 800ec0e:	910b      	str	r1, [sp, #44]	; 0x2c
 800ec10:	920e      	str	r2, [sp, #56]	; 0x38
 800ec12:	f04f 0867 	mov.w	r8, #103	; 0x67
 800ec16:	e67c      	b.n	800e912 <_svfprintf_r+0x157a>
 800ec18:	232d      	movs	r3, #45	; 0x2d
 800ec1a:	f88d 3073 	strb.w	r3, [sp, #115]	; 0x73
 800ec1e:	f7fe bdc6 	b.w	800d7ae <_svfprintf_r+0x416>
 800ec22:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ec24:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ec26:	aa25      	add	r2, sp, #148	; 0x94
 800ec28:	f002 fdc8 	bl	80117bc <__ssprint_r>
 800ec2c:	2800      	cmp	r0, #0
 800ec2e:	f47e ad72 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ec32:	ae32      	add	r6, sp, #200	; 0xc8
 800ec34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ec36:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ec38:	e44f      	b.n	800e4da <_svfprintf_r+0x1142>
 800ec3a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ec3c:	2703      	movs	r7, #3
 800ec3e:	9700      	str	r7, [sp, #0]
 800ec40:	a81e      	add	r0, sp, #120	; 0x78
 800ec42:	a91f      	add	r1, sp, #124	; 0x7c
 800ec44:	af20      	add	r7, sp, #128	; 0x80
 800ec46:	4623      	mov	r3, r4
 800ec48:	9501      	str	r5, [sp, #4]
 800ec4a:	9002      	str	r0, [sp, #8]
 800ec4c:	9704      	str	r7, [sp, #16]
 800ec4e:	465a      	mov	r2, fp
 800ec50:	9103      	str	r1, [sp, #12]
 800ec52:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ec54:	f000 fa84 	bl	800f160 <_dtoa_r>
 800ec58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec5a:	4607      	mov	r7, r0
 800ec5c:	18c5      	adds	r5, r0, r3
 800ec5e:	469c      	mov	ip, r3
 800ec60:	783a      	ldrb	r2, [r7, #0]
 800ec62:	2a30      	cmp	r2, #48	; 0x30
 800ec64:	f000 80ad 	beq.w	800edc2 <_svfprintf_r+0x1a2a>
 800ec68:	981e      	ldr	r0, [sp, #120]	; 0x78
 800ec6a:	182d      	adds	r5, r5, r0
 800ec6c:	e60e      	b.n	800e88c <_svfprintf_r+0x14f4>
 800ec6e:	4917      	ldr	r1, [pc, #92]	; (800eccc <_svfprintf_r+0x1934>)
 800ec70:	9826      	ldr	r0, [sp, #152]	; 0x98
 800ec72:	9109      	str	r1, [sp, #36]	; 0x24
 800ec74:	f7ff b9b4 	b.w	800dfe0 <_svfprintf_r+0xc48>
 800ec78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ec7c:	9012      	str	r0, [sp, #72]	; 0x48
 800ec7e:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800ec82:	940b      	str	r4, [sp, #44]	; 0x2c
 800ec84:	f89d 3073 	ldrb.w	r3, [sp, #115]	; 0x73
 800ec88:	9510      	str	r5, [sp, #64]	; 0x40
 800ec8a:	920e      	str	r2, [sp, #56]	; 0x38
 800ec8c:	9014      	str	r0, [sp, #80]	; 0x50
 800ec8e:	f7fe bcb2 	b.w	800d5f6 <_svfprintf_r+0x25e>
 800ec92:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ec94:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ec96:	aa25      	add	r2, sp, #148	; 0x94
 800ec98:	f002 fd90 	bl	80117bc <__ssprint_r>
 800ec9c:	2800      	cmp	r0, #0
 800ec9e:	f47e ad3a 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eca2:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800eca4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800eca6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800eca8:	ae32      	add	r6, sp, #200	; 0xc8
 800ecaa:	e537      	b.n	800e71c <_svfprintf_r+0x1384>
 800ecac:	2200      	movs	r2, #0
 800ecae:	46a2      	mov	sl, r4
 800ecb0:	9209      	str	r2, [sp, #36]	; 0x24
 800ecb2:	f7fe bbd5 	b.w	800d460 <_svfprintf_r+0xc8>
 800ecb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ecb8:	2800      	cmp	r0, #0
 800ecba:	bf08      	it	eq
 800ecbc:	2001      	moveq	r0, #1
 800ecbe:	9009      	str	r0, [sp, #36]	; 0x24
 800ecc0:	e5a6      	b.n	800e810 <_svfprintf_r+0x1478>
 800ecc2:	bf00      	nop
 800ecc4:	080137fc 	.word	0x080137fc
 800ecc8:	080137e0 	.word	0x080137e0
 800eccc:	080137ec 	.word	0x080137ec
 800ecd0:	212d      	movs	r1, #45	; 0x2d
 800ecd2:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800ecd6:	9112      	str	r1, [sp, #72]	; 0x48
 800ecd8:	e5a3      	b.n	800e822 <_svfprintf_r+0x148a>
 800ecda:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ecdc:	f107 0c01 	add.w	ip, r7, #1
 800ece0:	e5b1      	b.n	800e846 <_svfprintf_r+0x14ae>
 800ece2:	4635      	mov	r5, r6
 800ece4:	4606      	mov	r6, r0
 800ece6:	e714      	b.n	800eb12 <_svfprintf_r+0x177a>
 800ece8:	2a00      	cmp	r2, #0
 800ecea:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ecec:	bfd4      	ite	le
 800ecee:	f1c2 0002 	rsble	r0, r2, #2
 800ecf2:	2001      	movgt	r0, #1
 800ecf4:	1840      	adds	r0, r0, r1
 800ecf6:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800ecfa:	900e      	str	r0, [sp, #56]	; 0x38
 800ecfc:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecfe:	f04f 0867 	mov.w	r8, #103	; 0x67
 800ed02:	e606      	b.n	800e912 <_svfprintf_r+0x157a>
 800ed04:	f246 6467 	movw	r4, #26215	; 0x6667
 800ed08:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 800ed0c:	f2c6 6466 	movt	r4, #26214	; 0x6666
 800ed10:	fb84 2503 	smull	r2, r5, r4, r3
 800ed14:	17d8      	asrs	r0, r3, #31
 800ed16:	ebc0 00a5 	rsb	r0, r0, r5, asr #2
 800ed1a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 800ed1e:	460a      	mov	r2, r1
 800ed20:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
 800ed24:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ed28:	7011      	strb	r1, [r2, #0]
 800ed2a:	1e51      	subs	r1, r2, #1
 800ed2c:	2809      	cmp	r0, #9
 800ed2e:	4603      	mov	r3, r0
 800ed30:	dcee      	bgt.n	800ed10 <_svfprintf_r+0x1978>
 800ed32:	3330      	adds	r3, #48	; 0x30
 800ed34:	f10d 0593 	add.w	r5, sp, #147	; 0x93
 800ed38:	b2d8      	uxtb	r0, r3
 800ed3a:	428d      	cmp	r5, r1
 800ed3c:	f802 0c01 	strb.w	r0, [r2, #-1]
 800ed40:	f240 8093 	bls.w	800ee6a <_svfprintf_r+0x1ad2>
 800ed44:	1aac      	subs	r4, r5, r2
 800ed46:	07e4      	lsls	r4, r4, #31
 800ed48:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 800ed4c:	4613      	mov	r3, r2
 800ed4e:	d50d      	bpl.n	800ed6c <_svfprintf_r+0x19d4>
 800ed50:	4613      	mov	r3, r2
 800ed52:	f88d 0086 	strb.w	r0, [sp, #134]	; 0x86
 800ed56:	f10d 0186 	add.w	r1, sp, #134	; 0x86
 800ed5a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ed5e:	e005      	b.n	800ed6c <_svfprintf_r+0x19d4>
 800ed60:	f813 1b01 	ldrb.w	r1, [r3], #1
 800ed64:	7061      	strb	r1, [r4, #1]
 800ed66:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ed6a:	1c61      	adds	r1, r4, #1
 800ed6c:	1c4c      	adds	r4, r1, #1
 800ed6e:	42ab      	cmp	r3, r5
 800ed70:	7048      	strb	r0, [r1, #1]
 800ed72:	d1f5      	bne.n	800ed60 <_svfprintf_r+0x19c8>
 800ed74:	ab42      	add	r3, sp, #264	; 0x108
 800ed76:	ebc2 0443 	rsb	r4, r2, r3, lsl #1
 800ed7a:	3cf6      	subs	r4, #246	; 0xf6
 800ed7c:	e72b      	b.n	800ebd6 <_svfprintf_r+0x183e>
 800ed7e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ed80:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ed82:	aa25      	add	r2, sp, #148	; 0x94
 800ed84:	f002 fd1a 	bl	80117bc <__ssprint_r>
 800ed88:	2800      	cmp	r0, #0
 800ed8a:	f47e acc4 	bne.w	800d716 <_svfprintf_r+0x37e>
 800ed8e:	ae32      	add	r6, sp, #200	; 0xc8
 800ed90:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ed92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ed94:	e4db      	b.n	800e74e <_svfprintf_r+0x13b6>
 800ed96:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ed98:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ed9a:	aa25      	add	r2, sp, #148	; 0x94
 800ed9c:	f002 fd0e 	bl	80117bc <__ssprint_r>
 800eda0:	2800      	cmp	r0, #0
 800eda2:	f47e acb8 	bne.w	800d716 <_svfprintf_r+0x37e>
 800eda6:	ae32      	add	r6, sp, #200	; 0xc8
 800eda8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800edaa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800edac:	e4e1      	b.n	800e772 <_svfprintf_r+0x13da>
 800edae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800edb0:	e591      	b.n	800e8d6 <_svfprintf_r+0x153e>
 800edb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800edb4:	1c43      	adds	r3, r0, #1
 800edb6:	18d4      	adds	r4, r2, r3
 800edb8:	ea24 71e4 	bic.w	r1, r4, r4, asr #31
 800edbc:	940e      	str	r4, [sp, #56]	; 0x38
 800edbe:	910b      	str	r1, [sp, #44]	; 0x2c
 800edc0:	e5a7      	b.n	800e912 <_svfprintf_r+0x157a>
 800edc2:	4658      	mov	r0, fp
 800edc4:	4621      	mov	r1, r4
 800edc6:	2200      	movs	r2, #0
 800edc8:	2300      	movs	r3, #0
 800edca:	f8cd c018 	str.w	ip, [sp, #24]
 800edce:	f7fd f92b 	bl	800c028 <__aeabi_dcmpeq>
 800edd2:	f8dd c018 	ldr.w	ip, [sp, #24]
 800edd6:	2800      	cmp	r0, #0
 800edd8:	f47f af46 	bne.w	800ec68 <_svfprintf_r+0x18d0>
 800eddc:	f1cc 0001 	rsb	r0, ip, #1
 800ede0:	901e      	str	r0, [sp, #120]	; 0x78
 800ede2:	e742      	b.n	800ec6a <_svfprintf_r+0x18d2>
 800ede4:	1c50      	adds	r0, r2, #1
 800ede6:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800edea:	900e      	str	r0, [sp, #56]	; 0x38
 800edec:	930b      	str	r3, [sp, #44]	; 0x2c
 800edee:	f04f 0867 	mov.w	r8, #103	; 0x67
 800edf2:	e58e      	b.n	800e912 <_svfprintf_r+0x157a>
 800edf4:	242d      	movs	r4, #45	; 0x2d
 800edf6:	425b      	negs	r3, r3
 800edf8:	f88d 4085 	strb.w	r4, [sp, #133]	; 0x85
 800edfc:	e6e1      	b.n	800ebc2 <_svfprintf_r+0x182a>
 800edfe:	9a08      	ldr	r2, [sp, #32]
 800ee00:	f012 0101 	ands.w	r1, r2, #1
 800ee04:	f47f aef1 	bne.w	800ebea <_svfprintf_r+0x1852>
 800ee08:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ee0a:	9114      	str	r1, [sp, #80]	; 0x50
 800ee0c:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
 800ee10:	940b      	str	r4, [sp, #44]	; 0x2c
 800ee12:	e57f      	b.n	800e914 <_svfprintf_r+0x157c>
 800ee14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee16:	b9c1      	cbnz	r1, 800ee4a <_svfprintf_r+0x1ab2>
 800ee18:	9808      	ldr	r0, [sp, #32]
 800ee1a:	07c4      	lsls	r4, r0, #31
 800ee1c:	d415      	bmi.n	800ee4a <_svfprintf_r+0x1ab2>
 800ee1e:	2301      	movs	r3, #1
 800ee20:	930b      	str	r3, [sp, #44]	; 0x2c
 800ee22:	930e      	str	r3, [sp, #56]	; 0x38
 800ee24:	e575      	b.n	800e912 <_svfprintf_r+0x157a>
 800ee26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee28:	f89a 8001 	ldrb.w	r8, [sl, #1]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ee30:	9209      	str	r2, [sp, #36]	; 0x24
 800ee32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee34:	3304      	adds	r3, #4
 800ee36:	2a00      	cmp	r2, #0
 800ee38:	9310      	str	r3, [sp, #64]	; 0x40
 800ee3a:	46a2      	mov	sl, r4
 800ee3c:	f6be ab0e 	bge.w	800d45c <_svfprintf_r+0xc4>
 800ee40:	f04f 33ff 	mov.w	r3, #4294967295
 800ee44:	9309      	str	r3, [sp, #36]	; 0x24
 800ee46:	f7fe bb09 	b.w	800d45c <_svfprintf_r+0xc4>
 800ee4a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ee4c:	1ca1      	adds	r1, r4, #2
 800ee4e:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 800ee52:	910e      	str	r1, [sp, #56]	; 0x38
 800ee54:	900b      	str	r0, [sp, #44]	; 0x2c
 800ee56:	e55c      	b.n	800e912 <_svfprintf_r+0x157a>
 800ee58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ee5a:	210c      	movs	r1, #12
 800ee5c:	6011      	str	r1, [r2, #0]
 800ee5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ee62:	f7fe bc62 	b.w	800d72a <_svfprintf_r+0x392>
 800ee66:	981e      	ldr	r0, [sp, #120]	; 0x78
 800ee68:	e6a1      	b.n	800ebae <_svfprintf_r+0x1816>
 800ee6a:	f10d 0486 	add.w	r4, sp, #134	; 0x86
 800ee6e:	e6b2      	b.n	800ebd6 <_svfprintf_r+0x183e>
 800ee70:	4625      	mov	r5, r4
 800ee72:	e530      	b.n	800e8d6 <_svfprintf_r+0x153e>

0800ee74 <quorem>:
 800ee74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee78:	6903      	ldr	r3, [r0, #16]
 800ee7a:	690c      	ldr	r4, [r1, #16]
 800ee7c:	429c      	cmp	r4, r3
 800ee7e:	b083      	sub	sp, #12
 800ee80:	4606      	mov	r6, r0
 800ee82:	f300 816b 	bgt.w	800f15c <quorem+0x2e8>
 800ee86:	1ce0      	adds	r0, r4, #3
 800ee88:	0082      	lsls	r2, r0, #2
 800ee8a:	188f      	adds	r7, r1, r2
 800ee8c:	18b5      	adds	r5, r6, r2
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	6868      	ldr	r0, [r5, #4]
 800ee92:	1c5a      	adds	r2, r3, #1
 800ee94:	fbb0 f5f2 	udiv	r5, r0, r2
 800ee98:	f101 0314 	add.w	r3, r1, #20
 800ee9c:	9301      	str	r3, [sp, #4]
 800ee9e:	3c01      	subs	r4, #1
 800eea0:	3704      	adds	r7, #4
 800eea2:	f106 0814 	add.w	r8, r6, #20
 800eea6:	2d00      	cmp	r5, #0
 800eea8:	f000 80be 	beq.w	800f028 <quorem+0x1b4>
 800eeac:	694a      	ldr	r2, [r1, #20]
 800eeae:	f8d8 3000 	ldr.w	r3, [r8]
 800eeb2:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800eeb6:	b290      	uxth	r0, r2
 800eeb8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eebc:	fb05 f000 	mul.w	r0, r5, r0
 800eec0:	fb05 f20c 	mul.w	r2, r5, ip
 800eec4:	eb02 4c10 	add.w	ip, r2, r0, lsr #16
 800eec8:	fa1f fe8c 	uxth.w	lr, ip
 800eecc:	b29a      	uxth	r2, r3
 800eece:	b280      	uxth	r0, r0
 800eed0:	1a12      	subs	r2, r2, r0
 800eed2:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800eed6:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800eeda:	b292      	uxth	r2, r2
 800eedc:	ebc9 0007 	rsb	r0, r9, r7
 800eee0:	f106 0318 	add.w	r3, r6, #24
 800eee4:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800eee8:	f101 0218 	add.w	r2, r1, #24
 800eeec:	4297      	cmp	r7, r2
 800eeee:	f843 9c04 	str.w	r9, [r3, #-4]
 800eef2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800eef6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800eefa:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800eefe:	d370      	bcc.n	800efe2 <quorem+0x16e>
 800ef00:	b328      	cbz	r0, 800ef4e <quorem+0xda>
 800ef02:	6810      	ldr	r0, [r2, #0]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	b282      	uxth	r2, r0
 800ef08:	0c00      	lsrs	r0, r0, #16
 800ef0a:	fb05 cc02 	mla	ip, r5, r2, ip
 800ef0e:	fb05 f000 	mul.w	r0, r5, r0
 800ef12:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 800ef16:	fa1e f283 	uxtah	r2, lr, r3
 800ef1a:	fa1f fc8c 	uxth.w	ip, ip
 800ef1e:	fa1f fe80 	uxth.w	lr, r0
 800ef22:	ebcc 0202 	rsb	r2, ip, r2
 800ef26:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800ef2a:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800ef2e:	fa1f fc82 	uxth.w	ip, r2
 800ef32:	f106 031c 	add.w	r3, r6, #28
 800ef36:	f101 021c 	add.w	r2, r1, #28
 800ef3a:	ea4c 4c0e 	orr.w	ip, ip, lr, lsl #16
 800ef3e:	4297      	cmp	r7, r2
 800ef40:	f843 cc04 	str.w	ip, [r3, #-4]
 800ef44:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800ef48:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800ef4c:	d349      	bcc.n	800efe2 <quorem+0x16e>
 800ef4e:	4610      	mov	r0, r2
 800ef50:	f8d3 9000 	ldr.w	r9, [r3]
 800ef54:	f850 bb04 	ldr.w	fp, [r0], #4
 800ef58:	fa1f fa8b 	uxth.w	sl, fp
 800ef5c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800ef60:	fb05 cc0a 	mla	ip, r5, sl, ip
 800ef64:	fb05 fa0b 	mul.w	sl, r5, fp
 800ef68:	eb0a 4b1c 	add.w	fp, sl, ip, lsr #16
 800ef6c:	fa1f fa8b 	uxth.w	sl, fp
 800ef70:	fa1e fe89 	uxtah	lr, lr, r9
 800ef74:	fa1f fc8c 	uxth.w	ip, ip
 800ef78:	ebcc 0e0e 	rsb	lr, ip, lr
 800ef7c:	ebca 4c19 	rsb	ip, sl, r9, lsr #16
 800ef80:	eb0c 4a2e 	add.w	sl, ip, lr, asr #16
 800ef84:	4699      	mov	r9, r3
 800ef86:	fa1f fe8e 	uxth.w	lr, lr
 800ef8a:	ea4e 4c0a 	orr.w	ip, lr, sl, lsl #16
 800ef8e:	f849 cb04 	str.w	ip, [r9], #4
 800ef92:	6852      	ldr	r2, [r2, #4]
 800ef94:	685b      	ldr	r3, [r3, #4]
 800ef96:	fa1f fe82 	uxth.w	lr, r2
 800ef9a:	fb05 fe0e 	mul.w	lr, r5, lr
 800ef9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800efa2:	eb0e 4b1b 	add.w	fp, lr, fp, lsr #16
 800efa6:	fb05 f20c 	mul.w	r2, r5, ip
 800efaa:	eb02 4c1b 	add.w	ip, r2, fp, lsr #16
 800efae:	b29a      	uxth	r2, r3
 800efb0:	fa1f fe8c 	uxth.w	lr, ip
 800efb4:	eb02 422a 	add.w	r2, r2, sl, asr #16
 800efb8:	fa1f fb8b 	uxth.w	fp, fp
 800efbc:	ebcb 0202 	rsb	r2, fp, r2
 800efc0:	ebce 4313 	rsb	r3, lr, r3, lsr #16
 800efc4:	eb03 4e22 	add.w	lr, r3, r2, asr #16
 800efc8:	b292      	uxth	r2, r2
 800efca:	464b      	mov	r3, r9
 800efcc:	ea42 490e 	orr.w	r9, r2, lr, lsl #16
 800efd0:	1d02      	adds	r2, r0, #4
 800efd2:	4297      	cmp	r7, r2
 800efd4:	f843 9b04 	str.w	r9, [r3], #4
 800efd8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800efdc:	ea4f 4e2e 	mov.w	lr, lr, asr #16
 800efe0:	d2b5      	bcs.n	800ef4e <quorem+0xda>
 800efe2:	1d20      	adds	r0, r4, #4
 800efe4:	eb06 0380 	add.w	r3, r6, r0, lsl #2
 800efe8:	685a      	ldr	r2, [r3, #4]
 800efea:	b9ea      	cbnz	r2, 800f028 <quorem+0x1b4>
 800efec:	1d18      	adds	r0, r3, #4
 800efee:	4598      	cmp	r8, r3
 800eff0:	d219      	bcs.n	800f026 <quorem+0x1b2>
 800eff2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800eff6:	b9b2      	cbnz	r2, 800f026 <quorem+0x1b2>
 800eff8:	3b04      	subs	r3, #4
 800effa:	ebc8 0003 	rsb	r0, r8, r3
 800effe:	1cc2      	adds	r2, r0, #3
 800f000:	0750      	lsls	r0, r2, #29
 800f002:	d50d      	bpl.n	800f020 <quorem+0x1ac>
 800f004:	3c01      	subs	r4, #1
 800f006:	4598      	cmp	r8, r3
 800f008:	d20d      	bcs.n	800f026 <quorem+0x1b2>
 800f00a:	681a      	ldr	r2, [r3, #0]
 800f00c:	3b04      	subs	r3, #4
 800f00e:	b13a      	cbz	r2, 800f020 <quorem+0x1ac>
 800f010:	e009      	b.n	800f026 <quorem+0x1b2>
 800f012:	6818      	ldr	r0, [r3, #0]
 800f014:	3b04      	subs	r3, #4
 800f016:	b930      	cbnz	r0, 800f026 <quorem+0x1b2>
 800f018:	681a      	ldr	r2, [r3, #0]
 800f01a:	3c01      	subs	r4, #1
 800f01c:	3b04      	subs	r3, #4
 800f01e:	b912      	cbnz	r2, 800f026 <quorem+0x1b2>
 800f020:	3c01      	subs	r4, #1
 800f022:	4598      	cmp	r8, r3
 800f024:	d3f5      	bcc.n	800f012 <quorem+0x19e>
 800f026:	6134      	str	r4, [r6, #16]
 800f028:	4630      	mov	r0, r6
 800f02a:	f002 f83b 	bl	80110a4 <__mcmp>
 800f02e:	2800      	cmp	r0, #0
 800f030:	f2c0 8083 	blt.w	800f13a <quorem+0x2c6>
 800f034:	9a01      	ldr	r2, [sp, #4]
 800f036:	f8d8 3000 	ldr.w	r3, [r8]
 800f03a:	f852 0b04 	ldr.w	r0, [r2], #4
 800f03e:	fa1f f983 	uxth.w	r9, r3
 800f042:	b281      	uxth	r1, r0
 800f044:	0c00      	lsrs	r0, r0, #16
 800f046:	ebc1 0109 	rsb	r1, r1, r9
 800f04a:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800f04e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f052:	eb03 4021 	add.w	r0, r3, r1, asr #16
 800f056:	4643      	mov	r3, r8
 800f058:	b289      	uxth	r1, r1
 800f05a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f05e:	ebc9 0c07 	rsb	ip, r9, r7
 800f062:	3501      	adds	r5, #1
 800f064:	1400      	asrs	r0, r0, #16
 800f066:	4297      	cmp	r7, r2
 800f068:	f843 1b04 	str.w	r1, [r3], #4
 800f06c:	f3cc 0180 	ubfx	r1, ip, #2, #1
 800f070:	d34b      	bcc.n	800f10a <quorem+0x296>
 800f072:	b1b9      	cbz	r1, 800f0a4 <quorem+0x230>
 800f074:	f852 eb04 	ldr.w	lr, [r2], #4
 800f078:	6819      	ldr	r1, [r3, #0]
 800f07a:	fa1f f98e 	uxth.w	r9, lr
 800f07e:	fa1f fa81 	uxth.w	sl, r1
 800f082:	ebc9 090a 	rsb	r9, r9, sl
 800f086:	ea4f 4c1e 	mov.w	ip, lr, lsr #16
 800f08a:	4448      	add	r0, r9
 800f08c:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 800f090:	eb01 4120 	add.w	r1, r1, r0, asr #16
 800f094:	b280      	uxth	r0, r0
 800f096:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800f09a:	f843 0b04 	str.w	r0, [r3], #4
 800f09e:	1408      	asrs	r0, r1, #16
 800f0a0:	4297      	cmp	r7, r2
 800f0a2:	d332      	bcc.n	800f10a <quorem+0x296>
 800f0a4:	4682      	mov	sl, r0
 800f0a6:	4611      	mov	r1, r2
 800f0a8:	f8d3 e000 	ldr.w	lr, [r3]
 800f0ac:	f851 0b04 	ldr.w	r0, [r1], #4
 800f0b0:	fa1f fb8e 	uxth.w	fp, lr
 800f0b4:	fa1f f980 	uxth.w	r9, r0
 800f0b8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
 800f0bc:	ebc9 0b0b 	rsb	fp, r9, fp
 800f0c0:	eb0b 000a 	add.w	r0, fp, sl
 800f0c4:	ebcc 4a1e 	rsb	sl, ip, lr, lsr #16
 800f0c8:	eb0a 4920 	add.w	r9, sl, r0, asr #16
 800f0cc:	469e      	mov	lr, r3
 800f0ce:	b280      	uxth	r0, r0
 800f0d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800f0d4:	f84e 0b04 	str.w	r0, [lr], #4
 800f0d8:	6850      	ldr	r0, [r2, #4]
 800f0da:	685b      	ldr	r3, [r3, #4]
 800f0dc:	b282      	uxth	r2, r0
 800f0de:	fa1f fc83 	uxth.w	ip, r3
 800f0e2:	0c00      	lsrs	r0, r0, #16
 800f0e4:	ebc2 020c 	rsb	r2, r2, ip
 800f0e8:	eb02 4229 	add.w	r2, r2, r9, asr #16
 800f0ec:	ebc0 4313 	rsb	r3, r0, r3, lsr #16
 800f0f0:	eb03 4022 	add.w	r0, r3, r2, asr #16
 800f0f4:	b292      	uxth	r2, r2
 800f0f6:	ea42 4a00 	orr.w	sl, r2, r0, lsl #16
 800f0fa:	4673      	mov	r3, lr
 800f0fc:	1d0a      	adds	r2, r1, #4
 800f0fe:	4297      	cmp	r7, r2
 800f100:	f843 ab04 	str.w	sl, [r3], #4
 800f104:	ea4f 4a20 	mov.w	sl, r0, asr #16
 800f108:	d2cd      	bcs.n	800f0a6 <quorem+0x232>
 800f10a:	1d21      	adds	r1, r4, #4
 800f10c:	eb06 0381 	add.w	r3, r6, r1, lsl #2
 800f110:	6858      	ldr	r0, [r3, #4]
 800f112:	b990      	cbnz	r0, 800f13a <quorem+0x2c6>
 800f114:	1d1a      	adds	r2, r3, #4
 800f116:	4598      	cmp	r8, r3
 800f118:	d20e      	bcs.n	800f138 <quorem+0x2c4>
 800f11a:	f852 1c04 	ldr.w	r1, [r2, #-4]
 800f11e:	b959      	cbnz	r1, 800f138 <quorem+0x2c4>
 800f120:	3b04      	subs	r3, #4
 800f122:	ebc8 0003 	rsb	r0, r8, r3
 800f126:	1cc2      	adds	r2, r0, #3
 800f128:	0752      	lsls	r2, r2, #29
 800f12a:	d513      	bpl.n	800f154 <quorem+0x2e0>
 800f12c:	3c01      	subs	r4, #1
 800f12e:	4598      	cmp	r8, r3
 800f130:	d202      	bcs.n	800f138 <quorem+0x2c4>
 800f132:	6818      	ldr	r0, [r3, #0]
 800f134:	3b04      	subs	r3, #4
 800f136:	b168      	cbz	r0, 800f154 <quorem+0x2e0>
 800f138:	6134      	str	r4, [r6, #16]
 800f13a:	4628      	mov	r0, r5
 800f13c:	b003      	add	sp, #12
 800f13e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f142:	681a      	ldr	r2, [r3, #0]
 800f144:	3b04      	subs	r3, #4
 800f146:	2a00      	cmp	r2, #0
 800f148:	d1f6      	bne.n	800f138 <quorem+0x2c4>
 800f14a:	6819      	ldr	r1, [r3, #0]
 800f14c:	3c01      	subs	r4, #1
 800f14e:	3b04      	subs	r3, #4
 800f150:	2900      	cmp	r1, #0
 800f152:	d1f1      	bne.n	800f138 <quorem+0x2c4>
 800f154:	3c01      	subs	r4, #1
 800f156:	4598      	cmp	r8, r3
 800f158:	d3f3      	bcc.n	800f142 <quorem+0x2ce>
 800f15a:	e7ed      	b.n	800f138 <quorem+0x2c4>
 800f15c:	2000      	movs	r0, #0
 800f15e:	e7ed      	b.n	800f13c <quorem+0x2c8>

0800f160 <_dtoa_r>:
 800f160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f164:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800f166:	b09f      	sub	sp, #124	; 0x7c
 800f168:	4681      	mov	r9, r0
 800f16a:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800f16c:	4692      	mov	sl, r2
 800f16e:	469b      	mov	fp, r3
 800f170:	b151      	cbz	r1, 800f188 <_dtoa_r+0x28>
 800f172:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800f174:	2201      	movs	r2, #1
 800f176:	fa02 f203 	lsl.w	r2, r2, r3
 800f17a:	604b      	str	r3, [r1, #4]
 800f17c:	608a      	str	r2, [r1, #8]
 800f17e:	f001 fb9f 	bl	80108c0 <_Bfree>
 800f182:	2000      	movs	r0, #0
 800f184:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800f188:	f1bb 0800 	subs.w	r8, fp, #0
 800f18c:	db39      	blt.n	800f202 <_dtoa_r+0xa2>
 800f18e:	2100      	movs	r1, #0
 800f190:	6021      	str	r1, [r4, #0]
 800f192:	2400      	movs	r4, #0
 800f194:	4622      	mov	r2, r4
 800f196:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 800f19a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800f19e:	ea08 0004 	and.w	r0, r8, r4
 800f1a2:	4290      	cmp	r0, r2
 800f1a4:	d016      	beq.n	800f1d4 <_dtoa_r+0x74>
 800f1a6:	4650      	mov	r0, sl
 800f1a8:	4659      	mov	r1, fp
 800f1aa:	2200      	movs	r2, #0
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	f7fc ff3b 	bl	800c028 <__aeabi_dcmpeq>
 800f1b2:	2800      	cmp	r0, #0
 800f1b4:	d02b      	beq.n	800f20e <_dtoa_r+0xae>
 800f1b6:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800f1b8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800f1ba:	2001      	movs	r0, #1
 800f1bc:	6028      	str	r0, [r5, #0]
 800f1be:	2c00      	cmp	r4, #0
 800f1c0:	f000 80cf 	beq.w	800f362 <_dtoa_r+0x202>
 800f1c4:	49a2      	ldr	r1, [pc, #648]	; (800f450 <_dtoa_r+0x2f0>)
 800f1c6:	1e4b      	subs	r3, r1, #1
 800f1c8:	6021      	str	r1, [r4, #0]
 800f1ca:	9305      	str	r3, [sp, #20]
 800f1cc:	9805      	ldr	r0, [sp, #20]
 800f1ce:	b01f      	add	sp, #124	; 0x7c
 800f1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1d4:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800f1d6:	f242 720f 	movw	r2, #9999	; 0x270f
 800f1da:	6022      	str	r2, [r4, #0]
 800f1dc:	f1ba 0f00 	cmp.w	sl, #0
 800f1e0:	f000 80a6 	beq.w	800f330 <_dtoa_r+0x1d0>
 800f1e4:	4d9b      	ldr	r5, [pc, #620]	; (800f454 <_dtoa_r+0x2f4>)
 800f1e6:	9505      	str	r5, [sp, #20]
 800f1e8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800f1ea:	2c00      	cmp	r4, #0
 800f1ec:	d0ee      	beq.n	800f1cc <_dtoa_r+0x6c>
 800f1ee:	9d05      	ldr	r5, [sp, #20]
 800f1f0:	78eb      	ldrb	r3, [r5, #3]
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	f000 820b 	beq.w	800f60e <_dtoa_r+0x4ae>
 800f1f8:	4628      	mov	r0, r5
 800f1fa:	3008      	adds	r0, #8
 800f1fc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800f1fe:	6020      	str	r0, [r4, #0]
 800f200:	e7e4      	b.n	800f1cc <_dtoa_r+0x6c>
 800f202:	f028 4800 	bic.w	r8, r8, #2147483648	; 0x80000000
 800f206:	2301      	movs	r3, #1
 800f208:	6023      	str	r3, [r4, #0]
 800f20a:	46c3      	mov	fp, r8
 800f20c:	e7c1      	b.n	800f192 <_dtoa_r+0x32>
 800f20e:	ae1d      	add	r6, sp, #116	; 0x74
 800f210:	af1c      	add	r7, sp, #112	; 0x70
 800f212:	4652      	mov	r2, sl
 800f214:	9600      	str	r6, [sp, #0]
 800f216:	9701      	str	r7, [sp, #4]
 800f218:	4648      	mov	r0, r9
 800f21a:	465b      	mov	r3, fp
 800f21c:	f002 f8f6 	bl	801140c <__d2b>
 800f220:	f3c8 520a 	ubfx	r2, r8, #20, #11
 800f224:	900c      	str	r0, [sp, #48]	; 0x30
 800f226:	2a00      	cmp	r2, #0
 800f228:	f040 808c 	bne.w	800f344 <_dtoa_r+0x1e4>
 800f22c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800f22e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f230:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800f234:	187e      	adds	r6, r7, r1
 800f236:	429e      	cmp	r6, r3
 800f238:	f2c0 832d 	blt.w	800f896 <_dtoa_r+0x736>
 800f23c:	f64f 450e 	movw	r5, #64526	; 0xfc0e
 800f240:	f6cf 75ff 	movt	r5, #65535	; 0xffff
 800f244:	1ba9      	subs	r1, r5, r6
 800f246:	f206 4212 	addw	r2, r6, #1042	; 0x412
 800f24a:	fa08 f301 	lsl.w	r3, r8, r1
 800f24e:	fa2a f002 	lsr.w	r0, sl, r2
 800f252:	4318      	orrs	r0, r3
 800f254:	f7fc fc0a 	bl	800ba6c <__aeabi_ui2d>
 800f258:	2401      	movs	r4, #1
 800f25a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800f25e:	3e01      	subs	r6, #1
 800f260:	940d      	str	r4, [sp, #52]	; 0x34
 800f262:	2300      	movs	r3, #0
 800f264:	2200      	movs	r2, #0
 800f266:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 800f26a:	f7fc fac1 	bl	800b7f0 <__aeabi_dsub>
 800f26e:	a372      	add	r3, pc, #456	; (adr r3, 800f438 <_dtoa_r+0x2d8>)
 800f270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f274:	f7fc fc70 	bl	800bb58 <__aeabi_dmul>
 800f278:	a371      	add	r3, pc, #452	; (adr r3, 800f440 <_dtoa_r+0x2e0>)
 800f27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27e:	f7fc fab9 	bl	800b7f4 <__adddf3>
 800f282:	4604      	mov	r4, r0
 800f284:	4630      	mov	r0, r6
 800f286:	460d      	mov	r5, r1
 800f288:	f7fc fc00 	bl	800ba8c <__aeabi_i2d>
 800f28c:	a36e      	add	r3, pc, #440	; (adr r3, 800f448 <_dtoa_r+0x2e8>)
 800f28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f292:	f7fc fc61 	bl	800bb58 <__aeabi_dmul>
 800f296:	4602      	mov	r2, r0
 800f298:	460b      	mov	r3, r1
 800f29a:	4620      	mov	r0, r4
 800f29c:	4629      	mov	r1, r5
 800f29e:	f7fc faa9 	bl	800b7f4 <__adddf3>
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	460d      	mov	r5, r1
 800f2a6:	f7fc fef1 	bl	800c08c <__aeabi_d2iz>
 800f2aa:	4629      	mov	r1, r5
 800f2ac:	9009      	str	r0, [sp, #36]	; 0x24
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	f7fc fec2 	bl	800c03c <__aeabi_dcmplt>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	f040 82bf 	bne.w	800f83c <_dtoa_r+0x6dc>
 800f2be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f2c0:	2816      	cmp	r0, #22
 800f2c2:	f200 82b8 	bhi.w	800f836 <_dtoa_r+0x6d6>
 800f2c6:	4c64      	ldr	r4, [pc, #400]	; (800f458 <_dtoa_r+0x2f8>)
 800f2c8:	eb04 05c0 	add.w	r5, r4, r0, lsl #3
 800f2cc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f2d0:	4652      	mov	r2, sl
 800f2d2:	465b      	mov	r3, fp
 800f2d4:	f7fc fed0 	bl	800c078 <__aeabi_dcmpgt>
 800f2d8:	2800      	cmp	r0, #0
 800f2da:	f000 82e4 	beq.w	800f8a6 <_dtoa_r+0x746>
 800f2de:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2e0:	2000      	movs	r0, #0
 800f2e2:	1e4b      	subs	r3, r1, #1
 800f2e4:	9309      	str	r3, [sp, #36]	; 0x24
 800f2e6:	9012      	str	r0, [sp, #72]	; 0x48
 800f2e8:	1bbe      	subs	r6, r7, r6
 800f2ea:	3e01      	subs	r6, #1
 800f2ec:	f100 82bd 	bmi.w	800f86a <_dtoa_r+0x70a>
 800f2f0:	2400      	movs	r4, #0
 800f2f2:	960a      	str	r6, [sp, #40]	; 0x28
 800f2f4:	940e      	str	r4, [sp, #56]	; 0x38
 800f2f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f2f8:	2900      	cmp	r1, #0
 800f2fa:	f2c0 82ad 	blt.w	800f858 <_dtoa_r+0x6f8>
 800f2fe:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800f300:	9111      	str	r1, [sp, #68]	; 0x44
 800f302:	186b      	adds	r3, r5, r1
 800f304:	2100      	movs	r1, #0
 800f306:	930a      	str	r3, [sp, #40]	; 0x28
 800f308:	9110      	str	r1, [sp, #64]	; 0x40
 800f30a:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800f30c:	2809      	cmp	r0, #9
 800f30e:	d82b      	bhi.n	800f368 <_dtoa_r+0x208>
 800f310:	2805      	cmp	r0, #5
 800f312:	f341 8046 	ble.w	80103a2 <_dtoa_r+0x1242>
 800f316:	1f02      	subs	r2, r0, #4
 800f318:	9228      	str	r2, [sp, #160]	; 0xa0
 800f31a:	2500      	movs	r5, #0
 800f31c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800f31e:	1ea3      	subs	r3, r4, #2
 800f320:	2b03      	cmp	r3, #3
 800f322:	d823      	bhi.n	800f36c <_dtoa_r+0x20c>
 800f324:	e8df f013 	tbh	[pc, r3, lsl #1]
 800f328:	0529053d 	.word	0x0529053d
 800f32c:	053a0342 	.word	0x053a0342
 800f330:	4848      	ldr	r0, [pc, #288]	; (800f454 <_dtoa_r+0x2f4>)
 800f332:	494a      	ldr	r1, [pc, #296]	; (800f45c <_dtoa_r+0x2fc>)
 800f334:	f3c8 0813 	ubfx	r8, r8, #0, #20
 800f338:	f1b8 0f00 	cmp.w	r8, #0
 800f33c:	bf18      	it	ne
 800f33e:	4601      	movne	r1, r0
 800f340:	9105      	str	r1, [sp, #20]
 800f342:	e751      	b.n	800f1e8 <_dtoa_r+0x88>
 800f344:	f02b 477f 	bic.w	r7, fp, #4278190080	; 0xff000000
 800f348:	f427 0470 	bic.w	r4, r7, #15728640	; 0xf00000
 800f34c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f350:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f354:	2200      	movs	r2, #0
 800f356:	4650      	mov	r0, sl
 800f358:	f445 1140 	orr.w	r1, r5, #3145728	; 0x300000
 800f35c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800f35e:	920d      	str	r2, [sp, #52]	; 0x34
 800f360:	e77f      	b.n	800f262 <_dtoa_r+0x102>
 800f362:	4d3f      	ldr	r5, [pc, #252]	; (800f460 <_dtoa_r+0x300>)
 800f364:	9505      	str	r5, [sp, #20]
 800f366:	e731      	b.n	800f1cc <_dtoa_r+0x6c>
 800f368:	2500      	movs	r5, #0
 800f36a:	9528      	str	r5, [sp, #160]	; 0xa0
 800f36c:	2400      	movs	r4, #0
 800f36e:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
 800f372:	4648      	mov	r0, r9
 800f374:	4621      	mov	r1, r4
 800f376:	f001 fa7d 	bl	8010874 <_Balloc>
 800f37a:	f04f 33ff 	mov.w	r3, #4294967295
 800f37e:	9005      	str	r0, [sp, #20]
 800f380:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800f384:	2001      	movs	r0, #1
 800f386:	930b      	str	r3, [sp, #44]	; 0x2c
 800f388:	9313      	str	r3, [sp, #76]	; 0x4c
 800f38a:	9429      	str	r4, [sp, #164]	; 0xa4
 800f38c:	900f      	str	r0, [sp, #60]	; 0x3c
 800f38e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f390:	2900      	cmp	r1, #0
 800f392:	f2c0 813f 	blt.w	800f614 <_dtoa_r+0x4b4>
 800f396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f398:	2a0e      	cmp	r2, #14
 800f39a:	f300 813b 	bgt.w	800f614 <_dtoa_r+0x4b4>
 800f39e:	4d2e      	ldr	r5, [pc, #184]	; (800f458 <_dtoa_r+0x2f8>)
 800f3a0:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
 800f3a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f3a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f3ac:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800f3ae:	2900      	cmp	r1, #0
 800f3b0:	f2c0 84fa 	blt.w	800fda8 <_dtoa_r+0xc48>
 800f3b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3b8:	4650      	mov	r0, sl
 800f3ba:	4659      	mov	r1, fp
 800f3bc:	f7fc fcf6 	bl	800bdac <__aeabi_ddiv>
 800f3c0:	f7fc fe64 	bl	800c08c <__aeabi_d2iz>
 800f3c4:	4606      	mov	r6, r0
 800f3c6:	f7fc fb61 	bl	800ba8c <__aeabi_i2d>
 800f3ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3ce:	f7fc fbc3 	bl	800bb58 <__aeabi_dmul>
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	4650      	mov	r0, sl
 800f3d8:	4659      	mov	r1, fp
 800f3da:	f7fc fa09 	bl	800b7f0 <__aeabi_dsub>
 800f3de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f3e0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f3e4:	f106 0230 	add.w	r2, r6, #48	; 0x30
 800f3e8:	2b01      	cmp	r3, #1
 800f3ea:	4604      	mov	r4, r0
 800f3ec:	460d      	mov	r5, r1
 800f3ee:	f808 2b01 	strb.w	r2, [r8], #1
 800f3f2:	f000 8091 	beq.w	800f518 <_dtoa_r+0x3b8>
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	2200      	movs	r2, #0
 800f3fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f3fe:	f7fc fbab 	bl	800bb58 <__aeabi_dmul>
 800f402:	2200      	movs	r2, #0
 800f404:	2300      	movs	r3, #0
 800f406:	4604      	mov	r4, r0
 800f408:	460d      	mov	r5, r1
 800f40a:	f7fc fe0d 	bl	800c028 <__aeabi_dcmpeq>
 800f40e:	2800      	cmp	r0, #0
 800f410:	f040 80c0 	bne.w	800f594 <_dtoa_r+0x434>
 800f414:	9f05      	ldr	r7, [sp, #20]
 800f416:	9e05      	ldr	r6, [sp, #20]
 800f418:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f41a:	3702      	adds	r7, #2
 800f41c:	eb06 0b00 	add.w	fp, r6, r0
 800f420:	ebc7 010b 	rsb	r1, r7, fp
 800f424:	07c9      	lsls	r1, r1, #31
 800f426:	f100 80c7 	bmi.w	800f5b8 <_dtoa_r+0x458>
 800f42a:	f8cd b020 	str.w	fp, [sp, #32]
 800f42e:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800f432:	e04b      	b.n	800f4cc <_dtoa_r+0x36c>
 800f434:	f3af 8000 	nop.w
 800f438:	636f4361 	.word	0x636f4361
 800f43c:	3fd287a7 	.word	0x3fd287a7
 800f440:	8b60c8b3 	.word	0x8b60c8b3
 800f444:	3fc68a28 	.word	0x3fc68a28
 800f448:	509f79fb 	.word	0x509f79fb
 800f44c:	3fd34413 	.word	0x3fd34413
 800f450:	080137e9 	.word	0x080137e9
 800f454:	08013818 	.word	0x08013818
 800f458:	08013838 	.word	0x08013838
 800f45c:	0801380c 	.word	0x0801380c
 800f460:	080137e8 	.word	0x080137e8
 800f464:	f7fc fb78 	bl	800bb58 <__aeabi_dmul>
 800f468:	2200      	movs	r2, #0
 800f46a:	2300      	movs	r3, #0
 800f46c:	4604      	mov	r4, r0
 800f46e:	460d      	mov	r5, r1
 800f470:	f7fc fdda 	bl	800c028 <__aeabi_dcmpeq>
 800f474:	4652      	mov	r2, sl
 800f476:	465b      	mov	r3, fp
 800f478:	2800      	cmp	r0, #0
 800f47a:	f040 808b 	bne.w	800f594 <_dtoa_r+0x434>
 800f47e:	4620      	mov	r0, r4
 800f480:	4629      	mov	r1, r5
 800f482:	f7fc fc93 	bl	800bdac <__aeabi_ddiv>
 800f486:	f7fc fe01 	bl	800c08c <__aeabi_d2iz>
 800f48a:	4606      	mov	r6, r0
 800f48c:	f7fc fafe 	bl	800ba8c <__aeabi_i2d>
 800f490:	4652      	mov	r2, sl
 800f492:	465b      	mov	r3, fp
 800f494:	f7fc fb60 	bl	800bb58 <__aeabi_dmul>
 800f498:	4602      	mov	r2, r0
 800f49a:	460b      	mov	r3, r1
 800f49c:	4620      	mov	r0, r4
 800f49e:	4629      	mov	r1, r5
 800f4a0:	f7fc f9a6 	bl	800b7f0 <__aeabi_dsub>
 800f4a4:	3630      	adds	r6, #48	; 0x30
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f4ae:	f807 6c01 	strb.w	r6, [r7, #-1]
 800f4b2:	f7fc fb51 	bl	800bb58 <__aeabi_dmul>
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	2300      	movs	r3, #0
 800f4ba:	46b8      	mov	r8, r7
 800f4bc:	4604      	mov	r4, r0
 800f4be:	460d      	mov	r5, r1
 800f4c0:	f107 0701 	add.w	r7, r7, #1
 800f4c4:	f7fc fdb0 	bl	800c028 <__aeabi_dcmpeq>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	d163      	bne.n	800f594 <_dtoa_r+0x434>
 800f4cc:	4652      	mov	r2, sl
 800f4ce:	465b      	mov	r3, fp
 800f4d0:	4620      	mov	r0, r4
 800f4d2:	4629      	mov	r1, r5
 800f4d4:	f7fc fc6a 	bl	800bdac <__aeabi_ddiv>
 800f4d8:	f7fc fdd8 	bl	800c08c <__aeabi_d2iz>
 800f4dc:	4606      	mov	r6, r0
 800f4de:	f7fc fad5 	bl	800ba8c <__aeabi_i2d>
 800f4e2:	4652      	mov	r2, sl
 800f4e4:	465b      	mov	r3, fp
 800f4e6:	f7fc fb37 	bl	800bb58 <__aeabi_dmul>
 800f4ea:	4602      	mov	r2, r0
 800f4ec:	460b      	mov	r3, r1
 800f4ee:	4620      	mov	r0, r4
 800f4f0:	4629      	mov	r1, r5
 800f4f2:	f7fc f97d 	bl	800b7f0 <__aeabi_dsub>
 800f4f6:	f8dd c020 	ldr.w	ip, [sp, #32]
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800f500:	2200      	movs	r2, #0
 800f502:	4567      	cmp	r7, ip
 800f504:	f807 8c01 	strb.w	r8, [r7, #-1]
 800f508:	4604      	mov	r4, r0
 800f50a:	46b8      	mov	r8, r7
 800f50c:	460d      	mov	r5, r1
 800f50e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f512:	f107 0701 	add.w	r7, r7, #1
 800f516:	d1a5      	bne.n	800f464 <_dtoa_r+0x304>
 800f518:	4622      	mov	r2, r4
 800f51a:	462b      	mov	r3, r5
 800f51c:	4620      	mov	r0, r4
 800f51e:	4629      	mov	r1, r5
 800f520:	f7fc f968 	bl	800b7f4 <__adddf3>
 800f524:	4604      	mov	r4, r0
 800f526:	460d      	mov	r5, r1
 800f528:	4622      	mov	r2, r4
 800f52a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f52e:	462b      	mov	r3, r5
 800f530:	f7fc fd84 	bl	800c03c <__aeabi_dcmplt>
 800f534:	b940      	cbnz	r0, 800f548 <_dtoa_r+0x3e8>
 800f536:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f53a:	4622      	mov	r2, r4
 800f53c:	462b      	mov	r3, r5
 800f53e:	f7fc fd73 	bl	800c028 <__aeabi_dcmpeq>
 800f542:	b338      	cbz	r0, 800f594 <_dtoa_r+0x434>
 800f544:	07f4      	lsls	r4, r6, #31
 800f546:	d525      	bpl.n	800f594 <_dtoa_r+0x434>
 800f548:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 800f54c:	9a05      	ldr	r2, [sp, #20]
 800f54e:	43d3      	mvns	r3, r2
 800f550:	eb08 0003 	add.w	r0, r8, r3
 800f554:	07c0      	lsls	r0, r0, #31
 800f556:	f100 84fd 	bmi.w	800ff54 <_dtoa_r+0xdf4>
 800f55a:	4614      	mov	r4, r2
 800f55c:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800f560:	f108 31ff 	add.w	r1, r8, #4294967295
 800f564:	d112      	bne.n	800f58c <_dtoa_r+0x42c>
 800f566:	428c      	cmp	r4, r1
 800f568:	f000 8537 	beq.w	800ffda <_dtoa_r+0xe7a>
 800f56c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800f570:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800f574:	4688      	mov	r8, r1
 800f576:	f101 31ff 	add.w	r1, r1, #4294967295
 800f57a:	d107      	bne.n	800f58c <_dtoa_r+0x42c>
 800f57c:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800f580:	4688      	mov	r8, r1
 800f582:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800f586:	f108 31ff 	add.w	r1, r8, #4294967295
 800f58a:	d0ec      	beq.n	800f566 <_dtoa_r+0x406>
 800f58c:	f10b 0501 	add.w	r5, fp, #1
 800f590:	b2ea      	uxtb	r2, r5
 800f592:	700a      	strb	r2, [r1, #0]
 800f594:	4648      	mov	r0, r9
 800f596:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f598:	f001 f992 	bl	80108c0 <_Bfree>
 800f59c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800f59e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 800f5a0:	1c6b      	adds	r3, r5, #1
 800f5a2:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	f888 2000 	strb.w	r2, [r8]
 800f5aa:	602b      	str	r3, [r5, #0]
 800f5ac:	2c00      	cmp	r4, #0
 800f5ae:	f43f ae0d 	beq.w	800f1cc <_dtoa_r+0x6c>
 800f5b2:	f8c4 8000 	str.w	r8, [r4]
 800f5b6:	e609      	b.n	800f1cc <_dtoa_r+0x6c>
 800f5b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f5bc:	4620      	mov	r0, r4
 800f5be:	4629      	mov	r1, r5
 800f5c0:	f7fc fbf4 	bl	800bdac <__aeabi_ddiv>
 800f5c4:	f7fc fd62 	bl	800c08c <__aeabi_d2iz>
 800f5c8:	4606      	mov	r6, r0
 800f5ca:	f7fc fa5f 	bl	800ba8c <__aeabi_i2d>
 800f5ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f5d2:	f7fc fac1 	bl	800bb58 <__aeabi_dmul>
 800f5d6:	4602      	mov	r2, r0
 800f5d8:	460b      	mov	r3, r1
 800f5da:	4620      	mov	r0, r4
 800f5dc:	4629      	mov	r1, r5
 800f5de:	f7fc f907 	bl	800b7f0 <__aeabi_dsub>
 800f5e2:	3630      	adds	r6, #48	; 0x30
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800f5ec:	f807 6c01 	strb.w	r6, [r7, #-1]
 800f5f0:	f7fc fab2 	bl	800bb58 <__aeabi_dmul>
 800f5f4:	46b8      	mov	r8, r7
 800f5f6:	9f05      	ldr	r7, [sp, #20]
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	4604      	mov	r4, r0
 800f5fe:	460d      	mov	r5, r1
 800f600:	3703      	adds	r7, #3
 800f602:	f7fc fd11 	bl	800c028 <__aeabi_dcmpeq>
 800f606:	2800      	cmp	r0, #0
 800f608:	f43f af0f 	beq.w	800f42a <_dtoa_r+0x2ca>
 800f60c:	e7c2      	b.n	800f594 <_dtoa_r+0x434>
 800f60e:	9a05      	ldr	r2, [sp, #20]
 800f610:	1cd0      	adds	r0, r2, #3
 800f612:	e5f3      	b.n	800f1fc <_dtoa_r+0x9c>
 800f614:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f616:	2f00      	cmp	r7, #0
 800f618:	f000 812c 	beq.w	800f874 <_dtoa_r+0x714>
 800f61c:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800f61e:	2c01      	cmp	r4, #1
 800f620:	f340 83f2 	ble.w	800fe08 <_dtoa_r+0xca8>
 800f624:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f626:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f628:	1e41      	subs	r1, r0, #1
 800f62a:	428a      	cmp	r2, r1
 800f62c:	f2c0 84e0 	blt.w	800fff0 <_dtoa_r+0xe90>
 800f630:	1a55      	subs	r5, r2, r1
 800f632:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f634:	2800      	cmp	r0, #0
 800f636:	f2c0 8630 	blt.w	801029a <_dtoa_r+0x113a>
 800f63a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f63c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800f63e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f640:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 800f644:	19da      	adds	r2, r3, r7
 800f646:	eb0e 0807 	add.w	r8, lr, r7
 800f64a:	4648      	mov	r0, r9
 800f64c:	2101      	movs	r1, #1
 800f64e:	920e      	str	r2, [sp, #56]	; 0x38
 800f650:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f654:	f001 faa6 	bl	8010ba4 <__i2b>
 800f658:	900d      	str	r0, [sp, #52]	; 0x34
 800f65a:	b164      	cbz	r4, 800f676 <_dtoa_r+0x516>
 800f65c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f65e:	2800      	cmp	r0, #0
 800f660:	dd09      	ble.n	800f676 <_dtoa_r+0x516>
 800f662:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f664:	4607      	mov	r7, r0
 800f666:	42a7      	cmp	r7, r4
 800f668:	bfa8      	it	ge
 800f66a:	4627      	movge	r7, r4
 800f66c:	1bcb      	subs	r3, r1, r7
 800f66e:	1bc2      	subs	r2, r0, r7
 800f670:	930e      	str	r3, [sp, #56]	; 0x38
 800f672:	1be4      	subs	r4, r4, r7
 800f674:	920a      	str	r2, [sp, #40]	; 0x28
 800f676:	9810      	ldr	r0, [sp, #64]	; 0x40
 800f678:	2800      	cmp	r0, #0
 800f67a:	dd1a      	ble.n	800f6b2 <_dtoa_r+0x552>
 800f67c:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800f67e:	2f00      	cmp	r7, #0
 800f680:	f000 84a3 	beq.w	800ffca <_dtoa_r+0xe6a>
 800f684:	2d00      	cmp	r5, #0
 800f686:	dd10      	ble.n	800f6aa <_dtoa_r+0x54a>
 800f688:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f68a:	462a      	mov	r2, r5
 800f68c:	4648      	mov	r0, r9
 800f68e:	f001 fbfb 	bl	8010e88 <__pow5mult>
 800f692:	900d      	str	r0, [sp, #52]	; 0x34
 800f694:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f696:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f698:	4648      	mov	r0, r9
 800f69a:	f001 fa8d 	bl	8010bb8 <__multiply>
 800f69e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f6a0:	4606      	mov	r6, r0
 800f6a2:	4648      	mov	r0, r9
 800f6a4:	f001 f90c 	bl	80108c0 <_Bfree>
 800f6a8:	960c      	str	r6, [sp, #48]	; 0x30
 800f6aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 800f6ac:	1b4a      	subs	r2, r1, r5
 800f6ae:	f040 83a5 	bne.w	800fdfc <_dtoa_r+0xc9c>
 800f6b2:	2101      	movs	r1, #1
 800f6b4:	4648      	mov	r0, r9
 800f6b6:	f001 fa75 	bl	8010ba4 <__i2b>
 800f6ba:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800f6bc:	2d00      	cmp	r5, #0
 800f6be:	4607      	mov	r7, r0
 800f6c0:	dd05      	ble.n	800f6ce <_dtoa_r+0x56e>
 800f6c2:	4639      	mov	r1, r7
 800f6c4:	4648      	mov	r0, r9
 800f6c6:	462a      	mov	r2, r5
 800f6c8:	f001 fbde 	bl	8010e88 <__pow5mult>
 800f6cc:	4607      	mov	r7, r0
 800f6ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800f6d0:	2b01      	cmp	r3, #1
 800f6d2:	f340 8152 	ble.w	800f97a <_dtoa_r+0x81a>
 800f6d6:	2500      	movs	r5, #0
 800f6d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f6da:	2900      	cmp	r1, #0
 800f6dc:	f040 8413 	bne.w	800ff06 <_dtoa_r+0xda6>
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f6e4:	185b      	adds	r3, r3, r1
 800f6e6:	f013 001f 	ands.w	r0, r3, #31
 800f6ea:	f000 80c8 	beq.w	800f87e <_dtoa_r+0x71e>
 800f6ee:	f1c0 0320 	rsb	r3, r0, #32
 800f6f2:	2b04      	cmp	r3, #4
 800f6f4:	f340 8658 	ble.w	80103a8 <_dtoa_r+0x1248>
 800f6f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f6fa:	f1c0 031c 	rsb	r3, r0, #28
 800f6fe:	18d0      	adds	r0, r2, r3
 800f700:	18c9      	adds	r1, r1, r3
 800f702:	900e      	str	r0, [sp, #56]	; 0x38
 800f704:	18e4      	adds	r4, r4, r3
 800f706:	910a      	str	r1, [sp, #40]	; 0x28
 800f708:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	dd05      	ble.n	800f71a <_dtoa_r+0x5ba>
 800f70e:	4648      	mov	r0, r9
 800f710:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f714:	f001 fc02 	bl	8010f1c <__lshift>
 800f718:	900c      	str	r0, [sp, #48]	; 0x30
 800f71a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f71c:	2a00      	cmp	r2, #0
 800f71e:	dd04      	ble.n	800f72a <_dtoa_r+0x5ca>
 800f720:	4639      	mov	r1, r7
 800f722:	4648      	mov	r0, r9
 800f724:	f001 fbfa 	bl	8010f1c <__lshift>
 800f728:	4607      	mov	r7, r0
 800f72a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f72c:	2a00      	cmp	r2, #0
 800f72e:	f040 83cf 	bne.w	800fed0 <_dtoa_r+0xd70>
 800f732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f734:	2b00      	cmp	r3, #0
 800f736:	f340 83f0 	ble.w	800ff1a <_dtoa_r+0xdba>
 800f73a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800f73c:	2800      	cmp	r0, #0
 800f73e:	f040 80b4 	bne.w	800f8aa <_dtoa_r+0x74a>
 800f742:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f744:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f746:	07e2      	lsls	r2, r4, #31
 800f748:	f140 83a0 	bpl.w	800fe8c <_dtoa_r+0xd2c>
 800f74c:	46a2      	mov	sl, r4
 800f74e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f750:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f754:	e010      	b.n	800f778 <_dtoa_r+0x618>
 800f756:	f001 f8bd 	bl	80108d4 <__multadd>
 800f75a:	4639      	mov	r1, r7
 800f75c:	4606      	mov	r6, r0
 800f75e:	f7ff fb89 	bl	800ee74 <quorem>
 800f762:	3030      	adds	r0, #48	; 0x30
 800f764:	f808 0004 	strb.w	r0, [r8, r4]
 800f768:	4631      	mov	r1, r6
 800f76a:	4648      	mov	r0, r9
 800f76c:	220a      	movs	r2, #10
 800f76e:	2300      	movs	r3, #0
 800f770:	f001 f8b0 	bl	80108d4 <__multadd>
 800f774:	1c65      	adds	r5, r4, #1
 800f776:	4606      	mov	r6, r0
 800f778:	4639      	mov	r1, r7
 800f77a:	4630      	mov	r0, r6
 800f77c:	f7ff fb7a 	bl	800ee74 <quorem>
 800f780:	1c6c      	adds	r4, r5, #1
 800f782:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800f786:	220a      	movs	r2, #10
 800f788:	2300      	movs	r3, #0
 800f78a:	45a2      	cmp	sl, r4
 800f78c:	4631      	mov	r1, r6
 800f78e:	4648      	mov	r0, r9
 800f790:	f808 b005 	strb.w	fp, [r8, r5]
 800f794:	dcdf      	bgt.n	800f756 <_dtoa_r+0x5f6>
 800f796:	960c      	str	r6, [sp, #48]	; 0x30
 800f798:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f79c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f79e:	2500      	movs	r5, #0
 800f7a0:	2a01      	cmp	r2, #1
 800f7a2:	bfac      	ite	ge
 800f7a4:	4490      	addge	r8, r2
 800f7a6:	f108 0801 	addlt.w	r8, r8, #1
 800f7aa:	2201      	movs	r2, #1
 800f7ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f7ae:	4648      	mov	r0, r9
 800f7b0:	f001 fbb4 	bl	8010f1c <__lshift>
 800f7b4:	4639      	mov	r1, r7
 800f7b6:	900c      	str	r0, [sp, #48]	; 0x30
 800f7b8:	f001 fc74 	bl	80110a4 <__mcmp>
 800f7bc:	2800      	cmp	r0, #0
 800f7be:	f340 8449 	ble.w	8010054 <_dtoa_r+0xef4>
 800f7c2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f7c6:	9805      	ldr	r0, [sp, #20]
 800f7c8:	43c3      	mvns	r3, r0
 800f7ca:	eb08 0103 	add.w	r1, r8, r3
 800f7ce:	07cb      	lsls	r3, r1, #31
 800f7d0:	d507      	bpl.n	800f7e2 <_dtoa_r+0x682>
 800f7d2:	2a39      	cmp	r2, #57	; 0x39
 800f7d4:	f108 34ff 	add.w	r4, r8, #4294967295
 800f7d8:	d118      	bne.n	800f80c <_dtoa_r+0x6ac>
 800f7da:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800f7de:	9805      	ldr	r0, [sp, #20]
 800f7e0:	46a0      	mov	r8, r4
 800f7e2:	2a39      	cmp	r2, #57	; 0x39
 800f7e4:	f108 34ff 	add.w	r4, r8, #4294967295
 800f7e8:	d110      	bne.n	800f80c <_dtoa_r+0x6ac>
 800f7ea:	42a0      	cmp	r0, r4
 800f7ec:	f000 8369 	beq.w	800fec2 <_dtoa_r+0xd62>
 800f7f0:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800f7f4:	2a39      	cmp	r2, #57	; 0x39
 800f7f6:	46a0      	mov	r8, r4
 800f7f8:	f104 34ff 	add.w	r4, r4, #4294967295
 800f7fc:	d106      	bne.n	800f80c <_dtoa_r+0x6ac>
 800f7fe:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 800f802:	46a0      	mov	r8, r4
 800f804:	2a39      	cmp	r2, #57	; 0x39
 800f806:	f108 34ff 	add.w	r4, r8, #4294967295
 800f80a:	d0ee      	beq.n	800f7ea <_dtoa_r+0x68a>
 800f80c:	3201      	adds	r2, #1
 800f80e:	7022      	strb	r2, [r4, #0]
 800f810:	4648      	mov	r0, r9
 800f812:	4639      	mov	r1, r7
 800f814:	f001 f854 	bl	80108c0 <_Bfree>
 800f818:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f81a:	2a00      	cmp	r2, #0
 800f81c:	f43f aeba 	beq.w	800f594 <_dtoa_r+0x434>
 800f820:	2d00      	cmp	r5, #0
 800f822:	f000 82e5 	beq.w	800fdf0 <_dtoa_r+0xc90>
 800f826:	4295      	cmp	r5, r2
 800f828:	f000 82e2 	beq.w	800fdf0 <_dtoa_r+0xc90>
 800f82c:	4648      	mov	r0, r9
 800f82e:	4629      	mov	r1, r5
 800f830:	f001 f846 	bl	80108c0 <_Bfree>
 800f834:	e2dc      	b.n	800fdf0 <_dtoa_r+0xc90>
 800f836:	2201      	movs	r2, #1
 800f838:	9212      	str	r2, [sp, #72]	; 0x48
 800f83a:	e555      	b.n	800f2e8 <_dtoa_r+0x188>
 800f83c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f83e:	f7fc f925 	bl	800ba8c <__aeabi_i2d>
 800f842:	4622      	mov	r2, r4
 800f844:	462b      	mov	r3, r5
 800f846:	f7fc fbef 	bl	800c028 <__aeabi_dcmpeq>
 800f84a:	2800      	cmp	r0, #0
 800f84c:	f47f ad37 	bne.w	800f2be <_dtoa_r+0x15e>
 800f850:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f852:	1e4b      	subs	r3, r1, #1
 800f854:	9309      	str	r3, [sp, #36]	; 0x24
 800f856:	e532      	b.n	800f2be <_dtoa_r+0x15e>
 800f858:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f85a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f85c:	2400      	movs	r4, #0
 800f85e:	1ae8      	subs	r0, r5, r3
 800f860:	425a      	negs	r2, r3
 800f862:	900e      	str	r0, [sp, #56]	; 0x38
 800f864:	9210      	str	r2, [sp, #64]	; 0x40
 800f866:	9411      	str	r4, [sp, #68]	; 0x44
 800f868:	e54f      	b.n	800f30a <_dtoa_r+0x1aa>
 800f86a:	4276      	negs	r6, r6
 800f86c:	2200      	movs	r2, #0
 800f86e:	960e      	str	r6, [sp, #56]	; 0x38
 800f870:	920a      	str	r2, [sp, #40]	; 0x28
 800f872:	e540      	b.n	800f2f6 <_dtoa_r+0x196>
 800f874:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f876:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f878:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f87a:	930d      	str	r3, [sp, #52]	; 0x34
 800f87c:	e6ed      	b.n	800f65a <_dtoa_r+0x4fa>
 800f87e:	221c      	movs	r2, #28
 800f880:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 800f884:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f886:	eb0c 0e02 	add.w	lr, ip, r2
 800f88a:	1888      	adds	r0, r1, r2
 800f88c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 800f890:	18a4      	adds	r4, r4, r2
 800f892:	900a      	str	r0, [sp, #40]	; 0x28
 800f894:	e738      	b.n	800f708 <_dtoa_r+0x5a8>
 800f896:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 800f89a:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 800f89e:	1b84      	subs	r4, r0, r6
 800f8a0:	fa0a f004 	lsl.w	r0, sl, r4
 800f8a4:	e4d6      	b.n	800f254 <_dtoa_r+0xf4>
 800f8a6:	9012      	str	r0, [sp, #72]	; 0x48
 800f8a8:	e51e      	b.n	800f2e8 <_dtoa_r+0x188>
 800f8aa:	2c00      	cmp	r4, #0
 800f8ac:	dd05      	ble.n	800f8ba <_dtoa_r+0x75a>
 800f8ae:	4648      	mov	r0, r9
 800f8b0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f8b2:	4622      	mov	r2, r4
 800f8b4:	f001 fb32 	bl	8010f1c <__lshift>
 800f8b8:	900d      	str	r0, [sp, #52]	; 0x34
 800f8ba:	2d00      	cmp	r5, #0
 800f8bc:	f040 8402 	bne.w	80100c4 <_dtoa_r+0xf64>
 800f8c0:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800f8c2:	9d05      	ldr	r5, [sp, #20]
 800f8c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f8c6:	9a05      	ldr	r2, [sp, #20]
 800f8c8:	1829      	adds	r1, r5, r0
 800f8ca:	f00a 0301 	and.w	r3, sl, #1
 800f8ce:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f8d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f8d4:	910a      	str	r1, [sp, #40]	; 0x28
 800f8d6:	1c54      	adds	r4, r2, #1
 800f8d8:	930b      	str	r3, [sp, #44]	; 0x2c
 800f8da:	4639      	mov	r1, r7
 800f8dc:	4650      	mov	r0, sl
 800f8de:	f7ff fac9 	bl	800ee74 <quorem>
 800f8e2:	4629      	mov	r1, r5
 800f8e4:	4680      	mov	r8, r0
 800f8e6:	4650      	mov	r0, sl
 800f8e8:	f001 fbdc 	bl	80110a4 <__mcmp>
 800f8ec:	4639      	mov	r1, r7
 800f8ee:	4632      	mov	r2, r6
 800f8f0:	4683      	mov	fp, r0
 800f8f2:	4648      	mov	r0, r9
 800f8f4:	f001 fc04 	bl	8011100 <__mdiff>
 800f8f8:	4602      	mov	r2, r0
 800f8fa:	1e60      	subs	r0, r4, #1
 800f8fc:	68d1      	ldr	r1, [r2, #12]
 800f8fe:	9008      	str	r0, [sp, #32]
 800f900:	f108 0c30 	add.w	ip, r8, #48	; 0x30
 800f904:	2900      	cmp	r1, #0
 800f906:	f000 8288 	beq.w	800fe1a <_dtoa_r+0xcba>
 800f90a:	4648      	mov	r0, r9
 800f90c:	4611      	mov	r1, r2
 800f90e:	f8cd c00c 	str.w	ip, [sp, #12]
 800f912:	f000 ffd5 	bl	80108c0 <_Bfree>
 800f916:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800f91a:	2301      	movs	r3, #1
 800f91c:	f1bb 0f00 	cmp.w	fp, #0
 800f920:	f2c0 8378 	blt.w	8010014 <_dtoa_r+0xeb4>
 800f924:	d105      	bne.n	800f932 <_dtoa_r+0x7d2>
 800f926:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800f928:	b91a      	cbnz	r2, 800f932 <_dtoa_r+0x7d2>
 800f92a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f92c:	2800      	cmp	r0, #0
 800f92e:	f000 8371 	beq.w	8010014 <_dtoa_r+0xeb4>
 800f932:	2b00      	cmp	r3, #0
 800f934:	f300 83de 	bgt.w	80100f4 <_dtoa_r+0xf94>
 800f938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f93a:	f804 cc01 	strb.w	ip, [r4, #-1]
 800f93e:	429c      	cmp	r4, r3
 800f940:	46a0      	mov	r8, r4
 800f942:	f000 83e6 	beq.w	8010112 <_dtoa_r+0xfb2>
 800f946:	4651      	mov	r1, sl
 800f948:	220a      	movs	r2, #10
 800f94a:	2300      	movs	r3, #0
 800f94c:	4648      	mov	r0, r9
 800f94e:	f000 ffc1 	bl	80108d4 <__multadd>
 800f952:	42b5      	cmp	r5, r6
 800f954:	4682      	mov	sl, r0
 800f956:	f000 828f 	beq.w	800fe78 <_dtoa_r+0xd18>
 800f95a:	4629      	mov	r1, r5
 800f95c:	220a      	movs	r2, #10
 800f95e:	2300      	movs	r3, #0
 800f960:	4648      	mov	r0, r9
 800f962:	f000 ffb7 	bl	80108d4 <__multadd>
 800f966:	4631      	mov	r1, r6
 800f968:	4605      	mov	r5, r0
 800f96a:	220a      	movs	r2, #10
 800f96c:	4648      	mov	r0, r9
 800f96e:	2300      	movs	r3, #0
 800f970:	f000 ffb0 	bl	80108d4 <__multadd>
 800f974:	3401      	adds	r4, #1
 800f976:	4606      	mov	r6, r0
 800f978:	e7af      	b.n	800f8da <_dtoa_r+0x77a>
 800f97a:	f1ba 0f00 	cmp.w	sl, #0
 800f97e:	f47f aeaa 	bne.w	800f6d6 <_dtoa_r+0x576>
 800f982:	f3cb 0213 	ubfx	r2, fp, #0, #20
 800f986:	4658      	mov	r0, fp
 800f988:	2a00      	cmp	r2, #0
 800f98a:	f040 8494 	bne.w	80102b6 <_dtoa_r+0x1156>
 800f98e:	2500      	movs	r5, #0
 800f990:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
 800f994:	4005      	ands	r5, r0
 800f996:	2d00      	cmp	r5, #0
 800f998:	f43f ae9e 	beq.w	800f6d8 <_dtoa_r+0x578>
 800f99c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800f99e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f9a0:	1c4b      	adds	r3, r1, #1
 800f9a2:	1c42      	adds	r2, r0, #1
 800f9a4:	930e      	str	r3, [sp, #56]	; 0x38
 800f9a6:	920a      	str	r2, [sp, #40]	; 0x28
 800f9a8:	2501      	movs	r5, #1
 800f9aa:	e695      	b.n	800f6d8 <_dtoa_r+0x578>
 800f9ac:	2101      	movs	r1, #1
 800f9ae:	910f      	str	r1, [sp, #60]	; 0x3c
 800f9b0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	f340 8329 	ble.w	801000a <_dtoa_r+0xeaa>
 800f9b8:	461c      	mov	r4, r3
 800f9ba:	9313      	str	r3, [sp, #76]	; 0x4c
 800f9bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800f9be:	2100      	movs	r1, #0
 800f9c0:	2c17      	cmp	r4, #23
 800f9c2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800f9c6:	d90a      	bls.n	800f9de <_dtoa_r+0x87e>
 800f9c8:	2201      	movs	r2, #1
 800f9ca:	2304      	movs	r3, #4
 800f9cc:	005b      	lsls	r3, r3, #1
 800f9ce:	f103 0014 	add.w	r0, r3, #20
 800f9d2:	4611      	mov	r1, r2
 800f9d4:	3201      	adds	r2, #1
 800f9d6:	42a0      	cmp	r0, r4
 800f9d8:	d9f8      	bls.n	800f9cc <_dtoa_r+0x86c>
 800f9da:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800f9de:	4648      	mov	r0, r9
 800f9e0:	f000 ff48 	bl	8010874 <_Balloc>
 800f9e4:	2c0e      	cmp	r4, #14
 800f9e6:	9005      	str	r0, [sp, #20]
 800f9e8:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
 800f9ec:	f63f accf 	bhi.w	800f38e <_dtoa_r+0x22e>
 800f9f0:	2d00      	cmp	r5, #0
 800f9f2:	f43f accc 	beq.w	800f38e <_dtoa_r+0x22e>
 800f9f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f9f8:	2f00      	cmp	r7, #0
 800f9fa:	e9cd ab14 	strd	sl, fp, [sp, #80]	; 0x50
 800f9fe:	f340 833d 	ble.w	801007c <_dtoa_r+0xf1c>
 800fa02:	489a      	ldr	r0, [pc, #616]	; (800fc6c <_dtoa_r+0xb0c>)
 800fa04:	f007 060f 	and.w	r6, r7, #15
 800fa08:	eb00 01c6 	add.w	r1, r0, r6, lsl #3
 800fa0c:	113e      	asrs	r6, r7, #4
 800fa0e:	e9d1 4500 	ldrd	r4, r5, [r1]
 800fa12:	06f1      	lsls	r1, r6, #27
 800fa14:	f140 82f5 	bpl.w	8010002 <_dtoa_r+0xea2>
 800fa18:	4f95      	ldr	r7, [pc, #596]	; (800fc70 <_dtoa_r+0xb10>)
 800fa1a:	4650      	mov	r0, sl
 800fa1c:	4659      	mov	r1, fp
 800fa1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800fa22:	f7fc f9c3 	bl	800bdac <__aeabi_ddiv>
 800fa26:	f006 060f 	and.w	r6, r6, #15
 800fa2a:	4682      	mov	sl, r0
 800fa2c:	468b      	mov	fp, r1
 800fa2e:	2703      	movs	r7, #3
 800fa30:	b186      	cbz	r6, 800fa54 <_dtoa_r+0x8f4>
 800fa32:	f8df 823c 	ldr.w	r8, [pc, #572]	; 800fc70 <_dtoa_r+0xb10>
 800fa36:	4620      	mov	r0, r4
 800fa38:	4629      	mov	r1, r5
 800fa3a:	07f2      	lsls	r2, r6, #31
 800fa3c:	d504      	bpl.n	800fa48 <_dtoa_r+0x8e8>
 800fa3e:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fa42:	f7fc f889 	bl	800bb58 <__aeabi_dmul>
 800fa46:	3701      	adds	r7, #1
 800fa48:	1076      	asrs	r6, r6, #1
 800fa4a:	f108 0808 	add.w	r8, r8, #8
 800fa4e:	d1f4      	bne.n	800fa3a <_dtoa_r+0x8da>
 800fa50:	4604      	mov	r4, r0
 800fa52:	460d      	mov	r5, r1
 800fa54:	4650      	mov	r0, sl
 800fa56:	4659      	mov	r1, fp
 800fa58:	4622      	mov	r2, r4
 800fa5a:	462b      	mov	r3, r5
 800fa5c:	f7fc f9a6 	bl	800bdac <__aeabi_ddiv>
 800fa60:	4682      	mov	sl, r0
 800fa62:	468b      	mov	fp, r1
 800fa64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fa66:	b153      	cbz	r3, 800fa7e <_dtoa_r+0x91e>
 800fa68:	2300      	movs	r3, #0
 800fa6a:	4650      	mov	r0, sl
 800fa6c:	4659      	mov	r1, fp
 800fa6e:	2200      	movs	r2, #0
 800fa70:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800fa74:	f7fc fae2 	bl	800c03c <__aeabi_dcmplt>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	f040 8424 	bne.w	80102c6 <_dtoa_r+0x1166>
 800fa7e:	4638      	mov	r0, r7
 800fa80:	f7fc f804 	bl	800ba8c <__aeabi_i2d>
 800fa84:	4652      	mov	r2, sl
 800fa86:	465b      	mov	r3, fp
 800fa88:	f7fc f866 	bl	800bb58 <__aeabi_dmul>
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	2200      	movs	r2, #0
 800fa90:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800fa94:	f7fb feae 	bl	800b7f4 <__adddf3>
 800fa98:	4604      	mov	r4, r0
 800fa9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800fa9c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800faa0:	2800      	cmp	r0, #0
 800faa2:	f000 8275 	beq.w	800ff90 <_dtoa_r+0xe30>
 800faa6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800faa8:	961b      	str	r6, [sp, #108]	; 0x6c
 800faaa:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800faac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800faae:	2900      	cmp	r1, #0
 800fab0:	f000 8338 	beq.w	8010124 <_dtoa_r+0xfc4>
 800fab4:	4a6d      	ldr	r2, [pc, #436]	; (800fc6c <_dtoa_r+0xb0c>)
 800fab6:	2100      	movs	r1, #0
 800fab8:	eb02 03c6 	add.w	r3, r2, r6, lsl #3
 800fabc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fac0:	2000      	movs	r0, #0
 800fac2:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800fac6:	f7fc f971 	bl	800bdac <__aeabi_ddiv>
 800faca:	462b      	mov	r3, r5
 800facc:	4622      	mov	r2, r4
 800face:	f7fb fe8f 	bl	800b7f0 <__aeabi_dsub>
 800fad2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800fad6:	4659      	mov	r1, fp
 800fad8:	4650      	mov	r0, sl
 800fada:	f7fc fad7 	bl	800c08c <__aeabi_d2iz>
 800fade:	4605      	mov	r5, r0
 800fae0:	f7fb ffd4 	bl	800ba8c <__aeabi_i2d>
 800fae4:	4602      	mov	r2, r0
 800fae6:	460b      	mov	r3, r1
 800fae8:	4650      	mov	r0, sl
 800faea:	4659      	mov	r1, fp
 800faec:	f7fb fe80 	bl	800b7f0 <__aeabi_dsub>
 800faf0:	3530      	adds	r5, #48	; 0x30
 800faf2:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800faf6:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 800fafa:	fa5f fb85 	uxtb.w	fp, r5
 800fafe:	f808 bb01 	strb.w	fp, [r8], #1
 800fb02:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800fb06:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800fb0a:	f7fc fab5 	bl	800c078 <__aeabi_dcmpgt>
 800fb0e:	2800      	cmp	r0, #0
 800fb10:	f040 841d 	bne.w	801034e <_dtoa_r+0x11ee>
 800fb14:	2100      	movs	r1, #0
 800fb16:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800fb1a:	2000      	movs	r0, #0
 800fb1c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800fb20:	f7fb fe66 	bl	800b7f0 <__aeabi_dsub>
 800fb24:	4602      	mov	r2, r0
 800fb26:	460b      	mov	r3, r1
 800fb28:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800fb2c:	f7fc faa4 	bl	800c078 <__aeabi_dcmpgt>
 800fb30:	2800      	cmp	r0, #0
 800fb32:	f040 8432 	bne.w	801039a <_dtoa_r+0x123a>
 800fb36:	2e01      	cmp	r6, #1
 800fb38:	f340 829c 	ble.w	8010074 <_dtoa_r+0xf14>
 800fb3c:	9905      	ldr	r1, [sp, #20]
 800fb3e:	ea6f 0708 	mvn.w	r7, r8
 800fb42:	198e      	adds	r6, r1, r6
 800fb44:	19bc      	adds	r4, r7, r6
 800fb46:	2300      	movs	r3, #0
 800fb48:	f004 0501 	and.w	r5, r4, #1
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fb52:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 800fb56:	961a      	str	r6, [sp, #104]	; 0x68
 800fb58:	9518      	str	r5, [sp, #96]	; 0x60
 800fb5a:	f7fb fffd 	bl	800bb58 <__aeabi_dmul>
 800fb5e:	2300      	movs	r3, #0
 800fb60:	2200      	movs	r2, #0
 800fb62:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fb66:	4604      	mov	r4, r0
 800fb68:	460d      	mov	r5, r1
 800fb6a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800fb6e:	f7fb fff3 	bl	800bb58 <__aeabi_dmul>
 800fb72:	460f      	mov	r7, r1
 800fb74:	4606      	mov	r6, r0
 800fb76:	f7fc fa89 	bl	800c08c <__aeabi_d2iz>
 800fb7a:	4683      	mov	fp, r0
 800fb7c:	f7fb ff86 	bl	800ba8c <__aeabi_i2d>
 800fb80:	4602      	mov	r2, r0
 800fb82:	460b      	mov	r3, r1
 800fb84:	4630      	mov	r0, r6
 800fb86:	4639      	mov	r1, r7
 800fb88:	f7fb fe32 	bl	800b7f0 <__aeabi_dsub>
 800fb8c:	46c2      	mov	sl, r8
 800fb8e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800fb92:	fa5f fb82 	uxtb.w	fp, r2
 800fb96:	f80a bb01 	strb.w	fp, [sl], #1
 800fb9a:	4622      	mov	r2, r4
 800fb9c:	462b      	mov	r3, r5
 800fb9e:	4606      	mov	r6, r0
 800fba0:	460f      	mov	r7, r1
 800fba2:	46d0      	mov	r8, sl
 800fba4:	f7fc fa4a 	bl	800c03c <__aeabi_dcmplt>
 800fba8:	2800      	cmp	r0, #0
 800fbaa:	f040 80e3 	bne.w	800fd74 <_dtoa_r+0xc14>
 800fbae:	2100      	movs	r1, #0
 800fbb0:	4632      	mov	r2, r6
 800fbb2:	463b      	mov	r3, r7
 800fbb4:	2000      	movs	r0, #0
 800fbb6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800fbba:	f7fb fe19 	bl	800b7f0 <__aeabi_dsub>
 800fbbe:	4622      	mov	r2, r4
 800fbc0:	462b      	mov	r3, r5
 800fbc2:	f7fc fa3b 	bl	800c03c <__aeabi_dcmplt>
 800fbc6:	2800      	cmp	r0, #0
 800fbc8:	f040 83c7 	bne.w	801035a <_dtoa_r+0x11fa>
 800fbcc:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 800fbd0:	45f2      	cmp	sl, lr
 800fbd2:	f000 824f 	beq.w	8010074 <_dtoa_r+0xf14>
 800fbd6:	9818      	ldr	r0, [sp, #96]	; 0x60
 800fbd8:	2800      	cmp	r0, #0
 800fbda:	d041      	beq.n	800fc60 <_dtoa_r+0xb00>
 800fbdc:	2300      	movs	r3, #0
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	4629      	mov	r1, r5
 800fbe8:	f7fb ffb6 	bl	800bb58 <__aeabi_dmul>
 800fbec:	2300      	movs	r3, #0
 800fbee:	2200      	movs	r2, #0
 800fbf0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fbf4:	4604      	mov	r4, r0
 800fbf6:	460d      	mov	r5, r1
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	4639      	mov	r1, r7
 800fbfc:	f7fb ffac 	bl	800bb58 <__aeabi_dmul>
 800fc00:	460f      	mov	r7, r1
 800fc02:	4606      	mov	r6, r0
 800fc04:	f7fc fa42 	bl	800c08c <__aeabi_d2iz>
 800fc08:	4680      	mov	r8, r0
 800fc0a:	f7fb ff3f 	bl	800ba8c <__aeabi_i2d>
 800fc0e:	4602      	mov	r2, r0
 800fc10:	460b      	mov	r3, r1
 800fc12:	4630      	mov	r0, r6
 800fc14:	4639      	mov	r1, r7
 800fc16:	f7fb fdeb 	bl	800b7f0 <__aeabi_dsub>
 800fc1a:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800fc1e:	fa5f fb83 	uxtb.w	fp, r3
 800fc22:	f80a bb01 	strb.w	fp, [sl], #1
 800fc26:	4622      	mov	r2, r4
 800fc28:	462b      	mov	r3, r5
 800fc2a:	4606      	mov	r6, r0
 800fc2c:	460f      	mov	r7, r1
 800fc2e:	46d0      	mov	r8, sl
 800fc30:	f7fc fa04 	bl	800c03c <__aeabi_dcmplt>
 800fc34:	2800      	cmp	r0, #0
 800fc36:	f040 809d 	bne.w	800fd74 <_dtoa_r+0xc14>
 800fc3a:	2100      	movs	r1, #0
 800fc3c:	4632      	mov	r2, r6
 800fc3e:	463b      	mov	r3, r7
 800fc40:	2000      	movs	r0, #0
 800fc42:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800fc46:	f7fb fdd3 	bl	800b7f0 <__aeabi_dsub>
 800fc4a:	4622      	mov	r2, r4
 800fc4c:	462b      	mov	r3, r5
 800fc4e:	f7fc f9f5 	bl	800c03c <__aeabi_dcmplt>
 800fc52:	2800      	cmp	r0, #0
 800fc54:	f040 8381 	bne.w	801035a <_dtoa_r+0x11fa>
 800fc58:	991a      	ldr	r1, [sp, #104]	; 0x68
 800fc5a:	458a      	cmp	sl, r1
 800fc5c:	f000 820a 	beq.w	8010074 <_dtoa_r+0xf14>
 800fc60:	f8cd 9058 	str.w	r9, [sp, #88]	; 0x58
 800fc64:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800fc68:	e051      	b.n	800fd0e <_dtoa_r+0xbae>
 800fc6a:	bf00      	nop
 800fc6c:	08013838 	.word	0x08013838
 800fc70:	08013900 	.word	0x08013900
 800fc74:	2100      	movs	r1, #0
 800fc76:	2000      	movs	r0, #0
 800fc78:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800fc7c:	f7fb fdb8 	bl	800b7f0 <__aeabi_dsub>
 800fc80:	4622      	mov	r2, r4
 800fc82:	462b      	mov	r3, r5
 800fc84:	f7fc f9da 	bl	800c03c <__aeabi_dcmplt>
 800fc88:	2300      	movs	r3, #0
 800fc8a:	2200      	movs	r2, #0
 800fc8c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fc90:	2800      	cmp	r0, #0
 800fc92:	f040 8360 	bne.w	8010356 <_dtoa_r+0x11f6>
 800fc96:	4620      	mov	r0, r4
 800fc98:	4629      	mov	r1, r5
 800fc9a:	f7fb ff5d 	bl	800bb58 <__aeabi_dmul>
 800fc9e:	2300      	movs	r3, #0
 800fca0:	2200      	movs	r2, #0
 800fca2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fca6:	4604      	mov	r4, r0
 800fca8:	460d      	mov	r5, r1
 800fcaa:	4630      	mov	r0, r6
 800fcac:	4639      	mov	r1, r7
 800fcae:	f7fb ff53 	bl	800bb58 <__aeabi_dmul>
 800fcb2:	460f      	mov	r7, r1
 800fcb4:	4606      	mov	r6, r0
 800fcb6:	f7fc f9e9 	bl	800c08c <__aeabi_d2iz>
 800fcba:	4680      	mov	r8, r0
 800fcbc:	f7fb fee6 	bl	800ba8c <__aeabi_i2d>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	460b      	mov	r3, r1
 800fcc4:	4630      	mov	r0, r6
 800fcc6:	4639      	mov	r1, r7
 800fcc8:	f7fb fd92 	bl	800b7f0 <__aeabi_dsub>
 800fccc:	f108 0330 	add.w	r3, r8, #48	; 0x30
 800fcd0:	fa5f fb83 	uxtb.w	fp, r3
 800fcd4:	f80a bb01 	strb.w	fp, [sl], #1
 800fcd8:	4622      	mov	r2, r4
 800fcda:	462b      	mov	r3, r5
 800fcdc:	4606      	mov	r6, r0
 800fcde:	460f      	mov	r7, r1
 800fce0:	f7fc f9ac 	bl	800c03c <__aeabi_dcmplt>
 800fce4:	46d0      	mov	r8, sl
 800fce6:	4632      	mov	r2, r6
 800fce8:	463b      	mov	r3, r7
 800fcea:	2800      	cmp	r0, #0
 800fcec:	d140      	bne.n	800fd70 <_dtoa_r+0xc10>
 800fcee:	2100      	movs	r1, #0
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800fcf6:	f7fb fd7b 	bl	800b7f0 <__aeabi_dsub>
 800fcfa:	4622      	mov	r2, r4
 800fcfc:	462b      	mov	r3, r5
 800fcfe:	f7fc f99d 	bl	800c03c <__aeabi_dcmplt>
 800fd02:	2800      	cmp	r0, #0
 800fd04:	f040 8327 	bne.w	8010356 <_dtoa_r+0x11f6>
 800fd08:	45ca      	cmp	sl, r9
 800fd0a:	f000 81b1 	beq.w	8010070 <_dtoa_r+0xf10>
 800fd0e:	2300      	movs	r3, #0
 800fd10:	4620      	mov	r0, r4
 800fd12:	4629      	mov	r1, r5
 800fd14:	2200      	movs	r2, #0
 800fd16:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fd1a:	f7fb ff1d 	bl	800bb58 <__aeabi_dmul>
 800fd1e:	2300      	movs	r3, #0
 800fd20:	2200      	movs	r2, #0
 800fd22:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800fd26:	4604      	mov	r4, r0
 800fd28:	460d      	mov	r5, r1
 800fd2a:	4630      	mov	r0, r6
 800fd2c:	4639      	mov	r1, r7
 800fd2e:	f7fb ff13 	bl	800bb58 <__aeabi_dmul>
 800fd32:	460f      	mov	r7, r1
 800fd34:	4606      	mov	r6, r0
 800fd36:	f7fc f9a9 	bl	800c08c <__aeabi_d2iz>
 800fd3a:	4683      	mov	fp, r0
 800fd3c:	f7fb fea6 	bl	800ba8c <__aeabi_i2d>
 800fd40:	4602      	mov	r2, r0
 800fd42:	460b      	mov	r3, r1
 800fd44:	4630      	mov	r0, r6
 800fd46:	4639      	mov	r1, r7
 800fd48:	f7fb fd52 	bl	800b7f0 <__aeabi_dsub>
 800fd4c:	46d0      	mov	r8, sl
 800fd4e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 800fd52:	fa5f fb82 	uxtb.w	fp, r2
 800fd56:	f808 bb01 	strb.w	fp, [r8], #1
 800fd5a:	4622      	mov	r2, r4
 800fd5c:	462b      	mov	r3, r5
 800fd5e:	4606      	mov	r6, r0
 800fd60:	460f      	mov	r7, r1
 800fd62:	f7fc f96b 	bl	800c03c <__aeabi_dcmplt>
 800fd66:	46c2      	mov	sl, r8
 800fd68:	4632      	mov	r2, r6
 800fd6a:	463b      	mov	r3, r7
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	d081      	beq.n	800fc74 <_dtoa_r+0xb14>
 800fd70:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800fd74:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800fd76:	9109      	str	r1, [sp, #36]	; 0x24
 800fd78:	e40c      	b.n	800f594 <_dtoa_r+0x434>
 800fd7a:	2000      	movs	r0, #0
 800fd7c:	900f      	str	r0, [sp, #60]	; 0x3c
 800fd7e:	f8dd e0a4 	ldr.w	lr, [sp, #164]	; 0xa4
 800fd82:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd84:	eb0e 0200 	add.w	r2, lr, r0
 800fd88:	1c54      	adds	r4, r2, #1
 800fd8a:	2c00      	cmp	r4, #0
 800fd8c:	9213      	str	r2, [sp, #76]	; 0x4c
 800fd8e:	940b      	str	r4, [sp, #44]	; 0x2c
 800fd90:	f73f ae15 	bgt.w	800f9be <_dtoa_r+0x85e>
 800fd94:	2100      	movs	r1, #0
 800fd96:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800fd9a:	e620      	b.n	800f9de <_dtoa_r+0x87e>
 800fd9c:	2101      	movs	r1, #1
 800fd9e:	910f      	str	r1, [sp, #60]	; 0x3c
 800fda0:	e7ed      	b.n	800fd7e <_dtoa_r+0xc1e>
 800fda2:	2200      	movs	r2, #0
 800fda4:	920f      	str	r2, [sp, #60]	; 0x3c
 800fda6:	e603      	b.n	800f9b0 <_dtoa_r+0x850>
 800fda8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800fdaa:	2c00      	cmp	r4, #0
 800fdac:	f73f ab02 	bgt.w	800f3b4 <_dtoa_r+0x254>
 800fdb0:	f040 82ee 	bne.w	8010390 <_dtoa_r+0x1230>
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	2200      	movs	r2, #0
 800fdb8:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800fdbc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fdc0:	f7fb feca 	bl	800bb58 <__aeabi_dmul>
 800fdc4:	4652      	mov	r2, sl
 800fdc6:	465b      	mov	r3, fp
 800fdc8:	f7fc f94c 	bl	800c064 <__aeabi_dcmpge>
 800fdcc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800fdce:	970d      	str	r7, [sp, #52]	; 0x34
 800fdd0:	2800      	cmp	r0, #0
 800fdd2:	f000 80b6 	beq.w	800ff42 <_dtoa_r+0xde2>
 800fdd6:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800fdd8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800fddc:	43c1      	mvns	r1, r0
 800fdde:	9109      	str	r1, [sp, #36]	; 0x24
 800fde0:	4648      	mov	r0, r9
 800fde2:	4639      	mov	r1, r7
 800fde4:	f000 fd6c 	bl	80108c0 <_Bfree>
 800fde8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800fdea:	2c00      	cmp	r4, #0
 800fdec:	f43f abd2 	beq.w	800f594 <_dtoa_r+0x434>
 800fdf0:	4648      	mov	r0, r9
 800fdf2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800fdf4:	f000 fd64 	bl	80108c0 <_Bfree>
 800fdf8:	f7ff bbcc 	b.w	800f594 <_dtoa_r+0x434>
 800fdfc:	4648      	mov	r0, r9
 800fdfe:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fe00:	f001 f842 	bl	8010e88 <__pow5mult>
 800fe04:	900c      	str	r0, [sp, #48]	; 0x30
 800fe06:	e454      	b.n	800f6b2 <_dtoa_r+0x552>
 800fe08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe0a:	2a00      	cmp	r2, #0
 800fe0c:	f000 824c 	beq.w	80102a8 <_dtoa_r+0x1148>
 800fe10:	f201 4733 	addw	r7, r1, #1075	; 0x433
 800fe14:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800fe16:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800fe18:	e411      	b.n	800f63e <_dtoa_r+0x4de>
 800fe1a:	4611      	mov	r1, r2
 800fe1c:	4650      	mov	r0, sl
 800fe1e:	f8cd c00c 	str.w	ip, [sp, #12]
 800fe22:	9204      	str	r2, [sp, #16]
 800fe24:	f001 f93e 	bl	80110a4 <__mcmp>
 800fe28:	9a04      	ldr	r2, [sp, #16]
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	4611      	mov	r1, r2
 800fe2e:	4648      	mov	r0, r9
 800fe30:	9304      	str	r3, [sp, #16]
 800fe32:	f000 fd45 	bl	80108c0 <_Bfree>
 800fe36:	9b04      	ldr	r3, [sp, #16]
 800fe38:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	f47f ad6d 	bne.w	800f91c <_dtoa_r+0x7bc>
 800fe42:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800fe44:	2800      	cmp	r0, #0
 800fe46:	f47f ad69 	bne.w	800f91c <_dtoa_r+0x7bc>
 800fe4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fe4c:	2900      	cmp	r1, #0
 800fe4e:	f47f ad65 	bne.w	800f91c <_dtoa_r+0x7bc>
 800fe52:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800fe56:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800fe5a:	46da      	mov	sl, fp
 800fe5c:	46e3      	mov	fp, ip
 800fe5e:	f000 80f1 	beq.w	8010044 <_dtoa_r+0xee4>
 800fe62:	f1ba 0f00 	cmp.w	sl, #0
 800fe66:	dd01      	ble.n	800fe6c <_dtoa_r+0xd0c>
 800fe68:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 800fe6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fe70:	960d      	str	r6, [sp, #52]	; 0x34
 800fe72:	f808 bb01 	strb.w	fp, [r8], #1
 800fe76:	e4cb      	b.n	800f810 <_dtoa_r+0x6b0>
 800fe78:	4629      	mov	r1, r5
 800fe7a:	4648      	mov	r0, r9
 800fe7c:	220a      	movs	r2, #10
 800fe7e:	2300      	movs	r3, #0
 800fe80:	f000 fd28 	bl	80108d4 <__multadd>
 800fe84:	3401      	adds	r4, #1
 800fe86:	4605      	mov	r5, r0
 800fe88:	4606      	mov	r6, r0
 800fe8a:	e526      	b.n	800f8da <_dtoa_r+0x77a>
 800fe8c:	4639      	mov	r1, r7
 800fe8e:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fe90:	f7fe fff0 	bl	800ee74 <quorem>
 800fe94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe96:	9905      	ldr	r1, [sp, #20]
 800fe98:	2501      	movs	r5, #1
 800fe9a:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800fe9e:	42ab      	cmp	r3, r5
 800fea0:	f881 b000 	strb.w	fp, [r1]
 800fea4:	f77f ac78 	ble.w	800f798 <_dtoa_r+0x638>
 800fea8:	4648      	mov	r0, r9
 800feaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800feac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800feae:	220a      	movs	r2, #10
 800feb0:	f000 fd10 	bl	80108d4 <__multadd>
 800feb4:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 800feb8:	900c      	str	r0, [sp, #48]	; 0x30
 800feba:	4606      	mov	r6, r0
 800febc:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800fec0:	e45a      	b.n	800f778 <_dtoa_r+0x618>
 800fec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fec4:	9c05      	ldr	r4, [sp, #20]
 800fec6:	1c59      	adds	r1, r3, #1
 800fec8:	2031      	movs	r0, #49	; 0x31
 800feca:	9109      	str	r1, [sp, #36]	; 0x24
 800fecc:	7020      	strb	r0, [r4, #0]
 800fece:	e49f      	b.n	800f810 <_dtoa_r+0x6b0>
 800fed0:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fed2:	4639      	mov	r1, r7
 800fed4:	f001 f8e6 	bl	80110a4 <__mcmp>
 800fed8:	2800      	cmp	r0, #0
 800feda:	f6bf ac2a 	bge.w	800f732 <_dtoa_r+0x5d2>
 800fede:	4648      	mov	r0, r9
 800fee0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fee2:	220a      	movs	r2, #10
 800fee4:	2300      	movs	r3, #0
 800fee6:	f000 fcf5 	bl	80108d4 <__multadd>
 800feea:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800feee:	900c      	str	r0, [sp, #48]	; 0x30
 800fef0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800fef2:	f108 3cff 	add.w	ip, r8, #4294967295
 800fef6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800fefa:	2800      	cmp	r0, #0
 800fefc:	f040 823d 	bne.w	801037a <_dtoa_r+0x121a>
 800ff00:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ff02:	910b      	str	r1, [sp, #44]	; 0x2c
 800ff04:	e415      	b.n	800f732 <_dtoa_r+0x5d2>
 800ff06:	6938      	ldr	r0, [r7, #16]
 800ff08:	eb07 0280 	add.w	r2, r7, r0, lsl #2
 800ff0c:	6910      	ldr	r0, [r2, #16]
 800ff0e:	f000 fdfd 	bl	8010b0c <__hi0bits>
 800ff12:	f1c0 0320 	rsb	r3, r0, #32
 800ff16:	f7ff bbe4 	b.w	800f6e2 <_dtoa_r+0x582>
 800ff1a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800ff1c:	2a02      	cmp	r2, #2
 800ff1e:	f77f ac0c 	ble.w	800f73a <_dtoa_r+0x5da>
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	f47f af57 	bne.w	800fdd6 <_dtoa_r+0xc76>
 800ff28:	4639      	mov	r1, r7
 800ff2a:	2205      	movs	r2, #5
 800ff2c:	4648      	mov	r0, r9
 800ff2e:	f000 fcd1 	bl	80108d4 <__multadd>
 800ff32:	4607      	mov	r7, r0
 800ff34:	4639      	mov	r1, r7
 800ff36:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ff38:	f001 f8b4 	bl	80110a4 <__mcmp>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	f77f af4a 	ble.w	800fdd6 <_dtoa_r+0xc76>
 800ff42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ff44:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ff48:	2531      	movs	r5, #49	; 0x31
 800ff4a:	1c53      	adds	r3, r2, #1
 800ff4c:	f808 5b01 	strb.w	r5, [r8], #1
 800ff50:	9309      	str	r3, [sp, #36]	; 0x24
 800ff52:	e745      	b.n	800fde0 <_dtoa_r+0xc80>
 800ff54:	f1bb 0f39 	cmp.w	fp, #57	; 0x39
 800ff58:	f108 31ff 	add.w	r1, r8, #4294967295
 800ff5c:	f47f ab16 	bne.w	800f58c <_dtoa_r+0x42c>
 800ff60:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 800ff64:	9c05      	ldr	r4, [sp, #20]
 800ff66:	4688      	mov	r8, r1
 800ff68:	f7ff baf8 	b.w	800f55c <_dtoa_r+0x3fc>
 800ff6c:	4638      	mov	r0, r7
 800ff6e:	f7fb fd8d 	bl	800ba8c <__aeabi_i2d>
 800ff72:	4602      	mov	r2, r0
 800ff74:	460b      	mov	r3, r1
 800ff76:	4650      	mov	r0, sl
 800ff78:	4659      	mov	r1, fp
 800ff7a:	f7fb fded 	bl	800bb58 <__aeabi_dmul>
 800ff7e:	2300      	movs	r3, #0
 800ff80:	2200      	movs	r2, #0
 800ff82:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800ff86:	f7fb fc35 	bl	800b7f4 <__adddf3>
 800ff8a:	4604      	mov	r4, r0
 800ff8c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800ff90:	2300      	movs	r3, #0
 800ff92:	2200      	movs	r2, #0
 800ff94:	f2c4 0314 	movt	r3, #16404	; 0x4014
 800ff98:	4650      	mov	r0, sl
 800ff9a:	4659      	mov	r1, fp
 800ff9c:	f7fb fc28 	bl	800b7f0 <__aeabi_dsub>
 800ffa0:	4622      	mov	r2, r4
 800ffa2:	462b      	mov	r3, r5
 800ffa4:	4682      	mov	sl, r0
 800ffa6:	468b      	mov	fp, r1
 800ffa8:	f7fc f866 	bl	800c078 <__aeabi_dcmpgt>
 800ffac:	4607      	mov	r7, r0
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	f040 80b5 	bne.w	801011e <_dtoa_r+0xfbe>
 800ffb4:	4622      	mov	r2, r4
 800ffb6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ffba:	4650      	mov	r0, sl
 800ffbc:	4659      	mov	r1, fp
 800ffbe:	f7fc f83d 	bl	800c03c <__aeabi_dcmplt>
 800ffc2:	2800      	cmp	r0, #0
 800ffc4:	d056      	beq.n	8010074 <_dtoa_r+0xf14>
 800ffc6:	970d      	str	r7, [sp, #52]	; 0x34
 800ffc8:	e705      	b.n	800fdd6 <_dtoa_r+0xc76>
 800ffca:	4648      	mov	r0, r9
 800ffcc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ffce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ffd0:	f000 ff5a 	bl	8010e88 <__pow5mult>
 800ffd4:	900c      	str	r0, [sp, #48]	; 0x30
 800ffd6:	f7ff bb6c 	b.w	800f6b2 <_dtoa_r+0x552>
 800ffda:	9c05      	ldr	r4, [sp, #20]
 800ffdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffde:	2130      	movs	r1, #48	; 0x30
 800ffe0:	7021      	strb	r1, [r4, #0]
 800ffe2:	4621      	mov	r1, r4
 800ffe4:	1c58      	adds	r0, r3, #1
 800ffe6:	2231      	movs	r2, #49	; 0x31
 800ffe8:	9009      	str	r0, [sp, #36]	; 0x24
 800ffea:	700a      	strb	r2, [r1, #0]
 800ffec:	f7ff bad2 	b.w	800f594 <_dtoa_r+0x434>
 800fff0:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800fff2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fff4:	9110      	str	r1, [sp, #64]	; 0x40
 800fff6:	1bcd      	subs	r5, r1, r7
 800fff8:	195c      	adds	r4, r3, r5
 800fffa:	9411      	str	r4, [sp, #68]	; 0x44
 800fffc:	2500      	movs	r5, #0
 800fffe:	f7ff bb18 	b.w	800f632 <_dtoa_r+0x4d2>
 8010002:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8010006:	2702      	movs	r7, #2
 8010008:	e512      	b.n	800fa30 <_dtoa_r+0x8d0>
 801000a:	2401      	movs	r4, #1
 801000c:	9413      	str	r4, [sp, #76]	; 0x4c
 801000e:	940b      	str	r4, [sp, #44]	; 0x2c
 8010010:	9429      	str	r4, [sp, #164]	; 0xa4
 8010012:	e6bf      	b.n	800fd94 <_dtoa_r+0xc34>
 8010014:	2b00      	cmp	r3, #0
 8010016:	46e3      	mov	fp, ip
 8010018:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801001c:	4664      	mov	r4, ip
 801001e:	f77f af25 	ble.w	800fe6c <_dtoa_r+0xd0c>
 8010022:	2201      	movs	r2, #1
 8010024:	990c      	ldr	r1, [sp, #48]	; 0x30
 8010026:	4648      	mov	r0, r9
 8010028:	f000 ff78 	bl	8010f1c <__lshift>
 801002c:	4639      	mov	r1, r7
 801002e:	900c      	str	r0, [sp, #48]	; 0x30
 8010030:	f001 f838 	bl	80110a4 <__mcmp>
 8010034:	2800      	cmp	r0, #0
 8010036:	f340 8199 	ble.w	801036c <_dtoa_r+0x120c>
 801003a:	2c39      	cmp	r4, #57	; 0x39
 801003c:	f108 0b31 	add.w	fp, r8, #49	; 0x31
 8010040:	f47f af14 	bne.w	800fe6c <_dtoa_r+0xd0c>
 8010044:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010048:	960d      	str	r6, [sp, #52]	; 0x34
 801004a:	2239      	movs	r2, #57	; 0x39
 801004c:	f808 2b01 	strb.w	r2, [r8], #1
 8010050:	f7ff bbb9 	b.w	800f7c6 <_dtoa_r+0x666>
 8010054:	d103      	bne.n	801005e <_dtoa_r+0xefe>
 8010056:	f01b 0f01 	tst.w	fp, #1
 801005a:	f47f abb2 	bne.w	800f7c2 <_dtoa_r+0x662>
 801005e:	4641      	mov	r1, r8
 8010060:	4688      	mov	r8, r1
 8010062:	3901      	subs	r1, #1
 8010064:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8010068:	2a30      	cmp	r2, #48	; 0x30
 801006a:	d0f9      	beq.n	8010060 <_dtoa_r+0xf00>
 801006c:	f7ff bbd0 	b.w	800f810 <_dtoa_r+0x6b0>
 8010070:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 8010074:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 8010078:	f7ff b989 	b.w	800f38e <_dtoa_r+0x22e>
 801007c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801007e:	426c      	negs	r4, r5
 8010080:	2c00      	cmp	r4, #0
 8010082:	f000 811b 	beq.w	80102bc <_dtoa_r+0x115c>
 8010086:	4bb7      	ldr	r3, [pc, #732]	; (8010364 <_dtoa_r+0x1204>)
 8010088:	f004 010f 	and.w	r1, r4, #15
 801008c:	eb03 02c1 	add.w	r2, r3, r1, lsl #3
 8010090:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010094:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8010098:	f7fb fd5e 	bl	800bb58 <__aeabi_dmul>
 801009c:	1124      	asrs	r4, r4, #4
 801009e:	4682      	mov	sl, r0
 80100a0:	468b      	mov	fp, r1
 80100a2:	f000 8177 	beq.w	8010394 <_dtoa_r+0x1234>
 80100a6:	4db0      	ldr	r5, [pc, #704]	; (8010368 <_dtoa_r+0x1208>)
 80100a8:	2702      	movs	r7, #2
 80100aa:	07e3      	lsls	r3, r4, #31
 80100ac:	d504      	bpl.n	80100b8 <_dtoa_r+0xf58>
 80100ae:	e9d5 2300 	ldrd	r2, r3, [r5]
 80100b2:	f7fb fd51 	bl	800bb58 <__aeabi_dmul>
 80100b6:	3701      	adds	r7, #1
 80100b8:	3508      	adds	r5, #8
 80100ba:	1064      	asrs	r4, r4, #1
 80100bc:	d1f5      	bne.n	80100aa <_dtoa_r+0xf4a>
 80100be:	4682      	mov	sl, r0
 80100c0:	468b      	mov	fp, r1
 80100c2:	e4cf      	b.n	800fa64 <_dtoa_r+0x904>
 80100c4:	980d      	ldr	r0, [sp, #52]	; 0x34
 80100c6:	6841      	ldr	r1, [r0, #4]
 80100c8:	4648      	mov	r0, r9
 80100ca:	f000 fbd3 	bl	8010874 <_Balloc>
 80100ce:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80100d0:	6929      	ldr	r1, [r5, #16]
 80100d2:	1c8b      	adds	r3, r1, #2
 80100d4:	4629      	mov	r1, r5
 80100d6:	009a      	lsls	r2, r3, #2
 80100d8:	4604      	mov	r4, r0
 80100da:	310c      	adds	r1, #12
 80100dc:	f100 000c 	add.w	r0, r0, #12
 80100e0:	f7fc fb5a 	bl	800c798 <memcpy>
 80100e4:	4648      	mov	r0, r9
 80100e6:	4621      	mov	r1, r4
 80100e8:	2201      	movs	r2, #1
 80100ea:	f000 ff17 	bl	8010f1c <__lshift>
 80100ee:	4606      	mov	r6, r0
 80100f0:	f7ff bbe7 	b.w	800f8c2 <_dtoa_r+0x762>
 80100f4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80100f8:	46e3      	mov	fp, ip
 80100fa:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80100fe:	d0a1      	beq.n	8010044 <_dtoa_r+0xee4>
 8010100:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010104:	960d      	str	r6, [sp, #52]	; 0x34
 8010106:	f10c 0e01 	add.w	lr, ip, #1
 801010a:	f808 eb01 	strb.w	lr, [r8], #1
 801010e:	f7ff bb7f 	b.w	800f810 <_dtoa_r+0x6b0>
 8010112:	46e3      	mov	fp, ip
 8010114:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8010118:	960d      	str	r6, [sp, #52]	; 0x34
 801011a:	f7ff bb46 	b.w	800f7aa <_dtoa_r+0x64a>
 801011e:	2700      	movs	r7, #0
 8010120:	970d      	str	r7, [sp, #52]	; 0x34
 8010122:	e70e      	b.n	800ff42 <_dtoa_r+0xde2>
 8010124:	4b8f      	ldr	r3, [pc, #572]	; (8010364 <_dtoa_r+0x1204>)
 8010126:	f106 38ff 	add.w	r8, r6, #4294967295
 801012a:	eb03 00c8 	add.w	r0, r3, r8, lsl #3
 801012e:	4622      	mov	r2, r4
 8010130:	462b      	mov	r3, r5
 8010132:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010136:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801013a:	f7fb fd0d 	bl	800bb58 <__aeabi_dmul>
 801013e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8010142:	4659      	mov	r1, fp
 8010144:	4650      	mov	r0, sl
 8010146:	f7fb ffa1 	bl	800c08c <__aeabi_d2iz>
 801014a:	4604      	mov	r4, r0
 801014c:	f7fb fc9e 	bl	800ba8c <__aeabi_i2d>
 8010150:	4602      	mov	r2, r0
 8010152:	460b      	mov	r3, r1
 8010154:	4650      	mov	r0, sl
 8010156:	4659      	mov	r1, fp
 8010158:	f7fb fb4a 	bl	800b7f0 <__aeabi_dsub>
 801015c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8010160:	3430      	adds	r4, #48	; 0x30
 8010162:	2e01      	cmp	r6, #1
 8010164:	4682      	mov	sl, r0
 8010166:	468b      	mov	fp, r1
 8010168:	f808 4b01 	strb.w	r4, [r8], #1
 801016c:	f000 8081 	beq.w	8010272 <_dtoa_r+0x1112>
 8010170:	9f05      	ldr	r7, [sp, #20]
 8010172:	2300      	movs	r3, #0
 8010174:	1e7d      	subs	r5, r7, #1
 8010176:	eb05 0a06 	add.w	sl, r5, r6
 801017a:	2200      	movs	r2, #0
 801017c:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010180:	f8cd a00c 	str.w	sl, [sp, #12]
 8010184:	f7fb fce8 	bl	800bb58 <__aeabi_dmul>
 8010188:	43fe      	mvns	r6, r7
 801018a:	eb06 040a 	add.w	r4, r6, sl
 801018e:	460f      	mov	r7, r1
 8010190:	4606      	mov	r6, r0
 8010192:	f7fb ff7b 	bl	800c08c <__aeabi_d2iz>
 8010196:	f004 0501 	and.w	r5, r4, #1
 801019a:	4604      	mov	r4, r0
 801019c:	f7fb fc76 	bl	800ba8c <__aeabi_i2d>
 80101a0:	4602      	mov	r2, r0
 80101a2:	460b      	mov	r3, r1
 80101a4:	4630      	mov	r0, r6
 80101a6:	4639      	mov	r1, r7
 80101a8:	f7fb fb22 	bl	800b7f0 <__aeabi_dsub>
 80101ac:	f8dd c014 	ldr.w	ip, [sp, #20]
 80101b0:	3430      	adds	r4, #48	; 0x30
 80101b2:	f88c 4001 	strb.w	r4, [ip, #1]
 80101b6:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80101ba:	45e0      	cmp	r8, ip
 80101bc:	4682      	mov	sl, r0
 80101be:	468b      	mov	fp, r1
 80101c0:	4647      	mov	r7, r8
 80101c2:	d054      	beq.n	801026e <_dtoa_r+0x110e>
 80101c4:	b1f5      	cbz	r5, 8010204 <_dtoa_r+0x10a4>
 80101c6:	2300      	movs	r3, #0
 80101c8:	2200      	movs	r2, #0
 80101ca:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80101ce:	f8cd c00c 	str.w	ip, [sp, #12]
 80101d2:	f7fb fcc1 	bl	800bb58 <__aeabi_dmul>
 80101d6:	468b      	mov	fp, r1
 80101d8:	4682      	mov	sl, r0
 80101da:	f7fb ff57 	bl	800c08c <__aeabi_d2iz>
 80101de:	4605      	mov	r5, r0
 80101e0:	f7fb fc54 	bl	800ba8c <__aeabi_i2d>
 80101e4:	4647      	mov	r7, r8
 80101e6:	4602      	mov	r2, r0
 80101e8:	460b      	mov	r3, r1
 80101ea:	4650      	mov	r0, sl
 80101ec:	4659      	mov	r1, fp
 80101ee:	3530      	adds	r5, #48	; 0x30
 80101f0:	f7fb fafe 	bl	800b7f0 <__aeabi_dsub>
 80101f4:	f807 5f01 	strb.w	r5, [r7, #1]!
 80101f8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80101fc:	4567      	cmp	r7, ip
 80101fe:	4682      	mov	sl, r0
 8010200:	468b      	mov	fp, r1
 8010202:	d034      	beq.n	801026e <_dtoa_r+0x110e>
 8010204:	4650      	mov	r0, sl
 8010206:	4659      	mov	r1, fp
 8010208:	4666      	mov	r6, ip
 801020a:	2300      	movs	r3, #0
 801020c:	2200      	movs	r2, #0
 801020e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010212:	f7fb fca1 	bl	800bb58 <__aeabi_dmul>
 8010216:	460d      	mov	r5, r1
 8010218:	4604      	mov	r4, r0
 801021a:	f7fb ff37 	bl	800c08c <__aeabi_d2iz>
 801021e:	4682      	mov	sl, r0
 8010220:	f7fb fc34 	bl	800ba8c <__aeabi_i2d>
 8010224:	4602      	mov	r2, r0
 8010226:	460b      	mov	r3, r1
 8010228:	4620      	mov	r0, r4
 801022a:	4629      	mov	r1, r5
 801022c:	f7fb fae0 	bl	800b7f0 <__aeabi_dsub>
 8010230:	f10a 0430 	add.w	r4, sl, #48	; 0x30
 8010234:	2300      	movs	r3, #0
 8010236:	2200      	movs	r2, #0
 8010238:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801023c:	f807 4f01 	strb.w	r4, [r7, #1]!
 8010240:	f7fb fc8a 	bl	800bb58 <__aeabi_dmul>
 8010244:	460d      	mov	r5, r1
 8010246:	4604      	mov	r4, r0
 8010248:	f7fb ff20 	bl	800c08c <__aeabi_d2iz>
 801024c:	4683      	mov	fp, r0
 801024e:	f7fb fc1d 	bl	800ba8c <__aeabi_i2d>
 8010252:	4602      	mov	r2, r0
 8010254:	460b      	mov	r3, r1
 8010256:	4620      	mov	r0, r4
 8010258:	4629      	mov	r1, r5
 801025a:	f7fb fac9 	bl	800b7f0 <__aeabi_dsub>
 801025e:	f10b 0230 	add.w	r2, fp, #48	; 0x30
 8010262:	f807 2f01 	strb.w	r2, [r7, #1]!
 8010266:	42b7      	cmp	r7, r6
 8010268:	d1cf      	bne.n	801020a <_dtoa_r+0x10aa>
 801026a:	4682      	mov	sl, r0
 801026c:	468b      	mov	fp, r1
 801026e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010270:	4488      	add	r8, r1
 8010272:	2300      	movs	r3, #0
 8010274:	2200      	movs	r2, #0
 8010276:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 801027a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 801027e:	f7fb fab9 	bl	800b7f4 <__adddf3>
 8010282:	4652      	mov	r2, sl
 8010284:	465b      	mov	r3, fp
 8010286:	f7fb fed9 	bl	800c03c <__aeabi_dcmplt>
 801028a:	2800      	cmp	r0, #0
 801028c:	d048      	beq.n	8010320 <_dtoa_r+0x11c0>
 801028e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8010290:	f818 bc01 	ldrb.w	fp, [r8, #-1]
 8010294:	9409      	str	r4, [sp, #36]	; 0x24
 8010296:	f7ff b959 	b.w	800f54c <_dtoa_r+0x3ec>
 801029a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 801029e:	2700      	movs	r7, #0
 80102a0:	ebc0 040c 	rsb	r4, r0, ip
 80102a4:	f7ff b9cb 	b.w	800f63e <_dtoa_r+0x4de>
 80102a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80102aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80102ac:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80102ae:	f1c1 0736 	rsb	r7, r1, #54	; 0x36
 80102b2:	f7ff b9c4 	b.w	800f63e <_dtoa_r+0x4de>
 80102b6:	4655      	mov	r5, sl
 80102b8:	f7ff ba0e 	b.w	800f6d8 <_dtoa_r+0x578>
 80102bc:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	; 0x50
 80102c0:	2702      	movs	r7, #2
 80102c2:	f7ff bbcf 	b.w	800fa64 <_dtoa_r+0x904>
 80102c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80102c8:	2d00      	cmp	r5, #0
 80102ca:	f43f ae4f 	beq.w	800ff6c <_dtoa_r+0xe0c>
 80102ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80102d0:	2a00      	cmp	r2, #0
 80102d2:	f77f aecf 	ble.w	8010074 <_dtoa_r+0xf14>
 80102d6:	2300      	movs	r3, #0
 80102d8:	2200      	movs	r2, #0
 80102da:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80102de:	4650      	mov	r0, sl
 80102e0:	4659      	mov	r1, fp
 80102e2:	f7fb fc39 	bl	800bb58 <__aeabi_dmul>
 80102e6:	4682      	mov	sl, r0
 80102e8:	1c78      	adds	r0, r7, #1
 80102ea:	468b      	mov	fp, r1
 80102ec:	f7fb fbce 	bl	800ba8c <__aeabi_i2d>
 80102f0:	4602      	mov	r2, r0
 80102f2:	460b      	mov	r3, r1
 80102f4:	4650      	mov	r0, sl
 80102f6:	4659      	mov	r1, fp
 80102f8:	f7fb fc2e 	bl	800bb58 <__aeabi_dmul>
 80102fc:	2300      	movs	r3, #0
 80102fe:	2200      	movs	r2, #0
 8010300:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8010304:	f7fb fa76 	bl	800b7f4 <__adddf3>
 8010308:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 801030c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 801030e:	f10c 3eff 	add.w	lr, ip, #4294967295
 8010312:	4604      	mov	r4, r0
 8010314:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
 8010318:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 801031c:	f7ff bbc6 	b.w	800faac <_dtoa_r+0x94c>
 8010320:	2100      	movs	r1, #0
 8010322:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8010326:	2000      	movs	r0, #0
 8010328:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 801032c:	f7fb fa60 	bl	800b7f0 <__aeabi_dsub>
 8010330:	4652      	mov	r2, sl
 8010332:	465b      	mov	r3, fp
 8010334:	f7fb fea0 	bl	800c078 <__aeabi_dcmpgt>
 8010338:	2800      	cmp	r0, #0
 801033a:	f43f ae9b 	beq.w	8010074 <_dtoa_r+0xf14>
 801033e:	4643      	mov	r3, r8
 8010340:	4698      	mov	r8, r3
 8010342:	f103 33ff 	add.w	r3, r3, #4294967295
 8010346:	f818 0c01 	ldrb.w	r0, [r8, #-1]
 801034a:	2830      	cmp	r0, #48	; 0x30
 801034c:	d0f8      	beq.n	8010340 <_dtoa_r+0x11e0>
 801034e:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8010350:	9409      	str	r4, [sp, #36]	; 0x24
 8010352:	f7ff b91f 	b.w	800f594 <_dtoa_r+0x434>
 8010356:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 801035a:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801035c:	9009      	str	r0, [sp, #36]	; 0x24
 801035e:	f7ff b8f5 	b.w	800f54c <_dtoa_r+0x3ec>
 8010362:	bf00      	nop
 8010364:	08013838 	.word	0x08013838
 8010368:	08013900 	.word	0x08013900
 801036c:	f47f ad7e 	bne.w	800fe6c <_dtoa_r+0xd0c>
 8010370:	f01b 0f01 	tst.w	fp, #1
 8010374:	f43f ad7a 	beq.w	800fe6c <_dtoa_r+0xd0c>
 8010378:	e65f      	b.n	801003a <_dtoa_r+0xeda>
 801037a:	2300      	movs	r3, #0
 801037c:	4648      	mov	r0, r9
 801037e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010380:	220a      	movs	r2, #10
 8010382:	f000 faa7 	bl	80108d4 <__multadd>
 8010386:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010388:	900d      	str	r0, [sp, #52]	; 0x34
 801038a:	930b      	str	r3, [sp, #44]	; 0x2c
 801038c:	f7ff b9d1 	b.w	800f732 <_dtoa_r+0x5d2>
 8010390:	2700      	movs	r7, #0
 8010392:	e618      	b.n	800ffc6 <_dtoa_r+0xe66>
 8010394:	2702      	movs	r7, #2
 8010396:	f7ff bb65 	b.w	800fa64 <_dtoa_r+0x904>
 801039a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801039c:	9209      	str	r2, [sp, #36]	; 0x24
 801039e:	f7ff b8d5 	b.w	800f54c <_dtoa_r+0x3ec>
 80103a2:	2501      	movs	r5, #1
 80103a4:	f7fe bfba 	b.w	800f31c <_dtoa_r+0x1bc>
 80103a8:	f43f a9ae 	beq.w	800f708 <_dtoa_r+0x5a8>
 80103ac:	f1c0 023c 	rsb	r2, r0, #60	; 0x3c
 80103b0:	f7ff ba66 	b.w	800f880 <_dtoa_r+0x720>
 80103b4:	f3af 8000 	nop.w

080103b8 <_malloc_trim_r>:
 80103b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ba:	4d22      	ldr	r5, [pc, #136]	; (8010444 <_malloc_trim_r+0x8c>)
 80103bc:	460f      	mov	r7, r1
 80103be:	4604      	mov	r4, r0
 80103c0:	f7fc fa8c 	bl	800c8dc <__malloc_lock>
 80103c4:	68ab      	ldr	r3, [r5, #8]
 80103c6:	685e      	ldr	r6, [r3, #4]
 80103c8:	f026 0603 	bic.w	r6, r6, #3
 80103cc:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 80103d0:	1bc1      	subs	r1, r0, r7
 80103d2:	0b0a      	lsrs	r2, r1, #12
 80103d4:	1e57      	subs	r7, r2, #1
 80103d6:	033f      	lsls	r7, r7, #12
 80103d8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 80103dc:	db07      	blt.n	80103ee <_malloc_trim_r+0x36>
 80103de:	2100      	movs	r1, #0
 80103e0:	4620      	mov	r0, r4
 80103e2:	f7fc fa7f 	bl	800c8e4 <_sbrk_r>
 80103e6:	68ab      	ldr	r3, [r5, #8]
 80103e8:	1999      	adds	r1, r3, r6
 80103ea:	4288      	cmp	r0, r1
 80103ec:	d004      	beq.n	80103f8 <_malloc_trim_r+0x40>
 80103ee:	4620      	mov	r0, r4
 80103f0:	f7fc fa76 	bl	800c8e0 <__malloc_unlock>
 80103f4:	2000      	movs	r0, #0
 80103f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103f8:	4279      	negs	r1, r7
 80103fa:	4620      	mov	r0, r4
 80103fc:	f7fc fa72 	bl	800c8e4 <_sbrk_r>
 8010400:	3001      	adds	r0, #1
 8010402:	d00d      	beq.n	8010420 <_malloc_trim_r+0x68>
 8010404:	4b10      	ldr	r3, [pc, #64]	; (8010448 <_malloc_trim_r+0x90>)
 8010406:	68a8      	ldr	r0, [r5, #8]
 8010408:	681a      	ldr	r2, [r3, #0]
 801040a:	1bf6      	subs	r6, r6, r7
 801040c:	f046 0601 	orr.w	r6, r6, #1
 8010410:	1bd7      	subs	r7, r2, r7
 8010412:	6046      	str	r6, [r0, #4]
 8010414:	4620      	mov	r0, r4
 8010416:	601f      	str	r7, [r3, #0]
 8010418:	f7fc fa62 	bl	800c8e0 <__malloc_unlock>
 801041c:	2001      	movs	r0, #1
 801041e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010420:	2100      	movs	r1, #0
 8010422:	4620      	mov	r0, r4
 8010424:	f7fc fa5e 	bl	800c8e4 <_sbrk_r>
 8010428:	68ab      	ldr	r3, [r5, #8]
 801042a:	1ac2      	subs	r2, r0, r3
 801042c:	2a0f      	cmp	r2, #15
 801042e:	ddde      	ble.n	80103ee <_malloc_trim_r+0x36>
 8010430:	4906      	ldr	r1, [pc, #24]	; (801044c <_malloc_trim_r+0x94>)
 8010432:	6809      	ldr	r1, [r1, #0]
 8010434:	1a40      	subs	r0, r0, r1
 8010436:	4904      	ldr	r1, [pc, #16]	; (8010448 <_malloc_trim_r+0x90>)
 8010438:	f042 0201 	orr.w	r2, r2, #1
 801043c:	6008      	str	r0, [r1, #0]
 801043e:	605a      	str	r2, [r3, #4]
 8010440:	e7d5      	b.n	80103ee <_malloc_trim_r+0x36>
 8010442:	bf00      	nop
 8010444:	2000047c 	.word	0x2000047c
 8010448:	20000a08 	.word	0x20000a08
 801044c:	20000888 	.word	0x20000888

08010450 <_free_r>:
 8010450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010454:	460d      	mov	r5, r1
 8010456:	4606      	mov	r6, r0
 8010458:	2900      	cmp	r1, #0
 801045a:	d055      	beq.n	8010508 <_free_r+0xb8>
 801045c:	f7fc fa3e 	bl	800c8dc <__malloc_lock>
 8010460:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8010464:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80105d4 <_free_r+0x184>
 8010468:	f1a5 0408 	sub.w	r4, r5, #8
 801046c:	f021 0301 	bic.w	r3, r1, #1
 8010470:	18e2      	adds	r2, r4, r3
 8010472:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8010476:	6857      	ldr	r7, [r2, #4]
 8010478:	4290      	cmp	r0, r2
 801047a:	f027 0703 	bic.w	r7, r7, #3
 801047e:	d065      	beq.n	801054c <_free_r+0xfc>
 8010480:	f011 0101 	ands.w	r1, r1, #1
 8010484:	6057      	str	r7, [r2, #4]
 8010486:	d032      	beq.n	80104ee <_free_r+0x9e>
 8010488:	2100      	movs	r1, #0
 801048a:	19d0      	adds	r0, r2, r7
 801048c:	6840      	ldr	r0, [r0, #4]
 801048e:	07c0      	lsls	r0, r0, #31
 8010490:	d406      	bmi.n	80104a0 <_free_r+0x50>
 8010492:	19db      	adds	r3, r3, r7
 8010494:	6890      	ldr	r0, [r2, #8]
 8010496:	2900      	cmp	r1, #0
 8010498:	d04a      	beq.n	8010530 <_free_r+0xe0>
 801049a:	68d2      	ldr	r2, [r2, #12]
 801049c:	60c2      	str	r2, [r0, #12]
 801049e:	6090      	str	r0, [r2, #8]
 80104a0:	f043 0001 	orr.w	r0, r3, #1
 80104a4:	6060      	str	r0, [r4, #4]
 80104a6:	50e3      	str	r3, [r4, r3]
 80104a8:	b9e1      	cbnz	r1, 80104e4 <_free_r+0x94>
 80104aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80104ae:	d32d      	bcc.n	801050c <_free_r+0xbc>
 80104b0:	0a5a      	lsrs	r2, r3, #9
 80104b2:	2a04      	cmp	r2, #4
 80104b4:	d866      	bhi.n	8010584 <_free_r+0x134>
 80104b6:	0998      	lsrs	r0, r3, #6
 80104b8:	3038      	adds	r0, #56	; 0x38
 80104ba:	0042      	lsls	r2, r0, #1
 80104bc:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 80104c0:	4944      	ldr	r1, [pc, #272]	; (80105d4 <_free_r+0x184>)
 80104c2:	f8de 2008 	ldr.w	r2, [lr, #8]
 80104c6:	4572      	cmp	r2, lr
 80104c8:	d062      	beq.n	8010590 <_free_r+0x140>
 80104ca:	6850      	ldr	r0, [r2, #4]
 80104cc:	f020 0103 	bic.w	r1, r0, #3
 80104d0:	428b      	cmp	r3, r1
 80104d2:	d202      	bcs.n	80104da <_free_r+0x8a>
 80104d4:	6892      	ldr	r2, [r2, #8]
 80104d6:	4596      	cmp	lr, r2
 80104d8:	d1f7      	bne.n	80104ca <_free_r+0x7a>
 80104da:	68d0      	ldr	r0, [r2, #12]
 80104dc:	60e0      	str	r0, [r4, #12]
 80104de:	60a2      	str	r2, [r4, #8]
 80104e0:	60d4      	str	r4, [r2, #12]
 80104e2:	6084      	str	r4, [r0, #8]
 80104e4:	4630      	mov	r0, r6
 80104e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80104ea:	f7fc b9f9 	b.w	800c8e0 <__malloc_unlock>
 80104ee:	f855 5c08 	ldr.w	r5, [r5, #-8]
 80104f2:	1b64      	subs	r4, r4, r5
 80104f4:	f10c 0808 	add.w	r8, ip, #8
 80104f8:	68a0      	ldr	r0, [r4, #8]
 80104fa:	4540      	cmp	r0, r8
 80104fc:	442b      	add	r3, r5
 80104fe:	d03f      	beq.n	8010580 <_free_r+0x130>
 8010500:	68e5      	ldr	r5, [r4, #12]
 8010502:	60c5      	str	r5, [r0, #12]
 8010504:	60a8      	str	r0, [r5, #8]
 8010506:	e7c0      	b.n	801048a <_free_r+0x3a>
 8010508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801050c:	08dd      	lsrs	r5, r3, #3
 801050e:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 8010512:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8010516:	6891      	ldr	r1, [r2, #8]
 8010518:	60e2      	str	r2, [r4, #12]
 801051a:	10ab      	asrs	r3, r5, #2
 801051c:	2501      	movs	r5, #1
 801051e:	fa05 f303 	lsl.w	r3, r5, r3
 8010522:	4318      	orrs	r0, r3
 8010524:	60a1      	str	r1, [r4, #8]
 8010526:	f8cc 0004 	str.w	r0, [ip, #4]
 801052a:	6094      	str	r4, [r2, #8]
 801052c:	60cc      	str	r4, [r1, #12]
 801052e:	e7d9      	b.n	80104e4 <_free_r+0x94>
 8010530:	4d29      	ldr	r5, [pc, #164]	; (80105d8 <_free_r+0x188>)
 8010532:	42a8      	cmp	r0, r5
 8010534:	d1b1      	bne.n	801049a <_free_r+0x4a>
 8010536:	f043 0201 	orr.w	r2, r3, #1
 801053a:	f8cc 4014 	str.w	r4, [ip, #20]
 801053e:	f8cc 4010 	str.w	r4, [ip, #16]
 8010542:	60e0      	str	r0, [r4, #12]
 8010544:	60a0      	str	r0, [r4, #8]
 8010546:	6062      	str	r2, [r4, #4]
 8010548:	50e3      	str	r3, [r4, r3]
 801054a:	e7cb      	b.n	80104e4 <_free_r+0x94>
 801054c:	18ff      	adds	r7, r7, r3
 801054e:	07cb      	lsls	r3, r1, #31
 8010550:	d407      	bmi.n	8010562 <_free_r+0x112>
 8010552:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8010556:	1a64      	subs	r4, r4, r1
 8010558:	187f      	adds	r7, r7, r1
 801055a:	68e3      	ldr	r3, [r4, #12]
 801055c:	68a0      	ldr	r0, [r4, #8]
 801055e:	60c3      	str	r3, [r0, #12]
 8010560:	6098      	str	r0, [r3, #8]
 8010562:	4a1e      	ldr	r2, [pc, #120]	; (80105dc <_free_r+0x18c>)
 8010564:	f8cc 4008 	str.w	r4, [ip, #8]
 8010568:	6811      	ldr	r1, [r2, #0]
 801056a:	f047 0301 	orr.w	r3, r7, #1
 801056e:	428f      	cmp	r7, r1
 8010570:	6063      	str	r3, [r4, #4]
 8010572:	d3b7      	bcc.n	80104e4 <_free_r+0x94>
 8010574:	4a1a      	ldr	r2, [pc, #104]	; (80105e0 <_free_r+0x190>)
 8010576:	4630      	mov	r0, r6
 8010578:	6811      	ldr	r1, [r2, #0]
 801057a:	f7ff ff1d 	bl	80103b8 <_malloc_trim_r>
 801057e:	e7b1      	b.n	80104e4 <_free_r+0x94>
 8010580:	2101      	movs	r1, #1
 8010582:	e782      	b.n	801048a <_free_r+0x3a>
 8010584:	2a14      	cmp	r2, #20
 8010586:	d80c      	bhi.n	80105a2 <_free_r+0x152>
 8010588:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 801058c:	0042      	lsls	r2, r0, #1
 801058e:	e795      	b.n	80104bc <_free_r+0x6c>
 8010590:	684b      	ldr	r3, [r1, #4]
 8010592:	1080      	asrs	r0, r0, #2
 8010594:	2501      	movs	r5, #1
 8010596:	fa05 f000 	lsl.w	r0, r5, r0
 801059a:	4303      	orrs	r3, r0
 801059c:	604b      	str	r3, [r1, #4]
 801059e:	4610      	mov	r0, r2
 80105a0:	e79c      	b.n	80104dc <_free_r+0x8c>
 80105a2:	2a54      	cmp	r2, #84	; 0x54
 80105a4:	d803      	bhi.n	80105ae <_free_r+0x15e>
 80105a6:	0b18      	lsrs	r0, r3, #12
 80105a8:	306e      	adds	r0, #110	; 0x6e
 80105aa:	0042      	lsls	r2, r0, #1
 80105ac:	e786      	b.n	80104bc <_free_r+0x6c>
 80105ae:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80105b2:	d803      	bhi.n	80105bc <_free_r+0x16c>
 80105b4:	0bd8      	lsrs	r0, r3, #15
 80105b6:	3077      	adds	r0, #119	; 0x77
 80105b8:	0042      	lsls	r2, r0, #1
 80105ba:	e77f      	b.n	80104bc <_free_r+0x6c>
 80105bc:	f240 5154 	movw	r1, #1364	; 0x554
 80105c0:	428a      	cmp	r2, r1
 80105c2:	d803      	bhi.n	80105cc <_free_r+0x17c>
 80105c4:	0c98      	lsrs	r0, r3, #18
 80105c6:	307c      	adds	r0, #124	; 0x7c
 80105c8:	0042      	lsls	r2, r0, #1
 80105ca:	e777      	b.n	80104bc <_free_r+0x6c>
 80105cc:	22fc      	movs	r2, #252	; 0xfc
 80105ce:	207e      	movs	r0, #126	; 0x7e
 80105d0:	e774      	b.n	80104bc <_free_r+0x6c>
 80105d2:	bf00      	nop
 80105d4:	2000047c 	.word	0x2000047c
 80105d8:	20000484 	.word	0x20000484
 80105dc:	20000884 	.word	0x20000884
 80105e0:	20000a04 	.word	0x20000a04

080105e4 <_setlocale_r>:
 80105e4:	b510      	push	{r4, lr}
 80105e6:	4614      	mov	r4, r2
 80105e8:	b122      	cbz	r2, 80105f4 <_setlocale_r+0x10>
 80105ea:	4610      	mov	r0, r2
 80105ec:	490a      	ldr	r1, [pc, #40]	; (8010618 <_setlocale_r+0x34>)
 80105ee:	f7fc fa53 	bl	800ca98 <strcmp>
 80105f2:	b908      	cbnz	r0, 80105f8 <_setlocale_r+0x14>
 80105f4:	4809      	ldr	r0, [pc, #36]	; (801061c <_setlocale_r+0x38>)
 80105f6:	bd10      	pop	{r4, pc}
 80105f8:	4620      	mov	r0, r4
 80105fa:	4908      	ldr	r1, [pc, #32]	; (801061c <_setlocale_r+0x38>)
 80105fc:	f7fc fa4c 	bl	800ca98 <strcmp>
 8010600:	2800      	cmp	r0, #0
 8010602:	d0f7      	beq.n	80105f4 <_setlocale_r+0x10>
 8010604:	4620      	mov	r0, r4
 8010606:	4906      	ldr	r1, [pc, #24]	; (8010620 <_setlocale_r+0x3c>)
 8010608:	f7fc fa46 	bl	800ca98 <strcmp>
 801060c:	4b03      	ldr	r3, [pc, #12]	; (801061c <_setlocale_r+0x38>)
 801060e:	2800      	cmp	r0, #0
 8010610:	bf0c      	ite	eq
 8010612:	4618      	moveq	r0, r3
 8010614:	2000      	movne	r0, #0
 8010616:	bd10      	pop	{r4, pc}
 8010618:	0801381c 	.word	0x0801381c
 801061c:	080137a0 	.word	0x080137a0
 8010620:	080137c8 	.word	0x080137c8

08010624 <__locale_charset>:
 8010624:	f640 00e4 	movw	r0, #2276	; 0x8e4
 8010628:	f2c2 0000 	movt	r0, #8192	; 0x2000
 801062c:	4770      	bx	lr
 801062e:	bf00      	nop

08010630 <__locale_mb_cur_max>:
 8010630:	f640 1304 	movw	r3, #2308	; 0x904
 8010634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010638:	6818      	ldr	r0, [r3, #0]
 801063a:	4770      	bx	lr

0801063c <__locale_msgcharset>:
 801063c:	f640 008c 	movw	r0, #2188	; 0x88c
 8010640:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010644:	4770      	bx	lr
 8010646:	bf00      	nop

08010648 <__locale_cjk_lang>:
 8010648:	2000      	movs	r0, #0
 801064a:	4770      	bx	lr

0801064c <_localeconv_r>:
 801064c:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8010650:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010654:	4770      	bx	lr
 8010656:	bf00      	nop

08010658 <setlocale>:
 8010658:	b410      	push	{r4}
 801065a:	f240 4378 	movw	r3, #1144	; 0x478
 801065e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8010662:	4604      	mov	r4, r0
 8010664:	6818      	ldr	r0, [r3, #0]
 8010666:	460a      	mov	r2, r1
 8010668:	4621      	mov	r1, r4
 801066a:	bc10      	pop	{r4}
 801066c:	f7ff bfba 	b.w	80105e4 <_setlocale_r>

08010670 <localeconv>:
 8010670:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8010674:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8010678:	4770      	bx	lr
 801067a:	bf00      	nop

0801067c <memchr>:
 801067c:	0783      	lsls	r3, r0, #30
 801067e:	b4f0      	push	{r4, r5, r6, r7}
 8010680:	b2c9      	uxtb	r1, r1
 8010682:	f000 8096 	beq.w	80107b2 <memchr+0x136>
 8010686:	1e53      	subs	r3, r2, #1
 8010688:	2a00      	cmp	r2, #0
 801068a:	f000 8094 	beq.w	80107b6 <memchr+0x13a>
 801068e:	7802      	ldrb	r2, [r0, #0]
 8010690:	428a      	cmp	r2, r1
 8010692:	d00b      	beq.n	80106ac <memchr+0x30>
 8010694:	1c42      	adds	r2, r0, #1
 8010696:	07d8      	lsls	r0, r3, #31
 8010698:	d51a      	bpl.n	80106d0 <memchr+0x54>
 801069a:	f012 0f03 	tst.w	r2, #3
 801069e:	4610      	mov	r0, r2
 80106a0:	d01c      	beq.n	80106dc <memchr+0x60>
 80106a2:	7814      	ldrb	r4, [r2, #0]
 80106a4:	3b01      	subs	r3, #1
 80106a6:	3201      	adds	r2, #1
 80106a8:	428c      	cmp	r4, r1
 80106aa:	d111      	bne.n	80106d0 <memchr+0x54>
 80106ac:	bcf0      	pop	{r4, r5, r6, r7}
 80106ae:	4770      	bx	lr
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	d07c      	beq.n	80107ae <memchr+0x132>
 80106b4:	7812      	ldrb	r2, [r2, #0]
 80106b6:	3b01      	subs	r3, #1
 80106b8:	428a      	cmp	r2, r1
 80106ba:	d0f7      	beq.n	80106ac <memchr+0x30>
 80106bc:	f014 0f03 	tst.w	r4, #3
 80106c0:	4620      	mov	r0, r4
 80106c2:	f104 0201 	add.w	r2, r4, #1
 80106c6:	d009      	beq.n	80106dc <memchr+0x60>
 80106c8:	7824      	ldrb	r4, [r4, #0]
 80106ca:	3b01      	subs	r3, #1
 80106cc:	428c      	cmp	r4, r1
 80106ce:	d0ed      	beq.n	80106ac <memchr+0x30>
 80106d0:	f012 0f03 	tst.w	r2, #3
 80106d4:	4610      	mov	r0, r2
 80106d6:	f102 0401 	add.w	r4, r2, #1
 80106da:	d1e9      	bne.n	80106b0 <memchr+0x34>
 80106dc:	2b03      	cmp	r3, #3
 80106de:	d93f      	bls.n	8010760 <memchr+0xe4>
 80106e0:	6804      	ldr	r4, [r0, #0]
 80106e2:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 80106e6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 80106ea:	ea85 0704 	eor.w	r7, r5, r4
 80106ee:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 80106f2:	ea22 0207 	bic.w	r2, r2, r7
 80106f6:	1f1e      	subs	r6, r3, #4
 80106f8:	1d04      	adds	r4, r0, #4
 80106fa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80106fe:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8010702:	d12d      	bne.n	8010760 <memchr+0xe4>
 8010704:	2e03      	cmp	r6, #3
 8010706:	4633      	mov	r3, r6
 8010708:	d929      	bls.n	801075e <memchr+0xe2>
 801070a:	b167      	cbz	r7, 8010726 <memchr+0xaa>
 801070c:	4620      	mov	r0, r4
 801070e:	3404      	adds	r4, #4
 8010710:	6806      	ldr	r6, [r0, #0]
 8010712:	ea85 0206 	eor.w	r2, r5, r6
 8010716:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 801071a:	ea26 0202 	bic.w	r2, r6, r2
 801071e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8010722:	d019      	beq.n	8010758 <memchr+0xdc>
 8010724:	e01c      	b.n	8010760 <memchr+0xe4>
 8010726:	1d26      	adds	r6, r4, #4
 8010728:	4620      	mov	r0, r4
 801072a:	6824      	ldr	r4, [r4, #0]
 801072c:	ea85 0204 	eor.w	r2, r5, r4
 8010730:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8010734:	ea24 0202 	bic.w	r2, r4, r2
 8010738:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 801073c:	d110      	bne.n	8010760 <memchr+0xe4>
 801073e:	6834      	ldr	r4, [r6, #0]
 8010740:	ea85 0204 	eor.w	r2, r5, r4
 8010744:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8010748:	ea24 0202 	bic.w	r2, r4, r2
 801074c:	3b04      	subs	r3, #4
 801074e:	1d34      	adds	r4, r6, #4
 8010750:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8010754:	4630      	mov	r0, r6
 8010756:	d103      	bne.n	8010760 <memchr+0xe4>
 8010758:	3b04      	subs	r3, #4
 801075a:	2b03      	cmp	r3, #3
 801075c:	d8e3      	bhi.n	8010726 <memchr+0xaa>
 801075e:	4620      	mov	r0, r4
 8010760:	1e5d      	subs	r5, r3, #1
 8010762:	b323      	cbz	r3, 80107ae <memchr+0x132>
 8010764:	7803      	ldrb	r3, [r0, #0]
 8010766:	428b      	cmp	r3, r1
 8010768:	d0a0      	beq.n	80106ac <memchr+0x30>
 801076a:	1c43      	adds	r3, r0, #1
 801076c:	2200      	movs	r2, #0
 801076e:	07e8      	lsls	r0, r5, #31
 8010770:	d514      	bpl.n	801079c <memchr+0x120>
 8010772:	4618      	mov	r0, r3
 8010774:	2201      	movs	r2, #1
 8010776:	7804      	ldrb	r4, [r0, #0]
 8010778:	3301      	adds	r3, #1
 801077a:	428c      	cmp	r4, r1
 801077c:	d096      	beq.n	80106ac <memchr+0x30>
 801077e:	4295      	cmp	r5, r2
 8010780:	4618      	mov	r0, r3
 8010782:	f103 0401 	add.w	r4, r3, #1
 8010786:	f102 0202 	add.w	r2, r2, #2
 801078a:	d00e      	beq.n	80107aa <memchr+0x12e>
 801078c:	781b      	ldrb	r3, [r3, #0]
 801078e:	428b      	cmp	r3, r1
 8010790:	d08c      	beq.n	80106ac <memchr+0x30>
 8010792:	1c63      	adds	r3, r4, #1
 8010794:	4620      	mov	r0, r4
 8010796:	7824      	ldrb	r4, [r4, #0]
 8010798:	428c      	cmp	r4, r1
 801079a:	d087      	beq.n	80106ac <memchr+0x30>
 801079c:	4295      	cmp	r5, r2
 801079e:	4618      	mov	r0, r3
 80107a0:	f103 0401 	add.w	r4, r3, #1
 80107a4:	f102 0202 	add.w	r2, r2, #2
 80107a8:	d1f0      	bne.n	801078c <memchr+0x110>
 80107aa:	2000      	movs	r0, #0
 80107ac:	e77e      	b.n	80106ac <memchr+0x30>
 80107ae:	4618      	mov	r0, r3
 80107b0:	e77c      	b.n	80106ac <memchr+0x30>
 80107b2:	4613      	mov	r3, r2
 80107b4:	e792      	b.n	80106dc <memchr+0x60>
 80107b6:	4610      	mov	r0, r2
 80107b8:	e778      	b.n	80106ac <memchr+0x30>
 80107ba:	bf00      	nop

080107bc <memcmp>:
 80107bc:	2a03      	cmp	r2, #3
 80107be:	b4f0      	push	{r4, r5, r6, r7}
 80107c0:	d931      	bls.n	8010826 <memcmp+0x6a>
 80107c2:	ea41 0300 	orr.w	r3, r1, r0
 80107c6:	079c      	lsls	r4, r3, #30
 80107c8:	d12e      	bne.n	8010828 <memcmp+0x6c>
 80107ca:	6806      	ldr	r6, [r0, #0]
 80107cc:	680f      	ldr	r7, [r1, #0]
 80107ce:	1f15      	subs	r5, r2, #4
 80107d0:	1d03      	adds	r3, r0, #4
 80107d2:	1d0c      	adds	r4, r1, #4
 80107d4:	42be      	cmp	r6, r7
 80107d6:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 80107da:	d124      	bne.n	8010826 <memcmp+0x6a>
 80107dc:	2d03      	cmp	r5, #3
 80107de:	462a      	mov	r2, r5
 80107e0:	d91f      	bls.n	8010822 <memcmp+0x66>
 80107e2:	f1bc 0f00 	cmp.w	ip, #0
 80107e6:	d008      	beq.n	80107fa <memcmp+0x3e>
 80107e8:	6825      	ldr	r5, [r4, #0]
 80107ea:	681e      	ldr	r6, [r3, #0]
 80107ec:	4621      	mov	r1, r4
 80107ee:	4618      	mov	r0, r3
 80107f0:	3404      	adds	r4, #4
 80107f2:	3304      	adds	r3, #4
 80107f4:	42ae      	cmp	r6, r5
 80107f6:	d011      	beq.n	801081c <memcmp+0x60>
 80107f8:	e015      	b.n	8010826 <memcmp+0x6a>
 80107fa:	4618      	mov	r0, r3
 80107fc:	4621      	mov	r1, r4
 80107fe:	6823      	ldr	r3, [r4, #0]
 8010800:	6804      	ldr	r4, [r0, #0]
 8010802:	1d05      	adds	r5, r0, #4
 8010804:	1d0e      	adds	r6, r1, #4
 8010806:	429c      	cmp	r4, r3
 8010808:	d10d      	bne.n	8010826 <memcmp+0x6a>
 801080a:	4628      	mov	r0, r5
 801080c:	4631      	mov	r1, r6
 801080e:	6835      	ldr	r5, [r6, #0]
 8010810:	6806      	ldr	r6, [r0, #0]
 8010812:	3a04      	subs	r2, #4
 8010814:	1d03      	adds	r3, r0, #4
 8010816:	1d0c      	adds	r4, r1, #4
 8010818:	42ae      	cmp	r6, r5
 801081a:	d104      	bne.n	8010826 <memcmp+0x6a>
 801081c:	3a04      	subs	r2, #4
 801081e:	2a03      	cmp	r2, #3
 8010820:	d8eb      	bhi.n	80107fa <memcmp+0x3e>
 8010822:	4621      	mov	r1, r4
 8010824:	4618      	mov	r0, r3
 8010826:	b31a      	cbz	r2, 8010870 <memcmp+0xb4>
 8010828:	7803      	ldrb	r3, [r0, #0]
 801082a:	780c      	ldrb	r4, [r1, #0]
 801082c:	42a3      	cmp	r3, r4
 801082e:	d10a      	bne.n	8010846 <memcmp+0x8a>
 8010830:	1e55      	subs	r5, r2, #1
 8010832:	2200      	movs	r2, #0
 8010834:	07eb      	lsls	r3, r5, #31
 8010836:	d514      	bpl.n	8010862 <memcmp+0xa6>
 8010838:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801083c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010840:	2201      	movs	r2, #1
 8010842:	42a3      	cmp	r3, r4
 8010844:	d00d      	beq.n	8010862 <memcmp+0xa6>
 8010846:	1b18      	subs	r0, r3, r4
 8010848:	e010      	b.n	801086c <memcmp+0xb0>
 801084a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801084e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010852:	42a3      	cmp	r3, r4
 8010854:	d1f7      	bne.n	8010846 <memcmp+0x8a>
 8010856:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801085a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801085e:	42a3      	cmp	r3, r4
 8010860:	d1f1      	bne.n	8010846 <memcmp+0x8a>
 8010862:	42aa      	cmp	r2, r5
 8010864:	f102 0202 	add.w	r2, r2, #2
 8010868:	d1ef      	bne.n	801084a <memcmp+0x8e>
 801086a:	2000      	movs	r0, #0
 801086c:	bcf0      	pop	{r4, r5, r6, r7}
 801086e:	4770      	bx	lr
 8010870:	4610      	mov	r0, r2
 8010872:	e7fb      	b.n	801086c <memcmp+0xb0>

08010874 <_Balloc>:
 8010874:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8010876:	b570      	push	{r4, r5, r6, lr}
 8010878:	4605      	mov	r5, r0
 801087a:	460c      	mov	r4, r1
 801087c:	b14b      	cbz	r3, 8010892 <_Balloc+0x1e>
 801087e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8010882:	b180      	cbz	r0, 80108a6 <_Balloc+0x32>
 8010884:	6801      	ldr	r1, [r0, #0]
 8010886:	f843 1024 	str.w	r1, [r3, r4, lsl #2]
 801088a:	2300      	movs	r3, #0
 801088c:	6103      	str	r3, [r0, #16]
 801088e:	60c3      	str	r3, [r0, #12]
 8010890:	bd70      	pop	{r4, r5, r6, pc}
 8010892:	2104      	movs	r1, #4
 8010894:	2221      	movs	r2, #33	; 0x21
 8010896:	f001 ff01 	bl	801269c <_calloc_r>
 801089a:	4603      	mov	r3, r0
 801089c:	64e8      	str	r0, [r5, #76]	; 0x4c
 801089e:	2800      	cmp	r0, #0
 80108a0:	d1ed      	bne.n	801087e <_Balloc+0xa>
 80108a2:	2000      	movs	r0, #0
 80108a4:	bd70      	pop	{r4, r5, r6, pc}
 80108a6:	2101      	movs	r1, #1
 80108a8:	fa01 f604 	lsl.w	r6, r1, r4
 80108ac:	1d72      	adds	r2, r6, #5
 80108ae:	4628      	mov	r0, r5
 80108b0:	0092      	lsls	r2, r2, #2
 80108b2:	f001 fef3 	bl	801269c <_calloc_r>
 80108b6:	2800      	cmp	r0, #0
 80108b8:	d0f3      	beq.n	80108a2 <_Balloc+0x2e>
 80108ba:	6044      	str	r4, [r0, #4]
 80108bc:	6086      	str	r6, [r0, #8]
 80108be:	e7e4      	b.n	801088a <_Balloc+0x16>

080108c0 <_Bfree>:
 80108c0:	b131      	cbz	r1, 80108d0 <_Bfree+0x10>
 80108c2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80108c4:	684a      	ldr	r2, [r1, #4]
 80108c6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80108ca:	6008      	str	r0, [r1, #0]
 80108cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80108d0:	4770      	bx	lr
 80108d2:	bf00      	nop

080108d4 <__multadd>:
 80108d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108d8:	460e      	mov	r6, r1
 80108da:	6949      	ldr	r1, [r1, #20]
 80108dc:	6937      	ldr	r7, [r6, #16]
 80108de:	b28c      	uxth	r4, r1
 80108e0:	0c0d      	lsrs	r5, r1, #16
 80108e2:	fb02 3304 	mla	r3, r2, r4, r3
 80108e6:	fb02 f105 	mul.w	r1, r2, r5
 80108ea:	eb01 4513 	add.w	r5, r1, r3, lsr #16
 80108ee:	f106 0418 	add.w	r4, r6, #24
 80108f2:	b29b      	uxth	r3, r3
 80108f4:	eb03 4305 	add.w	r3, r3, r5, lsl #16
 80108f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80108fc:	2301      	movs	r3, #1
 80108fe:	1e79      	subs	r1, r7, #1
 8010900:	0c2d      	lsrs	r5, r5, #16
 8010902:	429f      	cmp	r7, r3
 8010904:	4680      	mov	r8, r0
 8010906:	f001 0001 	and.w	r0, r1, #1
 801090a:	dd39      	ble.n	8010980 <__multadd+0xac>
 801090c:	b198      	cbz	r0, 8010936 <__multadd+0x62>
 801090e:	6824      	ldr	r4, [r4, #0]
 8010910:	b2a3      	uxth	r3, r4
 8010912:	0c21      	lsrs	r1, r4, #16
 8010914:	fb02 5503 	mla	r5, r2, r3, r5
 8010918:	fb02 f101 	mul.w	r1, r2, r1
 801091c:	b2ab      	uxth	r3, r5
 801091e:	eb01 4015 	add.w	r0, r1, r5, lsr #16
 8010922:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 8010926:	f106 041c 	add.w	r4, r6, #28
 801092a:	2302      	movs	r3, #2
 801092c:	0c05      	lsrs	r5, r0, #16
 801092e:	429f      	cmp	r7, r3
 8010930:	f844 1c04 	str.w	r1, [r4, #-4]
 8010934:	dd24      	ble.n	8010980 <__multadd+0xac>
 8010936:	6820      	ldr	r0, [r4, #0]
 8010938:	b281      	uxth	r1, r0
 801093a:	0c00      	lsrs	r0, r0, #16
 801093c:	fb02 5101 	mla	r1, r2, r1, r5
 8010940:	fb02 f000 	mul.w	r0, r2, r0
 8010944:	4625      	mov	r5, r4
 8010946:	eb00 4011 	add.w	r0, r0, r1, lsr #16
 801094a:	b289      	uxth	r1, r1
 801094c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010950:	f845 1b04 	str.w	r1, [r5], #4
 8010954:	6864      	ldr	r4, [r4, #4]
 8010956:	fa1f fc84 	uxth.w	ip, r4
 801095a:	0c21      	lsrs	r1, r4, #16
 801095c:	fb02 fc0c 	mul.w	ip, r2, ip
 8010960:	eb0c 4010 	add.w	r0, ip, r0, lsr #16
 8010964:	fb02 f101 	mul.w	r1, r2, r1
 8010968:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 801096c:	462c      	mov	r4, r5
 801096e:	3302      	adds	r3, #2
 8010970:	b285      	uxth	r5, r0
 8010972:	eb05 4001 	add.w	r0, r5, r1, lsl #16
 8010976:	0c0d      	lsrs	r5, r1, #16
 8010978:	429f      	cmp	r7, r3
 801097a:	f844 0b04 	str.w	r0, [r4], #4
 801097e:	dcda      	bgt.n	8010936 <__multadd+0x62>
 8010980:	b13d      	cbz	r5, 8010992 <__multadd+0xbe>
 8010982:	68b2      	ldr	r2, [r6, #8]
 8010984:	4297      	cmp	r7, r2
 8010986:	da07      	bge.n	8010998 <__multadd+0xc4>
 8010988:	eb06 0287 	add.w	r2, r6, r7, lsl #2
 801098c:	3701      	adds	r7, #1
 801098e:	6155      	str	r5, [r2, #20]
 8010990:	6137      	str	r7, [r6, #16]
 8010992:	4630      	mov	r0, r6
 8010994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010998:	6873      	ldr	r3, [r6, #4]
 801099a:	4640      	mov	r0, r8
 801099c:	1c59      	adds	r1, r3, #1
 801099e:	f7ff ff69 	bl	8010874 <_Balloc>
 80109a2:	6931      	ldr	r1, [r6, #16]
 80109a4:	1c8a      	adds	r2, r1, #2
 80109a6:	4604      	mov	r4, r0
 80109a8:	f106 010c 	add.w	r1, r6, #12
 80109ac:	f100 000c 	add.w	r0, r0, #12
 80109b0:	0092      	lsls	r2, r2, #2
 80109b2:	f7fb fef1 	bl	800c798 <memcpy>
 80109b6:	6870      	ldr	r0, [r6, #4]
 80109b8:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 80109bc:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 80109c0:	6031      	str	r1, [r6, #0]
 80109c2:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 80109c6:	4626      	mov	r6, r4
 80109c8:	e7de      	b.n	8010988 <__multadd+0xb4>
 80109ca:	bf00      	nop

080109cc <__s2b>:
 80109cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109d0:	f648 6639 	movw	r6, #36409	; 0x8e39
 80109d4:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 80109d8:	461f      	mov	r7, r3
 80109da:	f103 0308 	add.w	r3, r3, #8
 80109de:	fb86 4503 	smull	r4, r5, r6, r3
 80109e2:	17dc      	asrs	r4, r3, #31
 80109e4:	ebc4 0665 	rsb	r6, r4, r5, asr #1
 80109e8:	2e01      	cmp	r6, #1
 80109ea:	4605      	mov	r5, r0
 80109ec:	4689      	mov	r9, r1
 80109ee:	4690      	mov	r8, r2
 80109f0:	f340 808a 	ble.w	8010b08 <__s2b+0x13c>
 80109f4:	2401      	movs	r4, #1
 80109f6:	2100      	movs	r1, #0
 80109f8:	0064      	lsls	r4, r4, #1
 80109fa:	3101      	adds	r1, #1
 80109fc:	42a6      	cmp	r6, r4
 80109fe:	dcfb      	bgt.n	80109f8 <__s2b+0x2c>
 8010a00:	4628      	mov	r0, r5
 8010a02:	f7ff ff37 	bl	8010874 <_Balloc>
 8010a06:	4601      	mov	r1, r0
 8010a08:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010a0a:	2201      	movs	r2, #1
 8010a0c:	f1b8 0f09 	cmp.w	r8, #9
 8010a10:	6148      	str	r0, [r1, #20]
 8010a12:	610a      	str	r2, [r1, #16]
 8010a14:	dd73      	ble.n	8010afe <__s2b+0x132>
 8010a16:	f109 0609 	add.w	r6, r9, #9
 8010a1a:	eb09 0408 	add.w	r4, r9, r8
 8010a1e:	7833      	ldrb	r3, [r6, #0]
 8010a20:	ea6f 0a06 	mvn.w	sl, r6
 8010a24:	220a      	movs	r2, #10
 8010a26:	eb04 0c0a 	add.w	ip, r4, sl
 8010a2a:	3b30      	subs	r3, #48	; 0x30
 8010a2c:	4628      	mov	r0, r5
 8010a2e:	eb09 0b02 	add.w	fp, r9, r2
 8010a32:	f00c 0a01 	and.w	sl, ip, #1
 8010a36:	f7ff ff4d 	bl	80108d4 <__multadd>
 8010a3a:	45a3      	cmp	fp, r4
 8010a3c:	4601      	mov	r1, r0
 8010a3e:	d023      	beq.n	8010a88 <__s2b+0xbc>
 8010a40:	f1ba 0f00 	cmp.w	sl, #0
 8010a44:	d00b      	beq.n	8010a5e <__s2b+0x92>
 8010a46:	f89b 3000 	ldrb.w	r3, [fp]
 8010a4a:	220a      	movs	r2, #10
 8010a4c:	3b30      	subs	r3, #48	; 0x30
 8010a4e:	4628      	mov	r0, r5
 8010a50:	f7ff ff40 	bl	80108d4 <__multadd>
 8010a54:	f109 0b0b 	add.w	fp, r9, #11
 8010a58:	45a3      	cmp	fp, r4
 8010a5a:	4601      	mov	r1, r0
 8010a5c:	d014      	beq.n	8010a88 <__s2b+0xbc>
 8010a5e:	46d9      	mov	r9, fp
 8010a60:	220a      	movs	r2, #10
 8010a62:	f819 3b01 	ldrb.w	r3, [r9], #1
 8010a66:	4628      	mov	r0, r5
 8010a68:	3b30      	subs	r3, #48	; 0x30
 8010a6a:	f7ff ff33 	bl	80108d4 <__multadd>
 8010a6e:	f89b 3001 	ldrb.w	r3, [fp, #1]
 8010a72:	4601      	mov	r1, r0
 8010a74:	220a      	movs	r2, #10
 8010a76:	3b30      	subs	r3, #48	; 0x30
 8010a78:	4628      	mov	r0, r5
 8010a7a:	f7ff ff2b 	bl	80108d4 <__multadd>
 8010a7e:	f109 0b01 	add.w	fp, r9, #1
 8010a82:	45a3      	cmp	fp, r4
 8010a84:	4601      	mov	r1, r0
 8010a86:	d1ea      	bne.n	8010a5e <__s2b+0x92>
 8010a88:	eb06 0308 	add.w	r3, r6, r8
 8010a8c:	f1a3 0908 	sub.w	r9, r3, #8
 8010a90:	4547      	cmp	r7, r8
 8010a92:	dd31      	ble.n	8010af8 <__s2b+0x12c>
 8010a94:	464c      	mov	r4, r9
 8010a96:	220a      	movs	r2, #10
 8010a98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010a9c:	4628      	mov	r0, r5
 8010a9e:	3b30      	subs	r3, #48	; 0x30
 8010aa0:	f7ff ff18 	bl	80108d4 <__multadd>
 8010aa4:	ebc8 0707 	rsb	r7, r8, r7
 8010aa8:	444f      	add	r7, r9
 8010aaa:	ea6f 0609 	mvn.w	r6, r9
 8010aae:	eb07 0906 	add.w	r9, r7, r6
 8010ab2:	42bc      	cmp	r4, r7
 8010ab4:	f009 0601 	and.w	r6, r9, #1
 8010ab8:	4601      	mov	r1, r0
 8010aba:	d01d      	beq.n	8010af8 <__s2b+0x12c>
 8010abc:	b14e      	cbz	r6, 8010ad2 <__s2b+0x106>
 8010abe:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010ac2:	220a      	movs	r2, #10
 8010ac4:	3b30      	subs	r3, #48	; 0x30
 8010ac6:	4628      	mov	r0, r5
 8010ac8:	f7ff ff04 	bl	80108d4 <__multadd>
 8010acc:	42bc      	cmp	r4, r7
 8010ace:	4601      	mov	r1, r0
 8010ad0:	d012      	beq.n	8010af8 <__s2b+0x12c>
 8010ad2:	4626      	mov	r6, r4
 8010ad4:	220a      	movs	r2, #10
 8010ad6:	f816 3b01 	ldrb.w	r3, [r6], #1
 8010ada:	4628      	mov	r0, r5
 8010adc:	3b30      	subs	r3, #48	; 0x30
 8010ade:	f7ff fef9 	bl	80108d4 <__multadd>
 8010ae2:	7863      	ldrb	r3, [r4, #1]
 8010ae4:	4601      	mov	r1, r0
 8010ae6:	220a      	movs	r2, #10
 8010ae8:	3b30      	subs	r3, #48	; 0x30
 8010aea:	4628      	mov	r0, r5
 8010aec:	f7ff fef2 	bl	80108d4 <__multadd>
 8010af0:	1c74      	adds	r4, r6, #1
 8010af2:	42bc      	cmp	r4, r7
 8010af4:	4601      	mov	r1, r0
 8010af6:	d1ec      	bne.n	8010ad2 <__s2b+0x106>
 8010af8:	4608      	mov	r0, r1
 8010afa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010afe:	f109 090a 	add.w	r9, r9, #10
 8010b02:	f04f 0809 	mov.w	r8, #9
 8010b06:	e7c3      	b.n	8010a90 <__s2b+0xc4>
 8010b08:	2100      	movs	r1, #0
 8010b0a:	e779      	b.n	8010a00 <__s2b+0x34>

08010b0c <__hi0bits>:
 8010b0c:	0c02      	lsrs	r2, r0, #16
 8010b0e:	4603      	mov	r3, r0
 8010b10:	d116      	bne.n	8010b40 <__hi0bits+0x34>
 8010b12:	0403      	lsls	r3, r0, #16
 8010b14:	2010      	movs	r0, #16
 8010b16:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010b1a:	d101      	bne.n	8010b20 <__hi0bits+0x14>
 8010b1c:	3008      	adds	r0, #8
 8010b1e:	021b      	lsls	r3, r3, #8
 8010b20:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010b24:	d101      	bne.n	8010b2a <__hi0bits+0x1e>
 8010b26:	3004      	adds	r0, #4
 8010b28:	011b      	lsls	r3, r3, #4
 8010b2a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010b2e:	d101      	bne.n	8010b34 <__hi0bits+0x28>
 8010b30:	3002      	adds	r0, #2
 8010b32:	009b      	lsls	r3, r3, #2
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	db02      	blt.n	8010b3e <__hi0bits+0x32>
 8010b38:	005b      	lsls	r3, r3, #1
 8010b3a:	d403      	bmi.n	8010b44 <__hi0bits+0x38>
 8010b3c:	2020      	movs	r0, #32
 8010b3e:	4770      	bx	lr
 8010b40:	2000      	movs	r0, #0
 8010b42:	e7e8      	b.n	8010b16 <__hi0bits+0xa>
 8010b44:	3001      	adds	r0, #1
 8010b46:	4770      	bx	lr

08010b48 <__lo0bits>:
 8010b48:	6803      	ldr	r3, [r0, #0]
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	f013 0007 	ands.w	r0, r3, #7
 8010b50:	d007      	beq.n	8010b62 <__lo0bits+0x1a>
 8010b52:	07d9      	lsls	r1, r3, #31
 8010b54:	d41f      	bmi.n	8010b96 <__lo0bits+0x4e>
 8010b56:	0798      	lsls	r0, r3, #30
 8010b58:	d41f      	bmi.n	8010b9a <__lo0bits+0x52>
 8010b5a:	0898      	lsrs	r0, r3, #2
 8010b5c:	6010      	str	r0, [r2, #0]
 8010b5e:	2002      	movs	r0, #2
 8010b60:	4770      	bx	lr
 8010b62:	b299      	uxth	r1, r3
 8010b64:	b909      	cbnz	r1, 8010b6a <__lo0bits+0x22>
 8010b66:	0c1b      	lsrs	r3, r3, #16
 8010b68:	2010      	movs	r0, #16
 8010b6a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010b6e:	d101      	bne.n	8010b74 <__lo0bits+0x2c>
 8010b70:	3008      	adds	r0, #8
 8010b72:	0a1b      	lsrs	r3, r3, #8
 8010b74:	0719      	lsls	r1, r3, #28
 8010b76:	d101      	bne.n	8010b7c <__lo0bits+0x34>
 8010b78:	3004      	adds	r0, #4
 8010b7a:	091b      	lsrs	r3, r3, #4
 8010b7c:	0799      	lsls	r1, r3, #30
 8010b7e:	d101      	bne.n	8010b84 <__lo0bits+0x3c>
 8010b80:	3002      	adds	r0, #2
 8010b82:	089b      	lsrs	r3, r3, #2
 8010b84:	07d9      	lsls	r1, r3, #31
 8010b86:	d404      	bmi.n	8010b92 <__lo0bits+0x4a>
 8010b88:	085b      	lsrs	r3, r3, #1
 8010b8a:	d101      	bne.n	8010b90 <__lo0bits+0x48>
 8010b8c:	2020      	movs	r0, #32
 8010b8e:	4770      	bx	lr
 8010b90:	3001      	adds	r0, #1
 8010b92:	6013      	str	r3, [r2, #0]
 8010b94:	4770      	bx	lr
 8010b96:	2000      	movs	r0, #0
 8010b98:	4770      	bx	lr
 8010b9a:	0859      	lsrs	r1, r3, #1
 8010b9c:	6011      	str	r1, [r2, #0]
 8010b9e:	2001      	movs	r0, #1
 8010ba0:	4770      	bx	lr
 8010ba2:	bf00      	nop

08010ba4 <__i2b>:
 8010ba4:	b510      	push	{r4, lr}
 8010ba6:	460c      	mov	r4, r1
 8010ba8:	2101      	movs	r1, #1
 8010baa:	f7ff fe63 	bl	8010874 <_Balloc>
 8010bae:	2201      	movs	r2, #1
 8010bb0:	6144      	str	r4, [r0, #20]
 8010bb2:	6102      	str	r2, [r0, #16]
 8010bb4:	bd10      	pop	{r4, pc}
 8010bb6:	bf00      	nop

08010bb8 <__multiply>:
 8010bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bbc:	690c      	ldr	r4, [r1, #16]
 8010bbe:	6917      	ldr	r7, [r2, #16]
 8010bc0:	42bc      	cmp	r4, r7
 8010bc2:	b085      	sub	sp, #20
 8010bc4:	460e      	mov	r6, r1
 8010bc6:	4690      	mov	r8, r2
 8010bc8:	da04      	bge.n	8010bd4 <__multiply+0x1c>
 8010bca:	4622      	mov	r2, r4
 8010bcc:	4646      	mov	r6, r8
 8010bce:	463c      	mov	r4, r7
 8010bd0:	4688      	mov	r8, r1
 8010bd2:	4617      	mov	r7, r2
 8010bd4:	68b3      	ldr	r3, [r6, #8]
 8010bd6:	6871      	ldr	r1, [r6, #4]
 8010bd8:	19e2      	adds	r2, r4, r7
 8010bda:	429a      	cmp	r2, r3
 8010bdc:	bfc8      	it	gt
 8010bde:	3101      	addgt	r1, #1
 8010be0:	9201      	str	r2, [sp, #4]
 8010be2:	f7ff fe47 	bl	8010874 <_Balloc>
 8010be6:	9901      	ldr	r1, [sp, #4]
 8010be8:	9003      	str	r0, [sp, #12]
 8010bea:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8010bee:	3314      	adds	r3, #20
 8010bf0:	3014      	adds	r0, #20
 8010bf2:	4298      	cmp	r0, r3
 8010bf4:	9302      	str	r3, [sp, #8]
 8010bf6:	d21a      	bcs.n	8010c2e <__multiply+0x76>
 8010bf8:	9902      	ldr	r1, [sp, #8]
 8010bfa:	9b03      	ldr	r3, [sp, #12]
 8010bfc:	43c2      	mvns	r2, r0
 8010bfe:	188a      	adds	r2, r1, r2
 8010c00:	9902      	ldr	r1, [sp, #8]
 8010c02:	3318      	adds	r3, #24
 8010c04:	2500      	movs	r5, #0
 8010c06:	4299      	cmp	r1, r3
 8010c08:	6005      	str	r5, [r0, #0]
 8010c0a:	f3c2 0080 	ubfx	r0, r2, #2, #1
 8010c0e:	d90e      	bls.n	8010c2e <__multiply+0x76>
 8010c10:	b128      	cbz	r0, 8010c1e <__multiply+0x66>
 8010c12:	601d      	str	r5, [r3, #0]
 8010c14:	9b03      	ldr	r3, [sp, #12]
 8010c16:	9a02      	ldr	r2, [sp, #8]
 8010c18:	331c      	adds	r3, #28
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d907      	bls.n	8010c2e <__multiply+0x76>
 8010c1e:	9802      	ldr	r0, [sp, #8]
 8010c20:	4619      	mov	r1, r3
 8010c22:	f841 5b04 	str.w	r5, [r1], #4
 8010c26:	605d      	str	r5, [r3, #4]
 8010c28:	1d0b      	adds	r3, r1, #4
 8010c2a:	4298      	cmp	r0, r3
 8010c2c:	d8f8      	bhi.n	8010c20 <__multiply+0x68>
 8010c2e:	eb08 0387 	add.w	r3, r8, r7, lsl #2
 8010c32:	3314      	adds	r3, #20
 8010c34:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8010c38:	f108 0714 	add.w	r7, r8, #20
 8010c3c:	3414      	adds	r4, #20
 8010c3e:	429f      	cmp	r7, r3
 8010c40:	9300      	str	r3, [sp, #0]
 8010c42:	f106 0c14 	add.w	ip, r6, #20
 8010c46:	f080 80f8 	bcs.w	8010e3a <__multiply+0x282>
 8010c4a:	9803      	ldr	r0, [sp, #12]
 8010c4c:	3018      	adds	r0, #24
 8010c4e:	f857 3b04 	ldr.w	r3, [r7], #4
 8010c52:	b29a      	uxth	r2, r3
 8010c54:	2a00      	cmp	r2, #0
 8010c56:	d06e      	beq.n	8010d36 <__multiply+0x17e>
 8010c58:	4661      	mov	r1, ip
 8010c5a:	f850 5c04 	ldr.w	r5, [r0, #-4]
 8010c5e:	f851 6b04 	ldr.w	r6, [r1], #4
 8010c62:	b2ab      	uxth	r3, r5
 8010c64:	fa1f f886 	uxth.w	r8, r6
 8010c68:	0c2d      	lsrs	r5, r5, #16
 8010c6a:	0c36      	lsrs	r6, r6, #16
 8010c6c:	fb02 3308 	mla	r3, r2, r8, r3
 8010c70:	fb02 5606 	mla	r6, r2, r6, r5
 8010c74:	eb06 4613 	add.w	r6, r6, r3, lsr #16
 8010c78:	ea6f 050c 	mvn.w	r5, ip
 8010c7c:	b29b      	uxth	r3, r3
 8010c7e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8010c82:	1965      	adds	r5, r4, r5
 8010c84:	0c36      	lsrs	r6, r6, #16
 8010c86:	428c      	cmp	r4, r1
 8010c88:	f840 3c04 	str.w	r3, [r0, #-4]
 8010c8c:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8010c90:	4603      	mov	r3, r0
 8010c92:	d94d      	bls.n	8010d30 <__multiply+0x178>
 8010c94:	b1cd      	cbz	r5, 8010cca <__multiply+0x112>
 8010c96:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8010c9a:	6803      	ldr	r3, [r0, #0]
 8010c9c:	fa1f f985 	uxth.w	r9, r5
 8010ca0:	fa1f f883 	uxth.w	r8, r3
 8010ca4:	0c2d      	lsrs	r5, r5, #16
 8010ca6:	0c1b      	lsrs	r3, r3, #16
 8010ca8:	fb02 8809 	mla	r8, r2, r9, r8
 8010cac:	4446      	add	r6, r8
 8010cae:	fb02 3505 	mla	r5, r2, r5, r3
 8010cb2:	eb05 4516 	add.w	r5, r5, r6, lsr #16
 8010cb6:	4603      	mov	r3, r0
 8010cb8:	b2b6      	uxth	r6, r6
 8010cba:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8010cbe:	3104      	adds	r1, #4
 8010cc0:	f843 6b04 	str.w	r6, [r3], #4
 8010cc4:	0c2e      	lsrs	r6, r5, #16
 8010cc6:	428c      	cmp	r4, r1
 8010cc8:	d932      	bls.n	8010d30 <__multiply+0x178>
 8010cca:	460d      	mov	r5, r1
 8010ccc:	f8d3 e000 	ldr.w	lr, [r3]
 8010cd0:	f855 9b04 	ldr.w	r9, [r5], #4
 8010cd4:	fa1f fa8e 	uxth.w	sl, lr
 8010cd8:	fa1f fb89 	uxth.w	fp, r9
 8010cdc:	fb02 aa0b 	mla	sl, r2, fp, sl
 8010ce0:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8010ce4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8010ce8:	4456      	add	r6, sl
 8010cea:	fb02 8e09 	mla	lr, r2, r9, r8
 8010cee:	eb0e 4916 	add.w	r9, lr, r6, lsr #16
 8010cf2:	4698      	mov	r8, r3
 8010cf4:	b2b6      	uxth	r6, r6
 8010cf6:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8010cfa:	f848 6b04 	str.w	r6, [r8], #4
 8010cfe:	684e      	ldr	r6, [r1, #4]
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	fa1f fa86 	uxth.w	sl, r6
 8010d06:	b299      	uxth	r1, r3
 8010d08:	0c36      	lsrs	r6, r6, #16
 8010d0a:	0c1b      	lsrs	r3, r3, #16
 8010d0c:	fb02 110a 	mla	r1, r2, sl, r1
 8010d10:	eb01 4119 	add.w	r1, r1, r9, lsr #16
 8010d14:	fb02 3606 	mla	r6, r2, r6, r3
 8010d18:	eb06 4611 	add.w	r6, r6, r1, lsr #16
 8010d1c:	b289      	uxth	r1, r1
 8010d1e:	4643      	mov	r3, r8
 8010d20:	ea41 4806 	orr.w	r8, r1, r6, lsl #16
 8010d24:	1d29      	adds	r1, r5, #4
 8010d26:	0c36      	lsrs	r6, r6, #16
 8010d28:	428c      	cmp	r4, r1
 8010d2a:	f843 8b04 	str.w	r8, [r3], #4
 8010d2e:	d8cc      	bhi.n	8010cca <__multiply+0x112>
 8010d30:	601e      	str	r6, [r3, #0]
 8010d32:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8010d36:	0c1a      	lsrs	r2, r3, #16
 8010d38:	d07a      	beq.n	8010e30 <__multiply+0x278>
 8010d3a:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8010d3e:	f8bc 5000 	ldrh.w	r5, [ip]
 8010d42:	0c31      	lsrs	r1, r6, #16
 8010d44:	fb02 1505 	mla	r5, r2, r5, r1
 8010d48:	b2b3      	uxth	r3, r6
 8010d4a:	ea43 4605 	orr.w	r6, r3, r5, lsl #16
 8010d4e:	46e1      	mov	r9, ip
 8010d50:	4603      	mov	r3, r0
 8010d52:	f840 6c04 	str.w	r6, [r0, #-4]
 8010d56:	f859 1b04 	ldr.w	r1, [r9], #4
 8010d5a:	f853 6b04 	ldr.w	r6, [r3], #4
 8010d5e:	0c09      	lsrs	r1, r1, #16
 8010d60:	fa1f fa86 	uxth.w	sl, r6
 8010d64:	fb02 a101 	mla	r1, r2, r1, sl
 8010d68:	ea6f 0e0c 	mvn.w	lr, ip
 8010d6c:	eb04 080e 	add.w	r8, r4, lr
 8010d70:	eb01 4115 	add.w	r1, r1, r5, lsr #16
 8010d74:	454c      	cmp	r4, r9
 8010d76:	f3c8 0a80 	ubfx	sl, r8, #2, #1
 8010d7a:	4605      	mov	r5, r0
 8010d7c:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010d80:	d955      	bls.n	8010e2e <__multiply+0x276>
 8010d82:	f1ba 0f00 	cmp.w	sl, #0
 8010d86:	d01b      	beq.n	8010dc0 <__multiply+0x208>
 8010d88:	f8bc 5004 	ldrh.w	r5, [ip, #4]
 8010d8c:	0c36      	lsrs	r6, r6, #16
 8010d8e:	fb02 6505 	mla	r5, r2, r5, r6
 8010d92:	eb05 0e08 	add.w	lr, r5, r8
 8010d96:	b289      	uxth	r1, r1
 8010d98:	ea41 460e 	orr.w	r6, r1, lr, lsl #16
 8010d9c:	f843 6c04 	str.w	r6, [r3, #-4]
 8010da0:	f859 1b04 	ldr.w	r1, [r9], #4
 8010da4:	461d      	mov	r5, r3
 8010da6:	f853 6b04 	ldr.w	r6, [r3], #4
 8010daa:	0c09      	lsrs	r1, r1, #16
 8010dac:	fa1f fa86 	uxth.w	sl, r6
 8010db0:	fb02 a101 	mla	r1, r2, r1, sl
 8010db4:	eb01 411e 	add.w	r1, r1, lr, lsr #16
 8010db8:	454c      	cmp	r4, r9
 8010dba:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010dbe:	d936      	bls.n	8010e2e <__multiply+0x276>
 8010dc0:	f8b9 b000 	ldrh.w	fp, [r9]
 8010dc4:	0c35      	lsrs	r5, r6, #16
 8010dc6:	fb02 5a0b 	mla	sl, r2, fp, r5
 8010dca:	44c2      	add	sl, r8
 8010dcc:	b289      	uxth	r1, r1
 8010dce:	461d      	mov	r5, r3
 8010dd0:	464e      	mov	r6, r9
 8010dd2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010dd6:	f843 1c04 	str.w	r1, [r3, #-4]
 8010dda:	f856 eb04 	ldr.w	lr, [r6], #4
 8010dde:	f855 1b04 	ldr.w	r1, [r5], #4
 8010de2:	f8d9 8004 	ldr.w	r8, [r9, #4]
 8010de6:	fa1f fb81 	uxth.w	fp, r1
 8010dea:	ea4f 491e 	mov.w	r9, lr, lsr #16
 8010dee:	0c09      	lsrs	r1, r1, #16
 8010df0:	fb02 be09 	mla	lr, r2, r9, fp
 8010df4:	fa1f f888 	uxth.w	r8, r8
 8010df8:	eb0e 491a 	add.w	r9, lr, sl, lsr #16
 8010dfc:	fb02 1e08 	mla	lr, r2, r8, r1
 8010e00:	eb0e 4819 	add.w	r8, lr, r9, lsr #16
 8010e04:	fa1f f189 	uxth.w	r1, r9
 8010e08:	46b1      	mov	r9, r6
 8010e0a:	ea41 4608 	orr.w	r6, r1, r8, lsl #16
 8010e0e:	f845 6c04 	str.w	r6, [r5, #-4]
 8010e12:	f859 1b04 	ldr.w	r1, [r9], #4
 8010e16:	685e      	ldr	r6, [r3, #4]
 8010e18:	0c09      	lsrs	r1, r1, #16
 8010e1a:	b2b3      	uxth	r3, r6
 8010e1c:	fb02 3301 	mla	r3, r2, r1, r3
 8010e20:	eb03 4118 	add.w	r1, r3, r8, lsr #16
 8010e24:	1d2b      	adds	r3, r5, #4
 8010e26:	454c      	cmp	r4, r9
 8010e28:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8010e2c:	d8c8      	bhi.n	8010dc0 <__multiply+0x208>
 8010e2e:	6029      	str	r1, [r5, #0]
 8010e30:	9a00      	ldr	r2, [sp, #0]
 8010e32:	3004      	adds	r0, #4
 8010e34:	42ba      	cmp	r2, r7
 8010e36:	f63f af0a 	bhi.w	8010c4e <__multiply+0x96>
 8010e3a:	9901      	ldr	r1, [sp, #4]
 8010e3c:	2900      	cmp	r1, #0
 8010e3e:	dd1a      	ble.n	8010e76 <__multiply+0x2be>
 8010e40:	9b02      	ldr	r3, [sp, #8]
 8010e42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010e46:	3b04      	subs	r3, #4
 8010e48:	b9a8      	cbnz	r0, 8010e76 <__multiply+0x2be>
 8010e4a:	9901      	ldr	r1, [sp, #4]
 8010e4c:	1e4a      	subs	r2, r1, #1
 8010e4e:	07d0      	lsls	r0, r2, #31
 8010e50:	d517      	bpl.n	8010e82 <__multiply+0x2ca>
 8010e52:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8010e56:	9201      	str	r2, [sp, #4]
 8010e58:	b968      	cbnz	r0, 8010e76 <__multiply+0x2be>
 8010e5a:	9a01      	ldr	r2, [sp, #4]
 8010e5c:	e008      	b.n	8010e70 <__multiply+0x2b8>
 8010e5e:	f853 1c04 	ldr.w	r1, [r3, #-4]
 8010e62:	3b04      	subs	r3, #4
 8010e64:	b931      	cbnz	r1, 8010e74 <__multiply+0x2bc>
 8010e66:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010e6a:	3a01      	subs	r2, #1
 8010e6c:	3b04      	subs	r3, #4
 8010e6e:	b908      	cbnz	r0, 8010e74 <__multiply+0x2bc>
 8010e70:	3a01      	subs	r2, #1
 8010e72:	d1f4      	bne.n	8010e5e <__multiply+0x2a6>
 8010e74:	9201      	str	r2, [sp, #4]
 8010e76:	9901      	ldr	r1, [sp, #4]
 8010e78:	9803      	ldr	r0, [sp, #12]
 8010e7a:	6101      	str	r1, [r0, #16]
 8010e7c:	b005      	add	sp, #20
 8010e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e82:	460a      	mov	r2, r1
 8010e84:	e7f4      	b.n	8010e70 <__multiply+0x2b8>
 8010e86:	bf00      	nop

08010e88 <__pow5mult>:
 8010e88:	f012 0303 	ands.w	r3, r2, #3
 8010e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e90:	4614      	mov	r4, r2
 8010e92:	4680      	mov	r8, r0
 8010e94:	460f      	mov	r7, r1
 8010e96:	d12b      	bne.n	8010ef0 <__pow5mult+0x68>
 8010e98:	10a4      	asrs	r4, r4, #2
 8010e9a:	d01b      	beq.n	8010ed4 <__pow5mult+0x4c>
 8010e9c:	f8d8 6048 	ldr.w	r6, [r8, #72]	; 0x48
 8010ea0:	b92e      	cbnz	r6, 8010eae <__pow5mult+0x26>
 8010ea2:	e02e      	b.n	8010f02 <__pow5mult+0x7a>
 8010ea4:	1064      	asrs	r4, r4, #1
 8010ea6:	d015      	beq.n	8010ed4 <__pow5mult+0x4c>
 8010ea8:	6835      	ldr	r5, [r6, #0]
 8010eaa:	b1b5      	cbz	r5, 8010eda <__pow5mult+0x52>
 8010eac:	462e      	mov	r6, r5
 8010eae:	07e3      	lsls	r3, r4, #31
 8010eb0:	d5f8      	bpl.n	8010ea4 <__pow5mult+0x1c>
 8010eb2:	4639      	mov	r1, r7
 8010eb4:	4632      	mov	r2, r6
 8010eb6:	4640      	mov	r0, r8
 8010eb8:	f7ff fe7e 	bl	8010bb8 <__multiply>
 8010ebc:	b1b7      	cbz	r7, 8010eec <__pow5mult+0x64>
 8010ebe:	687a      	ldr	r2, [r7, #4]
 8010ec0:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8010ec4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ec8:	1064      	asrs	r4, r4, #1
 8010eca:	6039      	str	r1, [r7, #0]
 8010ecc:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8010ed0:	4607      	mov	r7, r0
 8010ed2:	d1e9      	bne.n	8010ea8 <__pow5mult+0x20>
 8010ed4:	4638      	mov	r0, r7
 8010ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010eda:	4631      	mov	r1, r6
 8010edc:	4632      	mov	r2, r6
 8010ede:	4640      	mov	r0, r8
 8010ee0:	f7ff fe6a 	bl	8010bb8 <__multiply>
 8010ee4:	6030      	str	r0, [r6, #0]
 8010ee6:	6005      	str	r5, [r0, #0]
 8010ee8:	4606      	mov	r6, r0
 8010eea:	e7e0      	b.n	8010eae <__pow5mult+0x26>
 8010eec:	4607      	mov	r7, r0
 8010eee:	e7d9      	b.n	8010ea4 <__pow5mult+0x1c>
 8010ef0:	1e5d      	subs	r5, r3, #1
 8010ef2:	4a09      	ldr	r2, [pc, #36]	; (8010f18 <__pow5mult+0x90>)
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8010efa:	f7ff fceb 	bl	80108d4 <__multadd>
 8010efe:	4607      	mov	r7, r0
 8010f00:	e7ca      	b.n	8010e98 <__pow5mult+0x10>
 8010f02:	4640      	mov	r0, r8
 8010f04:	f240 2171 	movw	r1, #625	; 0x271
 8010f08:	f7ff fe4c 	bl	8010ba4 <__i2b>
 8010f0c:	4606      	mov	r6, r0
 8010f0e:	f8c8 0048 	str.w	r0, [r8, #72]	; 0x48
 8010f12:	2000      	movs	r0, #0
 8010f14:	6030      	str	r0, [r6, #0]
 8010f16:	e7ca      	b.n	8010eae <__pow5mult+0x26>
 8010f18:	08013828 	.word	0x08013828

08010f1c <__lshift>:
 8010f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f20:	4617      	mov	r7, r2
 8010f22:	690a      	ldr	r2, [r1, #16]
 8010f24:	688b      	ldr	r3, [r1, #8]
 8010f26:	117e      	asrs	r6, r7, #5
 8010f28:	b083      	sub	sp, #12
 8010f2a:	18b4      	adds	r4, r6, r2
 8010f2c:	9401      	str	r4, [sp, #4]
 8010f2e:	3401      	adds	r4, #1
 8010f30:	429c      	cmp	r4, r3
 8010f32:	460d      	mov	r5, r1
 8010f34:	4680      	mov	r8, r0
 8010f36:	6849      	ldr	r1, [r1, #4]
 8010f38:	dd03      	ble.n	8010f42 <__lshift+0x26>
 8010f3a:	005b      	lsls	r3, r3, #1
 8010f3c:	3101      	adds	r1, #1
 8010f3e:	429c      	cmp	r4, r3
 8010f40:	dcfb      	bgt.n	8010f3a <__lshift+0x1e>
 8010f42:	4640      	mov	r0, r8
 8010f44:	f7ff fc96 	bl	8010874 <_Balloc>
 8010f48:	2e00      	cmp	r6, #0
 8010f4a:	f100 0114 	add.w	r1, r0, #20
 8010f4e:	dd1f      	ble.n	8010f90 <__lshift+0x74>
 8010f50:	2301      	movs	r3, #1
 8010f52:	1e72      	subs	r2, r6, #1
 8010f54:	f04f 0c00 	mov.w	ip, #0
 8010f58:	42b3      	cmp	r3, r6
 8010f5a:	f8c1 c000 	str.w	ip, [r1]
 8010f5e:	ea02 0103 	and.w	r1, r2, r3
 8010f62:	f100 0218 	add.w	r2, r0, #24
 8010f66:	d010      	beq.n	8010f8a <__lshift+0x6e>
 8010f68:	b131      	cbz	r1, 8010f78 <__lshift+0x5c>
 8010f6a:	2302      	movs	r3, #2
 8010f6c:	42b3      	cmp	r3, r6
 8010f6e:	f8c2 c000 	str.w	ip, [r2]
 8010f72:	f100 021c 	add.w	r2, r0, #28
 8010f76:	d008      	beq.n	8010f8a <__lshift+0x6e>
 8010f78:	4611      	mov	r1, r2
 8010f7a:	3302      	adds	r3, #2
 8010f7c:	f841 cb04 	str.w	ip, [r1], #4
 8010f80:	f8c2 c004 	str.w	ip, [r2, #4]
 8010f84:	1d0a      	adds	r2, r1, #4
 8010f86:	42b3      	cmp	r3, r6
 8010f88:	d1f6      	bne.n	8010f78 <__lshift+0x5c>
 8010f8a:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8010f8e:	3114      	adds	r1, #20
 8010f90:	692e      	ldr	r6, [r5, #16]
 8010f92:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 8010f96:	3614      	adds	r6, #20
 8010f98:	f017 071f 	ands.w	r7, r7, #31
 8010f9c:	f105 0e14 	add.w	lr, r5, #20
 8010fa0:	9700      	str	r7, [sp, #0]
 8010fa2:	d05b      	beq.n	801105c <__lshift+0x140>
 8010fa4:	f8de 2000 	ldr.w	r2, [lr]
 8010fa8:	fa02 f207 	lsl.w	r2, r2, r7
 8010fac:	f105 0318 	add.w	r3, r5, #24
 8010fb0:	f841 2b04 	str.w	r2, [r1], #4
 8010fb4:	ea6f 090e 	mvn.w	r9, lr
 8010fb8:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8010fbc:	eb06 0a09 	add.w	sl, r6, r9
 8010fc0:	f1c7 0e20 	rsb	lr, r7, #32
 8010fc4:	429e      	cmp	r6, r3
 8010fc6:	f3ca 0a80 	ubfx	sl, sl, #2, #1
 8010fca:	fa22 f90e 	lsr.w	r9, r2, lr
 8010fce:	d931      	bls.n	8011034 <__lshift+0x118>
 8010fd0:	f1ba 0f00 	cmp.w	sl, #0
 8010fd4:	d00f      	beq.n	8010ff6 <__lshift+0xda>
 8010fd6:	681f      	ldr	r7, [r3, #0]
 8010fd8:	9b00      	ldr	r3, [sp, #0]
 8010fda:	fa07 f703 	lsl.w	r7, r7, r3
 8010fde:	ea49 0207 	orr.w	r2, r9, r7
 8010fe2:	f105 031c 	add.w	r3, r5, #28
 8010fe6:	f841 2b04 	str.w	r2, [r1], #4
 8010fea:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8010fee:	429e      	cmp	r6, r3
 8010ff0:	fa27 f90e 	lsr.w	r9, r7, lr
 8010ff4:	d91e      	bls.n	8011034 <__lshift+0x118>
 8010ff6:	681a      	ldr	r2, [r3, #0]
 8010ff8:	f8dd b000 	ldr.w	fp, [sp]
 8010ffc:	460f      	mov	r7, r1
 8010ffe:	fa02 fc0b 	lsl.w	ip, r2, fp
 8011002:	ea49 090c 	orr.w	r9, r9, ip
 8011006:	f847 9b04 	str.w	r9, [r7], #4
 801100a:	461a      	mov	r2, r3
 801100c:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8011010:	f852 3b04 	ldr.w	r3, [r2], #4
 8011014:	fa0a fc0b 	lsl.w	ip, sl, fp
 8011018:	fa23 fb0e 	lsr.w	fp, r3, lr
 801101c:	ea4b 0a0c 	orr.w	sl, fp, ip
 8011020:	4613      	mov	r3, r2
 8011022:	f8c1 a004 	str.w	sl, [r1, #4]
 8011026:	f853 9b04 	ldr.w	r9, [r3], #4
 801102a:	1d39      	adds	r1, r7, #4
 801102c:	429e      	cmp	r6, r3
 801102e:	fa29 f90e 	lsr.w	r9, r9, lr
 8011032:	d8e0      	bhi.n	8010ff6 <__lshift+0xda>
 8011034:	f8c1 9000 	str.w	r9, [r1]
 8011038:	f1b9 0f00 	cmp.w	r9, #0
 801103c:	d001      	beq.n	8011042 <__lshift+0x126>
 801103e:	9c01      	ldr	r4, [sp, #4]
 8011040:	3402      	adds	r4, #2
 8011042:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8011046:	686a      	ldr	r2, [r5, #4]
 8011048:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801104c:	3c01      	subs	r4, #1
 801104e:	6104      	str	r4, [r0, #16]
 8011050:	6029      	str	r1, [r5, #0]
 8011052:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011056:	b003      	add	sp, #12
 8011058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801105c:	ea6f 030e 	mvn.w	r3, lr
 8011060:	f8de 7000 	ldr.w	r7, [lr]
 8011064:	f105 0218 	add.w	r2, r5, #24
 8011068:	18f3      	adds	r3, r6, r3
 801106a:	4296      	cmp	r6, r2
 801106c:	f841 7b04 	str.w	r7, [r1], #4
 8011070:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8011074:	d9e5      	bls.n	8011042 <__lshift+0x126>
 8011076:	b133      	cbz	r3, 8011086 <__lshift+0x16a>
 8011078:	6813      	ldr	r3, [r2, #0]
 801107a:	f105 021c 	add.w	r2, r5, #28
 801107e:	4296      	cmp	r6, r2
 8011080:	f841 3b04 	str.w	r3, [r1], #4
 8011084:	d9dd      	bls.n	8011042 <__lshift+0x126>
 8011086:	4694      	mov	ip, r2
 8011088:	460f      	mov	r7, r1
 801108a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801108e:	f847 3b04 	str.w	r3, [r7], #4
 8011092:	6853      	ldr	r3, [r2, #4]
 8011094:	f10c 0204 	add.w	r2, ip, #4
 8011098:	604b      	str	r3, [r1, #4]
 801109a:	1d39      	adds	r1, r7, #4
 801109c:	4296      	cmp	r6, r2
 801109e:	d8f2      	bhi.n	8011086 <__lshift+0x16a>
 80110a0:	e7cf      	b.n	8011042 <__lshift+0x126>
 80110a2:	bf00      	nop

080110a4 <__mcmp>:
 80110a4:	b4f0      	push	{r4, r5, r6, r7}
 80110a6:	690b      	ldr	r3, [r1, #16]
 80110a8:	4605      	mov	r5, r0
 80110aa:	6900      	ldr	r0, [r0, #16]
 80110ac:	1ac0      	subs	r0, r0, r3
 80110ae:	d124      	bne.n	80110fa <__mcmp+0x56>
 80110b0:	1d1a      	adds	r2, r3, #4
 80110b2:	0094      	lsls	r4, r2, #2
 80110b4:	192b      	adds	r3, r5, r4
 80110b6:	1d1e      	adds	r6, r3, #4
 80110b8:	1909      	adds	r1, r1, r4
 80110ba:	3514      	adds	r5, #20
 80110bc:	f856 4c04 	ldr.w	r4, [r6, #-4]
 80110c0:	680a      	ldr	r2, [r1, #0]
 80110c2:	43ef      	mvns	r7, r5
 80110c4:	19be      	adds	r6, r7, r6
 80110c6:	4294      	cmp	r4, r2
 80110c8:	f3c6 0680 	ubfx	r6, r6, #2, #1
 80110cc:	d110      	bne.n	80110f0 <__mcmp+0x4c>
 80110ce:	429d      	cmp	r5, r3
 80110d0:	d213      	bcs.n	80110fa <__mcmp+0x56>
 80110d2:	b13e      	cbz	r6, 80110e4 <__mcmp+0x40>
 80110d4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80110d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80110dc:	4294      	cmp	r4, r2
 80110de:	d107      	bne.n	80110f0 <__mcmp+0x4c>
 80110e0:	429d      	cmp	r5, r3
 80110e2:	d20a      	bcs.n	80110fa <__mcmp+0x56>
 80110e4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 80110e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80110ec:	4294      	cmp	r4, r2
 80110ee:	d0f1      	beq.n	80110d4 <__mcmp+0x30>
 80110f0:	42a2      	cmp	r2, r4
 80110f2:	bf94      	ite	ls
 80110f4:	2001      	movls	r0, #1
 80110f6:	f04f 30ff 	movhi.w	r0, #4294967295
 80110fa:	bcf0      	pop	{r4, r5, r6, r7}
 80110fc:	4770      	bx	lr
 80110fe:	bf00      	nop

08011100 <__mdiff>:
 8011100:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011104:	460f      	mov	r7, r1
 8011106:	4605      	mov	r5, r0
 8011108:	4611      	mov	r1, r2
 801110a:	4638      	mov	r0, r7
 801110c:	4693      	mov	fp, r2
 801110e:	f7ff ffc9 	bl	80110a4 <__mcmp>
 8011112:	1e04      	subs	r4, r0, #0
 8011114:	f000 80f1 	beq.w	80112fa <__mdiff+0x1fa>
 8011118:	f2c0 80ea 	blt.w	80112f0 <__mdiff+0x1f0>
 801111c:	2400      	movs	r4, #0
 801111e:	4628      	mov	r0, r5
 8011120:	6879      	ldr	r1, [r7, #4]
 8011122:	f7ff fba7 	bl	8010874 <_Balloc>
 8011126:	f8db 6014 	ldr.w	r6, [fp, #20]
 801112a:	697a      	ldr	r2, [r7, #20]
 801112c:	f8db 5010 	ldr.w	r5, [fp, #16]
 8011130:	60c4      	str	r4, [r0, #12]
 8011132:	fa1f fc82 	uxth.w	ip, r2
 8011136:	ea4f 4a16 	mov.w	sl, r6, lsr #16
 801113a:	b2b4      	uxth	r4, r6
 801113c:	ebc4 060c 	rsb	r6, r4, ip
 8011140:	693b      	ldr	r3, [r7, #16]
 8011142:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 8011146:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801114a:	f10b 0114 	add.w	r1, fp, #20
 801114e:	eb02 4a26 	add.w	sl, r2, r6, asr #16
 8011152:	f105 0814 	add.w	r8, r5, #20
 8011156:	43c9      	mvns	r1, r1
 8011158:	b2b4      	uxth	r4, r6
 801115a:	f10b 0618 	add.w	r6, fp, #24
 801115e:	eb08 0201 	add.w	r2, r8, r1
 8011162:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8011166:	eb07 0983 	add.w	r9, r7, r3, lsl #2
 801116a:	f100 0518 	add.w	r5, r0, #24
 801116e:	45b0      	cmp	r8, r6
 8011170:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8011174:	6144      	str	r4, [r0, #20]
 8011176:	f109 0914 	add.w	r9, r9, #20
 801117a:	f107 0c18 	add.w	ip, r7, #24
 801117e:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8011182:	462a      	mov	r2, r5
 8011184:	d952      	bls.n	801122c <__mdiff+0x12c>
 8011186:	b1d9      	cbz	r1, 80111c0 <__mdiff+0xc0>
 8011188:	f8dc 2000 	ldr.w	r2, [ip]
 801118c:	6836      	ldr	r6, [r6, #0]
 801118e:	fa1a fe82 	uxtah	lr, sl, r2
 8011192:	0c31      	lsrs	r1, r6, #16
 8011194:	b2b4      	uxth	r4, r6
 8011196:	ebc4 060e 	rsb	r6, r4, lr
 801119a:	ebc1 4c12 	rsb	ip, r1, r2, lsr #16
 801119e:	eb0c 4a26 	add.w	sl, ip, r6, asr #16
 80111a2:	b2b2      	uxth	r2, r6
 80111a4:	ea42 440a 	orr.w	r4, r2, sl, lsl #16
 80111a8:	f10b 061c 	add.w	r6, fp, #28
 80111ac:	602c      	str	r4, [r5, #0]
 80111ae:	45b0      	cmp	r8, r6
 80111b0:	f100 051c 	add.w	r5, r0, #28
 80111b4:	f107 0c1c 	add.w	ip, r7, #28
 80111b8:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 80111bc:	462a      	mov	r2, r5
 80111be:	d935      	bls.n	801122c <__mdiff+0x12c>
 80111c0:	4662      	mov	r2, ip
 80111c2:	4637      	mov	r7, r6
 80111c4:	f852 1b04 	ldr.w	r1, [r2], #4
 80111c8:	f857 4b04 	ldr.w	r4, [r7], #4
 80111cc:	fa1a fe81 	uxtah	lr, sl, r1
 80111d0:	fa1f fb84 	uxth.w	fp, r4
 80111d4:	0c24      	lsrs	r4, r4, #16
 80111d6:	ebcb 0a0e 	rsb	sl, fp, lr
 80111da:	ebc4 4111 	rsb	r1, r4, r1, lsr #16
 80111de:	eb01 442a 	add.w	r4, r1, sl, asr #16
 80111e2:	fa1f fe8a 	uxth.w	lr, sl
 80111e6:	4629      	mov	r1, r5
 80111e8:	ea4e 4b04 	orr.w	fp, lr, r4, lsl #16
 80111ec:	f841 bb04 	str.w	fp, [r1], #4
 80111f0:	f8dc c004 	ldr.w	ip, [ip, #4]
 80111f4:	6876      	ldr	r6, [r6, #4]
 80111f6:	fa1f fa8c 	uxth.w	sl, ip
 80111fa:	eb0a 4424 	add.w	r4, sl, r4, asr #16
 80111fe:	fa1f fb86 	uxth.w	fp, r6
 8011202:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8011206:	ebcb 0404 	rsb	r4, fp, r4
 801120a:	ebc6 4e1c 	rsb	lr, r6, ip, lsr #16
 801120e:	eb0e 4a24 	add.w	sl, lr, r4, asr #16
 8011212:	b2a6      	uxth	r6, r4
 8011214:	ea46 440a 	orr.w	r4, r6, sl, lsl #16
 8011218:	1d3e      	adds	r6, r7, #4
 801121a:	606c      	str	r4, [r5, #4]
 801121c:	1d0d      	adds	r5, r1, #4
 801121e:	45b0      	cmp	r8, r6
 8011220:	f102 0c04 	add.w	ip, r2, #4
 8011224:	ea4f 4a2a 	mov.w	sl, sl, asr #16
 8011228:	462a      	mov	r2, r5
 801122a:	d8c9      	bhi.n	80111c0 <__mdiff+0xc0>
 801122c:	45e1      	cmp	r9, ip
 801122e:	d955      	bls.n	80112dc <__mdiff+0x1dc>
 8011230:	4662      	mov	r2, ip
 8011232:	ea6f 040c 	mvn.w	r4, ip
 8011236:	f852 1b04 	ldr.w	r1, [r2], #4
 801123a:	fa1a fe81 	uxtah	lr, sl, r1
 801123e:	ea4f 4811 	mov.w	r8, r1, lsr #16
 8011242:	eb08 482e 	add.w	r8, r8, lr, asr #16
 8011246:	fa1f fa8e 	uxth.w	sl, lr
 801124a:	4629      	mov	r1, r5
 801124c:	eb09 0604 	add.w	r6, r9, r4
 8011250:	4591      	cmp	r9, r2
 8011252:	ea4a 4408 	orr.w	r4, sl, r8, lsl #16
 8011256:	f841 4b04 	str.w	r4, [r1], #4
 801125a:	f3c6 0680 	ubfx	r6, r6, #2, #1
 801125e:	ea4f 4828 	mov.w	r8, r8, asr #16
 8011262:	d933      	bls.n	80112cc <__mdiff+0x1cc>
 8011264:	b186      	cbz	r6, 8011288 <__mdiff+0x188>
 8011266:	f852 4b04 	ldr.w	r4, [r2], #4
 801126a:	fa18 fe84 	uxtah	lr, r8, r4
 801126e:	0c26      	lsrs	r6, r4, #16
 8011270:	eb06 462e 	add.w	r6, r6, lr, asr #16
 8011274:	fa1f f88e 	uxth.w	r8, lr
 8011278:	ea48 4406 	orr.w	r4, r8, r6, lsl #16
 801127c:	4591      	cmp	r9, r2
 801127e:	f841 4b04 	str.w	r4, [r1], #4
 8011282:	ea4f 4826 	mov.w	r8, r6, asr #16
 8011286:	d921      	bls.n	80112cc <__mdiff+0x1cc>
 8011288:	4617      	mov	r7, r2
 801128a:	460e      	mov	r6, r1
 801128c:	f857 4b04 	ldr.w	r4, [r7], #4
 8011290:	fa18 fe84 	uxtah	lr, r8, r4
 8011294:	0c24      	lsrs	r4, r4, #16
 8011296:	eb04 442e 	add.w	r4, r4, lr, asr #16
 801129a:	fa1f f88e 	uxth.w	r8, lr
 801129e:	ea48 4e04 	orr.w	lr, r8, r4, lsl #16
 80112a2:	f846 eb04 	str.w	lr, [r6], #4
 80112a6:	6852      	ldr	r2, [r2, #4]
 80112a8:	fa1f f882 	uxth.w	r8, r2
 80112ac:	eb08 4424 	add.w	r4, r8, r4, asr #16
 80112b0:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80112b4:	eb02 4e24 	add.w	lr, r2, r4, asr #16
 80112b8:	b2a4      	uxth	r4, r4
 80112ba:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80112be:	1d3a      	adds	r2, r7, #4
 80112c0:	604c      	str	r4, [r1, #4]
 80112c2:	1d31      	adds	r1, r6, #4
 80112c4:	4591      	cmp	r9, r2
 80112c6:	ea4f 482e 	mov.w	r8, lr, asr #16
 80112ca:	d8dd      	bhi.n	8011288 <__mdiff+0x188>
 80112cc:	ea6f 010c 	mvn.w	r1, ip
 80112d0:	eb01 0209 	add.w	r2, r1, r9
 80112d4:	f022 0103 	bic.w	r1, r2, #3
 80112d8:	1d0a      	adds	r2, r1, #4
 80112da:	18aa      	adds	r2, r5, r2
 80112dc:	3a04      	subs	r2, #4
 80112de:	b924      	cbnz	r4, 80112ea <__mdiff+0x1ea>
 80112e0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80112e4:	3b01      	subs	r3, #1
 80112e6:	2900      	cmp	r1, #0
 80112e8:	d0fa      	beq.n	80112e0 <__mdiff+0x1e0>
 80112ea:	6103      	str	r3, [r0, #16]
 80112ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112f0:	463b      	mov	r3, r7
 80112f2:	2401      	movs	r4, #1
 80112f4:	465f      	mov	r7, fp
 80112f6:	469b      	mov	fp, r3
 80112f8:	e711      	b.n	801111e <__mdiff+0x1e>
 80112fa:	4628      	mov	r0, r5
 80112fc:	4621      	mov	r1, r4
 80112fe:	f7ff fab9 	bl	8010874 <_Balloc>
 8011302:	2201      	movs	r2, #1
 8011304:	6102      	str	r2, [r0, #16]
 8011306:	6144      	str	r4, [r0, #20]
 8011308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801130c <__ulp>:
 801130c:	2300      	movs	r3, #0
 801130e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8011312:	400b      	ands	r3, r1
 8011314:	f1a3 7050 	sub.w	r0, r3, #54525952	; 0x3400000
 8011318:	2800      	cmp	r0, #0
 801131a:	dd02      	ble.n	8011322 <__ulp+0x16>
 801131c:	4601      	mov	r1, r0
 801131e:	2000      	movs	r0, #0
 8011320:	4770      	bx	lr
 8011322:	4241      	negs	r1, r0
 8011324:	150b      	asrs	r3, r1, #20
 8011326:	2100      	movs	r1, #0
 8011328:	2b13      	cmp	r3, #19
 801132a:	dd0b      	ble.n	8011344 <__ulp+0x38>
 801132c:	2b32      	cmp	r3, #50	; 0x32
 801132e:	dd02      	ble.n	8011336 <__ulp+0x2a>
 8011330:	2201      	movs	r2, #1
 8011332:	4610      	mov	r0, r2
 8011334:	4770      	bx	lr
 8011336:	f1c3 0033 	rsb	r0, r3, #51	; 0x33
 801133a:	2301      	movs	r3, #1
 801133c:	fa03 f200 	lsl.w	r2, r3, r0
 8011340:	4610      	mov	r0, r2
 8011342:	4770      	bx	lr
 8011344:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011348:	fa41 f103 	asr.w	r1, r1, r3
 801134c:	2000      	movs	r0, #0
 801134e:	4770      	bx	lr

08011350 <__b2d>:
 8011350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011354:	6906      	ldr	r6, [r0, #16]
 8011356:	4688      	mov	r8, r1
 8011358:	1d31      	adds	r1, r6, #4
 801135a:	eb00 0681 	add.w	r6, r0, r1, lsl #2
 801135e:	4634      	mov	r4, r6
 8011360:	f100 0714 	add.w	r7, r0, #20
 8011364:	f854 5b04 	ldr.w	r5, [r4], #4
 8011368:	4628      	mov	r0, r5
 801136a:	f7ff fbcf 	bl	8010b0c <__hi0bits>
 801136e:	f1c0 0320 	rsb	r3, r0, #32
 8011372:	280a      	cmp	r0, #10
 8011374:	f8c8 3000 	str.w	r3, [r8]
 8011378:	4632      	mov	r2, r6
 801137a:	dc17      	bgt.n	80113ac <__b2d+0x5c>
 801137c:	42b7      	cmp	r7, r6
 801137e:	f1c0 020b 	rsb	r2, r0, #11
 8011382:	bf38      	it	cc
 8011384:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 8011388:	fa25 f302 	lsr.w	r3, r5, r2
 801138c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8011390:	bf34      	ite	cc
 8011392:	fa24 f202 	lsrcc.w	r2, r4, r2
 8011396:	2200      	movcs	r2, #0
 8011398:	3015      	adds	r0, #21
 801139a:	f441 1340 	orr.w	r3, r1, #3145728	; 0x300000
 801139e:	fa05 f500 	lsl.w	r5, r5, r0
 80113a2:	ea42 0005 	orr.w	r0, r2, r5
 80113a6:	4619      	mov	r1, r3
 80113a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113ac:	42b7      	cmp	r7, r6
 80113ae:	d31f      	bcc.n	80113f0 <__b2d+0xa0>
 80113b0:	2400      	movs	r4, #0
 80113b2:	f1b0 060b 	subs.w	r6, r0, #11
 80113b6:	d021      	beq.n	80113fc <__b2d+0xac>
 80113b8:	42ba      	cmp	r2, r7
 80113ba:	fa05 f506 	lsl.w	r5, r5, r6
 80113be:	f1c0 012b 	rsb	r1, r0, #43	; 0x2b
 80113c2:	bf88      	it	hi
 80113c4:	f852 2c04 	ldrhi.w	r2, [r2, #-4]
 80113c8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80113cc:	fa24 fc01 	lsr.w	ip, r4, r1
 80113d0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80113d4:	bf88      	it	hi
 80113d6:	fa22 f101 	lsrhi.w	r1, r2, r1
 80113da:	ea45 030c 	orr.w	r3, r5, ip
 80113de:	bf98      	it	ls
 80113e0:	2100      	movls	r1, #0
 80113e2:	fa04 f406 	lsl.w	r4, r4, r6
 80113e6:	ea41 0004 	orr.w	r0, r1, r4
 80113ea:	4619      	mov	r1, r3
 80113ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113f0:	1f32      	subs	r2, r6, #4
 80113f2:	f1b0 060b 	subs.w	r6, r0, #11
 80113f6:	f854 4c08 	ldr.w	r4, [r4, #-8]
 80113fa:	d1dd      	bne.n	80113b8 <__b2d+0x68>
 80113fc:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8011400:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 8011404:	4620      	mov	r0, r4
 8011406:	4619      	mov	r1, r3
 8011408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801140c <__d2b>:
 801140c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011410:	b083      	sub	sp, #12
 8011412:	2101      	movs	r1, #1
 8011414:	461d      	mov	r5, r3
 8011416:	4614      	mov	r4, r2
 8011418:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 801141a:	f7ff fa2b 	bl	8010874 <_Balloc>
 801141e:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8011422:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 8011426:	4680      	mov	r8, r0
 8011428:	46a9      	mov	r9, r5
 801142a:	f423 0070 	bic.w	r0, r3, #15728640	; 0xf00000
 801142e:	b10e      	cbz	r6, 8011434 <__d2b+0x28>
 8011430:	f440 1080 	orr.w	r0, r0, #1048576	; 0x100000
 8011434:	9001      	str	r0, [sp, #4]
 8011436:	2c00      	cmp	r4, #0
 8011438:	d024      	beq.n	8011484 <__d2b+0x78>
 801143a:	aa02      	add	r2, sp, #8
 801143c:	4668      	mov	r0, sp
 801143e:	f842 4d08 	str.w	r4, [r2, #-8]!
 8011442:	f7ff fb81 	bl	8010b48 <__lo0bits>
 8011446:	9b01      	ldr	r3, [sp, #4]
 8011448:	2800      	cmp	r0, #0
 801144a:	d131      	bne.n	80114b0 <__d2b+0xa4>
 801144c:	9c00      	ldr	r4, [sp, #0]
 801144e:	f8c8 4014 	str.w	r4, [r8, #20]
 8011452:	2b00      	cmp	r3, #0
 8011454:	bf0c      	ite	eq
 8011456:	2401      	moveq	r4, #1
 8011458:	2402      	movne	r4, #2
 801145a:	f8c8 3018 	str.w	r3, [r8, #24]
 801145e:	f8c8 4010 	str.w	r4, [r8, #16]
 8011462:	b9de      	cbnz	r6, 801149c <__d2b+0x90>
 8011464:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 8011468:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 801146c:	6910      	ldr	r0, [r2, #16]
 801146e:	603b      	str	r3, [r7, #0]
 8011470:	f7ff fb4c 	bl	8010b0c <__hi0bits>
 8011474:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011476:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 801147a:	6008      	str	r0, [r1, #0]
 801147c:	4640      	mov	r0, r8
 801147e:	b003      	add	sp, #12
 8011480:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011484:	a801      	add	r0, sp, #4
 8011486:	f7ff fb5f 	bl	8010b48 <__lo0bits>
 801148a:	9901      	ldr	r1, [sp, #4]
 801148c:	2401      	movs	r4, #1
 801148e:	f8c8 1014 	str.w	r1, [r8, #20]
 8011492:	f8c8 4010 	str.w	r4, [r8, #16]
 8011496:	3020      	adds	r0, #32
 8011498:	2e00      	cmp	r6, #0
 801149a:	d0e3      	beq.n	8011464 <__d2b+0x58>
 801149c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
 80114a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80114a2:	eb09 0200 	add.w	r2, r9, r0
 80114a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80114aa:	603a      	str	r2, [r7, #0]
 80114ac:	6018      	str	r0, [r3, #0]
 80114ae:	e7e5      	b.n	801147c <__d2b+0x70>
 80114b0:	f1c0 0120 	rsb	r1, r0, #32
 80114b4:	9a00      	ldr	r2, [sp, #0]
 80114b6:	fa03 f401 	lsl.w	r4, r3, r1
 80114ba:	ea44 0102 	orr.w	r1, r4, r2
 80114be:	fa23 f300 	lsr.w	r3, r3, r0
 80114c2:	f8c8 1014 	str.w	r1, [r8, #20]
 80114c6:	9301      	str	r3, [sp, #4]
 80114c8:	e7c3      	b.n	8011452 <__d2b+0x46>
 80114ca:	bf00      	nop

080114cc <__ratio>:
 80114cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80114ce:	b083      	sub	sp, #12
 80114d0:	460e      	mov	r6, r1
 80114d2:	4669      	mov	r1, sp
 80114d4:	4607      	mov	r7, r0
 80114d6:	f7ff ff3b 	bl	8011350 <__b2d>
 80114da:	4604      	mov	r4, r0
 80114dc:	460d      	mov	r5, r1
 80114de:	4630      	mov	r0, r6
 80114e0:	a901      	add	r1, sp, #4
 80114e2:	f7ff ff35 	bl	8011350 <__b2d>
 80114e6:	4602      	mov	r2, r0
 80114e8:	460b      	mov	r3, r1
 80114ea:	e89d 0003 	ldmia.w	sp, {r0, r1}
 80114ee:	693f      	ldr	r7, [r7, #16]
 80114f0:	6936      	ldr	r6, [r6, #16]
 80114f2:	1a41      	subs	r1, r0, r1
 80114f4:	ebc6 0e07 	rsb	lr, r6, r7
 80114f8:	eb01 1c4e 	add.w	ip, r1, lr, lsl #5
 80114fc:	f1bc 0f00 	cmp.w	ip, #0
 8011500:	4616      	mov	r6, r2
 8011502:	461f      	mov	r7, r3
 8011504:	dd07      	ble.n	8011516 <__ratio+0x4a>
 8011506:	eb05 550c 	add.w	r5, r5, ip, lsl #20
 801150a:	4620      	mov	r0, r4
 801150c:	4629      	mov	r1, r5
 801150e:	f7fa fc4d 	bl	800bdac <__aeabi_ddiv>
 8011512:	b003      	add	sp, #12
 8011514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011516:	eba3 570c 	sub.w	r7, r3, ip, lsl #20
 801151a:	463b      	mov	r3, r7
 801151c:	e7f5      	b.n	801150a <__ratio+0x3e>
 801151e:	bf00      	nop

08011520 <_mprec_log10>:
 8011520:	2817      	cmp	r0, #23
 8011522:	b538      	push	{r3, r4, r5, lr}
 8011524:	dd27      	ble.n	8011576 <_mprec_log10+0x56>
 8011526:	2100      	movs	r1, #0
 8011528:	2300      	movs	r3, #0
 801152a:	1e45      	subs	r5, r0, #1
 801152c:	2200      	movs	r2, #0
 801152e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011532:	2000      	movs	r0, #0
 8011534:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8011538:	f7fa fb0e 	bl	800bb58 <__aeabi_dmul>
 801153c:	462c      	mov	r4, r5
 801153e:	4602      	mov	r2, r0
 8011540:	460b      	mov	r3, r1
 8011542:	f005 0501 	and.w	r5, r5, #1
 8011546:	b19c      	cbz	r4, 8011570 <_mprec_log10+0x50>
 8011548:	b965      	cbnz	r5, 8011564 <_mprec_log10+0x44>
 801154a:	4619      	mov	r1, r3
 801154c:	2300      	movs	r3, #0
 801154e:	4610      	mov	r0, r2
 8011550:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011554:	2200      	movs	r2, #0
 8011556:	f7fa faff 	bl	800bb58 <__aeabi_dmul>
 801155a:	2300      	movs	r3, #0
 801155c:	3c01      	subs	r4, #1
 801155e:	2200      	movs	r2, #0
 8011560:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8011564:	f7fa faf8 	bl	800bb58 <__aeabi_dmul>
 8011568:	3c01      	subs	r4, #1
 801156a:	4602      	mov	r2, r0
 801156c:	460b      	mov	r3, r1
 801156e:	d1ec      	bne.n	801154a <_mprec_log10+0x2a>
 8011570:	4610      	mov	r0, r2
 8011572:	4619      	mov	r1, r3
 8011574:	bd38      	pop	{r3, r4, r5, pc}
 8011576:	4b03      	ldr	r3, [pc, #12]	; (8011584 <_mprec_log10+0x64>)
 8011578:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 801157c:	e9d0 2300 	ldrd	r2, r3, [r0]
 8011580:	e7f6      	b.n	8011570 <_mprec_log10+0x50>
 8011582:	bf00      	nop
 8011584:	08013838 	.word	0x08013838

08011588 <__copybits>:
 8011588:	b4f0      	push	{r4, r5, r6, r7}
 801158a:	6916      	ldr	r6, [r2, #16]
 801158c:	4694      	mov	ip, r2
 801158e:	3901      	subs	r1, #1
 8011590:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011594:	114f      	asrs	r7, r1, #5
 8011596:	f10c 0314 	add.w	r3, ip, #20
 801159a:	3614      	adds	r6, #20
 801159c:	1c7a      	adds	r2, r7, #1
 801159e:	42b3      	cmp	r3, r6
 80115a0:	eb00 0782 	add.w	r7, r0, r2, lsl #2
 80115a4:	d227      	bcs.n	80115f6 <__copybits+0x6e>
 80115a6:	43da      	mvns	r2, r3
 80115a8:	f8dc 4014 	ldr.w	r4, [ip, #20]
 80115ac:	4601      	mov	r1, r0
 80115ae:	f10c 0318 	add.w	r3, ip, #24
 80115b2:	18b2      	adds	r2, r6, r2
 80115b4:	429e      	cmp	r6, r3
 80115b6:	f841 4b04 	str.w	r4, [r1], #4
 80115ba:	f3c2 0280 	ubfx	r2, r2, #2, #1
 80115be:	d913      	bls.n	80115e8 <__copybits+0x60>
 80115c0:	b132      	cbz	r2, 80115d0 <__copybits+0x48>
 80115c2:	681a      	ldr	r2, [r3, #0]
 80115c4:	f10c 031c 	add.w	r3, ip, #28
 80115c8:	429e      	cmp	r6, r3
 80115ca:	f841 2b04 	str.w	r2, [r1], #4
 80115ce:	d90b      	bls.n	80115e8 <__copybits+0x60>
 80115d0:	461d      	mov	r5, r3
 80115d2:	460c      	mov	r4, r1
 80115d4:	f855 2b04 	ldr.w	r2, [r5], #4
 80115d8:	f844 2b04 	str.w	r2, [r4], #4
 80115dc:	685b      	ldr	r3, [r3, #4]
 80115de:	604b      	str	r3, [r1, #4]
 80115e0:	1d2b      	adds	r3, r5, #4
 80115e2:	1d21      	adds	r1, r4, #4
 80115e4:	429e      	cmp	r6, r3
 80115e6:	d8f3      	bhi.n	80115d0 <__copybits+0x48>
 80115e8:	ebcc 0106 	rsb	r1, ip, r6
 80115ec:	3915      	subs	r1, #21
 80115ee:	f021 0203 	bic.w	r2, r1, #3
 80115f2:	1d13      	adds	r3, r2, #4
 80115f4:	18c0      	adds	r0, r0, r3
 80115f6:	4287      	cmp	r7, r0
 80115f8:	d915      	bls.n	8011626 <__copybits+0x9e>
 80115fa:	4603      	mov	r3, r0
 80115fc:	2100      	movs	r1, #0
 80115fe:	f843 1b04 	str.w	r1, [r3], #4
 8011602:	43c0      	mvns	r0, r0
 8011604:	183a      	adds	r2, r7, r0
 8011606:	429f      	cmp	r7, r3
 8011608:	f3c2 0080 	ubfx	r0, r2, #2, #1
 801160c:	d90b      	bls.n	8011626 <__copybits+0x9e>
 801160e:	b118      	cbz	r0, 8011618 <__copybits+0x90>
 8011610:	f843 1b04 	str.w	r1, [r3], #4
 8011614:	429f      	cmp	r7, r3
 8011616:	d906      	bls.n	8011626 <__copybits+0x9e>
 8011618:	461a      	mov	r2, r3
 801161a:	f842 1b04 	str.w	r1, [r2], #4
 801161e:	6059      	str	r1, [r3, #4]
 8011620:	1d13      	adds	r3, r2, #4
 8011622:	429f      	cmp	r7, r3
 8011624:	d8f8      	bhi.n	8011618 <__copybits+0x90>
 8011626:	bcf0      	pop	{r4, r5, r6, r7}
 8011628:	4770      	bx	lr
 801162a:	bf00      	nop

0801162c <__any_on>:
 801162c:	b430      	push	{r4, r5}
 801162e:	6904      	ldr	r4, [r0, #16]
 8011630:	114a      	asrs	r2, r1, #5
 8011632:	4294      	cmp	r4, r2
 8011634:	f100 0314 	add.w	r3, r0, #20
 8011638:	da22      	bge.n	8011680 <__any_on+0x54>
 801163a:	4622      	mov	r2, r4
 801163c:	3204      	adds	r2, #4
 801163e:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8011642:	1d01      	adds	r1, r0, #4
 8011644:	428b      	cmp	r3, r1
 8011646:	d229      	bcs.n	801169c <__any_on+0x70>
 8011648:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801164c:	b972      	cbnz	r2, 801166c <__any_on+0x40>
 801164e:	1ac1      	subs	r1, r0, r3
 8011650:	1cca      	adds	r2, r1, #3
 8011652:	0752      	lsls	r2, r2, #29
 8011654:	d40d      	bmi.n	8011672 <__any_on+0x46>
 8011656:	4283      	cmp	r3, r0
 8011658:	d220      	bcs.n	801169c <__any_on+0x70>
 801165a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801165e:	3804      	subs	r0, #4
 8011660:	b922      	cbnz	r2, 801166c <__any_on+0x40>
 8011662:	f850 1c04 	ldr.w	r1, [r0, #-4]
 8011666:	3804      	subs	r0, #4
 8011668:	2900      	cmp	r1, #0
 801166a:	d0f4      	beq.n	8011656 <__any_on+0x2a>
 801166c:	2001      	movs	r0, #1
 801166e:	bc30      	pop	{r4, r5}
 8011670:	4770      	bx	lr
 8011672:	4283      	cmp	r3, r0
 8011674:	d212      	bcs.n	801169c <__any_on+0x70>
 8011676:	f850 1d04 	ldr.w	r1, [r0, #-4]!
 801167a:	2900      	cmp	r1, #0
 801167c:	d0eb      	beq.n	8011656 <__any_on+0x2a>
 801167e:	e7f5      	b.n	801166c <__any_on+0x40>
 8011680:	dddc      	ble.n	801163c <__any_on+0x10>
 8011682:	f011 011f 	ands.w	r1, r1, #31
 8011686:	d0d9      	beq.n	801163c <__any_on+0x10>
 8011688:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 801168c:	6964      	ldr	r4, [r4, #20]
 801168e:	fa24 f501 	lsr.w	r5, r4, r1
 8011692:	fa05 f101 	lsl.w	r1, r5, r1
 8011696:	42a1      	cmp	r1, r4
 8011698:	d1e8      	bne.n	801166c <__any_on+0x40>
 801169a:	e7cf      	b.n	801163c <__any_on+0x10>
 801169c:	2000      	movs	r0, #0
 801169e:	e7e6      	b.n	801166e <__any_on+0x42>

080116a0 <cleanup_glue>:
 80116a0:	b538      	push	{r3, r4, r5, lr}
 80116a2:	460c      	mov	r4, r1
 80116a4:	6809      	ldr	r1, [r1, #0]
 80116a6:	4605      	mov	r5, r0
 80116a8:	b109      	cbz	r1, 80116ae <cleanup_glue+0xe>
 80116aa:	f7ff fff9 	bl	80116a0 <cleanup_glue>
 80116ae:	4628      	mov	r0, r5
 80116b0:	4621      	mov	r1, r4
 80116b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80116b6:	f7fe becb 	b.w	8010450 <_free_r>
 80116ba:	bf00      	nop

080116bc <_reclaim_reent>:
 80116bc:	4b21      	ldr	r3, [pc, #132]	; (8011744 <_reclaim_reent+0x88>)
 80116be:	6819      	ldr	r1, [r3, #0]
 80116c0:	4288      	cmp	r0, r1
 80116c2:	b570      	push	{r4, r5, r6, lr}
 80116c4:	4605      	mov	r5, r0
 80116c6:	d030      	beq.n	801172a <_reclaim_reent+0x6e>
 80116c8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80116ca:	b1a2      	cbz	r2, 80116f6 <_reclaim_reent+0x3a>
 80116cc:	2000      	movs	r0, #0
 80116ce:	4606      	mov	r6, r0
 80116d0:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 80116d4:	b139      	cbz	r1, 80116e6 <_reclaim_reent+0x2a>
 80116d6:	680c      	ldr	r4, [r1, #0]
 80116d8:	4628      	mov	r0, r5
 80116da:	f7fe feb9 	bl	8010450 <_free_r>
 80116de:	4621      	mov	r1, r4
 80116e0:	2c00      	cmp	r4, #0
 80116e2:	d1f8      	bne.n	80116d6 <_reclaim_reent+0x1a>
 80116e4:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 80116e6:	3601      	adds	r6, #1
 80116e8:	2e20      	cmp	r6, #32
 80116ea:	4630      	mov	r0, r6
 80116ec:	d1f0      	bne.n	80116d0 <_reclaim_reent+0x14>
 80116ee:	4628      	mov	r0, r5
 80116f0:	4611      	mov	r1, r2
 80116f2:	f7fe fead 	bl	8010450 <_free_r>
 80116f6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80116f8:	b111      	cbz	r1, 8011700 <_reclaim_reent+0x44>
 80116fa:	4628      	mov	r0, r5
 80116fc:	f7fe fea8 	bl	8010450 <_free_r>
 8011700:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8011704:	b151      	cbz	r1, 801171c <_reclaim_reent+0x60>
 8011706:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 801170a:	42b1      	cmp	r1, r6
 801170c:	d006      	beq.n	801171c <_reclaim_reent+0x60>
 801170e:	680c      	ldr	r4, [r1, #0]
 8011710:	4628      	mov	r0, r5
 8011712:	f7fe fe9d 	bl	8010450 <_free_r>
 8011716:	42a6      	cmp	r6, r4
 8011718:	4621      	mov	r1, r4
 801171a:	d1f8      	bne.n	801170e <_reclaim_reent+0x52>
 801171c:	6d69      	ldr	r1, [r5, #84]	; 0x54
 801171e:	b111      	cbz	r1, 8011726 <_reclaim_reent+0x6a>
 8011720:	4628      	mov	r0, r5
 8011722:	f7fe fe95 	bl	8010450 <_free_r>
 8011726:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8011728:	b903      	cbnz	r3, 801172c <_reclaim_reent+0x70>
 801172a:	bd70      	pop	{r4, r5, r6, pc}
 801172c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 801172e:	4628      	mov	r0, r5
 8011730:	4788      	blx	r1
 8011732:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8011736:	2900      	cmp	r1, #0
 8011738:	d0f7      	beq.n	801172a <_reclaim_reent+0x6e>
 801173a:	4628      	mov	r0, r5
 801173c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011740:	f7ff bfae 	b.w	80116a0 <cleanup_glue>
 8011744:	20000478 	.word	0x20000478

08011748 <_wrapup_reent>:
 8011748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801174c:	4680      	mov	r8, r0
 801174e:	2800      	cmp	r0, #0
 8011750:	d02e      	beq.n	80117b0 <_wrapup_reent+0x68>
 8011752:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 8011756:	b317      	cbz	r7, 801179e <_wrapup_reent+0x56>
 8011758:	687c      	ldr	r4, [r7, #4]
 801175a:	1e65      	subs	r5, r4, #1
 801175c:	d41c      	bmi.n	8011798 <_wrapup_reent+0x50>
 801175e:	3402      	adds	r4, #2
 8011760:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8011764:	f005 0901 	and.w	r9, r5, #1
 8011768:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 801176c:	4780      	blx	r0
 801176e:	1e6e      	subs	r6, r5, #1
 8011770:	b195      	cbz	r5, 8011798 <_wrapup_reent+0x50>
 8011772:	f1b9 0f00 	cmp.w	r9, #0
 8011776:	d005      	beq.n	8011784 <_wrapup_reent+0x3c>
 8011778:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 801177c:	3e01      	subs	r6, #1
 801177e:	4788      	blx	r1
 8011780:	1c73      	adds	r3, r6, #1
 8011782:	d009      	beq.n	8011798 <_wrapup_reent+0x50>
 8011784:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 8011788:	4790      	blx	r2
 801178a:	1e75      	subs	r5, r6, #1
 801178c:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 8011790:	4798      	blx	r3
 8011792:	3e02      	subs	r6, #2
 8011794:	2d00      	cmp	r5, #0
 8011796:	d1f5      	bne.n	8011784 <_wrapup_reent+0x3c>
 8011798:	683f      	ldr	r7, [r7, #0]
 801179a:	2f00      	cmp	r7, #0
 801179c:	d1dc      	bne.n	8011758 <_wrapup_reent+0x10>
 801179e:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 80117a2:	b119      	cbz	r1, 80117ac <_wrapup_reent+0x64>
 80117a4:	4640      	mov	r0, r8
 80117a6:	4788      	blx	r1
 80117a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80117b0:	4b01      	ldr	r3, [pc, #4]	; (80117b8 <_wrapup_reent+0x70>)
 80117b2:	f8d3 8000 	ldr.w	r8, [r3]
 80117b6:	e7cc      	b.n	8011752 <_wrapup_reent+0xa>
 80117b8:	20000478 	.word	0x20000478

080117bc <__ssprint_r>:
 80117bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117c0:	6894      	ldr	r4, [r2, #8]
 80117c2:	6817      	ldr	r7, [r2, #0]
 80117c4:	b083      	sub	sp, #12
 80117c6:	4692      	mov	sl, r2
 80117c8:	4681      	mov	r9, r0
 80117ca:	460d      	mov	r5, r1
 80117cc:	2c00      	cmp	r4, #0
 80117ce:	d06e      	beq.n	80118ae <__ssprint_r+0xf2>
 80117d0:	f04f 0b00 	mov.w	fp, #0
 80117d4:	6808      	ldr	r0, [r1, #0]
 80117d6:	688e      	ldr	r6, [r1, #8]
 80117d8:	465c      	mov	r4, fp
 80117da:	2c00      	cmp	r4, #0
 80117dc:	d047      	beq.n	801186e <__ssprint_r+0xb2>
 80117de:	42b4      	cmp	r4, r6
 80117e0:	46b0      	mov	r8, r6
 80117e2:	d349      	bcc.n	8011878 <__ssprint_r+0xbc>
 80117e4:	89ab      	ldrh	r3, [r5, #12]
 80117e6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80117ea:	d030      	beq.n	801184e <__ssprint_r+0x92>
 80117ec:	696e      	ldr	r6, [r5, #20]
 80117ee:	6929      	ldr	r1, [r5, #16]
 80117f0:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 80117f4:	ebc1 0800 	rsb	r8, r1, r0
 80117f8:	eb02 76d2 	add.w	r6, r2, r2, lsr #31
 80117fc:	1c60      	adds	r0, r4, #1
 80117fe:	1076      	asrs	r6, r6, #1
 8011800:	4440      	add	r0, r8
 8011802:	4286      	cmp	r6, r0
 8011804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011808:	4632      	mov	r2, r6
 801180a:	b21b      	sxth	r3, r3
 801180c:	bf3c      	itt	cc
 801180e:	4606      	movcc	r6, r0
 8011810:	4632      	movcc	r2, r6
 8011812:	4648      	mov	r0, r9
 8011814:	2b00      	cmp	r3, #0
 8011816:	d032      	beq.n	801187e <__ssprint_r+0xc2>
 8011818:	4611      	mov	r1, r2
 801181a:	f7fa fd0f 	bl	800c23c <_malloc_r>
 801181e:	2800      	cmp	r0, #0
 8011820:	d036      	beq.n	8011890 <__ssprint_r+0xd4>
 8011822:	6929      	ldr	r1, [r5, #16]
 8011824:	9001      	str	r0, [sp, #4]
 8011826:	4642      	mov	r2, r8
 8011828:	f7fa ffb6 	bl	800c798 <memcpy>
 801182c:	89aa      	ldrh	r2, [r5, #12]
 801182e:	f422 6090 	bic.w	r0, r2, #1152	; 0x480
 8011832:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 8011836:	81a9      	strh	r1, [r5, #12]
 8011838:	9901      	ldr	r1, [sp, #4]
 801183a:	ebc8 0306 	rsb	r3, r8, r6
 801183e:	eb01 0008 	add.w	r0, r1, r8
 8011842:	616e      	str	r6, [r5, #20]
 8011844:	6129      	str	r1, [r5, #16]
 8011846:	6028      	str	r0, [r5, #0]
 8011848:	4626      	mov	r6, r4
 801184a:	60ab      	str	r3, [r5, #8]
 801184c:	46a0      	mov	r8, r4
 801184e:	4659      	mov	r1, fp
 8011850:	4642      	mov	r2, r8
 8011852:	f000 ff53 	bl	80126fc <memmove>
 8011856:	f8da 1008 	ldr.w	r1, [sl, #8]
 801185a:	68aa      	ldr	r2, [r5, #8]
 801185c:	6828      	ldr	r0, [r5, #0]
 801185e:	1b96      	subs	r6, r2, r6
 8011860:	4440      	add	r0, r8
 8011862:	1b0c      	subs	r4, r1, r4
 8011864:	60ae      	str	r6, [r5, #8]
 8011866:	6028      	str	r0, [r5, #0]
 8011868:	f8ca 4008 	str.w	r4, [sl, #8]
 801186c:	b1fc      	cbz	r4, 80118ae <__ssprint_r+0xf2>
 801186e:	f8d7 b000 	ldr.w	fp, [r7]
 8011872:	687c      	ldr	r4, [r7, #4]
 8011874:	3708      	adds	r7, #8
 8011876:	e7b0      	b.n	80117da <__ssprint_r+0x1e>
 8011878:	4626      	mov	r6, r4
 801187a:	46a0      	mov	r8, r4
 801187c:	e7e7      	b.n	801184e <__ssprint_r+0x92>
 801187e:	f001 f89f 	bl	80129c0 <_realloc_r>
 8011882:	4601      	mov	r1, r0
 8011884:	2800      	cmp	r0, #0
 8011886:	d1d8      	bne.n	801183a <__ssprint_r+0x7e>
 8011888:	4648      	mov	r0, r9
 801188a:	6929      	ldr	r1, [r5, #16]
 801188c:	f7fe fde0 	bl	8010450 <_free_r>
 8011890:	89aa      	ldrh	r2, [r5, #12]
 8011892:	2100      	movs	r1, #0
 8011894:	f042 0040 	orr.w	r0, r2, #64	; 0x40
 8011898:	230c      	movs	r3, #12
 801189a:	f8c9 3000 	str.w	r3, [r9]
 801189e:	81a8      	strh	r0, [r5, #12]
 80118a0:	f04f 30ff 	mov.w	r0, #4294967295
 80118a4:	f8ca 1008 	str.w	r1, [sl, #8]
 80118a8:	f8ca 1004 	str.w	r1, [sl, #4]
 80118ac:	e002      	b.n	80118b4 <__ssprint_r+0xf8>
 80118ae:	f8ca 4004 	str.w	r4, [sl, #4]
 80118b2:	4620      	mov	r0, r4
 80118b4:	b003      	add	sp, #12
 80118b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ba:	bf00      	nop

080118bc <_svfiprintf_r>:
 80118bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118c0:	b0af      	sub	sp, #188	; 0xbc
 80118c2:	9103      	str	r1, [sp, #12]
 80118c4:	8989      	ldrh	r1, [r1, #12]
 80118c6:	9005      	str	r0, [sp, #20]
 80118c8:	f001 0480 	and.w	r4, r1, #128	; 0x80
 80118cc:	b221      	sxth	r1, r4
 80118ce:	9309      	str	r3, [sp, #36]	; 0x24
 80118d0:	b121      	cbz	r1, 80118dc <_svfiprintf_r+0x20>
 80118d2:	9c03      	ldr	r4, [sp, #12]
 80118d4:	6923      	ldr	r3, [r4, #16]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	f000 8690 	beq.w	80125fc <_svfiprintf_r+0xd40>
 80118dc:	2600      	movs	r6, #0
 80118de:	ac1e      	add	r4, sp, #120	; 0x78
 80118e0:	4d9f      	ldr	r5, [pc, #636]	; (8011b60 <_svfiprintf_r+0x2a4>)
 80118e2:	9401      	str	r4, [sp, #4]
 80118e4:	960b      	str	r6, [sp, #44]	; 0x2c
 80118e6:	9411      	str	r4, [sp, #68]	; 0x44
 80118e8:	9613      	str	r6, [sp, #76]	; 0x4c
 80118ea:	9612      	str	r6, [sp, #72]	; 0x48
 80118ec:	4691      	mov	r9, r2
 80118ee:	9607      	str	r6, [sp, #28]
 80118f0:	f899 2000 	ldrb.w	r2, [r9]
 80118f4:	2a00      	cmp	r2, #0
 80118f6:	f000 8403 	beq.w	8012100 <_svfiprintf_r+0x844>
 80118fa:	2a25      	cmp	r2, #37	; 0x25
 80118fc:	f000 8400 	beq.w	8012100 <_svfiprintf_r+0x844>
 8011900:	f109 0701 	add.w	r7, r9, #1
 8011904:	e001      	b.n	801190a <_svfiprintf_r+0x4e>
 8011906:	2925      	cmp	r1, #37	; 0x25
 8011908:	d004      	beq.n	8011914 <_svfiprintf_r+0x58>
 801190a:	463e      	mov	r6, r7
 801190c:	3701      	adds	r7, #1
 801190e:	7831      	ldrb	r1, [r6, #0]
 8011910:	2900      	cmp	r1, #0
 8011912:	d1f8      	bne.n	8011906 <_svfiprintf_r+0x4a>
 8011914:	ebc9 0706 	rsb	r7, r9, r6
 8011918:	b17f      	cbz	r7, 801193a <_svfiprintf_r+0x7e>
 801191a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801191c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801191e:	f8c4 9000 	str.w	r9, [r4]
 8011922:	1c51      	adds	r1, r2, #1
 8011924:	19d8      	adds	r0, r3, r7
 8011926:	2907      	cmp	r1, #7
 8011928:	6067      	str	r7, [r4, #4]
 801192a:	9013      	str	r0, [sp, #76]	; 0x4c
 801192c:	9112      	str	r1, [sp, #72]	; 0x48
 801192e:	f300 84d7 	bgt.w	80122e0 <_svfiprintf_r+0xa24>
 8011932:	3408      	adds	r4, #8
 8011934:	9b07      	ldr	r3, [sp, #28]
 8011936:	19d8      	adds	r0, r3, r7
 8011938:	9007      	str	r0, [sp, #28]
 801193a:	7832      	ldrb	r2, [r6, #0]
 801193c:	2a00      	cmp	r2, #0
 801193e:	f000 8418 	beq.w	8012172 <_svfiprintf_r+0x8b6>
 8011942:	2100      	movs	r1, #0
 8011944:	f04f 30ff 	mov.w	r0, #4294967295
 8011948:	7873      	ldrb	r3, [r6, #1]
 801194a:	f88d 103f 	strb.w	r1, [sp, #63]	; 0x3f
 801194e:	460a      	mov	r2, r1
 8011950:	f106 0901 	add.w	r9, r6, #1
 8011954:	9002      	str	r0, [sp, #8]
 8011956:	9108      	str	r1, [sp, #32]
 8011958:	4688      	mov	r8, r1
 801195a:	f109 0901 	add.w	r9, r9, #1
 801195e:	f1a3 0120 	sub.w	r1, r3, #32
 8011962:	2958      	cmp	r1, #88	; 0x58
 8011964:	f200 81fb 	bhi.w	8011d5e <_svfiprintf_r+0x4a2>
 8011968:	e8df f011 	tbh	[pc, r1, lsl #1]
 801196c:	01f901f2 	.word	0x01f901f2
 8011970:	01ed01f9 	.word	0x01ed01f9
 8011974:	01f901f9 	.word	0x01f901f9
 8011978:	01f901f9 	.word	0x01f901f9
 801197c:	01f901f9 	.word	0x01f901f9
 8011980:	025a00a8 	.word	0x025a00a8
 8011984:	00b501f9 	.word	0x00b501f9
 8011988:	01f9025e 	.word	0x01f9025e
 801198c:	02440255 	.word	0x02440255
 8011990:	02440244 	.word	0x02440244
 8011994:	02440244 	.word	0x02440244
 8011998:	02440244 	.word	0x02440244
 801199c:	02440244 	.word	0x02440244
 80119a0:	01f901f9 	.word	0x01f901f9
 80119a4:	01f901f9 	.word	0x01f901f9
 80119a8:	01f901f9 	.word	0x01f901f9
 80119ac:	01f901f9 	.word	0x01f901f9
 80119b0:	01f901f9 	.word	0x01f901f9
 80119b4:	01f90220 	.word	0x01f90220
 80119b8:	01f901f9 	.word	0x01f901f9
 80119bc:	01f901f9 	.word	0x01f901f9
 80119c0:	01f901f9 	.word	0x01f901f9
 80119c4:	01f901f9 	.word	0x01f901f9
 80119c8:	009601f9 	.word	0x009601f9
 80119cc:	01f901f9 	.word	0x01f901f9
 80119d0:	01f901f9 	.word	0x01f901f9
 80119d4:	005901f9 	.word	0x005901f9
 80119d8:	01f901f9 	.word	0x01f901f9
 80119dc:	01f901cb 	.word	0x01f901cb
 80119e0:	01f901f9 	.word	0x01f901f9
 80119e4:	01f901f9 	.word	0x01f901f9
 80119e8:	01f901f9 	.word	0x01f901f9
 80119ec:	01f901f9 	.word	0x01f901f9
 80119f0:	012901f9 	.word	0x012901f9
 80119f4:	01f90110 	.word	0x01f90110
 80119f8:	01f901f9 	.word	0x01f901f9
 80119fc:	0110010b 	.word	0x0110010b
 8011a00:	01f901f9 	.word	0x01f901f9
 8011a04:	01f900fe 	.word	0x01f900fe
 8011a08:	009801b7 	.word	0x009801b7
 8011a0c:	00e200e7 	.word	0x00e200e7
 8011a10:	00ba01f9 	.word	0x00ba01f9
 8011a14:	005b01f9 	.word	0x005b01f9
 8011a18:	01f901f9 	.word	0x01f901f9
 8011a1c:	0208      	.short	0x0208
 8011a1e:	f048 0810 	orr.w	r8, r8, #16
 8011a22:	f018 0f20 	tst.w	r8, #32
 8011a26:	f000 84f0 	beq.w	801240a <_svfiprintf_r+0xb4e>
 8011a2a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011a2c:	1df2      	adds	r2, r6, #7
 8011a2e:	f022 0107 	bic.w	r1, r2, #7
 8011a32:	e9d1 6700 	ldrd	r6, r7, [r1]
 8011a36:	f101 0c08 	add.w	ip, r1, #8
 8011a3a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8011a3e:	2301      	movs	r3, #1
 8011a40:	f04f 0b00 	mov.w	fp, #0
 8011a44:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8011a48:	9a02      	ldr	r2, [sp, #8]
 8011a4a:	2a00      	cmp	r2, #0
 8011a4c:	bfa8      	it	ge
 8011a4e:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
 8011a52:	ea56 0a07 	orrs.w	sl, r6, r7
 8011a56:	f040 8360 	bne.w	801211a <_svfiprintf_r+0x85e>
 8011a5a:	9902      	ldr	r1, [sp, #8]
 8011a5c:	2900      	cmp	r1, #0
 8011a5e:	f040 835c 	bne.w	801211a <_svfiprintf_r+0x85e>
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	f040 84cb 	bne.w	80123fe <_svfiprintf_r+0xb42>
 8011a68:	f018 0f01 	tst.w	r8, #1
 8011a6c:	f000 8516 	beq.w	801249c <_svfiprintf_r+0xbe0>
 8011a70:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 8011a74:	2730      	movs	r7, #48	; 0x30
 8011a76:	f80a 7d41 	strb.w	r7, [sl, #-65]!
 8011a7a:	9901      	ldr	r1, [sp, #4]
 8011a7c:	ebca 0201 	rsb	r2, sl, r1
 8011a80:	9204      	str	r2, [sp, #16]
 8011a82:	9f04      	ldr	r7, [sp, #16]
 8011a84:	9b02      	ldr	r3, [sp, #8]
 8011a86:	429f      	cmp	r7, r3
 8011a88:	bfb8      	it	lt
 8011a8a:	461f      	movlt	r7, r3
 8011a8c:	f1bb 0f00 	cmp.w	fp, #0
 8011a90:	f000 80a7 	beq.w	8011be2 <_svfiprintf_r+0x326>
 8011a94:	3701      	adds	r7, #1
 8011a96:	e0a4      	b.n	8011be2 <_svfiprintf_r+0x326>
 8011a98:	f048 0810 	orr.w	r8, r8, #16
 8011a9c:	f018 0320 	ands.w	r3, r8, #32
 8011aa0:	f000 84d1 	beq.w	8012446 <_svfiprintf_r+0xb8a>
 8011aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011aa6:	1ddf      	adds	r7, r3, #7
 8011aa8:	f027 0207 	bic.w	r2, r7, #7
 8011aac:	f102 0c08 	add.w	ip, r2, #8
 8011ab0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8011ab4:	e9d2 6700 	ldrd	r6, r7, [r2]
 8011ab8:	2300      	movs	r3, #0
 8011aba:	e7c1      	b.n	8011a40 <_svfiprintf_r+0x184>
 8011abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011abe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ac0:	6819      	ldr	r1, [r3, #0]
 8011ac2:	9108      	str	r1, [sp, #32]
 8011ac4:	9b08      	ldr	r3, [sp, #32]
 8011ac6:	1d01      	adds	r1, r0, #4
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	f280 84e2 	bge.w	8012492 <_svfiprintf_r+0xbd6>
 8011ace:	9808      	ldr	r0, [sp, #32]
 8011ad0:	9109      	str	r1, [sp, #36]	; 0x24
 8011ad2:	4243      	negs	r3, r0
 8011ad4:	9308      	str	r3, [sp, #32]
 8011ad6:	f048 0804 	orr.w	r8, r8, #4
 8011ada:	f899 3000 	ldrb.w	r3, [r9]
 8011ade:	e73c      	b.n	801195a <_svfiprintf_r+0x9e>
 8011ae0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011ae4:	f8db a000 	ldr.w	sl, [fp]
 8011ae8:	2600      	movs	r6, #0
 8011aea:	465f      	mov	r7, fp
 8011aec:	f88d 603f 	strb.w	r6, [sp, #63]	; 0x3f
 8011af0:	1d3b      	adds	r3, r7, #4
 8011af2:	f1ba 0f00 	cmp.w	sl, #0
 8011af6:	f000 8575 	beq.w	80125e4 <_svfiprintf_r+0xd28>
 8011afa:	9a02      	ldr	r2, [sp, #8]
 8011afc:	2a00      	cmp	r2, #0
 8011afe:	4650      	mov	r0, sl
 8011b00:	f2c0 853f 	blt.w	8012582 <_svfiprintf_r+0xcc6>
 8011b04:	4631      	mov	r1, r6
 8011b06:	9a02      	ldr	r2, [sp, #8]
 8011b08:	9300      	str	r3, [sp, #0]
 8011b0a:	f7fe fdb7 	bl	801067c <memchr>
 8011b0e:	9900      	ldr	r1, [sp, #0]
 8011b10:	2800      	cmp	r0, #0
 8011b12:	f000 859b 	beq.w	801264c <_svfiprintf_r+0xd90>
 8011b16:	9a02      	ldr	r2, [sp, #8]
 8011b18:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8011b1c:	9109      	str	r1, [sp, #36]	; 0x24
 8011b1e:	ebca 0300 	rsb	r3, sl, r0
 8011b22:	4293      	cmp	r3, r2
 8011b24:	9304      	str	r3, [sp, #16]
 8011b26:	f340 8534 	ble.w	8012592 <_svfiprintf_r+0xcd6>
 8011b2a:	9204      	str	r2, [sp, #16]
 8011b2c:	9602      	str	r6, [sp, #8]
 8011b2e:	e7a8      	b.n	8011a82 <_svfiprintf_r+0x1c6>
 8011b30:	f048 0820 	orr.w	r8, r8, #32
 8011b34:	f899 3000 	ldrb.w	r3, [r9]
 8011b38:	e70f      	b.n	801195a <_svfiprintf_r+0x9e>
 8011b3a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011b3c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b3e:	6831      	ldr	r1, [r6, #0]
 8011b40:	460e      	mov	r6, r1
 8011b42:	4908      	ldr	r1, [pc, #32]	; (8011b64 <_svfiprintf_r+0x2a8>)
 8011b44:	2730      	movs	r7, #48	; 0x30
 8011b46:	2378      	movs	r3, #120	; 0x78
 8011b48:	1d10      	adds	r0, r2, #4
 8011b4a:	f88d 7040 	strb.w	r7, [sp, #64]	; 0x40
 8011b4e:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8011b52:	9009      	str	r0, [sp, #36]	; 0x24
 8011b54:	2700      	movs	r7, #0
 8011b56:	f048 0802 	orr.w	r8, r8, #2
 8011b5a:	910b      	str	r1, [sp, #44]	; 0x2c
 8011b5c:	2302      	movs	r3, #2
 8011b5e:	e76f      	b.n	8011a40 <_svfiprintf_r+0x184>
 8011b60:	08013950 	.word	0x08013950
 8011b64:	080137cc 	.word	0x080137cc
 8011b68:	f899 3000 	ldrb.w	r3, [r9]
 8011b6c:	4648      	mov	r0, r9
 8011b6e:	2b6c      	cmp	r3, #108	; 0x6c
 8011b70:	bf03      	ittte	eq
 8011b72:	f109 0901 	addeq.w	r9, r9, #1
 8011b76:	f048 0820 	orreq.w	r8, r8, #32
 8011b7a:	7843      	ldrbeq	r3, [r0, #1]
 8011b7c:	f048 0810 	orrne.w	r8, r8, #16
 8011b80:	e6eb      	b.n	801195a <_svfiprintf_r+0x9e>
 8011b82:	f048 0840 	orr.w	r8, r8, #64	; 0x40
 8011b86:	f899 3000 	ldrb.w	r3, [r9]
 8011b8a:	e6e6      	b.n	801195a <_svfiprintf_r+0x9e>
 8011b8c:	f018 0f20 	tst.w	r8, #32
 8011b90:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011b94:	f000 8112 	beq.w	8011dbc <_svfiprintf_r+0x500>
 8011b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b9a:	1ddf      	adds	r7, r3, #7
 8011b9c:	f027 0607 	bic.w	r6, r7, #7
 8011ba0:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011ba4:	3608      	adds	r6, #8
 8011ba6:	2a00      	cmp	r2, #0
 8011ba8:	f173 0100 	sbcs.w	r1, r3, #0
 8011bac:	9609      	str	r6, [sp, #36]	; 0x24
 8011bae:	461f      	mov	r7, r3
 8011bb0:	4616      	mov	r6, r2
 8011bb2:	f2c0 8116 	blt.w	8011de2 <_svfiprintf_r+0x526>
 8011bb6:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8011bba:	2301      	movs	r3, #1
 8011bbc:	e744      	b.n	8011a48 <_svfiprintf_r+0x18c>
 8011bbe:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8011bc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011bc2:	683b      	ldr	r3, [r7, #0]
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	2701      	movs	r7, #1
 8011bc8:	1d08      	adds	r0, r1, #4
 8011bca:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011bce:	9009      	str	r0, [sp, #36]	; 0x24
 8011bd0:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8011bd4:	9704      	str	r7, [sp, #16]
 8011bd6:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8011bda:	f04f 0b00 	mov.w	fp, #0
 8011bde:	f8cd b008 	str.w	fp, [sp, #8]
 8011be2:	f018 0102 	ands.w	r1, r8, #2
 8011be6:	bf18      	it	ne
 8011be8:	3702      	addne	r7, #2
 8011bea:	f018 0b84 	ands.w	fp, r8, #132	; 0x84
 8011bee:	9106      	str	r1, [sp, #24]
 8011bf0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8011bf4:	f040 815a 	bne.w	8011eac <_svfiprintf_r+0x5f0>
 8011bf8:	9808      	ldr	r0, [sp, #32]
 8011bfa:	ebc7 0b00 	rsb	fp, r7, r0
 8011bfe:	f1bb 0f00 	cmp.w	fp, #0
 8011c02:	f340 8153 	ble.w	8011eac <_svfiprintf_r+0x5f0>
 8011c06:	f1bb 0f10 	cmp.w	fp, #16
 8011c0a:	f340 8512 	ble.w	8012632 <_svfiprintf_r+0xd76>
 8011c0e:	f643 1660 	movw	r6, #14688	; 0x3960
 8011c12:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8011c14:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011c16:	4ba2      	ldr	r3, [pc, #648]	; (8011ea0 <_svfiprintf_r+0x5e4>)
 8011c18:	f6c0 0601 	movt	r6, #2049	; 0x801
 8011c1c:	6026      	str	r6, [r4, #0]
 8011c1e:	2610      	movs	r6, #16
 8011c20:	1991      	adds	r1, r2, r6
 8011c22:	1c42      	adds	r2, r0, #1
 8011c24:	f1ab 0c11 	sub.w	ip, fp, #17
 8011c28:	2a07      	cmp	r2, #7
 8011c2a:	930c      	str	r3, [sp, #48]	; 0x30
 8011c2c:	6066      	str	r6, [r4, #4]
 8011c2e:	9113      	str	r1, [sp, #76]	; 0x4c
 8011c30:	9212      	str	r2, [sp, #72]	; 0x48
 8011c32:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8011c36:	f300 83c8 	bgt.w	80123ca <_svfiprintf_r+0xb0e>
 8011c3a:	3408      	adds	r4, #8
 8011c3c:	f1ab 0b10 	sub.w	fp, fp, #16
 8011c40:	f1bb 0f10 	cmp.w	fp, #16
 8011c44:	f340 8120 	ble.w	8011e88 <_svfiprintf_r+0x5cc>
 8011c48:	b19b      	cbz	r3, 8011c72 <_svfiprintf_r+0x3b6>
 8011c4a:	3201      	adds	r2, #1
 8011c4c:	f643 1360 	movw	r3, #14688	; 0x3960
 8011c50:	3110      	adds	r1, #16
 8011c52:	f6c0 0301 	movt	r3, #2049	; 0x801
 8011c56:	2a07      	cmp	r2, #7
 8011c58:	e884 0048 	stmia.w	r4, {r3, r6}
 8011c5c:	9113      	str	r1, [sp, #76]	; 0x4c
 8011c5e:	9212      	str	r2, [sp, #72]	; 0x48
 8011c60:	f300 83c1 	bgt.w	80123e6 <_svfiprintf_r+0xb2a>
 8011c64:	3408      	adds	r4, #8
 8011c66:	f1ab 0b10 	sub.w	fp, fp, #16
 8011c6a:	f1bb 0f10 	cmp.w	fp, #16
 8011c6e:	f340 810b 	ble.w	8011e88 <_svfiprintf_r+0x5cc>
 8011c72:	4623      	mov	r3, r4
 8011c74:	970d      	str	r7, [sp, #52]	; 0x34
 8011c76:	9c03      	ldr	r4, [sp, #12]
 8011c78:	9f05      	ldr	r7, [sp, #20]
 8011c7a:	e016      	b.n	8011caa <_svfiprintf_r+0x3ee>
 8011c7c:	3308      	adds	r3, #8
 8011c7e:	3201      	adds	r2, #1
 8011c80:	f643 1060 	movw	r0, #14688	; 0x3960
 8011c84:	3110      	adds	r1, #16
 8011c86:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011c8a:	2a07      	cmp	r2, #7
 8011c8c:	e883 0041 	stmia.w	r3, {r0, r6}
 8011c90:	9113      	str	r1, [sp, #76]	; 0x4c
 8011c92:	9212      	str	r2, [sp, #72]	; 0x48
 8011c94:	f1ab 0b10 	sub.w	fp, fp, #16
 8011c98:	f300 80e3 	bgt.w	8011e62 <_svfiprintf_r+0x5a6>
 8011c9c:	f1ab 0b10 	sub.w	fp, fp, #16
 8011ca0:	3308      	adds	r3, #8
 8011ca2:	f1bb 0f10 	cmp.w	fp, #16
 8011ca6:	f340 80ed 	ble.w	8011e84 <_svfiprintf_r+0x5c8>
 8011caa:	3201      	adds	r2, #1
 8011cac:	f643 1060 	movw	r0, #14688	; 0x3960
 8011cb0:	3110      	adds	r1, #16
 8011cb2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8011cb6:	2a07      	cmp	r2, #7
 8011cb8:	9113      	str	r1, [sp, #76]	; 0x4c
 8011cba:	9212      	str	r2, [sp, #72]	; 0x48
 8011cbc:	e883 0041 	stmia.w	r3, {r0, r6}
 8011cc0:	dddc      	ble.n	8011c7c <_svfiprintf_r+0x3c0>
 8011cc2:	4638      	mov	r0, r7
 8011cc4:	4621      	mov	r1, r4
 8011cc6:	aa11      	add	r2, sp, #68	; 0x44
 8011cc8:	f7ff fd78 	bl	80117bc <__ssprint_r>
 8011ccc:	2800      	cmp	r0, #0
 8011cce:	f040 8257 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8011cd2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011cd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011cd6:	ab1e      	add	r3, sp, #120	; 0x78
 8011cd8:	e7d1      	b.n	8011c7e <_svfiprintf_r+0x3c2>
 8011cda:	f018 0f20 	tst.w	r8, #32
 8011cde:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011ce2:	f040 840f 	bne.w	8012504 <_svfiprintf_r+0xc48>
 8011ce6:	f018 0f10 	tst.w	r8, #16
 8011cea:	f000 846b 	beq.w	80125c4 <_svfiprintf_r+0xd08>
 8011cee:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011cf2:	9e07      	ldr	r6, [sp, #28]
 8011cf4:	f8da 3000 	ldr.w	r3, [sl]
 8011cf8:	4650      	mov	r0, sl
 8011cfa:	1d01      	adds	r1, r0, #4
 8011cfc:	9109      	str	r1, [sp, #36]	; 0x24
 8011cfe:	601e      	str	r6, [r3, #0]
 8011d00:	e5f6      	b.n	80118f0 <_svfiprintf_r+0x34>
 8011d02:	4e68      	ldr	r6, [pc, #416]	; (8011ea4 <_svfiprintf_r+0x5e8>)
 8011d04:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011d08:	f018 0f20 	tst.w	r8, #32
 8011d0c:	960b      	str	r6, [sp, #44]	; 0x2c
 8011d0e:	d03c      	beq.n	8011d8a <_svfiprintf_r+0x4ce>
 8011d10:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011d12:	1dc7      	adds	r7, r0, #7
 8011d14:	f027 0607 	bic.w	r6, r7, #7
 8011d18:	f106 0c08 	add.w	ip, r6, #8
 8011d1c:	e9d6 6700 	ldrd	r6, r7, [r6]
 8011d20:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 8011d24:	f018 0f01 	tst.w	r8, #1
 8011d28:	f000 8099 	beq.w	8011e5e <_svfiprintf_r+0x5a2>
 8011d2c:	ea56 0107 	orrs.w	r1, r6, r7
 8011d30:	f000 8095 	beq.w	8011e5e <_svfiprintf_r+0x5a2>
 8011d34:	2230      	movs	r2, #48	; 0x30
 8011d36:	f88d 3041 	strb.w	r3, [sp, #65]	; 0x41
 8011d3a:	f88d 2040 	strb.w	r2, [sp, #64]	; 0x40
 8011d3e:	f048 0802 	orr.w	r8, r8, #2
 8011d42:	2302      	movs	r3, #2
 8011d44:	e67c      	b.n	8011a40 <_svfiprintf_r+0x184>
 8011d46:	f048 0801 	orr.w	r8, r8, #1
 8011d4a:	f899 3000 	ldrb.w	r3, [r9]
 8011d4e:	e604      	b.n	801195a <_svfiprintf_r+0x9e>
 8011d50:	f899 3000 	ldrb.w	r3, [r9]
 8011d54:	2a00      	cmp	r2, #0
 8011d56:	f47f ae00 	bne.w	801195a <_svfiprintf_r+0x9e>
 8011d5a:	2220      	movs	r2, #32
 8011d5c:	e5fd      	b.n	801195a <_svfiprintf_r+0x9e>
 8011d5e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	f000 8205 	beq.w	8012172 <_svfiprintf_r+0x8b6>
 8011d68:	2701      	movs	r7, #1
 8011d6a:	2200      	movs	r2, #0
 8011d6c:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8011d70:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011d74:	9704      	str	r7, [sp, #16]
 8011d76:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8011d7a:	e72e      	b.n	8011bda <_svfiprintf_r+0x31e>
 8011d7c:	4e4a      	ldr	r6, [pc, #296]	; (8011ea8 <_svfiprintf_r+0x5ec>)
 8011d7e:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011d82:	f018 0f20 	tst.w	r8, #32
 8011d86:	960b      	str	r6, [sp, #44]	; 0x2c
 8011d88:	d1c2      	bne.n	8011d10 <_svfiprintf_r+0x454>
 8011d8a:	f018 0f10 	tst.w	r8, #16
 8011d8e:	f040 83b0 	bne.w	80124f2 <_svfiprintf_r+0xc36>
 8011d92:	f018 0f40 	tst.w	r8, #64	; 0x40
 8011d96:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011d9a:	f000 840a 	beq.w	80125b2 <_svfiprintf_r+0xcf6>
 8011d9e:	4658      	mov	r0, fp
 8011da0:	1d07      	adds	r7, r0, #4
 8011da2:	9709      	str	r7, [sp, #36]	; 0x24
 8011da4:	f8bb 6000 	ldrh.w	r6, [fp]
 8011da8:	2700      	movs	r7, #0
 8011daa:	e7bb      	b.n	8011d24 <_svfiprintf_r+0x468>
 8011dac:	f048 0810 	orr.w	r8, r8, #16
 8011db0:	f018 0f20 	tst.w	r8, #32
 8011db4:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8011db8:	f47f aeee 	bne.w	8011b98 <_svfiprintf_r+0x2dc>
 8011dbc:	f018 0f10 	tst.w	r8, #16
 8011dc0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8011dc4:	f000 8370 	beq.w	80124a8 <_svfiprintf_r+0xbec>
 8011dc8:	f8db 6000 	ldr.w	r6, [fp]
 8011dcc:	17f7      	asrs	r7, r6, #31
 8011dce:	4659      	mov	r1, fp
 8011dd0:	4632      	mov	r2, r6
 8011dd2:	463b      	mov	r3, r7
 8011dd4:	1d08      	adds	r0, r1, #4
 8011dd6:	2a00      	cmp	r2, #0
 8011dd8:	f173 0100 	sbcs.w	r1, r3, #0
 8011ddc:	9009      	str	r0, [sp, #36]	; 0x24
 8011dde:	f6bf aeea 	bge.w	8011bb6 <_svfiprintf_r+0x2fa>
 8011de2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 8011de6:	4276      	negs	r6, r6
 8011de8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8011dec:	f88d b03f 	strb.w	fp, [sp, #63]	; 0x3f
 8011df0:	2301      	movs	r3, #1
 8011df2:	e629      	b.n	8011a48 <_svfiprintf_r+0x18c>
 8011df4:	4648      	mov	r0, r9
 8011df6:	2100      	movs	r1, #0
 8011df8:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8011dfc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011e00:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8011e04:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8011e08:	2e09      	cmp	r6, #9
 8011e0a:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 8011e0e:	4681      	mov	r9, r0
 8011e10:	d9f2      	bls.n	8011df8 <_svfiprintf_r+0x53c>
 8011e12:	9108      	str	r1, [sp, #32]
 8011e14:	e5a3      	b.n	801195e <_svfiprintf_r+0xa2>
 8011e16:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8011e1a:	f899 3000 	ldrb.w	r3, [r9]
 8011e1e:	e59c      	b.n	801195a <_svfiprintf_r+0x9e>
 8011e20:	f899 3000 	ldrb.w	r3, [r9]
 8011e24:	222b      	movs	r2, #43	; 0x2b
 8011e26:	e598      	b.n	801195a <_svfiprintf_r+0x9e>
 8011e28:	464e      	mov	r6, r9
 8011e2a:	f816 3b01 	ldrb.w	r3, [r6], #1
 8011e2e:	2b2a      	cmp	r3, #42	; 0x2a
 8011e30:	f000 8414 	beq.w	801265c <_svfiprintf_r+0xda0>
 8011e34:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011e38:	2000      	movs	r0, #0
 8011e3a:	2909      	cmp	r1, #9
 8011e3c:	f200 8401 	bhi.w	8012642 <_svfiprintf_r+0xd86>
 8011e40:	f816 3b01 	ldrb.w	r3, [r6], #1
 8011e44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8011e48:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8011e4c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011e50:	2909      	cmp	r1, #9
 8011e52:	46b1      	mov	r9, r6
 8011e54:	d9f4      	bls.n	8011e40 <_svfiprintf_r+0x584>
 8011e56:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8011e5a:	9002      	str	r0, [sp, #8]
 8011e5c:	e57f      	b.n	801195e <_svfiprintf_r+0xa2>
 8011e5e:	2302      	movs	r3, #2
 8011e60:	e5ee      	b.n	8011a40 <_svfiprintf_r+0x184>
 8011e62:	4638      	mov	r0, r7
 8011e64:	4621      	mov	r1, r4
 8011e66:	aa11      	add	r2, sp, #68	; 0x44
 8011e68:	f7ff fca8 	bl	80117bc <__ssprint_r>
 8011e6c:	2800      	cmp	r0, #0
 8011e6e:	f040 8187 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8011e72:	f1ab 0b10 	sub.w	fp, fp, #16
 8011e76:	f1bb 0f10 	cmp.w	fp, #16
 8011e7a:	ab1e      	add	r3, sp, #120	; 0x78
 8011e7c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011e7e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011e80:	f73f af13 	bgt.w	8011caa <_svfiprintf_r+0x3ee>
 8011e84:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011e86:	461c      	mov	r4, r3
 8011e88:	3201      	adds	r2, #1
 8011e8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011e8c:	9212      	str	r2, [sp, #72]	; 0x48
 8011e8e:	4459      	add	r1, fp
 8011e90:	2a07      	cmp	r2, #7
 8011e92:	e884 0808 	stmia.w	r4, {r3, fp}
 8011e96:	9113      	str	r1, [sp, #76]	; 0x4c
 8011e98:	f300 82c9 	bgt.w	801242e <_svfiprintf_r+0xb72>
 8011e9c:	3408      	adds	r4, #8
 8011e9e:	e007      	b.n	8011eb0 <_svfiprintf_r+0x5f4>
 8011ea0:	08013960 	.word	0x08013960
 8011ea4:	080137b8 	.word	0x080137b8
 8011ea8:	080137cc 	.word	0x080137cc
 8011eac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011eae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011eb0:	f89d 003f 	ldrb.w	r0, [sp, #63]	; 0x3f
 8011eb4:	b160      	cbz	r0, 8011ed0 <_svfiprintf_r+0x614>
 8011eb6:	3201      	adds	r2, #1
 8011eb8:	3101      	adds	r1, #1
 8011eba:	2001      	movs	r0, #1
 8011ebc:	f10d 033f 	add.w	r3, sp, #63	; 0x3f
 8011ec0:	2a07      	cmp	r2, #7
 8011ec2:	6023      	str	r3, [r4, #0]
 8011ec4:	6060      	str	r0, [r4, #4]
 8011ec6:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ec8:	9212      	str	r2, [sp, #72]	; 0x48
 8011eca:	f300 8266 	bgt.w	801239a <_svfiprintf_r+0xade>
 8011ece:	3408      	adds	r4, #8
 8011ed0:	9b06      	ldr	r3, [sp, #24]
 8011ed2:	b15b      	cbz	r3, 8011eec <_svfiprintf_r+0x630>
 8011ed4:	3201      	adds	r2, #1
 8011ed6:	3102      	adds	r1, #2
 8011ed8:	2302      	movs	r3, #2
 8011eda:	a810      	add	r0, sp, #64	; 0x40
 8011edc:	2a07      	cmp	r2, #7
 8011ede:	6020      	str	r0, [r4, #0]
 8011ee0:	6063      	str	r3, [r4, #4]
 8011ee2:	9113      	str	r1, [sp, #76]	; 0x4c
 8011ee4:	9212      	str	r2, [sp, #72]	; 0x48
 8011ee6:	f300 8264 	bgt.w	80123b2 <_svfiprintf_r+0xaf6>
 8011eea:	3408      	adds	r4, #8
 8011eec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8011eee:	2e80      	cmp	r6, #128	; 0x80
 8011ef0:	f000 815a 	beq.w	80121a8 <_svfiprintf_r+0x8ec>
 8011ef4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8011ef8:	9e04      	ldr	r6, [sp, #16]
 8011efa:	ebc6 060b 	rsb	r6, r6, fp
 8011efe:	2e00      	cmp	r6, #0
 8011f00:	dd67      	ble.n	8011fd2 <_svfiprintf_r+0x716>
 8011f02:	2e10      	cmp	r6, #16
 8011f04:	f340 8348 	ble.w	8012598 <_svfiprintf_r+0xcdc>
 8011f08:	f04f 0b10 	mov.w	fp, #16
 8011f0c:	3201      	adds	r2, #1
 8011f0e:	4ba4      	ldr	r3, [pc, #656]	; (80121a0 <_svfiprintf_r+0x8e4>)
 8011f10:	9212      	str	r2, [sp, #72]	; 0x48
 8011f12:	f1a6 0c11 	sub.w	ip, r6, #17
 8011f16:	4459      	add	r1, fp
 8011f18:	2a07      	cmp	r2, #7
 8011f1a:	9302      	str	r3, [sp, #8]
 8011f1c:	e884 0820 	stmia.w	r4, {r5, fp}
 8011f20:	9113      	str	r1, [sp, #76]	; 0x4c
 8011f22:	f3cc 1300 	ubfx	r3, ip, #4, #1
 8011f26:	f300 81c1 	bgt.w	80122ac <_svfiprintf_r+0x9f0>
 8011f2a:	3408      	adds	r4, #8
 8011f2c:	3e10      	subs	r6, #16
 8011f2e:	2e10      	cmp	r6, #16
 8011f30:	dd44      	ble.n	8011fbc <_svfiprintf_r+0x700>
 8011f32:	b163      	cbz	r3, 8011f4e <_svfiprintf_r+0x692>
 8011f34:	3201      	adds	r2, #1
 8011f36:	3110      	adds	r1, #16
 8011f38:	2a07      	cmp	r2, #7
 8011f3a:	e884 0820 	stmia.w	r4, {r5, fp}
 8011f3e:	9113      	str	r1, [sp, #76]	; 0x4c
 8011f40:	9212      	str	r2, [sp, #72]	; 0x48
 8011f42:	f300 81c1 	bgt.w	80122c8 <_svfiprintf_r+0xa0c>
 8011f46:	3408      	adds	r4, #8
 8011f48:	3e10      	subs	r6, #16
 8011f4a:	2e10      	cmp	r6, #16
 8011f4c:	dd36      	ble.n	8011fbc <_svfiprintf_r+0x700>
 8011f4e:	4620      	mov	r0, r4
 8011f50:	9706      	str	r7, [sp, #24]
 8011f52:	9c03      	ldr	r4, [sp, #12]
 8011f54:	9f05      	ldr	r7, [sp, #20]
 8011f56:	e00d      	b.n	8011f74 <_svfiprintf_r+0x6b8>
 8011f58:	3008      	adds	r0, #8
 8011f5a:	3201      	adds	r2, #1
 8011f5c:	3110      	adds	r1, #16
 8011f5e:	3e10      	subs	r6, #16
 8011f60:	2a07      	cmp	r2, #7
 8011f62:	e880 0820 	stmia.w	r0, {r5, fp}
 8011f66:	9113      	str	r1, [sp, #76]	; 0x4c
 8011f68:	9212      	str	r2, [sp, #72]	; 0x48
 8011f6a:	dc17      	bgt.n	8011f9c <_svfiprintf_r+0x6e0>
 8011f6c:	3e10      	subs	r6, #16
 8011f6e:	3008      	adds	r0, #8
 8011f70:	2e10      	cmp	r6, #16
 8011f72:	dd21      	ble.n	8011fb8 <_svfiprintf_r+0x6fc>
 8011f74:	3201      	adds	r2, #1
 8011f76:	3110      	adds	r1, #16
 8011f78:	2a07      	cmp	r2, #7
 8011f7a:	9113      	str	r1, [sp, #76]	; 0x4c
 8011f7c:	9212      	str	r2, [sp, #72]	; 0x48
 8011f7e:	e880 0820 	stmia.w	r0, {r5, fp}
 8011f82:	dde9      	ble.n	8011f58 <_svfiprintf_r+0x69c>
 8011f84:	4638      	mov	r0, r7
 8011f86:	4621      	mov	r1, r4
 8011f88:	aa11      	add	r2, sp, #68	; 0x44
 8011f8a:	f7ff fc17 	bl	80117bc <__ssprint_r>
 8011f8e:	2800      	cmp	r0, #0
 8011f90:	f040 80f6 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8011f94:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011f96:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011f98:	a81e      	add	r0, sp, #120	; 0x78
 8011f9a:	e7de      	b.n	8011f5a <_svfiprintf_r+0x69e>
 8011f9c:	4638      	mov	r0, r7
 8011f9e:	4621      	mov	r1, r4
 8011fa0:	aa11      	add	r2, sp, #68	; 0x44
 8011fa2:	f7ff fc0b 	bl	80117bc <__ssprint_r>
 8011fa6:	2800      	cmp	r0, #0
 8011fa8:	f040 80ea 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8011fac:	3e10      	subs	r6, #16
 8011fae:	2e10      	cmp	r6, #16
 8011fb0:	a81e      	add	r0, sp, #120	; 0x78
 8011fb2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011fb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011fb6:	dcdd      	bgt.n	8011f74 <_svfiprintf_r+0x6b8>
 8011fb8:	9f06      	ldr	r7, [sp, #24]
 8011fba:	4604      	mov	r4, r0
 8011fbc:	3201      	adds	r2, #1
 8011fbe:	9b02      	ldr	r3, [sp, #8]
 8011fc0:	9212      	str	r2, [sp, #72]	; 0x48
 8011fc2:	1989      	adds	r1, r1, r6
 8011fc4:	2a07      	cmp	r2, #7
 8011fc6:	e884 0048 	stmia.w	r4, {r3, r6}
 8011fca:	9113      	str	r1, [sp, #76]	; 0x4c
 8011fcc:	f300 8193 	bgt.w	80122f6 <_svfiprintf_r+0xa3a>
 8011fd0:	3408      	adds	r4, #8
 8011fd2:	9b04      	ldr	r3, [sp, #16]
 8011fd4:	f8c4 a000 	str.w	sl, [r4]
 8011fd8:	3201      	adds	r2, #1
 8011fda:	18c9      	adds	r1, r1, r3
 8011fdc:	2a07      	cmp	r2, #7
 8011fde:	6063      	str	r3, [r4, #4]
 8011fe0:	9113      	str	r1, [sp, #76]	; 0x4c
 8011fe2:	9212      	str	r2, [sp, #72]	; 0x48
 8011fe4:	f300 814e 	bgt.w	8012284 <_svfiprintf_r+0x9c8>
 8011fe8:	f104 0208 	add.w	r2, r4, #8
 8011fec:	f018 0f04 	tst.w	r8, #4
 8011ff0:	d074      	beq.n	80120dc <_svfiprintf_r+0x820>
 8011ff2:	9e08      	ldr	r6, [sp, #32]
 8011ff4:	1bf6      	subs	r6, r6, r7
 8011ff6:	2e00      	cmp	r6, #0
 8011ff8:	dd70      	ble.n	80120dc <_svfiprintf_r+0x820>
 8011ffa:	2e10      	cmp	r6, #16
 8011ffc:	dd5a      	ble.n	80120b4 <_svfiprintf_r+0x7f8>
 8011ffe:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012000:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 80121a4 <_svfiprintf_r+0x8e8>
 8012004:	f643 1460 	movw	r4, #14688	; 0x3960
 8012008:	f6c0 0401 	movt	r4, #2049	; 0x801
 801200c:	1c43      	adds	r3, r0, #1
 801200e:	6014      	str	r4, [r2, #0]
 8012010:	2410      	movs	r4, #16
 8012012:	f1a6 0811 	sub.w	r8, r6, #17
 8012016:	1909      	adds	r1, r1, r4
 8012018:	2b07      	cmp	r3, #7
 801201a:	6054      	str	r4, [r2, #4]
 801201c:	9113      	str	r1, [sp, #76]	; 0x4c
 801201e:	9312      	str	r3, [sp, #72]	; 0x48
 8012020:	f3c8 1800 	ubfx	r8, r8, #4, #1
 8012024:	f300 821e 	bgt.w	8012464 <_svfiprintf_r+0xba8>
 8012028:	3208      	adds	r2, #8
 801202a:	3e10      	subs	r6, #16
 801202c:	2e10      	cmp	r6, #16
 801202e:	dd44      	ble.n	80120ba <_svfiprintf_r+0x7fe>
 8012030:	f1b8 0f00 	cmp.w	r8, #0
 8012034:	d010      	beq.n	8012058 <_svfiprintf_r+0x79c>
 8012036:	3301      	adds	r3, #1
 8012038:	f643 1060 	movw	r0, #14688	; 0x3960
 801203c:	3110      	adds	r1, #16
 801203e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012042:	2b07      	cmp	r3, #7
 8012044:	e882 0011 	stmia.w	r2, {r0, r4}
 8012048:	9113      	str	r1, [sp, #76]	; 0x4c
 801204a:	9312      	str	r3, [sp, #72]	; 0x48
 801204c:	f300 8267 	bgt.w	801251e <_svfiprintf_r+0xc62>
 8012050:	3208      	adds	r2, #8
 8012052:	3e10      	subs	r6, #16
 8012054:	2e10      	cmp	r6, #16
 8012056:	dd30      	ble.n	80120ba <_svfiprintf_r+0x7fe>
 8012058:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801205c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012060:	e011      	b.n	8012086 <_svfiprintf_r+0x7ca>
 8012062:	3208      	adds	r2, #8
 8012064:	3301      	adds	r3, #1
 8012066:	f643 1060 	movw	r0, #14688	; 0x3960
 801206a:	3110      	adds	r1, #16
 801206c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012070:	3e10      	subs	r6, #16
 8012072:	2b07      	cmp	r3, #7
 8012074:	e882 0011 	stmia.w	r2, {r0, r4}
 8012078:	9113      	str	r1, [sp, #76]	; 0x4c
 801207a:	9312      	str	r3, [sp, #72]	; 0x48
 801207c:	dc42      	bgt.n	8012104 <_svfiprintf_r+0x848>
 801207e:	3208      	adds	r2, #8
 8012080:	3e10      	subs	r6, #16
 8012082:	2e10      	cmp	r6, #16
 8012084:	dd19      	ble.n	80120ba <_svfiprintf_r+0x7fe>
 8012086:	3301      	adds	r3, #1
 8012088:	f643 1060 	movw	r0, #14688	; 0x3960
 801208c:	3110      	adds	r1, #16
 801208e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8012092:	2b07      	cmp	r3, #7
 8012094:	e882 0011 	stmia.w	r2, {r0, r4}
 8012098:	9113      	str	r1, [sp, #76]	; 0x4c
 801209a:	9312      	str	r3, [sp, #72]	; 0x48
 801209c:	dde1      	ble.n	8012062 <_svfiprintf_r+0x7a6>
 801209e:	4640      	mov	r0, r8
 80120a0:	4659      	mov	r1, fp
 80120a2:	aa11      	add	r2, sp, #68	; 0x44
 80120a4:	f7ff fb8a 	bl	80117bc <__ssprint_r>
 80120a8:	2800      	cmp	r0, #0
 80120aa:	d169      	bne.n	8012180 <_svfiprintf_r+0x8c4>
 80120ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80120ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80120b0:	aa1e      	add	r2, sp, #120	; 0x78
 80120b2:	e7d7      	b.n	8012064 <_svfiprintf_r+0x7a8>
 80120b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80120b6:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 80121a4 <_svfiprintf_r+0x8e8>
 80120ba:	1c5c      	adds	r4, r3, #1
 80120bc:	1871      	adds	r1, r6, r1
 80120be:	2c07      	cmp	r4, #7
 80120c0:	f8c2 a000 	str.w	sl, [r2]
 80120c4:	6056      	str	r6, [r2, #4]
 80120c6:	9113      	str	r1, [sp, #76]	; 0x4c
 80120c8:	9412      	str	r4, [sp, #72]	; 0x48
 80120ca:	dd07      	ble.n	80120dc <_svfiprintf_r+0x820>
 80120cc:	9805      	ldr	r0, [sp, #20]
 80120ce:	9903      	ldr	r1, [sp, #12]
 80120d0:	aa11      	add	r2, sp, #68	; 0x44
 80120d2:	f7ff fb73 	bl	80117bc <__ssprint_r>
 80120d6:	2800      	cmp	r0, #0
 80120d8:	d152      	bne.n	8012180 <_svfiprintf_r+0x8c4>
 80120da:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80120dc:	9a07      	ldr	r2, [sp, #28]
 80120de:	9808      	ldr	r0, [sp, #32]
 80120e0:	4287      	cmp	r7, r0
 80120e2:	bfac      	ite	ge
 80120e4:	19d2      	addge	r2, r2, r7
 80120e6:	1812      	addlt	r2, r2, r0
 80120e8:	9207      	str	r2, [sp, #28]
 80120ea:	2900      	cmp	r1, #0
 80120ec:	f040 80d5 	bne.w	801229a <_svfiprintf_r+0x9de>
 80120f0:	f899 2000 	ldrb.w	r2, [r9]
 80120f4:	2600      	movs	r6, #0
 80120f6:	9612      	str	r6, [sp, #72]	; 0x48
 80120f8:	ac1e      	add	r4, sp, #120	; 0x78
 80120fa:	2a00      	cmp	r2, #0
 80120fc:	f47f abfd 	bne.w	80118fa <_svfiprintf_r+0x3e>
 8012100:	464e      	mov	r6, r9
 8012102:	e41a      	b.n	801193a <_svfiprintf_r+0x7e>
 8012104:	4640      	mov	r0, r8
 8012106:	4659      	mov	r1, fp
 8012108:	aa11      	add	r2, sp, #68	; 0x44
 801210a:	f7ff fb57 	bl	80117bc <__ssprint_r>
 801210e:	2800      	cmp	r0, #0
 8012110:	d136      	bne.n	8012180 <_svfiprintf_r+0x8c4>
 8012112:	aa1e      	add	r2, sp, #120	; 0x78
 8012114:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012116:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012118:	e7b2      	b.n	8012080 <_svfiprintf_r+0x7c4>
 801211a:	2b01      	cmp	r3, #1
 801211c:	f000 8117 	beq.w	801234e <_svfiprintf_r+0xa92>
 8012120:	2b02      	cmp	r3, #2
 8012122:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 8012126:	f000 80f2 	beq.w	801230e <_svfiprintf_r+0xa52>
 801212a:	46dc      	mov	ip, fp
 801212c:	f04f 0a07 	mov.w	sl, #7
 8012130:	08f0      	lsrs	r0, r6, #3
 8012132:	ea06 020a 	and.w	r2, r6, sl
 8012136:	08fb      	lsrs	r3, r7, #3
 8012138:	ea40 7647 	orr.w	r6, r0, r7, lsl #29
 801213c:	3230      	adds	r2, #48	; 0x30
 801213e:	461f      	mov	r7, r3
 8012140:	b2d0      	uxtb	r0, r2
 8012142:	ea56 0b07 	orrs.w	fp, r6, r7
 8012146:	468a      	mov	sl, r1
 8012148:	7008      	strb	r0, [r1, #0]
 801214a:	f101 31ff 	add.w	r1, r1, #4294967295
 801214e:	d1ed      	bne.n	801212c <_svfiprintf_r+0x870>
 8012150:	f018 0f01 	tst.w	r8, #1
 8012154:	46e3      	mov	fp, ip
 8012156:	4657      	mov	r7, sl
 8012158:	f43f ac8f 	beq.w	8011a7a <_svfiprintf_r+0x1be>
 801215c:	2830      	cmp	r0, #48	; 0x30
 801215e:	f43f ac8c 	beq.w	8011a7a <_svfiprintf_r+0x1be>
 8012162:	9801      	ldr	r0, [sp, #4]
 8012164:	2330      	movs	r3, #48	; 0x30
 8012166:	f807 3c01 	strb.w	r3, [r7, #-1]
 801216a:	1a47      	subs	r7, r0, r1
 801216c:	468a      	mov	sl, r1
 801216e:	9704      	str	r7, [sp, #16]
 8012170:	e487      	b.n	8011a82 <_svfiprintf_r+0x1c6>
 8012172:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012174:	b121      	cbz	r1, 8012180 <_svfiprintf_r+0x8c4>
 8012176:	9805      	ldr	r0, [sp, #20]
 8012178:	9903      	ldr	r1, [sp, #12]
 801217a:	aa11      	add	r2, sp, #68	; 0x44
 801217c:	f7ff fb1e 	bl	80117bc <__ssprint_r>
 8012180:	9c03      	ldr	r4, [sp, #12]
 8012182:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012186:	89a3      	ldrh	r3, [r4, #12]
 8012188:	f003 0240 	and.w	r2, r3, #64	; 0x40
 801218c:	b210      	sxth	r0, r2
 801218e:	2800      	cmp	r0, #0
 8012190:	bf18      	it	ne
 8012192:	f04f 3aff 	movne.w	sl, #4294967295
 8012196:	4650      	mov	r0, sl
 8012198:	b02f      	add	sp, #188	; 0xbc
 801219a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801219e:	bf00      	nop
 80121a0:	08013950 	.word	0x08013950
 80121a4:	08013960 	.word	0x08013960
 80121a8:	9808      	ldr	r0, [sp, #32]
 80121aa:	1bc6      	subs	r6, r0, r7
 80121ac:	2e00      	cmp	r6, #0
 80121ae:	f77f aea1 	ble.w	8011ef4 <_svfiprintf_r+0x638>
 80121b2:	2e10      	cmp	r6, #16
 80121b4:	f340 8242 	ble.w	801263c <_svfiprintf_r+0xd80>
 80121b8:	f04f 0b10 	mov.w	fp, #16
 80121bc:	3201      	adds	r2, #1
 80121be:	48a8      	ldr	r0, [pc, #672]	; (8012460 <_svfiprintf_r+0xba4>)
 80121c0:	9212      	str	r2, [sp, #72]	; 0x48
 80121c2:	f1a6 0311 	sub.w	r3, r6, #17
 80121c6:	4459      	add	r1, fp
 80121c8:	2a07      	cmp	r2, #7
 80121ca:	e884 0820 	stmia.w	r4, {r5, fp}
 80121ce:	9113      	str	r1, [sp, #76]	; 0x4c
 80121d0:	9006      	str	r0, [sp, #24]
 80121d2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80121d6:	f300 81ae 	bgt.w	8012536 <_svfiprintf_r+0xc7a>
 80121da:	3408      	adds	r4, #8
 80121dc:	3e10      	subs	r6, #16
 80121de:	2e10      	cmp	r6, #16
 80121e0:	dd44      	ble.n	801226c <_svfiprintf_r+0x9b0>
 80121e2:	b163      	cbz	r3, 80121fe <_svfiprintf_r+0x942>
 80121e4:	3201      	adds	r2, #1
 80121e6:	3110      	adds	r1, #16
 80121e8:	2a07      	cmp	r2, #7
 80121ea:	e884 0820 	stmia.w	r4, {r5, fp}
 80121ee:	9113      	str	r1, [sp, #76]	; 0x4c
 80121f0:	9212      	str	r2, [sp, #72]	; 0x48
 80121f2:	f300 81ae 	bgt.w	8012552 <_svfiprintf_r+0xc96>
 80121f6:	3408      	adds	r4, #8
 80121f8:	3e10      	subs	r6, #16
 80121fa:	2e10      	cmp	r6, #16
 80121fc:	dd36      	ble.n	801226c <_svfiprintf_r+0x9b0>
 80121fe:	970a      	str	r7, [sp, #40]	; 0x28
 8012200:	4613      	mov	r3, r2
 8012202:	9f03      	ldr	r7, [sp, #12]
 8012204:	4622      	mov	r2, r4
 8012206:	9c05      	ldr	r4, [sp, #20]
 8012208:	e00d      	b.n	8012226 <_svfiprintf_r+0x96a>
 801220a:	3208      	adds	r2, #8
 801220c:	1c43      	adds	r3, r0, #1
 801220e:	3110      	adds	r1, #16
 8012210:	3e10      	subs	r6, #16
 8012212:	2b07      	cmp	r3, #7
 8012214:	e882 0820 	stmia.w	r2, {r5, fp}
 8012218:	9113      	str	r1, [sp, #76]	; 0x4c
 801221a:	9312      	str	r3, [sp, #72]	; 0x48
 801221c:	dc16      	bgt.n	801224c <_svfiprintf_r+0x990>
 801221e:	3e10      	subs	r6, #16
 8012220:	3208      	adds	r2, #8
 8012222:	2e10      	cmp	r6, #16
 8012224:	dd1f      	ble.n	8012266 <_svfiprintf_r+0x9aa>
 8012226:	1c58      	adds	r0, r3, #1
 8012228:	3110      	adds	r1, #16
 801222a:	2807      	cmp	r0, #7
 801222c:	9113      	str	r1, [sp, #76]	; 0x4c
 801222e:	9012      	str	r0, [sp, #72]	; 0x48
 8012230:	e882 0820 	stmia.w	r2, {r5, fp}
 8012234:	dde9      	ble.n	801220a <_svfiprintf_r+0x94e>
 8012236:	4620      	mov	r0, r4
 8012238:	4639      	mov	r1, r7
 801223a:	aa11      	add	r2, sp, #68	; 0x44
 801223c:	f7ff fabe 	bl	80117bc <__ssprint_r>
 8012240:	2800      	cmp	r0, #0
 8012242:	d19d      	bne.n	8012180 <_svfiprintf_r+0x8c4>
 8012244:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012246:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012248:	aa1e      	add	r2, sp, #120	; 0x78
 801224a:	e7df      	b.n	801220c <_svfiprintf_r+0x950>
 801224c:	4620      	mov	r0, r4
 801224e:	4639      	mov	r1, r7
 8012250:	aa11      	add	r2, sp, #68	; 0x44
 8012252:	f7ff fab3 	bl	80117bc <__ssprint_r>
 8012256:	2800      	cmp	r0, #0
 8012258:	d192      	bne.n	8012180 <_svfiprintf_r+0x8c4>
 801225a:	3e10      	subs	r6, #16
 801225c:	2e10      	cmp	r6, #16
 801225e:	aa1e      	add	r2, sp, #120	; 0x78
 8012260:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012262:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012264:	dcdf      	bgt.n	8012226 <_svfiprintf_r+0x96a>
 8012266:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8012268:	4614      	mov	r4, r2
 801226a:	461a      	mov	r2, r3
 801226c:	3201      	adds	r2, #1
 801226e:	9b06      	ldr	r3, [sp, #24]
 8012270:	9212      	str	r2, [sp, #72]	; 0x48
 8012272:	1989      	adds	r1, r1, r6
 8012274:	2a07      	cmp	r2, #7
 8012276:	e884 0048 	stmia.w	r4, {r3, r6}
 801227a:	9113      	str	r1, [sp, #76]	; 0x4c
 801227c:	f300 8175 	bgt.w	801256a <_svfiprintf_r+0xcae>
 8012280:	3408      	adds	r4, #8
 8012282:	e637      	b.n	8011ef4 <_svfiprintf_r+0x638>
 8012284:	9805      	ldr	r0, [sp, #20]
 8012286:	9903      	ldr	r1, [sp, #12]
 8012288:	aa11      	add	r2, sp, #68	; 0x44
 801228a:	f7ff fa97 	bl	80117bc <__ssprint_r>
 801228e:	2800      	cmp	r0, #0
 8012290:	f47f af76 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8012294:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012296:	aa1e      	add	r2, sp, #120	; 0x78
 8012298:	e6a8      	b.n	8011fec <_svfiprintf_r+0x730>
 801229a:	9805      	ldr	r0, [sp, #20]
 801229c:	9903      	ldr	r1, [sp, #12]
 801229e:	aa11      	add	r2, sp, #68	; 0x44
 80122a0:	f7ff fa8c 	bl	80117bc <__ssprint_r>
 80122a4:	2800      	cmp	r0, #0
 80122a6:	f43f af23 	beq.w	80120f0 <_svfiprintf_r+0x834>
 80122aa:	e769      	b.n	8012180 <_svfiprintf_r+0x8c4>
 80122ac:	9805      	ldr	r0, [sp, #20]
 80122ae:	9903      	ldr	r1, [sp, #12]
 80122b0:	9300      	str	r3, [sp, #0]
 80122b2:	aa11      	add	r2, sp, #68	; 0x44
 80122b4:	f7ff fa82 	bl	80117bc <__ssprint_r>
 80122b8:	9b00      	ldr	r3, [sp, #0]
 80122ba:	2800      	cmp	r0, #0
 80122bc:	f47f af60 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80122c0:	ac1e      	add	r4, sp, #120	; 0x78
 80122c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80122c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80122c6:	e631      	b.n	8011f2c <_svfiprintf_r+0x670>
 80122c8:	9805      	ldr	r0, [sp, #20]
 80122ca:	9903      	ldr	r1, [sp, #12]
 80122cc:	aa11      	add	r2, sp, #68	; 0x44
 80122ce:	f7ff fa75 	bl	80117bc <__ssprint_r>
 80122d2:	2800      	cmp	r0, #0
 80122d4:	f47f af54 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80122d8:	ac1e      	add	r4, sp, #120	; 0x78
 80122da:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80122dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80122de:	e633      	b.n	8011f48 <_svfiprintf_r+0x68c>
 80122e0:	9805      	ldr	r0, [sp, #20]
 80122e2:	9903      	ldr	r1, [sp, #12]
 80122e4:	aa11      	add	r2, sp, #68	; 0x44
 80122e6:	f7ff fa69 	bl	80117bc <__ssprint_r>
 80122ea:	2800      	cmp	r0, #0
 80122ec:	f47f af48 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80122f0:	ac1e      	add	r4, sp, #120	; 0x78
 80122f2:	f7ff bb1f 	b.w	8011934 <_svfiprintf_r+0x78>
 80122f6:	9805      	ldr	r0, [sp, #20]
 80122f8:	9903      	ldr	r1, [sp, #12]
 80122fa:	aa11      	add	r2, sp, #68	; 0x44
 80122fc:	f7ff fa5e 	bl	80117bc <__ssprint_r>
 8012300:	2800      	cmp	r0, #0
 8012302:	f47f af3d 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8012306:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012308:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801230a:	ac1e      	add	r4, sp, #120	; 0x78
 801230c:	e661      	b.n	8011fd2 <_svfiprintf_r+0x716>
 801230e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012310:	f8cd b010 	str.w	fp, [sp, #16]
 8012314:	f04f 0b0f 	mov.w	fp, #15
 8012318:	ea06 020b 	and.w	r2, r6, fp
 801231c:	1883      	adds	r3, r0, r2
 801231e:	0936      	lsrs	r6, r6, #4
 8012320:	ea46 7207 	orr.w	r2, r6, r7, lsl #28
 8012324:	ea4f 1c17 	mov.w	ip, r7, lsr #4
 8012328:	468a      	mov	sl, r1
 801232a:	4616      	mov	r6, r2
 801232c:	7819      	ldrb	r1, [r3, #0]
 801232e:	4667      	mov	r7, ip
 8012330:	ea56 0b07 	orrs.w	fp, r6, r7
 8012334:	f88a 1000 	strb.w	r1, [sl]
 8012338:	f10a 31ff 	add.w	r1, sl, #4294967295
 801233c:	d1ea      	bne.n	8012314 <_svfiprintf_r+0xa58>
 801233e:	9f01      	ldr	r7, [sp, #4]
 8012340:	f8dd b010 	ldr.w	fp, [sp, #16]
 8012344:	ebca 0007 	rsb	r0, sl, r7
 8012348:	9004      	str	r0, [sp, #16]
 801234a:	f7ff bb9a 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 801234e:	2f00      	cmp	r7, #0
 8012350:	bf08      	it	eq
 8012352:	2e0a      	cmpeq	r6, #10
 8012354:	f0c0 8092 	bcc.w	801247c <_svfiprintf_r+0xbc0>
 8012358:	f10d 0377 	add.w	r3, sp, #119	; 0x77
 801235c:	9404      	str	r4, [sp, #16]
 801235e:	461c      	mov	r4, r3
 8012360:	4630      	mov	r0, r6
 8012362:	4639      	mov	r1, r7
 8012364:	220a      	movs	r2, #10
 8012366:	2300      	movs	r3, #0
 8012368:	f000 fd18 	bl	8012d9c <__aeabi_uldivmod>
 801236c:	3230      	adds	r2, #48	; 0x30
 801236e:	7022      	strb	r2, [r4, #0]
 8012370:	4630      	mov	r0, r6
 8012372:	4639      	mov	r1, r7
 8012374:	220a      	movs	r2, #10
 8012376:	2300      	movs	r3, #0
 8012378:	f000 fd10 	bl	8012d9c <__aeabi_uldivmod>
 801237c:	4606      	mov	r6, r0
 801237e:	460f      	mov	r7, r1
 8012380:	ea56 0007 	orrs.w	r0, r6, r7
 8012384:	46a2      	mov	sl, r4
 8012386:	f104 34ff 	add.w	r4, r4, #4294967295
 801238a:	d1e9      	bne.n	8012360 <_svfiprintf_r+0xaa4>
 801238c:	9a01      	ldr	r2, [sp, #4]
 801238e:	9c04      	ldr	r4, [sp, #16]
 8012390:	ebca 0102 	rsb	r1, sl, r2
 8012394:	9104      	str	r1, [sp, #16]
 8012396:	f7ff bb74 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 801239a:	9805      	ldr	r0, [sp, #20]
 801239c:	9903      	ldr	r1, [sp, #12]
 801239e:	aa11      	add	r2, sp, #68	; 0x44
 80123a0:	f7ff fa0c 	bl	80117bc <__ssprint_r>
 80123a4:	2800      	cmp	r0, #0
 80123a6:	f47f aeeb 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80123aa:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123ae:	ac1e      	add	r4, sp, #120	; 0x78
 80123b0:	e58e      	b.n	8011ed0 <_svfiprintf_r+0x614>
 80123b2:	9805      	ldr	r0, [sp, #20]
 80123b4:	9903      	ldr	r1, [sp, #12]
 80123b6:	aa11      	add	r2, sp, #68	; 0x44
 80123b8:	f7ff fa00 	bl	80117bc <__ssprint_r>
 80123bc:	2800      	cmp	r0, #0
 80123be:	f47f aedf 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80123c2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123c6:	ac1e      	add	r4, sp, #120	; 0x78
 80123c8:	e590      	b.n	8011eec <_svfiprintf_r+0x630>
 80123ca:	9805      	ldr	r0, [sp, #20]
 80123cc:	9903      	ldr	r1, [sp, #12]
 80123ce:	9300      	str	r3, [sp, #0]
 80123d0:	aa11      	add	r2, sp, #68	; 0x44
 80123d2:	f7ff f9f3 	bl	80117bc <__ssprint_r>
 80123d6:	9b00      	ldr	r3, [sp, #0]
 80123d8:	2800      	cmp	r0, #0
 80123da:	f47f aed1 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80123de:	ac1e      	add	r4, sp, #120	; 0x78
 80123e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123e2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123e4:	e42a      	b.n	8011c3c <_svfiprintf_r+0x380>
 80123e6:	9805      	ldr	r0, [sp, #20]
 80123e8:	9903      	ldr	r1, [sp, #12]
 80123ea:	aa11      	add	r2, sp, #68	; 0x44
 80123ec:	f7ff f9e6 	bl	80117bc <__ssprint_r>
 80123f0:	2800      	cmp	r0, #0
 80123f2:	f47f aec5 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 80123f6:	ac1e      	add	r4, sp, #120	; 0x78
 80123f8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80123fa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80123fc:	e433      	b.n	8011c66 <_svfiprintf_r+0x3aa>
 80123fe:	9802      	ldr	r0, [sp, #8]
 8012400:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 8012404:	9004      	str	r0, [sp, #16]
 8012406:	f7ff bb3c 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 801240a:	f018 0f10 	tst.w	r8, #16
 801240e:	d152      	bne.n	80124b6 <_svfiprintf_r+0xbfa>
 8012410:	f018 0f40 	tst.w	r8, #64	; 0x40
 8012414:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8012418:	f000 80c1 	beq.w	801259e <_svfiprintf_r+0xce2>
 801241c:	465a      	mov	r2, fp
 801241e:	1d11      	adds	r1, r2, #4
 8012420:	f8bb 6000 	ldrh.w	r6, [fp]
 8012424:	9109      	str	r1, [sp, #36]	; 0x24
 8012426:	2301      	movs	r3, #1
 8012428:	2700      	movs	r7, #0
 801242a:	f7ff bb09 	b.w	8011a40 <_svfiprintf_r+0x184>
 801242e:	9805      	ldr	r0, [sp, #20]
 8012430:	9903      	ldr	r1, [sp, #12]
 8012432:	aa11      	add	r2, sp, #68	; 0x44
 8012434:	f7ff f9c2 	bl	80117bc <__ssprint_r>
 8012438:	2800      	cmp	r0, #0
 801243a:	f47f aea1 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 801243e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012440:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012442:	ac1e      	add	r4, sp, #120	; 0x78
 8012444:	e534      	b.n	8011eb0 <_svfiprintf_r+0x5f4>
 8012446:	f018 0710 	ands.w	r7, r8, #16
 801244a:	d040      	beq.n	80124ce <_svfiprintf_r+0xc12>
 801244c:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8012450:	4651      	mov	r1, sl
 8012452:	1d08      	adds	r0, r1, #4
 8012454:	f8da 6000 	ldr.w	r6, [sl]
 8012458:	9009      	str	r0, [sp, #36]	; 0x24
 801245a:	2700      	movs	r7, #0
 801245c:	f7ff baf0 	b.w	8011a40 <_svfiprintf_r+0x184>
 8012460:	08013950 	.word	0x08013950
 8012464:	9805      	ldr	r0, [sp, #20]
 8012466:	9903      	ldr	r1, [sp, #12]
 8012468:	aa11      	add	r2, sp, #68	; 0x44
 801246a:	f7ff f9a7 	bl	80117bc <__ssprint_r>
 801246e:	2800      	cmp	r0, #0
 8012470:	f47f ae86 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8012474:	aa1e      	add	r2, sp, #120	; 0x78
 8012476:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012478:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801247a:	e5d6      	b.n	801202a <_svfiprintf_r+0x76e>
 801247c:	f10d 0ab8 	add.w	sl, sp, #184	; 0xb8
 8012480:	3630      	adds	r6, #48	; 0x30
 8012482:	f80a 6d41 	strb.w	r6, [sl, #-65]!
 8012486:	9f01      	ldr	r7, [sp, #4]
 8012488:	ebca 0007 	rsb	r0, sl, r7
 801248c:	9004      	str	r0, [sp, #16]
 801248e:	f7ff baf8 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 8012492:	f899 3000 	ldrb.w	r3, [r9]
 8012496:	9109      	str	r1, [sp, #36]	; 0x24
 8012498:	f7ff ba5f 	b.w	801195a <_svfiprintf_r+0x9e>
 801249c:	9b02      	ldr	r3, [sp, #8]
 801249e:	f10d 0a78 	add.w	sl, sp, #120	; 0x78
 80124a2:	9304      	str	r3, [sp, #16]
 80124a4:	f7ff baed 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 80124a8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80124ac:	f43f ac8c 	beq.w	8011dc8 <_svfiprintf_r+0x50c>
 80124b0:	f9bb 6000 	ldrsh.w	r6, [fp]
 80124b4:	e48a      	b.n	8011dcc <_svfiprintf_r+0x510>
 80124b6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80124ba:	f8da 7000 	ldr.w	r7, [sl]
 80124be:	4650      	mov	r0, sl
 80124c0:	1d03      	adds	r3, r0, #4
 80124c2:	463e      	mov	r6, r7
 80124c4:	9309      	str	r3, [sp, #36]	; 0x24
 80124c6:	2700      	movs	r7, #0
 80124c8:	2301      	movs	r3, #1
 80124ca:	f7ff bab9 	b.w	8011a40 <_svfiprintf_r+0x184>
 80124ce:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 80124d2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 80124d6:	bf0c      	ite	eq
 80124d8:	f8db 7000 	ldreq.w	r7, [fp]
 80124dc:	f8bb 6000 	ldrhne.w	r6, [fp]
 80124e0:	4658      	mov	r0, fp
 80124e2:	bf14      	ite	ne
 80124e4:	463b      	movne	r3, r7
 80124e6:	463e      	moveq	r6, r7
 80124e8:	1d02      	adds	r2, r0, #4
 80124ea:	2700      	movs	r7, #0
 80124ec:	9209      	str	r2, [sp, #36]	; 0x24
 80124ee:	f7ff baa7 	b.w	8011a40 <_svfiprintf_r+0x184>
 80124f2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80124f6:	4652      	mov	r2, sl
 80124f8:	1d11      	adds	r1, r2, #4
 80124fa:	f8da 6000 	ldr.w	r6, [sl]
 80124fe:	9109      	str	r1, [sp, #36]	; 0x24
 8012500:	2700      	movs	r7, #0
 8012502:	e40f      	b.n	8011d24 <_svfiprintf_r+0x468>
 8012504:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8012508:	9a07      	ldr	r2, [sp, #28]
 801250a:	f8dc 3000 	ldr.w	r3, [ip]
 801250e:	4661      	mov	r1, ip
 8012510:	17d0      	asrs	r0, r2, #31
 8012512:	1d0e      	adds	r6, r1, #4
 8012514:	601a      	str	r2, [r3, #0]
 8012516:	6058      	str	r0, [r3, #4]
 8012518:	9609      	str	r6, [sp, #36]	; 0x24
 801251a:	f7ff b9e9 	b.w	80118f0 <_svfiprintf_r+0x34>
 801251e:	9805      	ldr	r0, [sp, #20]
 8012520:	9903      	ldr	r1, [sp, #12]
 8012522:	aa11      	add	r2, sp, #68	; 0x44
 8012524:	f7ff f94a 	bl	80117bc <__ssprint_r>
 8012528:	2800      	cmp	r0, #0
 801252a:	f47f ae29 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 801252e:	aa1e      	add	r2, sp, #120	; 0x78
 8012530:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012532:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012534:	e58d      	b.n	8012052 <_svfiprintf_r+0x796>
 8012536:	9805      	ldr	r0, [sp, #20]
 8012538:	9903      	ldr	r1, [sp, #12]
 801253a:	9300      	str	r3, [sp, #0]
 801253c:	aa11      	add	r2, sp, #68	; 0x44
 801253e:	f7ff f93d 	bl	80117bc <__ssprint_r>
 8012542:	9b00      	ldr	r3, [sp, #0]
 8012544:	2800      	cmp	r0, #0
 8012546:	f47f ae1b 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 801254a:	ac1e      	add	r4, sp, #120	; 0x78
 801254c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801254e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012550:	e644      	b.n	80121dc <_svfiprintf_r+0x920>
 8012552:	9805      	ldr	r0, [sp, #20]
 8012554:	9903      	ldr	r1, [sp, #12]
 8012556:	aa11      	add	r2, sp, #68	; 0x44
 8012558:	f7ff f930 	bl	80117bc <__ssprint_r>
 801255c:	2800      	cmp	r0, #0
 801255e:	f47f ae0f 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 8012562:	ac1e      	add	r4, sp, #120	; 0x78
 8012564:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012566:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012568:	e646      	b.n	80121f8 <_svfiprintf_r+0x93c>
 801256a:	9805      	ldr	r0, [sp, #20]
 801256c:	9903      	ldr	r1, [sp, #12]
 801256e:	aa11      	add	r2, sp, #68	; 0x44
 8012570:	f7ff f924 	bl	80117bc <__ssprint_r>
 8012574:	2800      	cmp	r0, #0
 8012576:	f47f ae03 	bne.w	8012180 <_svfiprintf_r+0x8c4>
 801257a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 801257c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801257e:	ac1e      	add	r4, sp, #120	; 0x78
 8012580:	e4b8      	b.n	8011ef4 <_svfiprintf_r+0x638>
 8012582:	9300      	str	r3, [sp, #0]
 8012584:	f7fa fb76 	bl	800cc74 <strlen>
 8012588:	9004      	str	r0, [sp, #16]
 801258a:	9800      	ldr	r0, [sp, #0]
 801258c:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8012590:	9009      	str	r0, [sp, #36]	; 0x24
 8012592:	9602      	str	r6, [sp, #8]
 8012594:	f7ff ba75 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 8012598:	483d      	ldr	r0, [pc, #244]	; (8012690 <_svfiprintf_r+0xdd4>)
 801259a:	9002      	str	r0, [sp, #8]
 801259c:	e50e      	b.n	8011fbc <_svfiprintf_r+0x700>
 801259e:	f8db 1000 	ldr.w	r1, [fp]
 80125a2:	4658      	mov	r0, fp
 80125a4:	1d03      	adds	r3, r0, #4
 80125a6:	9309      	str	r3, [sp, #36]	; 0x24
 80125a8:	460e      	mov	r6, r1
 80125aa:	2700      	movs	r7, #0
 80125ac:	2301      	movs	r3, #1
 80125ae:	f7ff ba47 	b.w	8011a40 <_svfiprintf_r+0x184>
 80125b2:	f8db 7000 	ldr.w	r7, [fp]
 80125b6:	465a      	mov	r2, fp
 80125b8:	1d11      	adds	r1, r2, #4
 80125ba:	463e      	mov	r6, r7
 80125bc:	9109      	str	r1, [sp, #36]	; 0x24
 80125be:	2700      	movs	r7, #0
 80125c0:	f7ff bbb0 	b.w	8011d24 <_svfiprintf_r+0x468>
 80125c4:	f018 0f40 	tst.w	r8, #64	; 0x40
 80125c8:	d028      	beq.n	801261c <_svfiprintf_r+0xd60>
 80125ca:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80125ce:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80125d2:	f8da 1000 	ldr.w	r1, [sl]
 80125d6:	4656      	mov	r6, sl
 80125d8:	1d32      	adds	r2, r6, #4
 80125da:	9209      	str	r2, [sp, #36]	; 0x24
 80125dc:	f8a1 c000 	strh.w	ip, [r1]
 80125e0:	f7ff b986 	b.w	80118f0 <_svfiprintf_r+0x34>
 80125e4:	9802      	ldr	r0, [sp, #8]
 80125e6:	9309      	str	r3, [sp, #36]	; 0x24
 80125e8:	2806      	cmp	r0, #6
 80125ea:	bf28      	it	cs
 80125ec:	2006      	movcs	r0, #6
 80125ee:	9004      	str	r0, [sp, #16]
 80125f0:	ea20 77e0 	bic.w	r7, r0, r0, asr #31
 80125f4:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8012698 <_svfiprintf_r+0xddc>
 80125f8:	f7ff baef 	b.w	8011bda <_svfiprintf_r+0x31e>
 80125fc:	2140      	movs	r1, #64	; 0x40
 80125fe:	9200      	str	r2, [sp, #0]
 8012600:	f7f9 fe1c 	bl	800c23c <_malloc_r>
 8012604:	9a00      	ldr	r2, [sp, #0]
 8012606:	6020      	str	r0, [r4, #0]
 8012608:	6120      	str	r0, [r4, #16]
 801260a:	2800      	cmp	r0, #0
 801260c:	d037      	beq.n	801267e <_svfiprintf_r+0xdc2>
 801260e:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012612:	2040      	movs	r0, #64	; 0x40
 8012614:	f8cb 0014 	str.w	r0, [fp, #20]
 8012618:	f7ff b960 	b.w	80118dc <_svfiprintf_r+0x20>
 801261c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8012620:	9b07      	ldr	r3, [sp, #28]
 8012622:	f8db 6000 	ldr.w	r6, [fp]
 8012626:	465a      	mov	r2, fp
 8012628:	1d10      	adds	r0, r2, #4
 801262a:	9009      	str	r0, [sp, #36]	; 0x24
 801262c:	6033      	str	r3, [r6, #0]
 801262e:	f7ff b95f 	b.w	80118f0 <_svfiprintf_r+0x34>
 8012632:	4b18      	ldr	r3, [pc, #96]	; (8012694 <_svfiprintf_r+0xdd8>)
 8012634:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012636:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012638:	930c      	str	r3, [sp, #48]	; 0x30
 801263a:	e425      	b.n	8011e88 <_svfiprintf_r+0x5cc>
 801263c:	4b14      	ldr	r3, [pc, #80]	; (8012690 <_svfiprintf_r+0xdd4>)
 801263e:	9306      	str	r3, [sp, #24]
 8012640:	e614      	b.n	801226c <_svfiprintf_r+0x9b0>
 8012642:	2000      	movs	r0, #0
 8012644:	46b1      	mov	r9, r6
 8012646:	9002      	str	r0, [sp, #8]
 8012648:	f7ff b989 	b.w	801195e <_svfiprintf_r+0xa2>
 801264c:	9f02      	ldr	r7, [sp, #8]
 801264e:	f89d b03f 	ldrb.w	fp, [sp, #63]	; 0x3f
 8012652:	9109      	str	r1, [sp, #36]	; 0x24
 8012654:	9704      	str	r7, [sp, #16]
 8012656:	9002      	str	r0, [sp, #8]
 8012658:	f7ff ba13 	b.w	8011a82 <_svfiprintf_r+0x1c6>
 801265c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801265e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012660:	6818      	ldr	r0, [r3, #0]
 8012662:	f899 3001 	ldrb.w	r3, [r9, #1]
 8012666:	9002      	str	r0, [sp, #8]
 8012668:	3104      	adds	r1, #4
 801266a:	2800      	cmp	r0, #0
 801266c:	9109      	str	r1, [sp, #36]	; 0x24
 801266e:	46b1      	mov	r9, r6
 8012670:	f6bf a973 	bge.w	801195a <_svfiprintf_r+0x9e>
 8012674:	f04f 30ff 	mov.w	r0, #4294967295
 8012678:	9002      	str	r0, [sp, #8]
 801267a:	f7ff b96e 	b.w	801195a <_svfiprintf_r+0x9e>
 801267e:	f8dd a014 	ldr.w	sl, [sp, #20]
 8012682:	210c      	movs	r1, #12
 8012684:	f8ca 1000 	str.w	r1, [sl]
 8012688:	f04f 30ff 	mov.w	r0, #4294967295
 801268c:	e584      	b.n	8012198 <_svfiprintf_r+0x8dc>
 801268e:	bf00      	nop
 8012690:	08013950 	.word	0x08013950
 8012694:	08013960 	.word	0x08013960
 8012698:	080137e0 	.word	0x080137e0

0801269c <_calloc_r>:
 801269c:	b510      	push	{r4, lr}
 801269e:	fb01 f102 	mul.w	r1, r1, r2
 80126a2:	f7f9 fdcb 	bl	800c23c <_malloc_r>
 80126a6:	4604      	mov	r4, r0
 80126a8:	b168      	cbz	r0, 80126c6 <_calloc_r+0x2a>
 80126aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80126ae:	f022 0103 	bic.w	r1, r2, #3
 80126b2:	1f0a      	subs	r2, r1, #4
 80126b4:	2a24      	cmp	r2, #36	; 0x24
 80126b6:	d818      	bhi.n	80126ea <_calloc_r+0x4e>
 80126b8:	2a13      	cmp	r2, #19
 80126ba:	d806      	bhi.n	80126ca <_calloc_r+0x2e>
 80126bc:	4603      	mov	r3, r0
 80126be:	2000      	movs	r0, #0
 80126c0:	6018      	str	r0, [r3, #0]
 80126c2:	6058      	str	r0, [r3, #4]
 80126c4:	6098      	str	r0, [r3, #8]
 80126c6:	4620      	mov	r0, r4
 80126c8:	bd10      	pop	{r4, pc}
 80126ca:	2300      	movs	r3, #0
 80126cc:	2a1b      	cmp	r2, #27
 80126ce:	6003      	str	r3, [r0, #0]
 80126d0:	6043      	str	r3, [r0, #4]
 80126d2:	d90f      	bls.n	80126f4 <_calloc_r+0x58>
 80126d4:	2a24      	cmp	r2, #36	; 0x24
 80126d6:	6083      	str	r3, [r0, #8]
 80126d8:	60c3      	str	r3, [r0, #12]
 80126da:	bf05      	ittet	eq
 80126dc:	6103      	streq	r3, [r0, #16]
 80126de:	6143      	streq	r3, [r0, #20]
 80126e0:	f100 0310 	addne.w	r3, r0, #16
 80126e4:	f100 0318 	addeq.w	r3, r0, #24
 80126e8:	e7e9      	b.n	80126be <_calloc_r+0x22>
 80126ea:	2100      	movs	r1, #0
 80126ec:	f000 f8d2 	bl	8012894 <memset>
 80126f0:	4620      	mov	r0, r4
 80126f2:	bd10      	pop	{r4, pc}
 80126f4:	f100 0308 	add.w	r3, r0, #8
 80126f8:	e7e1      	b.n	80126be <_calloc_r+0x22>
 80126fa:	bf00      	nop

080126fc <memmove>:
 80126fc:	4288      	cmp	r0, r1
 80126fe:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8012702:	d926      	bls.n	8012752 <memmove+0x56>
 8012704:	188c      	adds	r4, r1, r2
 8012706:	42a0      	cmp	r0, r4
 8012708:	d223      	bcs.n	8012752 <memmove+0x56>
 801270a:	1883      	adds	r3, r0, r2
 801270c:	1e55      	subs	r5, r2, #1
 801270e:	b1ea      	cbz	r2, 801274c <memmove+0x50>
 8012710:	4622      	mov	r2, r4
 8012712:	f005 0401 	and.w	r4, r5, #1
 8012716:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
 801271a:	f803 1d01 	strb.w	r1, [r3, #-1]!
 801271e:	1e69      	subs	r1, r5, #1
 8012720:	b1a5      	cbz	r5, 801274c <memmove+0x50>
 8012722:	b13c      	cbz	r4, 8012734 <memmove+0x38>
 8012724:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012728:	3901      	subs	r1, #1
 801272a:	f1b1 3fff 	cmp.w	r1, #4294967295
 801272e:	f803 4d01 	strb.w	r4, [r3, #-1]!
 8012732:	d00b      	beq.n	801274c <memmove+0x50>
 8012734:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012738:	f803 4d01 	strb.w	r4, [r3, #-1]!
 801273c:	3902      	subs	r1, #2
 801273e:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
 8012742:	f1b1 3fff 	cmp.w	r1, #4294967295
 8012746:	f803 4d01 	strb.w	r4, [r3, #-1]!
 801274a:	d1f3      	bne.n	8012734 <memmove+0x38>
 801274c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8012750:	4770      	bx	lr
 8012752:	2a0f      	cmp	r2, #15
 8012754:	f240 8096 	bls.w	8012884 <memmove+0x188>
 8012758:	ea41 0300 	orr.w	r3, r1, r0
 801275c:	079b      	lsls	r3, r3, #30
 801275e:	f040 8093 	bne.w	8012888 <memmove+0x18c>
 8012762:	680c      	ldr	r4, [r1, #0]
 8012764:	6004      	str	r4, [r0, #0]
 8012766:	684d      	ldr	r5, [r1, #4]
 8012768:	6045      	str	r5, [r0, #4]
 801276a:	688e      	ldr	r6, [r1, #8]
 801276c:	f1a2 0310 	sub.w	r3, r2, #16
 8012770:	6086      	str	r6, [r0, #8]
 8012772:	68cc      	ldr	r4, [r1, #12]
 8012774:	461d      	mov	r5, r3
 8012776:	2d0f      	cmp	r5, #15
 8012778:	60c4      	str	r4, [r0, #12]
 801277a:	f3c3 1600 	ubfx	r6, r3, #4, #1
 801277e:	f101 0410 	add.w	r4, r1, #16
 8012782:	f100 0310 	add.w	r3, r0, #16
 8012786:	d922      	bls.n	80127ce <memmove+0xd2>
 8012788:	b166      	cbz	r6, 80127a4 <memmove+0xa8>
 801278a:	6826      	ldr	r6, [r4, #0]
 801278c:	601e      	str	r6, [r3, #0]
 801278e:	6866      	ldr	r6, [r4, #4]
 8012790:	605e      	str	r6, [r3, #4]
 8012792:	68a6      	ldr	r6, [r4, #8]
 8012794:	609e      	str	r6, [r3, #8]
 8012796:	68e6      	ldr	r6, [r4, #12]
 8012798:	3d10      	subs	r5, #16
 801279a:	60de      	str	r6, [r3, #12]
 801279c:	3410      	adds	r4, #16
 801279e:	3310      	adds	r3, #16
 80127a0:	2d0f      	cmp	r5, #15
 80127a2:	d914      	bls.n	80127ce <memmove+0xd2>
 80127a4:	6826      	ldr	r6, [r4, #0]
 80127a6:	601e      	str	r6, [r3, #0]
 80127a8:	6866      	ldr	r6, [r4, #4]
 80127aa:	605e      	str	r6, [r3, #4]
 80127ac:	68a6      	ldr	r6, [r4, #8]
 80127ae:	609e      	str	r6, [r3, #8]
 80127b0:	68e6      	ldr	r6, [r4, #12]
 80127b2:	60de      	str	r6, [r3, #12]
 80127b4:	6926      	ldr	r6, [r4, #16]
 80127b6:	611e      	str	r6, [r3, #16]
 80127b8:	6966      	ldr	r6, [r4, #20]
 80127ba:	615e      	str	r6, [r3, #20]
 80127bc:	69a6      	ldr	r6, [r4, #24]
 80127be:	619e      	str	r6, [r3, #24]
 80127c0:	69e6      	ldr	r6, [r4, #28]
 80127c2:	3d20      	subs	r5, #32
 80127c4:	61de      	str	r6, [r3, #28]
 80127c6:	3420      	adds	r4, #32
 80127c8:	3320      	adds	r3, #32
 80127ca:	2d0f      	cmp	r5, #15
 80127cc:	d8ea      	bhi.n	80127a4 <memmove+0xa8>
 80127ce:	f1a2 0310 	sub.w	r3, r2, #16
 80127d2:	f023 040f 	bic.w	r4, r3, #15
 80127d6:	f002 030f 	and.w	r3, r2, #15
 80127da:	3410      	adds	r4, #16
 80127dc:	2b03      	cmp	r3, #3
 80127de:	eb00 0804 	add.w	r8, r0, r4
 80127e2:	4421      	add	r1, r4
 80127e4:	d952      	bls.n	801288c <memmove+0x190>
 80127e6:	f1a3 0904 	sub.w	r9, r3, #4
 80127ea:	460b      	mov	r3, r1
 80127ec:	ea4f 0999 	mov.w	r9, r9, lsr #2
 80127f0:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 80127f4:	f853 6b04 	ldr.w	r6, [r3], #4
 80127f8:	ebc1 050c 	rsb	r5, r1, ip
 80127fc:	4644      	mov	r4, r8
 80127fe:	f10c 0c04 	add.w	ip, ip, #4
 8012802:	4563      	cmp	r3, ip
 8012804:	f844 6b04 	str.w	r6, [r4], #4
 8012808:	f3c5 0580 	ubfx	r5, r5, #2, #1
 801280c:	d012      	beq.n	8012834 <memmove+0x138>
 801280e:	b12d      	cbz	r5, 801281c <memmove+0x120>
 8012810:	f853 5b04 	ldr.w	r5, [r3], #4
 8012814:	4563      	cmp	r3, ip
 8012816:	f844 5b04 	str.w	r5, [r4], #4
 801281a:	d00b      	beq.n	8012834 <memmove+0x138>
 801281c:	461e      	mov	r6, r3
 801281e:	4625      	mov	r5, r4
 8012820:	f856 7b04 	ldr.w	r7, [r6], #4
 8012824:	f845 7b04 	str.w	r7, [r5], #4
 8012828:	685f      	ldr	r7, [r3, #4]
 801282a:	1d33      	adds	r3, r6, #4
 801282c:	6067      	str	r7, [r4, #4]
 801282e:	1d2c      	adds	r4, r5, #4
 8012830:	4563      	cmp	r3, ip
 8012832:	d1f3      	bne.n	801281c <memmove+0x120>
 8012834:	f109 0301 	add.w	r3, r9, #1
 8012838:	009c      	lsls	r4, r3, #2
 801283a:	1909      	adds	r1, r1, r4
 801283c:	f002 0203 	and.w	r2, r2, #3
 8012840:	4444      	add	r4, r8
 8012842:	2a00      	cmp	r2, #0
 8012844:	d082      	beq.n	801274c <memmove+0x50>
 8012846:	4623      	mov	r3, r4
 8012848:	780d      	ldrb	r5, [r1, #0]
 801284a:	f803 5b01 	strb.w	r5, [r3], #1
 801284e:	18a2      	adds	r2, r4, r2
 8012850:	43e4      	mvns	r4, r4
 8012852:	1914      	adds	r4, r2, r4
 8012854:	4293      	cmp	r3, r2
 8012856:	f004 0401 	and.w	r4, r4, #1
 801285a:	f43f af77 	beq.w	801274c <memmove+0x50>
 801285e:	b134      	cbz	r4, 801286e <memmove+0x172>
 8012860:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012864:	f803 4b01 	strb.w	r4, [r3], #1
 8012868:	4293      	cmp	r3, r2
 801286a:	f43f af6f 	beq.w	801274c <memmove+0x50>
 801286e:	784d      	ldrb	r5, [r1, #1]
 8012870:	461c      	mov	r4, r3
 8012872:	f804 5b01 	strb.w	r5, [r4], #1
 8012876:	788d      	ldrb	r5, [r1, #2]
 8012878:	705d      	strb	r5, [r3, #1]
 801287a:	1c63      	adds	r3, r4, #1
 801287c:	3102      	adds	r1, #2
 801287e:	4293      	cmp	r3, r2
 8012880:	d1f5      	bne.n	801286e <memmove+0x172>
 8012882:	e763      	b.n	801274c <memmove+0x50>
 8012884:	4604      	mov	r4, r0
 8012886:	e7dc      	b.n	8012842 <memmove+0x146>
 8012888:	4604      	mov	r4, r0
 801288a:	e7dc      	b.n	8012846 <memmove+0x14a>
 801288c:	4644      	mov	r4, r8
 801288e:	461a      	mov	r2, r3
 8012890:	e7d7      	b.n	8012842 <memmove+0x146>
 8012892:	bf00      	nop

08012894 <memset>:
 8012894:	b4f0      	push	{r4, r5, r6, r7}
 8012896:	0784      	lsls	r4, r0, #30
 8012898:	4603      	mov	r3, r0
 801289a:	f000 808e 	beq.w	80129ba <memset+0x126>
 801289e:	1e54      	subs	r4, r2, #1
 80128a0:	2a00      	cmp	r2, #0
 80128a2:	f000 8088 	beq.w	80129b6 <memset+0x122>
 80128a6:	07e5      	lsls	r5, r4, #31
 80128a8:	b2ce      	uxtb	r6, r1
 80128aa:	d411      	bmi.n	80128d0 <memset+0x3c>
 80128ac:	461a      	mov	r2, r3
 80128ae:	1e67      	subs	r7, r4, #1
 80128b0:	f802 6b01 	strb.w	r6, [r2], #1
 80128b4:	4613      	mov	r3, r2
 80128b6:	4615      	mov	r5, r2
 80128b8:	0792      	lsls	r2, r2, #30
 80128ba:	d00f      	beq.n	80128dc <memset+0x48>
 80128bc:	2c00      	cmp	r4, #0
 80128be:	d07a      	beq.n	80129b6 <memset+0x122>
 80128c0:	f803 6b01 	strb.w	r6, [r3], #1
 80128c4:	079a      	lsls	r2, r3, #30
 80128c6:	463c      	mov	r4, r7
 80128c8:	461d      	mov	r5, r3
 80128ca:	d007      	beq.n	80128dc <memset+0x48>
 80128cc:	3c01      	subs	r4, #1
 80128ce:	e7ed      	b.n	80128ac <memset+0x18>
 80128d0:	4603      	mov	r3, r0
 80128d2:	f803 6b01 	strb.w	r6, [r3], #1
 80128d6:	079a      	lsls	r2, r3, #30
 80128d8:	461d      	mov	r5, r3
 80128da:	d1f7      	bne.n	80128cc <memset+0x38>
 80128dc:	2c03      	cmp	r4, #3
 80128de:	d952      	bls.n	8012986 <memset+0xf2>
 80128e0:	b2ce      	uxtb	r6, r1
 80128e2:	ea46 2706 	orr.w	r7, r6, r6, lsl #8
 80128e6:	2c0f      	cmp	r4, #15
 80128e8:	ea47 4307 	orr.w	r3, r7, r7, lsl #16
 80128ec:	d92d      	bls.n	801294a <memset+0xb6>
 80128ee:	f1a4 0210 	sub.w	r2, r4, #16
 80128f2:	4617      	mov	r7, r2
 80128f4:	2f0f      	cmp	r7, #15
 80128f6:	f3c2 1600 	ubfx	r6, r2, #4, #1
 80128fa:	602b      	str	r3, [r5, #0]
 80128fc:	606b      	str	r3, [r5, #4]
 80128fe:	60ab      	str	r3, [r5, #8]
 8012900:	60eb      	str	r3, [r5, #12]
 8012902:	f105 0210 	add.w	r2, r5, #16
 8012906:	d916      	bls.n	8012936 <memset+0xa2>
 8012908:	b13e      	cbz	r6, 801291a <memset+0x86>
 801290a:	3f10      	subs	r7, #16
 801290c:	6013      	str	r3, [r2, #0]
 801290e:	6053      	str	r3, [r2, #4]
 8012910:	6093      	str	r3, [r2, #8]
 8012912:	60d3      	str	r3, [r2, #12]
 8012914:	3210      	adds	r2, #16
 8012916:	2f0f      	cmp	r7, #15
 8012918:	d90d      	bls.n	8012936 <memset+0xa2>
 801291a:	3f20      	subs	r7, #32
 801291c:	f102 0610 	add.w	r6, r2, #16
 8012920:	6013      	str	r3, [r2, #0]
 8012922:	6053      	str	r3, [r2, #4]
 8012924:	6093      	str	r3, [r2, #8]
 8012926:	60d3      	str	r3, [r2, #12]
 8012928:	6113      	str	r3, [r2, #16]
 801292a:	6153      	str	r3, [r2, #20]
 801292c:	6193      	str	r3, [r2, #24]
 801292e:	61d3      	str	r3, [r2, #28]
 8012930:	3220      	adds	r2, #32
 8012932:	2f0f      	cmp	r7, #15
 8012934:	d8f1      	bhi.n	801291a <memset+0x86>
 8012936:	f1a4 0210 	sub.w	r2, r4, #16
 801293a:	f022 020f 	bic.w	r2, r2, #15
 801293e:	f004 040f 	and.w	r4, r4, #15
 8012942:	3210      	adds	r2, #16
 8012944:	2c03      	cmp	r4, #3
 8012946:	4415      	add	r5, r2
 8012948:	d91d      	bls.n	8012986 <memset+0xf2>
 801294a:	1f27      	subs	r7, r4, #4
 801294c:	463e      	mov	r6, r7
 801294e:	462a      	mov	r2, r5
 8012950:	2e03      	cmp	r6, #3
 8012952:	f842 3b04 	str.w	r3, [r2], #4
 8012956:	f3c7 0780 	ubfx	r7, r7, #2, #1
 801295a:	d90d      	bls.n	8012978 <memset+0xe4>
 801295c:	b127      	cbz	r7, 8012968 <memset+0xd4>
 801295e:	3e04      	subs	r6, #4
 8012960:	2e03      	cmp	r6, #3
 8012962:	f842 3b04 	str.w	r3, [r2], #4
 8012966:	d907      	bls.n	8012978 <memset+0xe4>
 8012968:	4617      	mov	r7, r2
 801296a:	3e08      	subs	r6, #8
 801296c:	f847 3b04 	str.w	r3, [r7], #4
 8012970:	6053      	str	r3, [r2, #4]
 8012972:	1d3a      	adds	r2, r7, #4
 8012974:	2e03      	cmp	r6, #3
 8012976:	d8f7      	bhi.n	8012968 <memset+0xd4>
 8012978:	1f23      	subs	r3, r4, #4
 801297a:	f023 0203 	bic.w	r2, r3, #3
 801297e:	1d13      	adds	r3, r2, #4
 8012980:	f004 0403 	and.w	r4, r4, #3
 8012984:	18ed      	adds	r5, r5, r3
 8012986:	b1b4      	cbz	r4, 80129b6 <memset+0x122>
 8012988:	462b      	mov	r3, r5
 801298a:	b2c9      	uxtb	r1, r1
 801298c:	f803 1b01 	strb.w	r1, [r3], #1
 8012990:	192c      	adds	r4, r5, r4
 8012992:	43ed      	mvns	r5, r5
 8012994:	1962      	adds	r2, r4, r5
 8012996:	42a3      	cmp	r3, r4
 8012998:	f002 0501 	and.w	r5, r2, #1
 801299c:	d00b      	beq.n	80129b6 <memset+0x122>
 801299e:	b11d      	cbz	r5, 80129a8 <memset+0x114>
 80129a0:	f803 1b01 	strb.w	r1, [r3], #1
 80129a4:	42a3      	cmp	r3, r4
 80129a6:	d006      	beq.n	80129b6 <memset+0x122>
 80129a8:	461a      	mov	r2, r3
 80129aa:	f802 1b01 	strb.w	r1, [r2], #1
 80129ae:	7059      	strb	r1, [r3, #1]
 80129b0:	1c53      	adds	r3, r2, #1
 80129b2:	42a3      	cmp	r3, r4
 80129b4:	d1f8      	bne.n	80129a8 <memset+0x114>
 80129b6:	bcf0      	pop	{r4, r5, r6, r7}
 80129b8:	4770      	bx	lr
 80129ba:	4605      	mov	r5, r0
 80129bc:	4614      	mov	r4, r2
 80129be:	e78d      	b.n	80128dc <memset+0x48>

080129c0 <_realloc_r>:
 80129c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129c4:	460c      	mov	r4, r1
 80129c6:	b083      	sub	sp, #12
 80129c8:	4681      	mov	r9, r0
 80129ca:	4617      	mov	r7, r2
 80129cc:	2900      	cmp	r1, #0
 80129ce:	f000 80c5 	beq.w	8012b5c <_realloc_r+0x19c>
 80129d2:	f7f9 ff83 	bl	800c8dc <__malloc_lock>
 80129d6:	f107 050b 	add.w	r5, r7, #11
 80129da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80129de:	2d16      	cmp	r5, #22
 80129e0:	f1a4 0a08 	sub.w	sl, r4, #8
 80129e4:	f023 0603 	bic.w	r6, r3, #3
 80129e8:	d84f      	bhi.n	8012a8a <_realloc_r+0xca>
 80129ea:	2110      	movs	r1, #16
 80129ec:	460d      	mov	r5, r1
 80129ee:	42af      	cmp	r7, r5
 80129f0:	d850      	bhi.n	8012a94 <_realloc_r+0xd4>
 80129f2:	428e      	cmp	r6, r1
 80129f4:	da53      	bge.n	8012a9e <_realloc_r+0xde>
 80129f6:	f8df c3a0 	ldr.w	ip, [pc, #928]	; 8012d98 <_realloc_r+0x3d8>
 80129fa:	f8dc 0008 	ldr.w	r0, [ip, #8]
 80129fe:	eb0a 0206 	add.w	r2, sl, r6
 8012a02:	4290      	cmp	r0, r2
 8012a04:	f000 80b0 	beq.w	8012b68 <_realloc_r+0x1a8>
 8012a08:	f8d2 e004 	ldr.w	lr, [r2, #4]
 8012a0c:	f02e 0801 	bic.w	r8, lr, #1
 8012a10:	4490      	add	r8, r2
 8012a12:	f8d8 8004 	ldr.w	r8, [r8, #4]
 8012a16:	f018 0f01 	tst.w	r8, #1
 8012a1a:	d059      	beq.n	8012ad0 <_realloc_r+0x110>
 8012a1c:	f04f 0e00 	mov.w	lr, #0
 8012a20:	4672      	mov	r2, lr
 8012a22:	07db      	lsls	r3, r3, #31
 8012a24:	d476      	bmi.n	8012b14 <_realloc_r+0x154>
 8012a26:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8012a2a:	ebc3 0b0a 	rsb	fp, r3, sl
 8012a2e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012a32:	f023 0303 	bic.w	r3, r3, #3
 8012a36:	199b      	adds	r3, r3, r6
 8012a38:	9301      	str	r3, [sp, #4]
 8012a3a:	2a00      	cmp	r2, #0
 8012a3c:	d067      	beq.n	8012b0e <_realloc_r+0x14e>
 8012a3e:	4282      	cmp	r2, r0
 8012a40:	eb0e 0803 	add.w	r8, lr, r3
 8012a44:	f000 80f1 	beq.w	8012c2a <_realloc_r+0x26a>
 8012a48:	4588      	cmp	r8, r1
 8012a4a:	db60      	blt.n	8012b0e <_realloc_r+0x14e>
 8012a4c:	68d1      	ldr	r1, [r2, #12]
 8012a4e:	6890      	ldr	r0, [r2, #8]
 8012a50:	465f      	mov	r7, fp
 8012a52:	60c1      	str	r1, [r0, #12]
 8012a54:	6088      	str	r0, [r1, #8]
 8012a56:	f8db 300c 	ldr.w	r3, [fp, #12]
 8012a5a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012a5e:	1f32      	subs	r2, r6, #4
 8012a60:	2a24      	cmp	r2, #36	; 0x24
 8012a62:	60cb      	str	r3, [r1, #12]
 8012a64:	6099      	str	r1, [r3, #8]
 8012a66:	f200 812a 	bhi.w	8012cbe <_realloc_r+0x2fe>
 8012a6a:	2a13      	cmp	r2, #19
 8012a6c:	f240 80b9 	bls.w	8012be2 <_realloc_r+0x222>
 8012a70:	6823      	ldr	r3, [r4, #0]
 8012a72:	f8cb 3008 	str.w	r3, [fp, #8]
 8012a76:	6861      	ldr	r1, [r4, #4]
 8012a78:	2a1b      	cmp	r2, #27
 8012a7a:	f8cb 100c 	str.w	r1, [fp, #12]
 8012a7e:	f200 8134 	bhi.w	8012cea <_realloc_r+0x32a>
 8012a82:	f10b 0010 	add.w	r0, fp, #16
 8012a86:	3408      	adds	r4, #8
 8012a88:	e0ac      	b.n	8012be4 <_realloc_r+0x224>
 8012a8a:	f025 0507 	bic.w	r5, r5, #7
 8012a8e:	2d00      	cmp	r5, #0
 8012a90:	4629      	mov	r1, r5
 8012a92:	daac      	bge.n	80129ee <_realloc_r+0x2e>
 8012a94:	270c      	movs	r7, #12
 8012a96:	f8c9 7000 	str.w	r7, [r9]
 8012a9a:	2700      	movs	r7, #0
 8012a9c:	e014      	b.n	8012ac8 <_realloc_r+0x108>
 8012a9e:	46b0      	mov	r8, r6
 8012aa0:	ebc5 0708 	rsb	r7, r5, r8
 8012aa4:	2f0f      	cmp	r7, #15
 8012aa6:	d81e      	bhi.n	8012ae6 <_realloc_r+0x126>
 8012aa8:	f003 0301 	and.w	r3, r3, #1
 8012aac:	eb0a 0108 	add.w	r1, sl, r8
 8012ab0:	ea43 0008 	orr.w	r0, r3, r8
 8012ab4:	f8ca 0004 	str.w	r0, [sl, #4]
 8012ab8:	684a      	ldr	r2, [r1, #4]
 8012aba:	f042 0701 	orr.w	r7, r2, #1
 8012abe:	604f      	str	r7, [r1, #4]
 8012ac0:	4648      	mov	r0, r9
 8012ac2:	f7f9 ff0d 	bl	800c8e0 <__malloc_unlock>
 8012ac6:	4627      	mov	r7, r4
 8012ac8:	4638      	mov	r0, r7
 8012aca:	b003      	add	sp, #12
 8012acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ad0:	f02e 0e03 	bic.w	lr, lr, #3
 8012ad4:	eb0e 0806 	add.w	r8, lr, r6
 8012ad8:	4588      	cmp	r8, r1
 8012ada:	dba2      	blt.n	8012a22 <_realloc_r+0x62>
 8012adc:	68d7      	ldr	r7, [r2, #12]
 8012ade:	6892      	ldr	r2, [r2, #8]
 8012ae0:	60d7      	str	r7, [r2, #12]
 8012ae2:	60ba      	str	r2, [r7, #8]
 8012ae4:	e7dc      	b.n	8012aa0 <_realloc_r+0xe0>
 8012ae6:	eb0a 0105 	add.w	r1, sl, r5
 8012aea:	f003 0301 	and.w	r3, r3, #1
 8012aee:	19c8      	adds	r0, r1, r7
 8012af0:	431d      	orrs	r5, r3
 8012af2:	f047 0201 	orr.w	r2, r7, #1
 8012af6:	f8ca 5004 	str.w	r5, [sl, #4]
 8012afa:	604a      	str	r2, [r1, #4]
 8012afc:	6847      	ldr	r7, [r0, #4]
 8012afe:	f047 0301 	orr.w	r3, r7, #1
 8012b02:	6043      	str	r3, [r0, #4]
 8012b04:	3108      	adds	r1, #8
 8012b06:	4648      	mov	r0, r9
 8012b08:	f7fd fca2 	bl	8010450 <_free_r>
 8012b0c:	e7d8      	b.n	8012ac0 <_realloc_r+0x100>
 8012b0e:	9b01      	ldr	r3, [sp, #4]
 8012b10:	428b      	cmp	r3, r1
 8012b12:	da34      	bge.n	8012b7e <_realloc_r+0x1be>
 8012b14:	4639      	mov	r1, r7
 8012b16:	4648      	mov	r0, r9
 8012b18:	f7f9 fb90 	bl	800c23c <_malloc_r>
 8012b1c:	4607      	mov	r7, r0
 8012b1e:	b1c8      	cbz	r0, 8012b54 <_realloc_r+0x194>
 8012b20:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012b24:	f023 0201 	bic.w	r2, r3, #1
 8012b28:	f1a0 0108 	sub.w	r1, r0, #8
 8012b2c:	4452      	add	r2, sl
 8012b2e:	4291      	cmp	r1, r2
 8012b30:	f000 80be 	beq.w	8012cb0 <_realloc_r+0x2f0>
 8012b34:	1f32      	subs	r2, r6, #4
 8012b36:	2a24      	cmp	r2, #36	; 0x24
 8012b38:	d873      	bhi.n	8012c22 <_realloc_r+0x262>
 8012b3a:	2a13      	cmp	r2, #19
 8012b3c:	d846      	bhi.n	8012bcc <_realloc_r+0x20c>
 8012b3e:	4623      	mov	r3, r4
 8012b40:	6819      	ldr	r1, [r3, #0]
 8012b42:	6001      	str	r1, [r0, #0]
 8012b44:	685a      	ldr	r2, [r3, #4]
 8012b46:	6042      	str	r2, [r0, #4]
 8012b48:	689b      	ldr	r3, [r3, #8]
 8012b4a:	6083      	str	r3, [r0, #8]
 8012b4c:	4648      	mov	r0, r9
 8012b4e:	4621      	mov	r1, r4
 8012b50:	f7fd fc7e 	bl	8010450 <_free_r>
 8012b54:	4648      	mov	r0, r9
 8012b56:	f7f9 fec3 	bl	800c8e0 <__malloc_unlock>
 8012b5a:	e7b5      	b.n	8012ac8 <_realloc_r+0x108>
 8012b5c:	4611      	mov	r1, r2
 8012b5e:	b003      	add	sp, #12
 8012b60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b64:	f7f9 bb6a 	b.w	800c23c <_malloc_r>
 8012b68:	6842      	ldr	r2, [r0, #4]
 8012b6a:	f022 0e03 	bic.w	lr, r2, #3
 8012b6e:	eb0e 0206 	add.w	r2, lr, r6
 8012b72:	f105 0810 	add.w	r8, r5, #16
 8012b76:	4542      	cmp	r2, r8
 8012b78:	da3f      	bge.n	8012bfa <_realloc_r+0x23a>
 8012b7a:	4602      	mov	r2, r0
 8012b7c:	e751      	b.n	8012a22 <_realloc_r+0x62>
 8012b7e:	465f      	mov	r7, fp
 8012b80:	f8db 000c 	ldr.w	r0, [fp, #12]
 8012b84:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012b88:	1f32      	subs	r2, r6, #4
 8012b8a:	2a24      	cmp	r2, #36	; 0x24
 8012b8c:	60c8      	str	r0, [r1, #12]
 8012b8e:	6081      	str	r1, [r0, #8]
 8012b90:	f200 80a0 	bhi.w	8012cd4 <_realloc_r+0x314>
 8012b94:	2a13      	cmp	r2, #19
 8012b96:	f240 809b 	bls.w	8012cd0 <_realloc_r+0x310>
 8012b9a:	6820      	ldr	r0, [r4, #0]
 8012b9c:	f8cb 0008 	str.w	r0, [fp, #8]
 8012ba0:	6861      	ldr	r1, [r4, #4]
 8012ba2:	2a1b      	cmp	r2, #27
 8012ba4:	f8cb 100c 	str.w	r1, [fp, #12]
 8012ba8:	f200 80b4 	bhi.w	8012d14 <_realloc_r+0x354>
 8012bac:	f10b 0310 	add.w	r3, fp, #16
 8012bb0:	3408      	adds	r4, #8
 8012bb2:	6820      	ldr	r0, [r4, #0]
 8012bb4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012bb8:	6018      	str	r0, [r3, #0]
 8012bba:	6862      	ldr	r2, [r4, #4]
 8012bbc:	605a      	str	r2, [r3, #4]
 8012bbe:	68a4      	ldr	r4, [r4, #8]
 8012bc0:	609c      	str	r4, [r3, #8]
 8012bc2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012bc6:	463c      	mov	r4, r7
 8012bc8:	46da      	mov	sl, fp
 8012bca:	e769      	b.n	8012aa0 <_realloc_r+0xe0>
 8012bcc:	6821      	ldr	r1, [r4, #0]
 8012bce:	6001      	str	r1, [r0, #0]
 8012bd0:	6860      	ldr	r0, [r4, #4]
 8012bd2:	2a1b      	cmp	r2, #27
 8012bd4:	6078      	str	r0, [r7, #4]
 8012bd6:	d860      	bhi.n	8012c9a <_realloc_r+0x2da>
 8012bd8:	f107 0008 	add.w	r0, r7, #8
 8012bdc:	f104 0308 	add.w	r3, r4, #8
 8012be0:	e7ae      	b.n	8012b40 <_realloc_r+0x180>
 8012be2:	4638      	mov	r0, r7
 8012be4:	6823      	ldr	r3, [r4, #0]
 8012be6:	6003      	str	r3, [r0, #0]
 8012be8:	6862      	ldr	r2, [r4, #4]
 8012bea:	6042      	str	r2, [r0, #4]
 8012bec:	68a4      	ldr	r4, [r4, #8]
 8012bee:	6084      	str	r4, [r0, #8]
 8012bf0:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012bf4:	463c      	mov	r4, r7
 8012bf6:	46da      	mov	sl, fp
 8012bf8:	e752      	b.n	8012aa0 <_realloc_r+0xe0>
 8012bfa:	eb0a 0705 	add.w	r7, sl, r5
 8012bfe:	1b50      	subs	r0, r2, r5
 8012c00:	f040 0201 	orr.w	r2, r0, #1
 8012c04:	607a      	str	r2, [r7, #4]
 8012c06:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8012c0a:	f8cc 7008 	str.w	r7, [ip, #8]
 8012c0e:	f001 0301 	and.w	r3, r1, #1
 8012c12:	431d      	orrs	r5, r3
 8012c14:	f844 5c04 	str.w	r5, [r4, #-4]
 8012c18:	4648      	mov	r0, r9
 8012c1a:	f7f9 fe61 	bl	800c8e0 <__malloc_unlock>
 8012c1e:	4627      	mov	r7, r4
 8012c20:	e752      	b.n	8012ac8 <_realloc_r+0x108>
 8012c22:	4621      	mov	r1, r4
 8012c24:	f7ff fd6a 	bl	80126fc <memmove>
 8012c28:	e790      	b.n	8012b4c <_realloc_r+0x18c>
 8012c2a:	f105 0010 	add.w	r0, r5, #16
 8012c2e:	4580      	cmp	r8, r0
 8012c30:	f6ff af6d 	blt.w	8012b0e <_realloc_r+0x14e>
 8012c34:	465f      	mov	r7, fp
 8012c36:	f8db 000c 	ldr.w	r0, [fp, #12]
 8012c3a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8012c3e:	1f32      	subs	r2, r6, #4
 8012c40:	2a24      	cmp	r2, #36	; 0x24
 8012c42:	60c8      	str	r0, [r1, #12]
 8012c44:	6081      	str	r1, [r0, #8]
 8012c46:	f200 8087 	bhi.w	8012d58 <_realloc_r+0x398>
 8012c4a:	2a13      	cmp	r2, #19
 8012c4c:	d978      	bls.n	8012d40 <_realloc_r+0x380>
 8012c4e:	6820      	ldr	r0, [r4, #0]
 8012c50:	f8cb 0008 	str.w	r0, [fp, #8]
 8012c54:	6861      	ldr	r1, [r4, #4]
 8012c56:	2a1b      	cmp	r2, #27
 8012c58:	f8cb 100c 	str.w	r1, [fp, #12]
 8012c5c:	f200 8085 	bhi.w	8012d6a <_realloc_r+0x3aa>
 8012c60:	f10b 0310 	add.w	r3, fp, #16
 8012c64:	3408      	adds	r4, #8
 8012c66:	6820      	ldr	r0, [r4, #0]
 8012c68:	6018      	str	r0, [r3, #0]
 8012c6a:	6862      	ldr	r2, [r4, #4]
 8012c6c:	605a      	str	r2, [r3, #4]
 8012c6e:	68a1      	ldr	r1, [r4, #8]
 8012c70:	6099      	str	r1, [r3, #8]
 8012c72:	eb0b 0305 	add.w	r3, fp, r5
 8012c76:	ebc5 0008 	rsb	r0, r5, r8
 8012c7a:	f040 0201 	orr.w	r2, r0, #1
 8012c7e:	605a      	str	r2, [r3, #4]
 8012c80:	f8db 1004 	ldr.w	r1, [fp, #4]
 8012c84:	f8cc 3008 	str.w	r3, [ip, #8]
 8012c88:	f001 0301 	and.w	r3, r1, #1
 8012c8c:	431d      	orrs	r5, r3
 8012c8e:	f8cb 5004 	str.w	r5, [fp, #4]
 8012c92:	4648      	mov	r0, r9
 8012c94:	f7f9 fe24 	bl	800c8e0 <__malloc_unlock>
 8012c98:	e716      	b.n	8012ac8 <_realloc_r+0x108>
 8012c9a:	68a3      	ldr	r3, [r4, #8]
 8012c9c:	60bb      	str	r3, [r7, #8]
 8012c9e:	68e1      	ldr	r1, [r4, #12]
 8012ca0:	2a24      	cmp	r2, #36	; 0x24
 8012ca2:	60f9      	str	r1, [r7, #12]
 8012ca4:	d02d      	beq.n	8012d02 <_realloc_r+0x342>
 8012ca6:	f107 0010 	add.w	r0, r7, #16
 8012caa:	f104 0310 	add.w	r3, r4, #16
 8012cae:	e747      	b.n	8012b40 <_realloc_r+0x180>
 8012cb0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8012cb4:	f027 0c03 	bic.w	ip, r7, #3
 8012cb8:	eb0c 0806 	add.w	r8, ip, r6
 8012cbc:	e6f0      	b.n	8012aa0 <_realloc_r+0xe0>
 8012cbe:	4621      	mov	r1, r4
 8012cc0:	4638      	mov	r0, r7
 8012cc2:	f7ff fd1b 	bl	80126fc <memmove>
 8012cc6:	463c      	mov	r4, r7
 8012cc8:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012ccc:	46da      	mov	sl, fp
 8012cce:	e6e7      	b.n	8012aa0 <_realloc_r+0xe0>
 8012cd0:	463b      	mov	r3, r7
 8012cd2:	e76e      	b.n	8012bb2 <_realloc_r+0x1f2>
 8012cd4:	4621      	mov	r1, r4
 8012cd6:	4638      	mov	r0, r7
 8012cd8:	f7ff fd10 	bl	80126fc <memmove>
 8012cdc:	463c      	mov	r4, r7
 8012cde:	f8db 3004 	ldr.w	r3, [fp, #4]
 8012ce2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012ce6:	46da      	mov	sl, fp
 8012ce8:	e6da      	b.n	8012aa0 <_realloc_r+0xe0>
 8012cea:	68a0      	ldr	r0, [r4, #8]
 8012cec:	f8cb 0010 	str.w	r0, [fp, #16]
 8012cf0:	68e3      	ldr	r3, [r4, #12]
 8012cf2:	2a24      	cmp	r2, #36	; 0x24
 8012cf4:	f8cb 3014 	str.w	r3, [fp, #20]
 8012cf8:	d018      	beq.n	8012d2c <_realloc_r+0x36c>
 8012cfa:	f10b 0018 	add.w	r0, fp, #24
 8012cfe:	3410      	adds	r4, #16
 8012d00:	e770      	b.n	8012be4 <_realloc_r+0x224>
 8012d02:	6922      	ldr	r2, [r4, #16]
 8012d04:	613a      	str	r2, [r7, #16]
 8012d06:	6963      	ldr	r3, [r4, #20]
 8012d08:	f107 0018 	add.w	r0, r7, #24
 8012d0c:	617b      	str	r3, [r7, #20]
 8012d0e:	f104 0318 	add.w	r3, r4, #24
 8012d12:	e715      	b.n	8012b40 <_realloc_r+0x180>
 8012d14:	68a3      	ldr	r3, [r4, #8]
 8012d16:	f8cb 3010 	str.w	r3, [fp, #16]
 8012d1a:	68e0      	ldr	r0, [r4, #12]
 8012d1c:	2a24      	cmp	r2, #36	; 0x24
 8012d1e:	f8cb 0014 	str.w	r0, [fp, #20]
 8012d22:	d00f      	beq.n	8012d44 <_realloc_r+0x384>
 8012d24:	f10b 0318 	add.w	r3, fp, #24
 8012d28:	3410      	adds	r4, #16
 8012d2a:	e742      	b.n	8012bb2 <_realloc_r+0x1f2>
 8012d2c:	6922      	ldr	r2, [r4, #16]
 8012d2e:	f8cb 2018 	str.w	r2, [fp, #24]
 8012d32:	6961      	ldr	r1, [r4, #20]
 8012d34:	f10b 0020 	add.w	r0, fp, #32
 8012d38:	f8cb 101c 	str.w	r1, [fp, #28]
 8012d3c:	3418      	adds	r4, #24
 8012d3e:	e751      	b.n	8012be4 <_realloc_r+0x224>
 8012d40:	463b      	mov	r3, r7
 8012d42:	e790      	b.n	8012c66 <_realloc_r+0x2a6>
 8012d44:	6922      	ldr	r2, [r4, #16]
 8012d46:	f8cb 2018 	str.w	r2, [fp, #24]
 8012d4a:	6961      	ldr	r1, [r4, #20]
 8012d4c:	f10b 0320 	add.w	r3, fp, #32
 8012d50:	f8cb 101c 	str.w	r1, [fp, #28]
 8012d54:	3418      	adds	r4, #24
 8012d56:	e72c      	b.n	8012bb2 <_realloc_r+0x1f2>
 8012d58:	4638      	mov	r0, r7
 8012d5a:	4621      	mov	r1, r4
 8012d5c:	f8cd c000 	str.w	ip, [sp]
 8012d60:	f7ff fccc 	bl	80126fc <memmove>
 8012d64:	f8dd c000 	ldr.w	ip, [sp]
 8012d68:	e783      	b.n	8012c72 <_realloc_r+0x2b2>
 8012d6a:	68a3      	ldr	r3, [r4, #8]
 8012d6c:	f8cb 3010 	str.w	r3, [fp, #16]
 8012d70:	68e0      	ldr	r0, [r4, #12]
 8012d72:	2a24      	cmp	r2, #36	; 0x24
 8012d74:	f8cb 0014 	str.w	r0, [fp, #20]
 8012d78:	d003      	beq.n	8012d82 <_realloc_r+0x3c2>
 8012d7a:	f10b 0318 	add.w	r3, fp, #24
 8012d7e:	3410      	adds	r4, #16
 8012d80:	e771      	b.n	8012c66 <_realloc_r+0x2a6>
 8012d82:	6922      	ldr	r2, [r4, #16]
 8012d84:	f8cb 2018 	str.w	r2, [fp, #24]
 8012d88:	6961      	ldr	r1, [r4, #20]
 8012d8a:	f10b 0320 	add.w	r3, fp, #32
 8012d8e:	f8cb 101c 	str.w	r1, [fp, #28]
 8012d92:	3418      	adds	r4, #24
 8012d94:	e767      	b.n	8012c66 <_realloc_r+0x2a6>
 8012d96:	bf00      	nop
 8012d98:	2000047c 	.word	0x2000047c

08012d9c <__aeabi_uldivmod>:
 8012d9c:	b94b      	cbnz	r3, 8012db2 <__aeabi_uldivmod+0x16>
 8012d9e:	b942      	cbnz	r2, 8012db2 <__aeabi_uldivmod+0x16>
 8012da0:	2900      	cmp	r1, #0
 8012da2:	bf08      	it	eq
 8012da4:	2800      	cmpeq	r0, #0
 8012da6:	d002      	beq.n	8012dae <__aeabi_uldivmod+0x12>
 8012da8:	f04f 31ff 	mov.w	r1, #4294967295
 8012dac:	4608      	mov	r0, r1
 8012dae:	f000 b837 	b.w	8012e20 <__aeabi_idiv0>
 8012db2:	b082      	sub	sp, #8
 8012db4:	46ec      	mov	ip, sp
 8012db6:	e92d 5000 	stmdb	sp!, {ip, lr}
 8012dba:	f000 f81b 	bl	8012df4 <__gnu_uldivmod_helper>
 8012dbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012dc2:	b002      	add	sp, #8
 8012dc4:	bc0c      	pop	{r2, r3}
 8012dc6:	4770      	bx	lr

08012dc8 <__gnu_ldivmod_helper>:
 8012dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012dca:	4616      	mov	r6, r2
 8012dcc:	4604      	mov	r4, r0
 8012dce:	460d      	mov	r5, r1
 8012dd0:	461f      	mov	r7, r3
 8012dd2:	f000 f827 	bl	8012e24 <__divdi3>
 8012dd6:	fb06 f301 	mul.w	r3, r6, r1
 8012dda:	fb00 3707 	mla	r7, r0, r7, r3
 8012dde:	fba6 2300 	umull	r2, r3, r6, r0
 8012de2:	18fb      	adds	r3, r7, r3
 8012de4:	1aa2      	subs	r2, r4, r2
 8012de6:	eb65 0303 	sbc.w	r3, r5, r3
 8012dea:	9c06      	ldr	r4, [sp, #24]
 8012dec:	e9c4 2300 	strd	r2, r3, [r4]
 8012df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012df2:	bf00      	nop

08012df4 <__gnu_uldivmod_helper>:
 8012df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012df6:	4616      	mov	r6, r2
 8012df8:	4604      	mov	r4, r0
 8012dfa:	460d      	mov	r5, r1
 8012dfc:	461f      	mov	r7, r3
 8012dfe:	f000 f96f 	bl	80130e0 <__udivdi3>
 8012e02:	fb00 f707 	mul.w	r7, r0, r7
 8012e06:	fba0 2306 	umull	r2, r3, r0, r6
 8012e0a:	fb06 7701 	mla	r7, r6, r1, r7
 8012e0e:	18fb      	adds	r3, r7, r3
 8012e10:	1aa2      	subs	r2, r4, r2
 8012e12:	eb65 0303 	sbc.w	r3, r5, r3
 8012e16:	9c06      	ldr	r4, [sp, #24]
 8012e18:	e9c4 2300 	strd	r2, r3, [r4]
 8012e1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012e1e:	bf00      	nop

08012e20 <__aeabi_idiv0>:
 8012e20:	4770      	bx	lr
 8012e22:	bf00      	nop

08012e24 <__divdi3>:
 8012e24:	2900      	cmp	r1, #0
 8012e26:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8012e2a:	461d      	mov	r5, r3
 8012e2c:	f2c0 809d 	blt.w	8012f6a <__divdi3+0x146>
 8012e30:	2400      	movs	r4, #0
 8012e32:	2d00      	cmp	r5, #0
 8012e34:	f2c0 8094 	blt.w	8012f60 <__divdi3+0x13c>
 8012e38:	4680      	mov	r8, r0
 8012e3a:	460f      	mov	r7, r1
 8012e3c:	4694      	mov	ip, r2
 8012e3e:	461e      	mov	r6, r3
 8012e40:	bbe3      	cbnz	r3, 8012ebc <__divdi3+0x98>
 8012e42:	428a      	cmp	r2, r1
 8012e44:	d955      	bls.n	8012ef2 <__divdi3+0xce>
 8012e46:	fab2 f782 	clz	r7, r2
 8012e4a:	b147      	cbz	r7, 8012e5e <__divdi3+0x3a>
 8012e4c:	f1c7 0520 	rsb	r5, r7, #32
 8012e50:	fa20 f605 	lsr.w	r6, r0, r5
 8012e54:	fa01 f107 	lsl.w	r1, r1, r7
 8012e58:	40ba      	lsls	r2, r7
 8012e5a:	4331      	orrs	r1, r6
 8012e5c:	40b8      	lsls	r0, r7
 8012e5e:	0c17      	lsrs	r7, r2, #16
 8012e60:	fbb1 f6f7 	udiv	r6, r1, r7
 8012e64:	0c03      	lsrs	r3, r0, #16
 8012e66:	fa1f fc82 	uxth.w	ip, r2
 8012e6a:	fb07 1116 	mls	r1, r7, r6, r1
 8012e6e:	fb0c f506 	mul.w	r5, ip, r6
 8012e72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8012e76:	429d      	cmp	r5, r3
 8012e78:	d908      	bls.n	8012e8c <__divdi3+0x68>
 8012e7a:	1e71      	subs	r1, r6, #1
 8012e7c:	189b      	adds	r3, r3, r2
 8012e7e:	f080 8113 	bcs.w	80130a8 <__divdi3+0x284>
 8012e82:	429d      	cmp	r5, r3
 8012e84:	f240 8110 	bls.w	80130a8 <__divdi3+0x284>
 8012e88:	3e02      	subs	r6, #2
 8012e8a:	189b      	adds	r3, r3, r2
 8012e8c:	1b59      	subs	r1, r3, r5
 8012e8e:	fbb1 f5f7 	udiv	r5, r1, r7
 8012e92:	fb07 1315 	mls	r3, r7, r5, r1
 8012e96:	b280      	uxth	r0, r0
 8012e98:	fb0c fc05 	mul.w	ip, ip, r5
 8012e9c:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
 8012ea0:	458c      	cmp	ip, r1
 8012ea2:	d907      	bls.n	8012eb4 <__divdi3+0x90>
 8012ea4:	1e6b      	subs	r3, r5, #1
 8012ea6:	188a      	adds	r2, r1, r2
 8012ea8:	f080 8100 	bcs.w	80130ac <__divdi3+0x288>
 8012eac:	4594      	cmp	ip, r2
 8012eae:	f240 80fd 	bls.w	80130ac <__divdi3+0x288>
 8012eb2:	3d02      	subs	r5, #2
 8012eb4:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
 8012eb8:	2500      	movs	r5, #0
 8012eba:	e003      	b.n	8012ec4 <__divdi3+0xa0>
 8012ebc:	428b      	cmp	r3, r1
 8012ebe:	d90c      	bls.n	8012eda <__divdi3+0xb6>
 8012ec0:	2500      	movs	r5, #0
 8012ec2:	4629      	mov	r1, r5
 8012ec4:	460a      	mov	r2, r1
 8012ec6:	462b      	mov	r3, r5
 8012ec8:	b114      	cbz	r4, 8012ed0 <__divdi3+0xac>
 8012eca:	4252      	negs	r2, r2
 8012ecc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8012ed0:	4610      	mov	r0, r2
 8012ed2:	4619      	mov	r1, r3
 8012ed4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8012ed8:	4770      	bx	lr
 8012eda:	fab3 f583 	clz	r5, r3
 8012ede:	2d00      	cmp	r5, #0
 8012ee0:	f040 8087 	bne.w	8012ff2 <__divdi3+0x1ce>
 8012ee4:	428b      	cmp	r3, r1
 8012ee6:	d301      	bcc.n	8012eec <__divdi3+0xc8>
 8012ee8:	4282      	cmp	r2, r0
 8012eea:	d8ea      	bhi.n	8012ec2 <__divdi3+0x9e>
 8012eec:	2500      	movs	r5, #0
 8012eee:	2101      	movs	r1, #1
 8012ef0:	e7e8      	b.n	8012ec4 <__divdi3+0xa0>
 8012ef2:	b912      	cbnz	r2, 8012efa <__divdi3+0xd6>
 8012ef4:	2601      	movs	r6, #1
 8012ef6:	fbb6 f2f2 	udiv	r2, r6, r2
 8012efa:	fab2 f682 	clz	r6, r2
 8012efe:	2e00      	cmp	r6, #0
 8012f00:	d139      	bne.n	8012f76 <__divdi3+0x152>
 8012f02:	1a8e      	subs	r6, r1, r2
 8012f04:	0c13      	lsrs	r3, r2, #16
 8012f06:	fa1f fc82 	uxth.w	ip, r2
 8012f0a:	2501      	movs	r5, #1
 8012f0c:	fbb6 f7f3 	udiv	r7, r6, r3
 8012f10:	fb03 6117 	mls	r1, r3, r7, r6
 8012f14:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8012f18:	fb0c f807 	mul.w	r8, ip, r7
 8012f1c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
 8012f20:	45b0      	cmp	r8, r6
 8012f22:	d906      	bls.n	8012f32 <__divdi3+0x10e>
 8012f24:	1e79      	subs	r1, r7, #1
 8012f26:	18b6      	adds	r6, r6, r2
 8012f28:	d202      	bcs.n	8012f30 <__divdi3+0x10c>
 8012f2a:	45b0      	cmp	r8, r6
 8012f2c:	f200 80d3 	bhi.w	80130d6 <__divdi3+0x2b2>
 8012f30:	460f      	mov	r7, r1
 8012f32:	ebc8 0606 	rsb	r6, r8, r6
 8012f36:	fbb6 f1f3 	udiv	r1, r6, r3
 8012f3a:	fb03 6311 	mls	r3, r3, r1, r6
 8012f3e:	b280      	uxth	r0, r0
 8012f40:	fb0c fc01 	mul.w	ip, ip, r1
 8012f44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8012f48:	459c      	cmp	ip, r3
 8012f4a:	d906      	bls.n	8012f5a <__divdi3+0x136>
 8012f4c:	1e4e      	subs	r6, r1, #1
 8012f4e:	189a      	adds	r2, r3, r2
 8012f50:	d202      	bcs.n	8012f58 <__divdi3+0x134>
 8012f52:	4594      	cmp	ip, r2
 8012f54:	f200 80c2 	bhi.w	80130dc <__divdi3+0x2b8>
 8012f58:	4631      	mov	r1, r6
 8012f5a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8012f5e:	e7b1      	b.n	8012ec4 <__divdi3+0xa0>
 8012f60:	43e4      	mvns	r4, r4
 8012f62:	4252      	negs	r2, r2
 8012f64:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8012f68:	e766      	b.n	8012e38 <__divdi3+0x14>
 8012f6a:	4240      	negs	r0, r0
 8012f6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8012f70:	f04f 34ff 	mov.w	r4, #4294967295
 8012f74:	e75d      	b.n	8012e32 <__divdi3+0xe>
 8012f76:	40b2      	lsls	r2, r6
 8012f78:	f1c6 0920 	rsb	r9, r6, #32
 8012f7c:	fa21 f709 	lsr.w	r7, r1, r9
 8012f80:	fa20 f509 	lsr.w	r5, r0, r9
 8012f84:	0c13      	lsrs	r3, r2, #16
 8012f86:	fa01 f106 	lsl.w	r1, r1, r6
 8012f8a:	fbb7 f8f3 	udiv	r8, r7, r3
 8012f8e:	ea45 0901 	orr.w	r9, r5, r1
 8012f92:	fa1f fc82 	uxth.w	ip, r2
 8012f96:	fb03 7718 	mls	r7, r3, r8, r7
 8012f9a:	ea4f 4119 	mov.w	r1, r9, lsr #16
 8012f9e:	fb0c f508 	mul.w	r5, ip, r8
 8012fa2:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8012fa6:	40b0      	lsls	r0, r6
 8012fa8:	42bd      	cmp	r5, r7
 8012faa:	d90a      	bls.n	8012fc2 <__divdi3+0x19e>
 8012fac:	18bf      	adds	r7, r7, r2
 8012fae:	f108 36ff 	add.w	r6, r8, #4294967295
 8012fb2:	f080 808e 	bcs.w	80130d2 <__divdi3+0x2ae>
 8012fb6:	42bd      	cmp	r5, r7
 8012fb8:	f240 808b 	bls.w	80130d2 <__divdi3+0x2ae>
 8012fbc:	f1a8 0802 	sub.w	r8, r8, #2
 8012fc0:	18bf      	adds	r7, r7, r2
 8012fc2:	1b79      	subs	r1, r7, r5
 8012fc4:	fbb1 f5f3 	udiv	r5, r1, r3
 8012fc8:	fb03 1715 	mls	r7, r3, r5, r1
 8012fcc:	fa1f f989 	uxth.w	r9, r9
 8012fd0:	fb0c f605 	mul.w	r6, ip, r5
 8012fd4:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
 8012fd8:	428e      	cmp	r6, r1
 8012fda:	d906      	bls.n	8012fea <__divdi3+0x1c6>
 8012fdc:	1e6f      	subs	r7, r5, #1
 8012fde:	1889      	adds	r1, r1, r2
 8012fe0:	d271      	bcs.n	80130c6 <__divdi3+0x2a2>
 8012fe2:	428e      	cmp	r6, r1
 8012fe4:	d96f      	bls.n	80130c6 <__divdi3+0x2a2>
 8012fe6:	3d02      	subs	r5, #2
 8012fe8:	1889      	adds	r1, r1, r2
 8012fea:	1b8e      	subs	r6, r1, r6
 8012fec:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
 8012ff0:	e78c      	b.n	8012f0c <__divdi3+0xe8>
 8012ff2:	f1c5 0120 	rsb	r1, r5, #32
 8012ff6:	fa22 f301 	lsr.w	r3, r2, r1
 8012ffa:	fa06 f605 	lsl.w	r6, r6, r5
 8012ffe:	431e      	orrs	r6, r3
 8013000:	fa27 f201 	lsr.w	r2, r7, r1
 8013004:	ea4f 4916 	mov.w	r9, r6, lsr #16
 8013008:	fa07 f705 	lsl.w	r7, r7, r5
 801300c:	fa20 f101 	lsr.w	r1, r0, r1
 8013010:	fbb2 f8f9 	udiv	r8, r2, r9
 8013014:	430f      	orrs	r7, r1
 8013016:	0c3b      	lsrs	r3, r7, #16
 8013018:	fa1f fa86 	uxth.w	sl, r6
 801301c:	fb09 2218 	mls	r2, r9, r8, r2
 8013020:	fb0a fb08 	mul.w	fp, sl, r8
 8013024:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8013028:	4593      	cmp	fp, r2
 801302a:	fa0c fc05 	lsl.w	ip, ip, r5
 801302e:	d908      	bls.n	8013042 <__divdi3+0x21e>
 8013030:	1992      	adds	r2, r2, r6
 8013032:	f108 31ff 	add.w	r1, r8, #4294967295
 8013036:	d24a      	bcs.n	80130ce <__divdi3+0x2aa>
 8013038:	4593      	cmp	fp, r2
 801303a:	d948      	bls.n	80130ce <__divdi3+0x2aa>
 801303c:	f1a8 0802 	sub.w	r8, r8, #2
 8013040:	1992      	adds	r2, r2, r6
 8013042:	ebcb 0302 	rsb	r3, fp, r2
 8013046:	fbb3 f1f9 	udiv	r1, r3, r9
 801304a:	fb09 3211 	mls	r2, r9, r1, r3
 801304e:	b2bf      	uxth	r7, r7
 8013050:	fb0a fa01 	mul.w	sl, sl, r1
 8013054:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
 8013058:	459a      	cmp	sl, r3
 801305a:	d906      	bls.n	801306a <__divdi3+0x246>
 801305c:	1e4a      	subs	r2, r1, #1
 801305e:	199b      	adds	r3, r3, r6
 8013060:	d233      	bcs.n	80130ca <__divdi3+0x2a6>
 8013062:	459a      	cmp	sl, r3
 8013064:	d931      	bls.n	80130ca <__divdi3+0x2a6>
 8013066:	3902      	subs	r1, #2
 8013068:	199b      	adds	r3, r3, r6
 801306a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 801306e:	0c0f      	lsrs	r7, r1, #16
 8013070:	fa1f f88c 	uxth.w	r8, ip
 8013074:	fb08 f607 	mul.w	r6, r8, r7
 8013078:	b28a      	uxth	r2, r1
 801307a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801307e:	fb08 f802 	mul.w	r8, r8, r2
 8013082:	fb0c 6202 	mla	r2, ip, r2, r6
 8013086:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801308a:	fb0c fc07 	mul.w	ip, ip, r7
 801308e:	4296      	cmp	r6, r2
 8013090:	bf88      	it	hi
 8013092:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
 8013096:	ebca 0303 	rsb	r3, sl, r3
 801309a:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
 801309e:	4563      	cmp	r3, ip
 80130a0:	d30e      	bcc.n	80130c0 <__divdi3+0x29c>
 80130a2:	d005      	beq.n	80130b0 <__divdi3+0x28c>
 80130a4:	2500      	movs	r5, #0
 80130a6:	e70d      	b.n	8012ec4 <__divdi3+0xa0>
 80130a8:	460e      	mov	r6, r1
 80130aa:	e6ef      	b.n	8012e8c <__divdi3+0x68>
 80130ac:	461d      	mov	r5, r3
 80130ae:	e701      	b.n	8012eb4 <__divdi3+0x90>
 80130b0:	fa1f f888 	uxth.w	r8, r8
 80130b4:	fa00 f005 	lsl.w	r0, r0, r5
 80130b8:	eb08 4502 	add.w	r5, r8, r2, lsl #16
 80130bc:	42a8      	cmp	r0, r5
 80130be:	d2f1      	bcs.n	80130a4 <__divdi3+0x280>
 80130c0:	3901      	subs	r1, #1
 80130c2:	2500      	movs	r5, #0
 80130c4:	e6fe      	b.n	8012ec4 <__divdi3+0xa0>
 80130c6:	463d      	mov	r5, r7
 80130c8:	e78f      	b.n	8012fea <__divdi3+0x1c6>
 80130ca:	4611      	mov	r1, r2
 80130cc:	e7cd      	b.n	801306a <__divdi3+0x246>
 80130ce:	4688      	mov	r8, r1
 80130d0:	e7b7      	b.n	8013042 <__divdi3+0x21e>
 80130d2:	46b0      	mov	r8, r6
 80130d4:	e775      	b.n	8012fc2 <__divdi3+0x19e>
 80130d6:	3f02      	subs	r7, #2
 80130d8:	18b6      	adds	r6, r6, r2
 80130da:	e72a      	b.n	8012f32 <__divdi3+0x10e>
 80130dc:	3902      	subs	r1, #2
 80130de:	e73c      	b.n	8012f5a <__divdi3+0x136>

080130e0 <__udivdi3>:
 80130e0:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80130e4:	4614      	mov	r4, r2
 80130e6:	4605      	mov	r5, r0
 80130e8:	460e      	mov	r6, r1
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d13d      	bne.n	801316a <__udivdi3+0x8a>
 80130ee:	428a      	cmp	r2, r1
 80130f0:	d949      	bls.n	8013186 <__udivdi3+0xa6>
 80130f2:	fab2 f782 	clz	r7, r2
 80130f6:	b147      	cbz	r7, 801310a <__udivdi3+0x2a>
 80130f8:	f1c7 0120 	rsb	r1, r7, #32
 80130fc:	fa20 f201 	lsr.w	r2, r0, r1
 8013100:	fa06 f607 	lsl.w	r6, r6, r7
 8013104:	40bc      	lsls	r4, r7
 8013106:	4316      	orrs	r6, r2
 8013108:	40bd      	lsls	r5, r7
 801310a:	0c22      	lsrs	r2, r4, #16
 801310c:	fbb6 f0f2 	udiv	r0, r6, r2
 8013110:	0c2f      	lsrs	r7, r5, #16
 8013112:	b2a1      	uxth	r1, r4
 8013114:	fb02 6610 	mls	r6, r2, r0, r6
 8013118:	fb01 f300 	mul.w	r3, r1, r0
 801311c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8013120:	42b3      	cmp	r3, r6
 8013122:	d908      	bls.n	8013136 <__udivdi3+0x56>
 8013124:	1e47      	subs	r7, r0, #1
 8013126:	1936      	adds	r6, r6, r4
 8013128:	f080 80f8 	bcs.w	801331c <__udivdi3+0x23c>
 801312c:	42b3      	cmp	r3, r6
 801312e:	f240 80f5 	bls.w	801331c <__udivdi3+0x23c>
 8013132:	3802      	subs	r0, #2
 8013134:	1936      	adds	r6, r6, r4
 8013136:	1af6      	subs	r6, r6, r3
 8013138:	fbb6 f3f2 	udiv	r3, r6, r2
 801313c:	fb02 6213 	mls	r2, r2, r3, r6
 8013140:	b2ad      	uxth	r5, r5
 8013142:	fb01 f103 	mul.w	r1, r1, r3
 8013146:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 801314a:	4291      	cmp	r1, r2
 801314c:	d907      	bls.n	801315e <__udivdi3+0x7e>
 801314e:	1e5e      	subs	r6, r3, #1
 8013150:	1912      	adds	r2, r2, r4
 8013152:	f080 80e5 	bcs.w	8013320 <__udivdi3+0x240>
 8013156:	4291      	cmp	r1, r2
 8013158:	f240 80e2 	bls.w	8013320 <__udivdi3+0x240>
 801315c:	3b02      	subs	r3, #2
 801315e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8013162:	2100      	movs	r1, #0
 8013164:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 8013168:	4770      	bx	lr
 801316a:	428b      	cmp	r3, r1
 801316c:	d843      	bhi.n	80131f6 <__udivdi3+0x116>
 801316e:	fab3 f483 	clz	r4, r3
 8013172:	2c00      	cmp	r4, #0
 8013174:	d142      	bne.n	80131fc <__udivdi3+0x11c>
 8013176:	428b      	cmp	r3, r1
 8013178:	d302      	bcc.n	8013180 <__udivdi3+0xa0>
 801317a:	4282      	cmp	r2, r0
 801317c:	f200 80df 	bhi.w	801333e <__udivdi3+0x25e>
 8013180:	2100      	movs	r1, #0
 8013182:	2001      	movs	r0, #1
 8013184:	e7ee      	b.n	8013164 <__udivdi3+0x84>
 8013186:	b912      	cbnz	r2, 801318e <__udivdi3+0xae>
 8013188:	2701      	movs	r7, #1
 801318a:	fbb7 f4f2 	udiv	r4, r7, r2
 801318e:	fab4 f284 	clz	r2, r4
 8013192:	2a00      	cmp	r2, #0
 8013194:	f040 8088 	bne.w	80132a8 <__udivdi3+0x1c8>
 8013198:	1b0a      	subs	r2, r1, r4
 801319a:	0c23      	lsrs	r3, r4, #16
 801319c:	b2a7      	uxth	r7, r4
 801319e:	2101      	movs	r1, #1
 80131a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80131a4:	fb03 2216 	mls	r2, r3, r6, r2
 80131a8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80131ac:	fb07 f006 	mul.w	r0, r7, r6
 80131b0:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
 80131b4:	4290      	cmp	r0, r2
 80131b6:	d907      	bls.n	80131c8 <__udivdi3+0xe8>
 80131b8:	1912      	adds	r2, r2, r4
 80131ba:	f106 3cff 	add.w	ip, r6, #4294967295
 80131be:	d202      	bcs.n	80131c6 <__udivdi3+0xe6>
 80131c0:	4290      	cmp	r0, r2
 80131c2:	f200 80ce 	bhi.w	8013362 <__udivdi3+0x282>
 80131c6:	4666      	mov	r6, ip
 80131c8:	1a12      	subs	r2, r2, r0
 80131ca:	fbb2 f0f3 	udiv	r0, r2, r3
 80131ce:	fb03 2310 	mls	r3, r3, r0, r2
 80131d2:	b2ad      	uxth	r5, r5
 80131d4:	fb07 f700 	mul.w	r7, r7, r0
 80131d8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 80131dc:	429f      	cmp	r7, r3
 80131de:	d907      	bls.n	80131f0 <__udivdi3+0x110>
 80131e0:	1e42      	subs	r2, r0, #1
 80131e2:	191b      	adds	r3, r3, r4
 80131e4:	f080 809e 	bcs.w	8013324 <__udivdi3+0x244>
 80131e8:	429f      	cmp	r7, r3
 80131ea:	f240 809b 	bls.w	8013324 <__udivdi3+0x244>
 80131ee:	3802      	subs	r0, #2
 80131f0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80131f4:	e7b6      	b.n	8013164 <__udivdi3+0x84>
 80131f6:	2100      	movs	r1, #0
 80131f8:	4608      	mov	r0, r1
 80131fa:	e7b3      	b.n	8013164 <__udivdi3+0x84>
 80131fc:	f1c4 0620 	rsb	r6, r4, #32
 8013200:	fa22 f506 	lsr.w	r5, r2, r6
 8013204:	fa03 f304 	lsl.w	r3, r3, r4
 8013208:	432b      	orrs	r3, r5
 801320a:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 801320e:	fa21 f506 	lsr.w	r5, r1, r6
 8013212:	fa01 f104 	lsl.w	r1, r1, r4
 8013216:	fa20 f606 	lsr.w	r6, r0, r6
 801321a:	fbb5 f7fc 	udiv	r7, r5, ip
 801321e:	ea46 0a01 	orr.w	sl, r6, r1
 8013222:	fa1f f883 	uxth.w	r8, r3
 8013226:	fb0c 5517 	mls	r5, ip, r7, r5
 801322a:	ea4f 411a 	mov.w	r1, sl, lsr #16
 801322e:	fb08 f907 	mul.w	r9, r8, r7
 8013232:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8013236:	45a9      	cmp	r9, r5
 8013238:	fa02 f204 	lsl.w	r2, r2, r4
 801323c:	d903      	bls.n	8013246 <__udivdi3+0x166>
 801323e:	1e7e      	subs	r6, r7, #1
 8013240:	18ed      	adds	r5, r5, r3
 8013242:	d37f      	bcc.n	8013344 <__udivdi3+0x264>
 8013244:	4637      	mov	r7, r6
 8013246:	ebc9 0105 	rsb	r1, r9, r5
 801324a:	fbb1 f6fc 	udiv	r6, r1, ip
 801324e:	fb0c 1516 	mls	r5, ip, r6, r1
 8013252:	fa1f fa8a 	uxth.w	sl, sl
 8013256:	fb08 f806 	mul.w	r8, r8, r6
 801325a:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
 801325e:	4588      	cmp	r8, r1
 8013260:	d903      	bls.n	801326a <__udivdi3+0x18a>
 8013262:	1e75      	subs	r5, r6, #1
 8013264:	18c9      	adds	r1, r1, r3
 8013266:	d373      	bcc.n	8013350 <__udivdi3+0x270>
 8013268:	462e      	mov	r6, r5
 801326a:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
 801326e:	0c37      	lsrs	r7, r6, #16
 8013270:	fa1f fc82 	uxth.w	ip, r2
 8013274:	fb0c f507 	mul.w	r5, ip, r7
 8013278:	0c12      	lsrs	r2, r2, #16
 801327a:	b2b3      	uxth	r3, r6
 801327c:	fb0c fc03 	mul.w	ip, ip, r3
 8013280:	fb02 5303 	mla	r3, r2, r3, r5
 8013284:	eb03 431c 	add.w	r3, r3, ip, lsr #16
 8013288:	fb02 f207 	mul.w	r2, r2, r7
 801328c:	429d      	cmp	r5, r3
 801328e:	bf88      	it	hi
 8013290:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
 8013294:	ebc8 0101 	rsb	r1, r8, r1
 8013298:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801329c:	4291      	cmp	r1, r2
 801329e:	d34b      	bcc.n	8013338 <__udivdi3+0x258>
 80132a0:	d042      	beq.n	8013328 <__udivdi3+0x248>
 80132a2:	4630      	mov	r0, r6
 80132a4:	2100      	movs	r1, #0
 80132a6:	e75d      	b.n	8013164 <__udivdi3+0x84>
 80132a8:	4094      	lsls	r4, r2
 80132aa:	f1c2 0520 	rsb	r5, r2, #32
 80132ae:	fa21 f605 	lsr.w	r6, r1, r5
 80132b2:	0c23      	lsrs	r3, r4, #16
 80132b4:	fa20 f705 	lsr.w	r7, r0, r5
 80132b8:	fa01 f102 	lsl.w	r1, r1, r2
 80132bc:	fbb6 fcf3 	udiv	ip, r6, r3
 80132c0:	4339      	orrs	r1, r7
 80132c2:	0c0d      	lsrs	r5, r1, #16
 80132c4:	b2a7      	uxth	r7, r4
 80132c6:	fb03 661c 	mls	r6, r3, ip, r6
 80132ca:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80132ce:	fb07 f80c 	mul.w	r8, r7, ip
 80132d2:	45b0      	cmp	r8, r6
 80132d4:	fa00 f502 	lsl.w	r5, r0, r2
 80132d8:	d908      	bls.n	80132ec <__udivdi3+0x20c>
 80132da:	1936      	adds	r6, r6, r4
 80132dc:	f10c 30ff 	add.w	r0, ip, #4294967295
 80132e0:	d23d      	bcs.n	801335e <__udivdi3+0x27e>
 80132e2:	45b0      	cmp	r8, r6
 80132e4:	d93b      	bls.n	801335e <__udivdi3+0x27e>
 80132e6:	f1ac 0c02 	sub.w	ip, ip, #2
 80132ea:	1936      	adds	r6, r6, r4
 80132ec:	ebc8 0206 	rsb	r2, r8, r6
 80132f0:	fbb2 f0f3 	udiv	r0, r2, r3
 80132f4:	fb03 2610 	mls	r6, r3, r0, r2
 80132f8:	b28a      	uxth	r2, r1
 80132fa:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 80132fe:	fb07 f100 	mul.w	r1, r7, r0
 8013302:	4291      	cmp	r1, r2
 8013304:	d906      	bls.n	8013314 <__udivdi3+0x234>
 8013306:	1e46      	subs	r6, r0, #1
 8013308:	1912      	adds	r2, r2, r4
 801330a:	d226      	bcs.n	801335a <__udivdi3+0x27a>
 801330c:	4291      	cmp	r1, r2
 801330e:	d924      	bls.n	801335a <__udivdi3+0x27a>
 8013310:	3802      	subs	r0, #2
 8013312:	1912      	adds	r2, r2, r4
 8013314:	1a52      	subs	r2, r2, r1
 8013316:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
 801331a:	e741      	b.n	80131a0 <__udivdi3+0xc0>
 801331c:	4638      	mov	r0, r7
 801331e:	e70a      	b.n	8013136 <__udivdi3+0x56>
 8013320:	4633      	mov	r3, r6
 8013322:	e71c      	b.n	801315e <__udivdi3+0x7e>
 8013324:	4610      	mov	r0, r2
 8013326:	e763      	b.n	80131f0 <__udivdi3+0x110>
 8013328:	fa1f fc8c 	uxth.w	ip, ip
 801332c:	fa00 f004 	lsl.w	r0, r0, r4
 8013330:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
 8013334:	4298      	cmp	r0, r3
 8013336:	d2b4      	bcs.n	80132a2 <__udivdi3+0x1c2>
 8013338:	1e70      	subs	r0, r6, #1
 801333a:	2100      	movs	r1, #0
 801333c:	e712      	b.n	8013164 <__udivdi3+0x84>
 801333e:	4621      	mov	r1, r4
 8013340:	4620      	mov	r0, r4
 8013342:	e70f      	b.n	8013164 <__udivdi3+0x84>
 8013344:	45a9      	cmp	r9, r5
 8013346:	f67f af7d 	bls.w	8013244 <__udivdi3+0x164>
 801334a:	3f02      	subs	r7, #2
 801334c:	18ed      	adds	r5, r5, r3
 801334e:	e77a      	b.n	8013246 <__udivdi3+0x166>
 8013350:	4588      	cmp	r8, r1
 8013352:	d989      	bls.n	8013268 <__udivdi3+0x188>
 8013354:	3e02      	subs	r6, #2
 8013356:	18c9      	adds	r1, r1, r3
 8013358:	e787      	b.n	801326a <__udivdi3+0x18a>
 801335a:	4630      	mov	r0, r6
 801335c:	e7da      	b.n	8013314 <__udivdi3+0x234>
 801335e:	4684      	mov	ip, r0
 8013360:	e7c4      	b.n	80132ec <__udivdi3+0x20c>
 8013362:	3e02      	subs	r6, #2
 8013364:	1912      	adds	r2, r2, r4
 8013366:	e72f      	b.n	80131c8 <__udivdi3+0xe8>
