// Seed: 2180825205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_0 = 0;
  inout wire id_1;
  assign id_8 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wor void id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_5
);
  wire id_6;
  assign id_6 = id_3;
  wor id_7 = -1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5
  );
  integer id_8;
endmodule
