

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_114_122'
================================================================
* Date:           Sun Feb  5 17:02:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.554 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        6|        6|         1|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    3602|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|    3638|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln114_10_fu_76_p2     |         +|   0|  0|    10|           3|           1|
    |empty_1601_fu_116_p2      |      icmp|   0|  0|     8|           3|           2|
    |icmp_ln114_10_fu_70_p2    |      icmp|   0|  0|     8|           3|           3|
    |empty_1599_fu_102_p2      |      lshr|   0|  0|  1865|         417|         448|
    |p_cast786_cast_fu_122_p3  |    select|   0|  0|     2|           1|           1|
    |empty_1602_fu_135_p2      |       shl|   0|  0|   149|           8|          48|
    |empty_1603_fu_150_p2      |       shl|   0|  0|  1560|         384|         384|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  3602|         819|         887|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |i_52_fu_46          |   9|          2|    3|          6|
    |solver_we0          |   9|          2|   48|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  36|          8|   55|        110|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_52_fu_46   |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_122|  return value|
|solver_address0  |  out|   10|   ap_memory|                               solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                               solver|         array|
|solver_we0       |  out|   56|   ap_memory|                               solver|         array|
|solver_d0        |  out|  448|   ap_memory|                               solver|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

