<stg><name>CNN</name>


<trans_list>

<trans id="460" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="29" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="32" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="36" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="39" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="41" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="44" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %n_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
entry:1 %conv_i_i_i127_i_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_i_i_i127_i_loc"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %out_Dense = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_Dense"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %OutPadConv0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %OutConv0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %OutPadConv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %OutPadConv1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv1_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %OutPadConv1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv1_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %OutConv1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %OutPool0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %OutPadConv2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %OutPadConv2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv2_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %OutConv2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %OutPadConv3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %OutPadConv3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv3_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %OutPadConv3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv3_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %OutConv3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %OutPool1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %OutPadConv4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv4"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %OutPadConv4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv4_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %OutPadConv4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv4_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %OutConv4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %OutPadConv5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv5"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %OutConv5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv5"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %OutPool2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %OutPadConv6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %OutConv6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv6"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %OutPadConv7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPadConv7"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %OutConv7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutConv7"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %OutPool3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %OutPool3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %OutPool3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %OutPool3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %OutPool3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_4"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %OutPool3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_5"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %OutPool3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_6"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %OutPool3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %OutPool3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_8"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %OutPool3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutPool3_9"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="64">
<![CDATA[
entry:46 %OutGlobalAverPool1D = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutGlobalAverPool1D"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %OutDense0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="OutDense0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:48 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:49 %store_ln15 = store i3 0, i3 %n_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InModel, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %InModel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OutModel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OutModel, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:48 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
entry:50 %br_ln15 = br void %loop_for_ap_0.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
loop_for_ap_0.i:0 %n_2 = load i3 %n_1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_for_ap_0.i:1 %icmp_ln15 = icmp_eq  i3 %n_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
loop_for_ap_0.i:2 %add_ln15 = add i3 %n_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_ap_0.i:3 %br_ln15 = br i1 %icmp_ln15, void %loop_for_ap_0.i.split, void %for.body4.i9.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="3">
<![CDATA[
loop_for_ap_0.i.split:0 %zext_ln15 = zext i3 %n_2

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
loop_for_ap_0.i.split:3 %p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %n_2, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:4 %empty = add i5 %p_shl, i5 %zext_ln15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:5 %p_cast129 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="p_cast129"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:6 %empty_214 = trunc i5 %empty

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:8 %arrayidx3_sum = add i5 %zext_ln15, i5 20

]]></Node>
<StgValue><ssdm name="arrayidx3_sum"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:9 %arrayidx3_sum_cast = zext i5 %arrayidx3_sum

]]></Node>
<StgValue><ssdm name="arrayidx3_sum_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:10 %Weights_addr = getelementptr i16 %Weights, i64 0, i64 %arrayidx3_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:11 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:17 %Weights_addr_1 = getelementptr i16 %Weights, i64 0, i64 %p_cast129

]]></Node>
<StgValue><ssdm name="Weights_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:18 %Weights_load_1 = load i14 %Weights_addr_1

]]></Node>
<StgValue><ssdm name="Weights_load_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_for_ap_0.i.split:36 %store_ln15 = store i3 %add_ln15, i3 %n_1

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32">
<![CDATA[
for.body4.i9.preheader:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
for.body4.i9.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1_2, i16 %OutPadConv1_1, i16 %OutPadConv1, i16 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.i9.preheader:12 %store_ln145 = store i5 0, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="4">
<![CDATA[
loop_for_ap_0.i.split:7 %p_cast_cast = zext i4 %empty_214

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:11 %Weights_load = load i14 %Weights_addr

]]></Node>
<StgValue><ssdm name="Weights_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:18 %Weights_load_1 = load i14 %Weights_addr_1

]]></Node>
<StgValue><ssdm name="Weights_load_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:19 %empty_217 = add i5 %p_cast_cast, i5 1

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:20 %p_cast130 = zext i5 %empty_217

]]></Node>
<StgValue><ssdm name="p_cast130"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:21 %Weights_addr_2 = getelementptr i16 %Weights, i64 0, i64 %p_cast130

]]></Node>
<StgValue><ssdm name="Weights_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:22 %Weights_load_2 = load i14 %Weights_addr_2

]]></Node>
<StgValue><ssdm name="Weights_load_2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:23 %empty_218 = add i5 %p_cast_cast, i5 2

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:24 %p_cast131 = zext i5 %empty_218

]]></Node>
<StgValue><ssdm name="p_cast131"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:25 %Weights_addr_3 = getelementptr i16 %Weights, i64 0, i64 %p_cast131

]]></Node>
<StgValue><ssdm name="Weights_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:26 %Weights_load_3 = load i14 %Weights_addr_3

]]></Node>
<StgValue><ssdm name="Weights_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:22 %Weights_load_2 = load i14 %Weights_addr_2

]]></Node>
<StgValue><ssdm name="Weights_load_2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:26 %Weights_load_3 = load i14 %Weights_addr_3

]]></Node>
<StgValue><ssdm name="Weights_load_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:27 %empty_219 = add i5 %p_cast_cast, i5 3

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:28 %p_cast132 = zext i5 %empty_219

]]></Node>
<StgValue><ssdm name="p_cast132"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:29 %Weights_addr_4 = getelementptr i16 %Weights, i64 0, i64 %p_cast132

]]></Node>
<StgValue><ssdm name="Weights_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:30 %Weights_load_4 = load i14 %Weights_addr_4

]]></Node>
<StgValue><ssdm name="Weights_load_4"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_0.i.split:31 %empty_220 = add i5 %p_cast_cast, i5 4

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="5">
<![CDATA[
loop_for_ap_0.i.split:32 %p_cast133 = zext i5 %empty_220

]]></Node>
<StgValue><ssdm name="p_cast133"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_0.i.split:33 %Weights_addr_5 = getelementptr i16 %Weights, i64 0, i64 %p_cast133

]]></Node>
<StgValue><ssdm name="Weights_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:34 %Weights_load_5 = load i14 %Weights_addr_5

]]></Node>
<StgValue><ssdm name="Weights_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="3">
<![CDATA[
loop_for_ap_0.i.split:12 %empty_215 = trunc i3 %n_2

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
loop_for_ap_0.i.split:13 %p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty_215, i8 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
loop_for_ap_0.i.split:14 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %n_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="9">
<![CDATA[
loop_for_ap_0.i.split:15 %p_shl562 = zext i9 %tmp

]]></Node>
<StgValue><ssdm name="p_shl562"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_for_ap_0.i.split:16 %empty_216 = add i10 %p_shl2, i10 %p_shl562

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:30 %Weights_load_4 = load i14 %Weights_addr_4

]]></Node>
<StgValue><ssdm name="Weights_load_4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_0.i.split:34 %Weights_load_5 = load i14 %Weights_addr_5

]]></Node>
<StgValue><ssdm name="Weights_load_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="10" op_9_bw="16" op_10_bw="16" op_11_bw="0">
<![CDATA[
loop_for_ap_0.i.split:35 %call_ln15 = call void @CNN_Pipeline_loop_for_ap_0, i16 %OutPadConv0, i16 %Weights_load_1, i16 %Weights_load_2, i16 %Weights_load_3, i16 %Weights_load_4, i16 %Weights_load_5, i16 %Weights_load, i10 %empty_216, i16 %OutConv0, i16 %Weights_load

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_for_ap_0.i.split:1 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_for_ap_0.i.split:2 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="10" op_9_bw="16" op_10_bw="16" op_11_bw="0">
<![CDATA[
loop_for_ap_0.i.split:35 %call_ln15 = call void @CNN_Pipeline_loop_for_ap_0, i16 %OutPadConv0, i16 %Weights_load_1, i16 %Weights_load_2, i16 %Weights_load_3, i16 %Weights_load_4, i16 %Weights_load_5, i16 %Weights_load, i10 %empty_216, i16 %OutConv0, i16 %Weights_load

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
loop_for_ap_0.i.split:37 %br_ln15 = br void %loop_for_ap_0.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="187" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
for.body4.i9.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1_2, i16 %OutPadConv1_1, i16 %OutPadConv1, i16 %OutConv0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="188" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:2 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutPadConv1_1, i16 %OutPadConv1_2, i16 %OutConv1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="189" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:2 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutPadConv1_1, i16 %OutPadConv1_2, i16 %OutConv1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:3 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="191" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:3 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="192" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body4.i9.preheader:4 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2_1, i16 %OutPadConv2, i16 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="193" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body4.i9.preheader:4 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2_1, i16 %OutPadConv2, i16 %OutPool0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="194" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:5 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutPadConv2_1, i16 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="195" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:5 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutPadConv2_1, i16 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="196" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:6 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3_2, i16 %OutPadConv3_1, i16 %OutPadConv3, i16 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="197" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:6 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3_2, i16 %OutPadConv3_1, i16 %OutPadConv3, i16 %OutConv2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="198" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:7 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutPadConv3_1, i16 %OutPadConv3_2, i16 %OutConv3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="199" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:7 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutPadConv3_1, i16 %OutPadConv3_2, i16 %OutConv3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="200" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:8 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="201" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:8 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:9 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4_2, i16 %OutPadConv4_1, i16 %OutPadConv4, i16 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body4.i9.preheader:9 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4_2, i16 %OutPadConv4_1, i16 %OutPadConv4, i16 %OutPool1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="204" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:10 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutPadConv4_1, i16 %OutPadConv4_2, i16 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="205" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body4.i9.preheader:10 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutPadConv4_1, i16 %OutPadConv4_2, i16 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:11 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="207" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body4.i9.preheader:11 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.body4.i9.preheader:13 %br_ln145 = br void %loop_for_ap_5.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
loop_for_ap_5.i:0 %n_4 = load i5 %n

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_5.i:1 %icmp_ln145 = icmp_eq  i5 %n_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_for_ap_5.i:2 %add_ln145 = add i5 %n_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_ap_5.i:3 %br_ln145 = br i1 %icmp_ln145, void %loop_for_ap_5.i.split, void %if.end.i.i.i.i336.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="5">
<![CDATA[
loop_for_ap_5.i.split:0 %zext_ln145 = zext i5 %n_4

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_for_ap_5.i.split:7 %arrayidx37_sum = add i12 %zext_ln145, i12 2540

]]></Node>
<StgValue><ssdm name="arrayidx37_sum"/></StgValue>
</operation>

<operation id="215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="12">
<![CDATA[
loop_for_ap_5.i.split:8 %arrayidx37_sum_cast = zext i12 %arrayidx37_sum

]]></Node>
<StgValue><ssdm name="arrayidx37_sum_cast"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_5.i.split:9 %Weights_addr_128 = getelementptr i16 %Weights, i64 0, i64 %arrayidx37_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_128"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_5.i.split:10 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_for_ap_5.i.split:12 %store_ln145 = store i5 %add_ln145, i5 %n

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="32">
<![CDATA[
if.end.i.i.i.i336.preheader:0 %n_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end.i.i.i.i336.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end.i.i.i.i336.preheader:3 %store_ln171 = store i6 0, i6 %n_3

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="222" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_5.i.split:10 %Weights_load_128 = load i14 %Weights_addr_128

]]></Node>
<StgValue><ssdm name="Weights_load_128"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
loop_for_ap_5.i.split:3 %p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %n_4, i6 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
loop_for_ap_5.i.split:4 %tmp_212 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %n_4, i4 0

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="9">
<![CDATA[
loop_for_ap_5.i.split:5 %p_shl560 = zext i9 %tmp_212

]]></Node>
<StgValue><ssdm name="p_shl560"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_ap_5.i.split:6 %p_cast105 = add i11 %p_shl3, i11 %p_shl560

]]></Node>
<StgValue><ssdm name="p_cast105"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
loop_for_ap_5.i.split:11 %call_ln145 = call void @CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i11 %p_cast105, i16 %Weights, i16 %OutPadConv5, i16 %Weights_load_128, i16 %OutConv5, i16 %Weights_load_128

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_for_ap_5.i.split:1 %speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln145"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_for_ap_5.i.split:2 %specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln145"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
loop_for_ap_5.i.split:11 %call_ln145 = call void @CNN_Pipeline_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i11 %p_cast105, i16 %Weights, i16 %OutPadConv5, i16 %Weights_load_128, i16 %OutConv5, i16 %Weights_load_128

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
loop_for_ap_5.i.split:13 %br_ln145 = br void %loop_for_ap_5.i

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="232" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end.i.i.i.i336.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="233" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end.i.i.i.i336.preheader:2 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="234" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end.i.i.i.i336.preheader:2 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i.i.i336.preheader:4 %br_ln171 = br void %loop_for_ap_6.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
loop_for_ap_6.i:0 %n_6 = load i6 %n_3

]]></Node>
<StgValue><ssdm name="n_6"/></StgValue>
</operation>

<operation id="237" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_for_ap_6.i:1 %icmp_ln171 = icmp_eq  i6 %n_6, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="238" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_for_ap_6.i:2 %add_ln171 = add i6 %n_6, i6 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_ap_6.i:3 %br_ln171 = br i1 %icmp_ln171, void %loop_for_ap_6.i.split, void %for.body4.i422.preheader

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="6">
<![CDATA[
loop_for_ap_6.i.split:0 %zext_ln171 = zext i6 %n_6

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop_for_ap_6.i.split:7 %arrayidx45_sum = add i13 %zext_ln171, i13 5116

]]></Node>
<StgValue><ssdm name="arrayidx45_sum"/></StgValue>
</operation>

<operation id="242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="13">
<![CDATA[
loop_for_ap_6.i.split:8 %arrayidx45_sum_cast = zext i13 %arrayidx45_sum

]]></Node>
<StgValue><ssdm name="arrayidx45_sum_cast"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_6.i.split:9 %Weights_addr_129 = getelementptr i16 %Weights, i64 0, i64 %arrayidx45_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_129"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_6.i.split:10 %Weights_load_129 = load i14 %Weights_addr_129

]]></Node>
<StgValue><ssdm name="Weights_load_129"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_for_ap_6.i.split:16 %store_ln171 = store i6 %add_ln171, i6 %n_3

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="32">
<![CDATA[
for.body4.i422.preheader:0 %n_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n_5"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body4.i422.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body4.i422.preheader:2 %store_ln197 = store i6 0, i6 %n_5

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="249" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_6.i.split:10 %Weights_load_129 = load i14 %Weights_addr_129

]]></Node>
<StgValue><ssdm name="Weights_load_129"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="250" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
loop_for_ap_6.i.split:3 %p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %n_6, i6 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="251" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
loop_for_ap_6.i.split:4 %tmp_213 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %n_6, i4 0

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="10">
<![CDATA[
loop_for_ap_6.i.split:5 %p_shl558 = zext i10 %tmp_213

]]></Node>
<StgValue><ssdm name="p_shl558"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
loop_for_ap_6.i.split:6 %p_cast121 = add i12 %p_shl4, i12 %p_shl558

]]></Node>
<StgValue><ssdm name="p_cast121"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
loop_for_ap_6.i.split:11 %p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %n_6, i5 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
loop_for_ap_6.i.split:12 %tmp_214 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %n_6, i3 0

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="9">
<![CDATA[
loop_for_ap_6.i.split:13 %zext_ln173 = zext i9 %tmp_214

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_ap_6.i.split:14 %add_ln173 = add i11 %p_shl5, i11 %zext_ln173

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop_for_ap_6.i.split:15 %call_ln171 = call void @CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i12 %p_cast121, i16 %Weights, i16 %OutPadConv6, i16 %Weights_load_129, i11 %add_ln173, i16 %OutConv6, i16 %Weights_load_129

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="259" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_for_ap_6.i.split:1 %speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln171"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_for_ap_6.i.split:2 %specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop_for_ap_6.i.split:15 %call_ln171 = call void @CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i12 %p_cast121, i16 %Weights, i16 %OutPadConv6, i16 %Weights_load_129, i11 %add_ln173, i16 %OutConv6, i16 %Weights_load_129

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
loop_for_ap_6.i.split:17 %br_ln171 = br void %loop_for_ap_6.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="263" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body4.i422.preheader:1 %call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="264" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
for.body4.i422.preheader:3 %br_ln197 = br void %loop_for_ap_7.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="265" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
loop_for_ap_7.i:0 %n_7 = load i6 %n_5

]]></Node>
<StgValue><ssdm name="n_7"/></StgValue>
</operation>

<operation id="266" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_for_ap_7.i:1 %icmp_ln197 = icmp_eq  i6 %n_7, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_for_ap_7.i:2 %add_ln197 = add i6 %n_7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="268" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_for_ap_7.i:3 %br_ln197 = br i1 %icmp_ln197, void %loop_for_ap_7.i.split, void %if.end.i.i.i.i483.preheader

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="269" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="6">
<![CDATA[
loop_for_ap_7.i.split:0 %zext_ln197 = zext i6 %n_7

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="270" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
loop_for_ap_7.i.split:7 %arrayidx51_sum = add i14 %zext_ln197, i14 10268

]]></Node>
<StgValue><ssdm name="arrayidx51_sum"/></StgValue>
</operation>

<operation id="271" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="14">
<![CDATA[
loop_for_ap_7.i.split:8 %arrayidx51_sum_cast = zext i14 %arrayidx51_sum

]]></Node>
<StgValue><ssdm name="arrayidx51_sum_cast"/></StgValue>
</operation>

<operation id="272" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_for_ap_7.i.split:9 %Weights_addr_130 = getelementptr i16 %Weights, i64 0, i64 %arrayidx51_sum_cast

]]></Node>
<StgValue><ssdm name="Weights_addr_130"/></StgValue>
</operation>

<operation id="273" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_7.i.split:10 %Weights_load_130 = load i14 %Weights_addr_130

]]></Node>
<StgValue><ssdm name="Weights_load_130"/></StgValue>
</operation>

<operation id="274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_for_ap_7.i.split:15 %store_ln197 = store i6 %add_ln197, i6 %n_5

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="275" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
if.end.i.i.i.i483.preheader:0 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="276" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="14">
<![CDATA[
loop_for_ap_7.i.split:10 %Weights_load_130 = load i14 %Weights_addr_130

]]></Node>
<StgValue><ssdm name="Weights_load_130"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
loop_for_ap_7.i.split:3 %p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %n_7, i7 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
loop_for_ap_7.i.split:4 %tmp_215 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %n_7, i5 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="11">
<![CDATA[
loop_for_ap_7.i.split:5 %p_shl554 = zext i11 %tmp_215

]]></Node>
<StgValue><ssdm name="p_shl554"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
loop_for_ap_7.i.split:6 %p_cast125 = add i13 %p_shl6, i13 %p_shl554

]]></Node>
<StgValue><ssdm name="p_cast125"/></StgValue>
</operation>

<operation id="281" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
loop_for_ap_7.i.split:11 %tmp_216 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %n_7, i3 0

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="282" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="9">
<![CDATA[
loop_for_ap_7.i.split:12 %zext_ln199 = zext i9 %tmp_216

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_for_ap_7.i.split:13 %add_ln199 = add i11 %tmp_215, i11 %zext_ln199

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="284" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop_for_ap_7.i.split:14 %call_ln197 = call void @CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i13 %p_cast125, i16 %Weights, i16 %OutPadConv7, i16 %Weights_load_130, i11 %add_ln199, i16 %OutConv7, i16 %Weights_load_130

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="285" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_for_ap_7.i.split:1 %speclooptripcount_ln197 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln197"/></StgValue>
</operation>

<operation id="286" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_for_ap_7.i.split:2 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="287" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
loop_for_ap_7.i.split:14 %call_ln197 = call void @CNN_Pipeline_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i13 %p_cast125, i16 %Weights, i16 %OutPadConv7, i16 %Weights_load_130, i11 %add_ln199, i16 %OutConv7, i16 %Weights_load_130

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>

<operation id="288" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
loop_for_ap_7.i.split:16 %br_ln197 = br void %loop_for_ap_7.i

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="289" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16">
<![CDATA[
if.end.i.i.i.i483.preheader:0 %call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="290" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="12" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:1 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="291" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="12" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:1 %call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="292" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:2 %input_Dense_addr = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_Dense_addr"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:3 %input_Dense_load = load i5 %input_Dense_addr

]]></Node>
<StgValue><ssdm name="input_Dense_load"/></StgValue>
</operation>

<operation id="294" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:4 %input_Dense_addr_1 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_Dense_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:5 %input_Dense_load_1 = load i5 %input_Dense_addr_1

]]></Node>
<StgValue><ssdm name="input_Dense_load_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="296" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:3 %input_Dense_load = load i5 %input_Dense_addr

]]></Node>
<StgValue><ssdm name="input_Dense_load"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:5 %input_Dense_load_1 = load i5 %input_Dense_addr_1

]]></Node>
<StgValue><ssdm name="input_Dense_load_1"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:6 %input_Dense_addr_2 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_Dense_addr_2"/></StgValue>
</operation>

<operation id="299" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:7 %input_Dense_load_2 = load i5 %input_Dense_addr_2

]]></Node>
<StgValue><ssdm name="input_Dense_load_2"/></StgValue>
</operation>

<operation id="300" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:8 %input_Dense_addr_3 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_Dense_addr_3"/></StgValue>
</operation>

<operation id="301" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:9 %input_Dense_load_3 = load i5 %input_Dense_addr_3

]]></Node>
<StgValue><ssdm name="input_Dense_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:7 %input_Dense_load_2 = load i5 %input_Dense_addr_2

]]></Node>
<StgValue><ssdm name="input_Dense_load_2"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:9 %input_Dense_load_3 = load i5 %input_Dense_addr_3

]]></Node>
<StgValue><ssdm name="input_Dense_load_3"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:10 %input_Dense_addr_4 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_Dense_addr_4"/></StgValue>
</operation>

<operation id="305" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:11 %input_Dense_load_4 = load i5 %input_Dense_addr_4

]]></Node>
<StgValue><ssdm name="input_Dense_load_4"/></StgValue>
</operation>

<operation id="306" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:12 %input_Dense_addr_5 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_Dense_addr_5"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:13 %input_Dense_load_5 = load i5 %input_Dense_addr_5

]]></Node>
<StgValue><ssdm name="input_Dense_load_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="308" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:11 %input_Dense_load_4 = load i5 %input_Dense_addr_4

]]></Node>
<StgValue><ssdm name="input_Dense_load_4"/></StgValue>
</operation>

<operation id="309" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:13 %input_Dense_load_5 = load i5 %input_Dense_addr_5

]]></Node>
<StgValue><ssdm name="input_Dense_load_5"/></StgValue>
</operation>

<operation id="310" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:14 %input_Dense_addr_6 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_Dense_addr_6"/></StgValue>
</operation>

<operation id="311" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:15 %input_Dense_load_6 = load i5 %input_Dense_addr_6

]]></Node>
<StgValue><ssdm name="input_Dense_load_6"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:16 %input_Dense_addr_7 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_Dense_addr_7"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:17 %input_Dense_load_7 = load i5 %input_Dense_addr_7

]]></Node>
<StgValue><ssdm name="input_Dense_load_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="314" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:15 %input_Dense_load_6 = load i5 %input_Dense_addr_6

]]></Node>
<StgValue><ssdm name="input_Dense_load_6"/></StgValue>
</operation>

<operation id="315" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:17 %input_Dense_load_7 = load i5 %input_Dense_addr_7

]]></Node>
<StgValue><ssdm name="input_Dense_load_7"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:18 %input_Dense_addr_8 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_Dense_addr_8"/></StgValue>
</operation>

<operation id="317" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:19 %input_Dense_load_8 = load i5 %input_Dense_addr_8

]]></Node>
<StgValue><ssdm name="input_Dense_load_8"/></StgValue>
</operation>

<operation id="318" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:20 %input_Dense_addr_9 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_Dense_addr_9"/></StgValue>
</operation>

<operation id="319" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:21 %input_Dense_load_9 = load i5 %input_Dense_addr_9

]]></Node>
<StgValue><ssdm name="input_Dense_load_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="320" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:19 %input_Dense_load_8 = load i5 %input_Dense_addr_8

]]></Node>
<StgValue><ssdm name="input_Dense_load_8"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:21 %input_Dense_load_9 = load i5 %input_Dense_addr_9

]]></Node>
<StgValue><ssdm name="input_Dense_load_9"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:22 %input_Dense_addr_10 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_Dense_addr_10"/></StgValue>
</operation>

<operation id="323" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:23 %input_Dense_load_10 = load i5 %input_Dense_addr_10

]]></Node>
<StgValue><ssdm name="input_Dense_load_10"/></StgValue>
</operation>

<operation id="324" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:24 %input_Dense_addr_11 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_Dense_addr_11"/></StgValue>
</operation>

<operation id="325" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:25 %input_Dense_load_11 = load i5 %input_Dense_addr_11

]]></Node>
<StgValue><ssdm name="input_Dense_load_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="326" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:23 %input_Dense_load_10 = load i5 %input_Dense_addr_10

]]></Node>
<StgValue><ssdm name="input_Dense_load_10"/></StgValue>
</operation>

<operation id="327" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:25 %input_Dense_load_11 = load i5 %input_Dense_addr_11

]]></Node>
<StgValue><ssdm name="input_Dense_load_11"/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:26 %input_Dense_addr_12 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_Dense_addr_12"/></StgValue>
</operation>

<operation id="329" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:27 %input_Dense_load_12 = load i5 %input_Dense_addr_12

]]></Node>
<StgValue><ssdm name="input_Dense_load_12"/></StgValue>
</operation>

<operation id="330" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:28 %input_Dense_addr_13 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_Dense_addr_13"/></StgValue>
</operation>

<operation id="331" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:29 %input_Dense_load_13 = load i5 %input_Dense_addr_13

]]></Node>
<StgValue><ssdm name="input_Dense_load_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="332" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:27 %input_Dense_load_12 = load i5 %input_Dense_addr_12

]]></Node>
<StgValue><ssdm name="input_Dense_load_12"/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:29 %input_Dense_load_13 = load i5 %input_Dense_addr_13

]]></Node>
<StgValue><ssdm name="input_Dense_load_13"/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:30 %input_Dense_addr_14 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_Dense_addr_14"/></StgValue>
</operation>

<operation id="335" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:31 %input_Dense_load_14 = load i5 %input_Dense_addr_14

]]></Node>
<StgValue><ssdm name="input_Dense_load_14"/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:32 %input_Dense_addr_15 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_Dense_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:33 %input_Dense_load_15 = load i5 %input_Dense_addr_15

]]></Node>
<StgValue><ssdm name="input_Dense_load_15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="338" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:31 %input_Dense_load_14 = load i5 %input_Dense_addr_14

]]></Node>
<StgValue><ssdm name="input_Dense_load_14"/></StgValue>
</operation>

<operation id="339" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:33 %input_Dense_load_15 = load i5 %input_Dense_addr_15

]]></Node>
<StgValue><ssdm name="input_Dense_load_15"/></StgValue>
</operation>

<operation id="340" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:34 %input_Dense_addr_16 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_Dense_addr_16"/></StgValue>
</operation>

<operation id="341" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:35 %input_Dense_load_16 = load i5 %input_Dense_addr_16

]]></Node>
<StgValue><ssdm name="input_Dense_load_16"/></StgValue>
</operation>

<operation id="342" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:36 %input_Dense_addr_17 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_Dense_addr_17"/></StgValue>
</operation>

<operation id="343" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:37 %input_Dense_load_17 = load i5 %input_Dense_addr_17

]]></Node>
<StgValue><ssdm name="input_Dense_load_17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="344" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:35 %input_Dense_load_16 = load i5 %input_Dense_addr_16

]]></Node>
<StgValue><ssdm name="input_Dense_load_16"/></StgValue>
</operation>

<operation id="345" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:37 %input_Dense_load_17 = load i5 %input_Dense_addr_17

]]></Node>
<StgValue><ssdm name="input_Dense_load_17"/></StgValue>
</operation>

<operation id="346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:38 %input_Dense_addr_18 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_Dense_addr_18"/></StgValue>
</operation>

<operation id="347" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:39 %input_Dense_load_18 = load i5 %input_Dense_addr_18

]]></Node>
<StgValue><ssdm name="input_Dense_load_18"/></StgValue>
</operation>

<operation id="348" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:40 %input_Dense_addr_19 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_Dense_addr_19"/></StgValue>
</operation>

<operation id="349" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:41 %input_Dense_load_19 = load i5 %input_Dense_addr_19

]]></Node>
<StgValue><ssdm name="input_Dense_load_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="350" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:39 %input_Dense_load_18 = load i5 %input_Dense_addr_18

]]></Node>
<StgValue><ssdm name="input_Dense_load_18"/></StgValue>
</operation>

<operation id="351" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:41 %input_Dense_load_19 = load i5 %input_Dense_addr_19

]]></Node>
<StgValue><ssdm name="input_Dense_load_19"/></StgValue>
</operation>

<operation id="352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:42 %input_Dense_addr_20 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_Dense_addr_20"/></StgValue>
</operation>

<operation id="353" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:43 %input_Dense_load_20 = load i5 %input_Dense_addr_20

]]></Node>
<StgValue><ssdm name="input_Dense_load_20"/></StgValue>
</operation>

<operation id="354" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:44 %input_Dense_addr_21 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_Dense_addr_21"/></StgValue>
</operation>

<operation id="355" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:45 %input_Dense_load_21 = load i5 %input_Dense_addr_21

]]></Node>
<StgValue><ssdm name="input_Dense_load_21"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="356" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:43 %input_Dense_load_20 = load i5 %input_Dense_addr_20

]]></Node>
<StgValue><ssdm name="input_Dense_load_20"/></StgValue>
</operation>

<operation id="357" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:45 %input_Dense_load_21 = load i5 %input_Dense_addr_21

]]></Node>
<StgValue><ssdm name="input_Dense_load_21"/></StgValue>
</operation>

<operation id="358" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:46 %input_Dense_addr_22 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_Dense_addr_22"/></StgValue>
</operation>

<operation id="359" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:47 %input_Dense_load_22 = load i5 %input_Dense_addr_22

]]></Node>
<StgValue><ssdm name="input_Dense_load_22"/></StgValue>
</operation>

<operation id="360" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:48 %input_Dense_addr_23 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_Dense_addr_23"/></StgValue>
</operation>

<operation id="361" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:49 %input_Dense_load_23 = load i5 %input_Dense_addr_23

]]></Node>
<StgValue><ssdm name="input_Dense_load_23"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="362" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:47 %input_Dense_load_22 = load i5 %input_Dense_addr_22

]]></Node>
<StgValue><ssdm name="input_Dense_load_22"/></StgValue>
</operation>

<operation id="363" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:49 %input_Dense_load_23 = load i5 %input_Dense_addr_23

]]></Node>
<StgValue><ssdm name="input_Dense_load_23"/></StgValue>
</operation>

<operation id="364" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:50 %input_Dense_addr_24 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_Dense_addr_24"/></StgValue>
</operation>

<operation id="365" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:51 %input_Dense_load_24 = load i5 %input_Dense_addr_24

]]></Node>
<StgValue><ssdm name="input_Dense_load_24"/></StgValue>
</operation>

<operation id="366" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:52 %input_Dense_addr_25 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_Dense_addr_25"/></StgValue>
</operation>

<operation id="367" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:53 %input_Dense_load_25 = load i5 %input_Dense_addr_25

]]></Node>
<StgValue><ssdm name="input_Dense_load_25"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="368" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:51 %input_Dense_load_24 = load i5 %input_Dense_addr_24

]]></Node>
<StgValue><ssdm name="input_Dense_load_24"/></StgValue>
</operation>

<operation id="369" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:53 %input_Dense_load_25 = load i5 %input_Dense_addr_25

]]></Node>
<StgValue><ssdm name="input_Dense_load_25"/></StgValue>
</operation>

<operation id="370" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:54 %input_Dense_addr_26 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_Dense_addr_26"/></StgValue>
</operation>

<operation id="371" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:55 %input_Dense_load_26 = load i5 %input_Dense_addr_26

]]></Node>
<StgValue><ssdm name="input_Dense_load_26"/></StgValue>
</operation>

<operation id="372" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:56 %input_Dense_addr_27 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_Dense_addr_27"/></StgValue>
</operation>

<operation id="373" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:57 %input_Dense_load_27 = load i5 %input_Dense_addr_27

]]></Node>
<StgValue><ssdm name="input_Dense_load_27"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="374" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:55 %input_Dense_load_26 = load i5 %input_Dense_addr_26

]]></Node>
<StgValue><ssdm name="input_Dense_load_26"/></StgValue>
</operation>

<operation id="375" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:57 %input_Dense_load_27 = load i5 %input_Dense_addr_27

]]></Node>
<StgValue><ssdm name="input_Dense_load_27"/></StgValue>
</operation>

<operation id="376" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:58 %input_Dense_addr_28 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_Dense_addr_28"/></StgValue>
</operation>

<operation id="377" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:59 %input_Dense_load_28 = load i5 %input_Dense_addr_28

]]></Node>
<StgValue><ssdm name="input_Dense_load_28"/></StgValue>
</operation>

<operation id="378" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:60 %input_Dense_addr_29 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_Dense_addr_29"/></StgValue>
</operation>

<operation id="379" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:61 %input_Dense_load_29 = load i5 %input_Dense_addr_29

]]></Node>
<StgValue><ssdm name="input_Dense_load_29"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="380" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:59 %input_Dense_load_28 = load i5 %input_Dense_addr_28

]]></Node>
<StgValue><ssdm name="input_Dense_load_28"/></StgValue>
</operation>

<operation id="381" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:61 %input_Dense_load_29 = load i5 %input_Dense_addr_29

]]></Node>
<StgValue><ssdm name="input_Dense_load_29"/></StgValue>
</operation>

<operation id="382" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:62 %input_Dense_addr_30 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_Dense_addr_30"/></StgValue>
</operation>

<operation id="383" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:63 %input_Dense_load_30 = load i5 %input_Dense_addr_30

]]></Node>
<StgValue><ssdm name="input_Dense_load_30"/></StgValue>
</operation>

<operation id="384" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:64 %input_Dense_addr_31 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_Dense_addr_31"/></StgValue>
</operation>

<operation id="385" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:65 %input_Dense_load_31 = load i5 %input_Dense_addr_31

]]></Node>
<StgValue><ssdm name="input_Dense_load_31"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="386" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:63 %input_Dense_load_30 = load i5 %input_Dense_addr_30

]]></Node>
<StgValue><ssdm name="input_Dense_load_30"/></StgValue>
</operation>

<operation id="387" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:65 %input_Dense_load_31 = load i5 %input_Dense_addr_31

]]></Node>
<StgValue><ssdm name="input_Dense_load_31"/></StgValue>
</operation>

<operation id="388" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:66 %call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %input_Dense_load, i12 %input_Dense_load_1, i12 %input_Dense_load_2, i12 %input_Dense_load_3, i12 %input_Dense_load_4, i12 %input_Dense_load_5, i12 %input_Dense_load_6, i12 %input_Dense_load_7, i12 %input_Dense_load_8, i12 %input_Dense_load_9, i12 %input_Dense_load_10, i12 %input_Dense_load_11, i12 %input_Dense_load_12, i12 %input_Dense_load_13, i12 %input_Dense_load_14, i12 %input_Dense_load_15, i12 %input_Dense_load_16, i12 %input_Dense_load_17, i12 %input_Dense_load_18, i12 %input_Dense_load_19, i12 %input_Dense_load_20, i12 %input_Dense_load_21, i12 %input_Dense_load_22, i12 %input_Dense_load_23, i12 %input_Dense_load_24, i12 %input_Dense_load_25, i12 %input_Dense_load_26, i12 %input_Dense_load_27, i12 %input_Dense_load_28, i12 %input_Dense_load_29, i12 %input_Dense_load_30, i12 %input_Dense_load_31, i16 %OutDense0

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="389" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:66 %call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %input_Dense_load, i12 %input_Dense_load_1, i12 %input_Dense_load_2, i12 %input_Dense_load_3, i12 %input_Dense_load_4, i12 %input_Dense_load_5, i12 %input_Dense_load_6, i12 %input_Dense_load_7, i12 %input_Dense_load_8, i12 %input_Dense_load_9, i12 %input_Dense_load_10, i12 %input_Dense_load_11, i12 %input_Dense_load_12, i12 %input_Dense_load_13, i12 %input_Dense_load_14, i12 %input_Dense_load_15, i12 %input_Dense_load_16, i12 %input_Dense_load_17, i12 %input_Dense_load_18, i12 %input_Dense_load_19, i12 %input_Dense_load_20, i12 %input_Dense_load_21, i12 %input_Dense_load_22, i12 %input_Dense_load_23, i12 %input_Dense_load_24, i12 %input_Dense_load_25, i12 %input_Dense_load_26, i12 %input_Dense_load_27, i12 %input_Dense_load_28, i12 %input_Dense_load_29, i12 %input_Dense_load_30, i12 %input_Dense_load_31, i16 %OutDense0

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="390" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:67 %input_Dense_1_addr = getelementptr i16 %OutDense0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr"/></StgValue>
</operation>

<operation id="391" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:68 %input_Dense_1_load = load i5 %input_Dense_1_addr

]]></Node>
<StgValue><ssdm name="input_Dense_1_load"/></StgValue>
</operation>

<operation id="392" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:69 %input_Dense_1_addr_1 = getelementptr i16 %OutDense0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:70 %input_Dense_1_load_1 = load i5 %input_Dense_1_addr_1

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="394" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:68 %input_Dense_1_load = load i5 %input_Dense_1_addr

]]></Node>
<StgValue><ssdm name="input_Dense_1_load"/></StgValue>
</operation>

<operation id="395" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:70 %input_Dense_1_load_1 = load i5 %input_Dense_1_addr_1

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_1"/></StgValue>
</operation>

<operation id="396" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:71 %input_Dense_1_addr_2 = getelementptr i16 %OutDense0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:72 %input_Dense_1_load_2 = load i5 %input_Dense_1_addr_2

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_2"/></StgValue>
</operation>

<operation id="398" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:73 %input_Dense_1_addr_3 = getelementptr i16 %OutDense0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_3"/></StgValue>
</operation>

<operation id="399" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:74 %input_Dense_1_load_3 = load i5 %input_Dense_1_addr_3

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="400" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:72 %input_Dense_1_load_2 = load i5 %input_Dense_1_addr_2

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_2"/></StgValue>
</operation>

<operation id="401" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:74 %input_Dense_1_load_3 = load i5 %input_Dense_1_addr_3

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_3"/></StgValue>
</operation>

<operation id="402" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:75 %input_Dense_1_addr_4 = getelementptr i16 %OutDense0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_4"/></StgValue>
</operation>

<operation id="403" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:76 %input_Dense_1_load_4 = load i5 %input_Dense_1_addr_4

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_4"/></StgValue>
</operation>

<operation id="404" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:77 %input_Dense_1_addr_5 = getelementptr i16 %OutDense0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_5"/></StgValue>
</operation>

<operation id="405" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:78 %input_Dense_1_load_5 = load i5 %input_Dense_1_addr_5

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_5"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="406" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:76 %input_Dense_1_load_4 = load i5 %input_Dense_1_addr_4

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_4"/></StgValue>
</operation>

<operation id="407" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:78 %input_Dense_1_load_5 = load i5 %input_Dense_1_addr_5

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_5"/></StgValue>
</operation>

<operation id="408" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:79 %input_Dense_1_addr_6 = getelementptr i16 %OutDense0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_6"/></StgValue>
</operation>

<operation id="409" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:80 %input_Dense_1_load_6 = load i5 %input_Dense_1_addr_6

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_6"/></StgValue>
</operation>

<operation id="410" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:81 %input_Dense_1_addr_7 = getelementptr i16 %OutDense0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_7"/></StgValue>
</operation>

<operation id="411" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:82 %input_Dense_1_load_7 = load i5 %input_Dense_1_addr_7

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="412" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:80 %input_Dense_1_load_6 = load i5 %input_Dense_1_addr_6

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_6"/></StgValue>
</operation>

<operation id="413" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:82 %input_Dense_1_load_7 = load i5 %input_Dense_1_addr_7

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_7"/></StgValue>
</operation>

<operation id="414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:83 %input_Dense_1_addr_8 = getelementptr i16 %OutDense0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_8"/></StgValue>
</operation>

<operation id="415" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:84 %input_Dense_1_load_8 = load i5 %input_Dense_1_addr_8

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_8"/></StgValue>
</operation>

<operation id="416" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:85 %input_Dense_1_addr_9 = getelementptr i16 %OutDense0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_9"/></StgValue>
</operation>

<operation id="417" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:86 %input_Dense_1_load_9 = load i5 %input_Dense_1_addr_9

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_9"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="418" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:84 %input_Dense_1_load_8 = load i5 %input_Dense_1_addr_8

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_8"/></StgValue>
</operation>

<operation id="419" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:86 %input_Dense_1_load_9 = load i5 %input_Dense_1_addr_9

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_9"/></StgValue>
</operation>

<operation id="420" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:87 %input_Dense_1_addr_10 = getelementptr i16 %OutDense0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_10"/></StgValue>
</operation>

<operation id="421" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:88 %input_Dense_1_load_10 = load i5 %input_Dense_1_addr_10

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_10"/></StgValue>
</operation>

<operation id="422" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:89 %input_Dense_1_addr_11 = getelementptr i16 %OutDense0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_11"/></StgValue>
</operation>

<operation id="423" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:90 %input_Dense_1_load_11 = load i5 %input_Dense_1_addr_11

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_11"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="424" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:88 %input_Dense_1_load_10 = load i5 %input_Dense_1_addr_10

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_10"/></StgValue>
</operation>

<operation id="425" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:90 %input_Dense_1_load_11 = load i5 %input_Dense_1_addr_11

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_11"/></StgValue>
</operation>

<operation id="426" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:91 %input_Dense_1_addr_12 = getelementptr i16 %OutDense0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_12"/></StgValue>
</operation>

<operation id="427" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:92 %input_Dense_1_load_12 = load i5 %input_Dense_1_addr_12

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_12"/></StgValue>
</operation>

<operation id="428" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:93 %input_Dense_1_addr_13 = getelementptr i16 %OutDense0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_13"/></StgValue>
</operation>

<operation id="429" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:94 %input_Dense_1_load_13 = load i5 %input_Dense_1_addr_13

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="430" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:92 %input_Dense_1_load_12 = load i5 %input_Dense_1_addr_12

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_12"/></StgValue>
</operation>

<operation id="431" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:94 %input_Dense_1_load_13 = load i5 %input_Dense_1_addr_13

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_13"/></StgValue>
</operation>

<operation id="432" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:95 %input_Dense_1_addr_14 = getelementptr i16 %OutDense0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_14"/></StgValue>
</operation>

<operation id="433" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:96 %input_Dense_1_load_14 = load i5 %input_Dense_1_addr_14

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_14"/></StgValue>
</operation>

<operation id="434" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:97 %input_Dense_1_addr_15 = getelementptr i16 %OutDense0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_15"/></StgValue>
</operation>

<operation id="435" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:98 %input_Dense_1_load_15 = load i5 %input_Dense_1_addr_15

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_15"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="436" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:96 %input_Dense_1_load_14 = load i5 %input_Dense_1_addr_14

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_14"/></StgValue>
</operation>

<operation id="437" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:98 %input_Dense_1_load_15 = load i5 %input_Dense_1_addr_15

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_15"/></StgValue>
</operation>

<operation id="438" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:99 %input_Dense_1_addr_16 = getelementptr i16 %OutDense0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_16"/></StgValue>
</operation>

<operation id="439" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:100 %input_Dense_1_load_16 = load i5 %input_Dense_1_addr_16

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_16"/></StgValue>
</operation>

<operation id="440" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:101 %input_Dense_1_addr_17 = getelementptr i16 %OutDense0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_17"/></StgValue>
</operation>

<operation id="441" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:102 %input_Dense_1_load_17 = load i5 %input_Dense_1_addr_17

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_17"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="442" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:100 %input_Dense_1_load_16 = load i5 %input_Dense_1_addr_16

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_16"/></StgValue>
</operation>

<operation id="443" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:102 %input_Dense_1_load_17 = load i5 %input_Dense_1_addr_17

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_17"/></StgValue>
</operation>

<operation id="444" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:103 %input_Dense_1_addr_18 = getelementptr i16 %OutDense0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_18"/></StgValue>
</operation>

<operation id="445" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:104 %input_Dense_1_load_18 = load i5 %input_Dense_1_addr_18

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_18"/></StgValue>
</operation>

<operation id="446" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:105 %input_Dense_1_addr_19 = getelementptr i16 %OutDense0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_Dense_1_addr_19"/></StgValue>
</operation>

<operation id="447" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:106 %input_Dense_1_load_19 = load i5 %input_Dense_1_addr_19

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_19"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="448" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:104 %input_Dense_1_load_18 = load i5 %input_Dense_1_addr_18

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_18"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:106 %input_Dense_1_load_19 = load i5 %input_Dense_1_addr_19

]]></Node>
<StgValue><ssdm name="input_Dense_1_load_19"/></StgValue>
</operation>

<operation id="450" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:107 %call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_1_load, i16 %input_Dense_1_load_1, i16 %input_Dense_1_load_2, i16 %input_Dense_1_load_3, i16 %input_Dense_1_load_4, i16 %input_Dense_1_load_5, i16 %input_Dense_1_load_6, i16 %input_Dense_1_load_7, i16 %input_Dense_1_load_8, i16 %input_Dense_1_load_9, i16 %input_Dense_1_load_10, i16 %input_Dense_1_load_11, i16 %input_Dense_1_load_12, i16 %input_Dense_1_load_13, i16 %input_Dense_1_load_14, i16 %input_Dense_1_load_15, i16 %input_Dense_1_load_16, i16 %input_Dense_1_load_17, i16 %input_Dense_1_load_18, i16 %input_Dense_1_load_19, i16 %out_Dense

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="451" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:107 %call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_1_load, i16 %input_Dense_1_load_1, i16 %input_Dense_1_load_2, i16 %input_Dense_1_load_3, i16 %input_Dense_1_load_4, i16 %input_Dense_1_load_5, i16 %input_Dense_1_load_6, i16 %input_Dense_1_load_7, i16 %input_Dense_1_load_8, i16 %input_Dense_1_load_9, i16 %input_Dense_1_load_10, i16 %input_Dense_1_load_11, i16 %input_Dense_1_load_12, i16 %input_Dense_1_load_13, i16 %input_Dense_1_load_14, i16 %input_Dense_1_load_15, i16 %input_Dense_1_load_16, i16 %input_Dense_1_load_17, i16 %input_Dense_1_load_18, i16 %input_Dense_1_load_19, i16 %out_Dense

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="452" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i.i.i.i483.preheader:108 %out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_Dense_addr"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:109 %maxindex = load i3 %out_Dense_addr

]]></Node>
<StgValue><ssdm name="maxindex"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="454" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:109 %maxindex = load i3 %out_Dense_addr

]]></Node>
<StgValue><ssdm name="maxindex"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="455" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:110 %call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i127_i_loc

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="456" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:110 %call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i127_i_loc

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="457" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:111 %conv_i_i_i127_i_loc_load = load i16 %conv_i_i_i127_i_loc

]]></Node>
<StgValue><ssdm name="conv_i_i_i127_i_loc_load"/></StgValue>
</operation>

<operation id="458" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end.i.i.i.i483.preheader:112 %write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %OutModel, i16 %conv_i_i_i127_i_loc_load

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="459" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0">
<![CDATA[
if.end.i.i.i.i483.preheader:113 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
