<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/simple/atomic.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_5b88adb71f510b14c9b9798eb184f4c2.html">simple</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">atomic.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2simple_2atomic_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2014 Google, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2012-2013,2015,2017-2019 ARM Limited</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2simple_2atomic_8hh.html">cpu/simple/atomic.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;arch/locked_mem.hh&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;arch/mmapped_ipr.hh&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;arch/utility.hh&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="output_8hh.html">base/output.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exetrace_8hh.html">cpu/exetrace.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="utils_8hh.html">cpu/utils.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;debug/ExecFaulting.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;debug/SimpleCPU.hh&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html">mem/packet.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet__access_8hh.html">mem/packet_access.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="physical_8hh.html">mem/physical.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;params/AtomicSimpleCPU.hh&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceTheISA.html">TheISA</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#abcca4c7a7381b9a43e360095d00e77fc">   68</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#abcca4c7a7381b9a43e360095d00e77fc">AtomicSimpleCPU::init</a>()</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;{</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a2990383a7bc300ad50a61a07f2df44e3">BaseSimpleCPU::init</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">int</span> cid = threadContexts[0]-&gt;contextId();</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    ifetch_req-&gt;setContext(cid);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    data_read_req-&gt;setContext(cid);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    data_write_req-&gt;setContext(cid);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    data_amo_req-&gt;setContext(cid);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">   79</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU::AtomicSimpleCPU</a>(AtomicSimpleCPUParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    : <a class="code" href="classBaseSimpleCPU.html">BaseSimpleCPU</a>(p),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      tickEvent([this]{ <a class="code" href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">tick</a>(); }, <span class="stringliteral">&quot;AtomicSimpleCPU tick&quot;</span>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                <span class="keyword">false</span>, <a class="code" href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">Event::CPU_Tick_Pri</a>),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">width</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;width), <a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">simulate_data_stalls</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;simulate_data_stalls),</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">simulate_inst_stalls</a>(<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>-&gt;simulate_inst_stalls),</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">icachePort</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.icache_port&quot;</span>, <span class="keyword">this</span>),</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.dcache_port&quot;</span>, <span class="keyword">this</span>),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a>(<span class="keyword">false</span>), <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a>(0),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <a class="code" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">ppCommit</a>(<span class="keyword">nullptr</span>)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a> = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">data_read_req</a> = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">data_write_req</a> = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">data_amo_req</a> = std::make_shared&lt;Request&gt;();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">   99</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">AtomicSimpleCPU::~AtomicSimpleCPU</a>()</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;}</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a6b59bbf2feeb1a876ce9c0e35a84fd1d">  107</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a6b59bbf2feeb1a876ce9c0e35a84fd1d">AtomicSimpleCPU::drain</a>()</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// Deschedule any power gating event (if any)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="classBaseCPU.html#a997410692bca0ae3f8d3971b37d1782f">deschedulePowerGatingEvent</a>();</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>())</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">isCpuDrained</a>()) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Requesting drain.\n&quot;</span>);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.clear();</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Not executing microcode, no need to drain.\n&quot;</span>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">  129</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">AtomicSimpleCPU::threadSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> sender)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;received snoop pkt for addr:%#x %s\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>());</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <span class="keywordflow">if</span> (tid != sender) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">getCpuAddrMonitor</a>(tid)-&gt;<a class="code" href="structAddressMonitor.html#a1f4f808ff3e561872929287e5ebf04a8">doMonitor</a>(pkt)) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                <a class="code" href="classBaseSimpleCPU.html#a9216a9806683a8e3e87f5f4bfd06af07">wakeup</a>(tid);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            }</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="namespaceTheISA.html#ada12477acbe3534c931e07c2ba222079">TheISA::handleLockedSnoop</a>(<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[tid]-&gt;thread,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                      pkt, <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>.<a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">cacheBlockMask</a>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a578884688f3454d39803cff0425b15dc">  147</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a578884688f3454d39803cff0425b15dc">AtomicSimpleCPU::drainResume</a>()</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    assert(!<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>())</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Resume\n&quot;</span>);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">verifyMemoryMode</a>();</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>.empty());</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">BaseSimpleCPU::Idle</a>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[tid]-&gt;thread-&gt;status() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a>) {</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[tid]-&gt;notIdleFraction = 1;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.push_back(tid);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            _status = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="comment">// Tick if any threads active</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>, <a class="code" href="classClocked.html#a6917375aeb29de3471027a549c7508fb">nextCycle</a>());</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            }</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[tid]-&gt;notIdleFraction = 0;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Reschedule any power gating event (if any)</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classBaseCPU.html#a6371b94728a98fe9e5b369f64d2213fa">schedulePowerGatingEvent</a>();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">  180</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">AtomicSimpleCPU::tryCompleteDrain</a>()</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;tryCompleteDrain.\n&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">isCpuDrained</a>())</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;CPU done draining, processing drain event\n&quot;</span>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">signalDrainDone</a>();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a6a7feadeef13c5394fdadf1b5b2b8887">  197</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a6a7feadeef13c5394fdadf1b5b2b8887">AtomicSimpleCPU::switchOut</a>()</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseSimpleCPU::switchOut</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    assert(!<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a> || <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    assert(<a class="code" href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">isCpuDrained</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#ac476ee2f15a9be70061692832ce8c83a">  208</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#ac476ee2f15a9be70061692832ce8c83a">AtomicSimpleCPU::takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseSimpleCPU::takeOverFrom</a>(oldCPU);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="comment">// The tick event should have been descheduled by drain()</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    assert(!<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">  217</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">AtomicSimpleCPU::verifyMemoryMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">system</a>-&gt;<a class="code" href="classSystem.html#af0c95c5586b9b8d2bc551124cd03ebd2">isAtomicMode</a>()) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The atomic CPU requires the memory system to be in &quot;</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;              <span class="stringliteral">&quot;&#39;atomic&#39; mode.\n&quot;</span>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a47759956a7bf523e916a80694b0b15b2">  226</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a47759956a7bf523e916a80694b0b15b2">AtomicSimpleCPU::activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;ActivateContext %d\n&quot;</span>, thread_num);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    assert(thread_num &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[thread_num]-&gt;notIdleFraction = 1;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> delta = <a class="code" href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">ticksToCycles</a>(<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[thread_num]-&gt;thread-&gt;lastActivate -</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                 <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[thread_num]-&gt;thread-&gt;lastSuspend);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += delta;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="comment">//Make sure ticks are still on multiples of cycles</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(0)));</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">if</span> (std::find(<a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.begin(), <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.end(), thread_num)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        == <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.end()) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.push_back(thread_num);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    }</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">BaseCPU::activateContext</a>(thread_num);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a5a6fb0066a7b317a7f0515b4c65e6cf2">  252</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a5a6fb0066a7b317a7f0515b4c65e6cf2">AtomicSimpleCPU::suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_num)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;SuspendContext %d\n&quot;</span>, thread_num);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    assert(thread_num &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.remove(thread_num);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    assert(<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[thread_num]-&gt;notIdleFraction = 0;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">activeThreads</a>.empty()) {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> = <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">BaseCPU::suspendContext</a>(thread_num);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">  278</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">AtomicSimpleCPU::sendPacket</a>(<a class="code" href="classMasterPort.html">MasterPort</a> &amp;port, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> &amp;pkt)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> port.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">sendAtomic</a>(pkt);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a914ea9d3857af4f62c3868dd313e9f18">  284</a></span>&#160;<a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a914ea9d3857af4f62c3868dd313e9f18">AtomicSimpleCPU::AtomicCPUDPort::recvAtomicSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;received snoop pkt for addr:%#x %s\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>());</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="comment">// X86 ISA: Snooping an invalidation for monitor/mwait</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> *cpu = (<a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> *)(&amp;owner);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; cpu-&gt;numThreads; tid++) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="keywordflow">if</span> (cpu-&gt;getCpuAddrMonitor(tid)-&gt;doMonitor(pkt)) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a9216a9806683a8e3e87f5f4bfd06af07">wakeup</a>(tid);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// if snoop invalidates, release any associated locks</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// When run without caches, Invalidation packets will not be received</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">// hence we must check if the incoming packets are writes and wakeup</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// the processor accordingly</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>() || pkt-&gt;<a class="code" href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">isWrite</a>()) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;received invalidation for addr:%#x\n&quot;</span>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;t_info : cpu-&gt;threadInfo) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            <a class="code" href="namespaceTheISA.html#ada12477acbe3534c931e07c2ba222079">TheISA::handleLockedSnoop</a>(t_info-&gt;thread, pkt, cacheBlockMask);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a8f7d154dec00c0b2d4f4202b5b494744">  314</a></span>&#160;<a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a8f7d154dec00c0b2d4f4202b5b494744">AtomicSimpleCPU::AtomicCPUDPort::recvFunctionalSnoop</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;received snoop pkt for addr:%#x %s\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>(),</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">cmdString</a>());</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// X86 ISA: Snooping an invalidation for monitor/mwait</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> *cpu = (<a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> *)(&amp;owner);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; cpu-&gt;numThreads; tid++) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="keywordflow">if</span> (cpu-&gt;getCpuAddrMonitor(tid)-&gt;doMonitor(pkt)) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;            cpu-&gt;<a class="code" href="classBaseSimpleCPU.html#a9216a9806683a8e3e87f5f4bfd06af07">wakeup</a>(tid);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// if snoop invalidates, release any associated locks</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">isInvalidate</a>()) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;received invalidation for addr:%#x\n&quot;</span>,</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                pkt-&gt;<a class="code" href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">getAddr</a>());</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;t_info : cpu-&gt;threadInfo) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            <a class="code" href="namespaceTheISA.html#ada12477acbe3534c931e07c2ba222079">TheISA::handleLockedSnoop</a>(t_info-&gt;thread, pkt, cacheBlockMask);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        }</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">  338</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">AtomicSimpleCPU::genMemFragmentRequest</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a>&amp; req, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> frag_addr,</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                       <span class="keywordtype">int</span> size, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byte_enable,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                       <span class="keywordtype">int</span>&amp; frag_size, <span class="keywordtype">int</span>&amp; size_left)<span class="keyword"> const</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordtype">bool</span> predicate = <span class="keyword">true</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> inst_addr = <a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>]-&gt;thread-&gt;pcState().instAddr();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    frag_size = std::min(</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <a class="code" href="classBaseCPU.html#ac9da480ccc7c54c99e9c03c4aa0a66ca">cacheLineSize</a>() - <a class="code" href="utils_8hh.html#a3ba24fc9dd5e72b959388226de1273fd">addrBlockOffset</a>(frag_addr, <a class="code" href="classBaseCPU.html#ac9da480ccc7c54c99e9c03c4aa0a66ca">cacheLineSize</a>()),</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>) size_left);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    size_left -= frag_size;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (!byte_enable.empty()) {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <span class="comment">// Set up byte-enable mask for the current fragment</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <span class="keyword">auto</span> it_start = byte_enable.begin() + (size - (frag_size + size_left));</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        <span class="keyword">auto</span> it_end = byte_enable.begin() + (size - size_left);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="utils_8hh.html#a04b833c53aee90dd5294fc7454da1f1e">isAnyActiveElement</a>(it_start, it_end)) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            req-&gt;setVirt(0, frag_addr, frag_size, flags, <a class="code" href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">dataMasterId</a>(),</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                         inst_addr);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            req-&gt;setByteEnable(<a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>(it_start, it_end));</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            predicate = <span class="keyword">false</span>;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        req-&gt;setVirt(0, frag_addr, frag_size, flags, <a class="code" href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">dataMasterId</a>(),</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                     inst_addr);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        req-&gt;setByteEnable(<a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>());</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    }</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> predicate;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a7adc2b69ff3c14e1567408118562d00d">  372</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a7adc2b69ff3c14e1567408118562d00d">AtomicSimpleCPU::readMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t * <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                         <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a>&amp; t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>* thread = t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// use the CPU&#39;s statically allocated read request and packet objects</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req = <a class="code" href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">data_read_req</a>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>)</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#ada9c0458676a9e07b7cc105a4261af27">setMem</a>(addr, size, flags);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> = 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    req-&gt;taskId(<a class="code" href="classBaseCPU.html#afd7bb679093e382b7aae5b3bdb279a4f">taskId</a>());</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> frag_addr = <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordtype">int</span> frag_size = 0;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordtype">int</span> size_left = size;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordtype">bool</span> predicate;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">while</span> (1) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        predicate = <a class="code" href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">genMemFragmentRequest</a>(req, frag_addr, size, flags,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                          byteEnable, frag_size, size_left);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="comment">// translate to physical address</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="keywordflow">if</span> (predicate) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            fault = thread-&gt;<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>-&gt;<a class="code" href="classBaseTLB.html#ab5189e5522fb4c5406eeaa1d385e2183">translateAtomic</a>(req, thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(),</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                                 <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="comment">// Now do the access.</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">if</span> (predicate &amp;&amp; fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            !req-&gt;getFlags().isSet(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a>)) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            <a class="code" href="classPacket.html">Packet</a> pkt(req, <a class="code" href="classPacket.html#a8069f9318acf9cb9576e0ae200f53b2e">Packet::makeReadCmd</a>(req));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            pkt.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(data);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isMmappedIpr()) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> += <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">TheISA::handleIprRead</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(), &amp;pkt);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> += <a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">sendPacket</a>(<a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>, &amp;pkt);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            }</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            assert(!pkt.<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>());</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isLLSC()) {</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                <a class="code" href="namespaceTheISA.html#addc80ef51fedc8683d4f215592fcb2dc">TheISA::handleLockedRead</a>(thread, req);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="comment">//If there&#39;s a fault, return it</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isPrefetch()) {</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="comment">// If we don&#39;t need to access further cache lines, stop now.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <span class="keywordflow">if</span> (size_left == 0) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isLockedRMW() &amp;&amp; fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                assert(!<a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                <a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;            }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">         * Set up for accessing the next cache line.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        frag_addr += frag_size;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <span class="comment">//Move the pointer we&#39;re reading into to the correct location.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        data += frag_size;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    }</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a50a9d9989e9731a6202600b117e77cfa">  454</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a50a9d9989e9731a6202600b117e77cfa">AtomicSimpleCPU::writeMem</a>(uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                          <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a>&amp; t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>* thread = t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keyword">static</span> uint8_t zero_array[64] = {};</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordflow">if</span> (data == NULL) {</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        assert(size &lt;= 64);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        assert(flags &amp; <a class="code" href="classRequest.html#a9519b790c308c2f63680c39a0530115f">Request::STORE_NO_DATA</a>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="comment">// This must be a cache block cleaning request</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        data = zero_array;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="comment">// use the CPU&#39;s statically allocated write request and packet objects</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req = <a class="code" href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">data_write_req</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#ada9c0458676a9e07b7cc105a4261af27">setMem</a>(addr, size, flags);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> = 0;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    req-&gt;taskId(<a class="code" href="classBaseCPU.html#afd7bb679093e382b7aae5b3bdb279a4f">taskId</a>());</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> frag_addr = <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">int</span> frag_size = 0;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">int</span> size_left = size;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordtype">int</span> curr_frag_id = 0;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordtype">bool</span> predicate;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">while</span> (1) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        predicate = <a class="code" href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">genMemFragmentRequest</a>(req, frag_addr, size, flags,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                          byteEnable, frag_size, size_left);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="comment">// translate to physical address</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <span class="keywordflow">if</span> (predicate)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;            fault = thread-&gt;<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>-&gt;<a class="code" href="classBaseTLB.html#ab5189e5522fb4c5406eeaa1d385e2183">translateAtomic</a>(req, thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(),</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                                                 <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">// Now do the access.</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="keywordflow">if</span> (predicate &amp;&amp; fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;            <span class="keywordtype">bool</span> do_access = <span class="keyword">true</span>;  <span class="comment">// flag to suppress cache access</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isLLSC()) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                assert(curr_frag_id == 0);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                do_access =</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                    <a class="code" href="namespaceTheISA.html#a088a512bfb0d805ed5e01903eff11c6b">TheISA::handleLockedWrite</a>(thread, req,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                              <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>.<a class="code" href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">cacheBlockMask</a>);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (req-&gt;isSwap()) {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                assert(curr_frag_id == 0);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                <span class="keywordflow">if</span> (req-&gt;isCondSwap()) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                    assert(res);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                    req-&gt;setExtraData(*res);</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            }</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;            <span class="keywordflow">if</span> (do_access &amp;&amp; !req-&gt;getFlags().isSet(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a>)) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <a class="code" href="classPacket.html">Packet</a> pkt(req, <a class="code" href="classPacket.html#acddc6f454f6aedd83cb1f21c8e2309aa">Packet::makeWriteCmd</a>(req));</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                pkt.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(data);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                <span class="keywordflow">if</span> (req-&gt;isMmappedIpr()) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                    <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> +=</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                        <a class="code" href="namespaceGenericISA.html#a31c83a2af3232333d9a399a2878dc729">TheISA::handleIprWrite</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(), &amp;pkt);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                    <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> += <a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">sendPacket</a>(<a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>, &amp;pkt);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                    <span class="comment">// Notify other threads on this CPU of write</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                    <a class="code" href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">threadSnoop</a>(&amp;pkt, <a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                assert(!pkt.<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>());</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                <span class="keywordflow">if</span> (req-&gt;isSwap()) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                    assert(res &amp;&amp; curr_frag_id == 0);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                    memcpy(res, pkt.<a class="code" href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">getConstPtr</a>&lt;uint8_t&gt;(), size);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;            }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;            <span class="keywordflow">if</span> (res &amp;&amp; !req-&gt;isSwap()) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                *res = req-&gt;getExtraData();</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;            }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <span class="comment">//If there&#39;s a fault or we don&#39;t need to access a second cache line,</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="comment">//stop now.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> || size_left == 0)</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;        {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;            <span class="keywordflow">if</span> (req-&gt;isLockedRMW() &amp;&amp; fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                assert(byteEnable.empty());</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                <a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;            }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;            <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; req-&gt;isPrefetch()) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;            }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">         * Set up for accessing the next cache line.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        frag_addr += frag_size;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="comment">//Move the pointer we&#39;re reading into to the correct location.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        data += frag_size;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        curr_frag_id++;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#acfa10df84812fafe3bedb41eac6c6bb9">  568</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#acfa10df84812fafe3bedb41eac6c6bb9">AtomicSimpleCPU::amoMem</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t* <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> size,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                        <a class="code" href="classFlags.html">Request::Flags</a> flags, <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a>&amp; t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>* thread = t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="comment">// use the CPU&#39;s statically allocated amo request and packet objects</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req = <a class="code" href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">data_amo_req</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>)</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>-&gt;<a class="code" href="classTrace_1_1InstRecord.html#ada9c0458676a9e07b7cc105a4261af27">setMem</a>(addr, size, flags);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="comment">//The address of the second part of this access if it needs to be split</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">//across a cache line boundary.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> secondAddr = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(addr + size - 1, <a class="code" href="classBaseCPU.html#ac9da480ccc7c54c99e9c03c4aa0a66ca">cacheLineSize</a>());</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">// AMO requests that access across a cache line boundary are not</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// allowed since the cache does not guarantee AMO ops to be executed</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// atomically in two cache lines</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">// For ISAs such as x86 that requires AMO operations to work on</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// accesses that cross cache-line boundaries, the cache needs to be</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="comment">// modified to support locking both cache lines to guarantee the</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">// atomicity.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span> (secondAddr &gt; addr) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;AMO request should not access across a cache line boundary\n&quot;</span>);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    }</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> = 0;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    req-&gt;taskId(<a class="code" href="classBaseCPU.html#afd7bb679093e382b7aae5b3bdb279a4f">taskId</a>());</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    req-&gt;setVirt(0, addr, size, flags, <a class="code" href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">dataMasterId</a>(),</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                 thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>().instAddr(), std::move(amo_op));</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">// translate to physical address</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = thread-&gt;<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>-&gt;<a class="code" href="classBaseTLB.html#ab5189e5522fb4c5406eeaa1d385e2183">translateAtomic</a>(req, thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(),</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                                      <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="comment">// Now do the access.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; !req-&gt;getFlags().isSet(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a>)) {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        <span class="comment">// We treat AMO accesses as Write accesses with SwapReq command</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        <span class="comment">// data will hold the return data of the AMO access</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <a class="code" href="classPacket.html">Packet</a> pkt(req, <a class="code" href="classPacket.html#acddc6f454f6aedd83cb1f21c8e2309aa">Packet::makeWriteCmd</a>(req));</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        pkt.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(data);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="keywordflow">if</span> (req-&gt;isMmappedIpr())</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> += <a class="code" href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">TheISA::handleIprRead</a>(thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(), &amp;pkt);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a> += <a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">sendPacket</a>(<a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>, &amp;pkt);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;        }</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;        assert(!pkt.<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>());</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        assert(!req-&gt;isLLSC());</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    }</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; req-&gt;isPrefetch()) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    }</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="comment">//If there&#39;s a fault and we&#39;re not doing prefetch, return it</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;}</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">  633</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">AtomicSimpleCPU::tick</a>()</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;{</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(SimpleCPU, <span class="stringliteral">&quot;Tick\n&quot;</span>);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="comment">// Change thread if multi-threaded</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="classBaseSimpleCPU.html#a9688a9e7f8cf684f7c18002a08af55f9">swapActiveThread</a>();</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    <span class="comment">// Set memroy request ids to current thread</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> &gt; 1) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> cid = <a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>]-&gt;contextId();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;        <a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>-&gt;setContext(cid);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <a class="code" href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">data_read_req</a>-&gt;setContext(cid);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <a class="code" href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">data_write_req</a>-&gt;setContext(cid);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <a class="code" href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">data_amo_req</a>-&gt;setContext(cid);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <a class="code" href="classSimpleExecContext.html">SimpleExecContext</a>&amp; t_info = *<a class="code" href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">threadInfo</a>[<a class="code" href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">curThread</a>];</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a>* thread = t_info.<a class="code" href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">thread</a>;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> latency = 0;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">width</a> || <a class="code" href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">locked</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a>++;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <a class="code" href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">updateCycleCounters</a>(<a class="code" href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24">BaseCPU::CPU_STATE_ON</a>);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> || !<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;<a class="code" href="classStaticInst.html#a100b2b59f2e771b0eb7daafab5713552">isDelayedCommit</a>()) {</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">checkForInterrupts</a>();</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">checkPcEventQueue</a>();</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        }</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        <span class="comment">// We must have just got suspended by a PC event</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> == <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">tryCompleteDrain</a>();</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> pcState = thread-&gt;<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>();</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        <span class="keywordtype">bool</span> needToFetch = !<a class="code" href="base_2types_8hh.html#a01ec7071d9749218cc83949b3f93cd9b">isRomMicroPC</a>(pcState.microPC()) &amp;&amp;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                           !<a class="code" href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">curMacroStaticInst</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordflow">if</span> (needToFetch) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>-&gt;taskId(<a class="code" href="classBaseCPU.html#afd7bb679093e382b7aae5b3bdb279a4f">taskId</a>());</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#a763d7afd73465e27c1b3a465be7bdfeb">setupFetchRequest</a>(<a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;            fault = thread-&gt;<a class="code" href="classSimpleThread.html#ad9d6a7b91e53eaeb2d532a5f99bf1d35">itb</a>-&gt;<a class="code" href="classBaseTLB.html#ab5189e5522fb4c5406eeaa1d385e2183">translateAtomic</a>(<a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>, thread-&gt;<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(),</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                                 <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a>);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        }</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> icache_latency = 0;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;            <span class="keywordtype">bool</span> icache_access = <span class="keyword">false</span>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;            <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a> = <span class="keyword">false</span>; <span class="comment">// assume no dcache access</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;            <span class="keywordflow">if</span> (needToFetch) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                <span class="comment">// This is commented out because the decoder would act like</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                <span class="comment">// a tiny cache otherwise. It wouldn&#39;t be flushed when needed</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                <span class="comment">// like the I cache. It should be flushed, and when that works</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                <span class="comment">// this code should be uncommented.</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                <span class="comment">//Fetch more instruction memory if necessary</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                <span class="comment">//if (decoder.needMoreBytes())</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                <span class="comment">//{</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                    icache_access = <span class="keyword">true</span>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                    <a class="code" href="classPacket.html">Packet</a> ifetch_pkt = <a class="code" href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">Packet</a>(<a class="code" href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">ifetch_req</a>, <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                    ifetch_pkt.<a class="code" href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">dataStatic</a>(&amp;<a class="code" href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">inst</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                    icache_latency = <a class="code" href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">sendPacket</a>(<a class="code" href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">icachePort</a>, &amp;ifetch_pkt);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                    assert(!ifetch_pkt.<a class="code" href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">isError</a>());</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                    <span class="comment">// ifetch_req is initialized to read the instruction directly</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                    <span class="comment">// into the CPU object&#39;s inst field.</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                <span class="comment">//}</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            }</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">preExecute</a>();</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;            <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> stall_ticks = 0;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>) {</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                fault = <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;<a class="code" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a>(&amp;t_info, <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                <span class="comment">// keep an instruction count</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                    <a class="code" href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">countInst</a>();</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                    <a class="code" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">ppCommit</a>-&gt;notify(std::make_pair(thread, <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>));</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> &amp;&amp; !<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(ExecFaulting)) {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                    <span class="keyword">delete</span> <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a>;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                    <a class="code" href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">traceData</a> = NULL;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    dynamic_pointer_cast&lt;SyscallRetryFault&gt;(fault)) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                    <span class="comment">// Retry execution of system calls after a delay.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                    <span class="comment">// Prevents immediate re-execution since conditions which</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                    <span class="comment">// caused the retry are unlikely to change every tick.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                    stall_ticks += <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classBaseCPU.html#ac8ebc686bf29d316fe3bb1d6cdf47886">syscallRetryLatency</a>) - <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                }</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                <a class="code" href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">postExecute</a>();</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;            }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;            <span class="comment">// @todo remove me after debugging with legion done</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a> &amp;&amp; (!<a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;<a class="code" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a>() ||</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                        <a class="code" href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">curStaticInst</a>-&gt;<a class="code" href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">isFirstMicroop</a>()))</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                <a class="code" href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">instCnt</a>++;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">simulate_inst_stalls</a> &amp;&amp; icache_access)</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                stall_ticks += icache_latency;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">simulate_data_stalls</a> &amp;&amp; <a class="code" href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">dcache_access</a>)</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                stall_ticks += <a class="code" href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">dcache_latency</a>;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;            <span class="keywordflow">if</span> (stall_ticks) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                <span class="comment">// the atomic cpu does its accounting in ticks, so</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                <span class="comment">// keep counting in ticks but round to the clock</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;                <span class="comment">// period</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                latency += <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(stall_ticks, <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>()) *</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                    <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>();</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;            }</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        }</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;        <span class="keywordflow">if</span> (fault != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> || !t_info.<a class="code" href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">stayAtPC</a>)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;            <a class="code" href="classBaseSimpleCPU.html#afc76c2294665f501521339e45c92237a">advancePC</a>(fault);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    }</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">tryCompleteDrain</a>())</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="comment">// instruction takes at least one cycle</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">if</span> (latency &lt; <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>())</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        latency = <a class="code" href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">clockPeriod</a>();</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">_status</a> != <a class="code" href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">Idle</a>)</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        <a class="code" href="classEventManager.html#a766c5f955dfa1609696955f075492687">reschedule</a>(<a class="code" href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">tickEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + latency, <span class="keyword">true</span>);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;}</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#aed8717359b1db87dd1bfca6b484d9f60">  772</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#aed8717359b1db87dd1bfca6b484d9f60">AtomicSimpleCPU::regProbePoints</a>()</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">BaseCPU::regProbePoints</a>();</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">ppCommit</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;pair&lt;SimpleThread*, const StaticInstPtr&gt;</a>&gt;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;                                (<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;Commit&quot;</span>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;}</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="classAtomicSimpleCPU.html#a4bdf2f0b245ffd0568b9db9d3c006720">  781</a></span>&#160;<a class="code" href="classAtomicSimpleCPU.html#a4bdf2f0b245ffd0568b9db9d3c006720">AtomicSimpleCPU::printAddr</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>)</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;{</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <a class="code" href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">dcachePort</a>.<a class="code" href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">printAddr</a>(a);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">//  AtomicSimpleCPU Simulation Object</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<a class="code" href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a> *</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;AtomicSimpleCPUParams::create()</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;{</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;}</div><div class="ttc" id="classBaseSimpleCPU_html_a8bfe7f75498271dfe7323d2ac6b55938"><div class="ttname"><a href="classBaseSimpleCPU.html#a8bfe7f75498271dfe7323d2ac6b55938">BaseSimpleCPU::curStaticInst</a></div><div class="ttdeci">StaticInstPtr curStaticInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00107">base.hh:107</a></div></div>
<div class="ttc" id="classMasterPort_html"><div class="ttname"><a href="classMasterPort.html">MasterPort</a></div><div class="ttdoc">A MasterPort is a specialisation of a BaseMasterPort, which implements the default protocol for the t...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00075">port.hh:75</a></div></div>
<div class="ttc" id="classBaseCPU_html_afd7bb679093e382b7aae5b3bdb279a4f"><div class="ttname"><a href="classBaseCPU.html#afd7bb679093e382b7aae5b3bdb279a4f">BaseCPU::taskId</a></div><div class="ttdeci">uint32_t taskId() const</div><div class="ttdoc">Get cpu task id. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00207">base.hh:207</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_afc76c2294665f501521339e45c92237a"><div class="ttname"><a href="classBaseSimpleCPU.html#afc76c2294665f501521339e45c92237a">BaseSimpleCPU::advancePC</a></div><div class="ttdeci">void advancePC(const Fault &amp;fault)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00667">base.cc:667</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa8a2cde648e8f9343a32795bcba5d65f"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa8a2cde648e8f9343a32795bcba5d65f">AtomicSimpleCPU::icachePort</a></div><div class="ttdeci">AtomicCPUPort icachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00159">atomic.hh:159</a></div></div>
<div class="ttc" id="utils_8hh_html_a3ba24fc9dd5e72b959388226de1273fd"><div class="ttname"><a href="utils_8hh.html#a3ba24fc9dd5e72b959388226de1273fd">addrBlockOffset</a></div><div class="ttdeci">Addr addrBlockOffset(Addr addr, Addr block_size)</div><div class="ttdoc">Calculates the offset of a given address wrt aligned fixed-size blocks. </div><div class="ttdef"><b>Definition:</b> <a href="utils_8hh_source.html#l00052">utils.hh:52</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_a8f7d154dec00c0b2d4f4202b5b494744"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a8f7d154dec00c0b2d4f4202b5b494744">AtomicSimpleCPU::AtomicCPUDPort::recvFunctionalSnoop</a></div><div class="ttdeci">virtual void recvFunctionalSnoop(PacketPtr pkt)</div><div class="ttdoc">Receive a functional snoop request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00314">atomic.cc:314</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a803d15f918b9b753ad52c63d18ebc0c3"><div class="ttname"><a href="classBaseSimpleCPU.html#a803d15f918b9b753ad52c63d18ebc0c3">BaseSimpleCPU::activeThreads</a></div><div class="ttdeci">std::list&lt; ThreadID &gt; activeThreads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00103">base.hh:103</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="classBaseCPU_html_af6a99b4d2ceaddf40d4087937b9109ea"><div class="ttname"><a href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">BaseCPU::getCpuAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getCpuAddrMonitor(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00614">base.hh:614</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_adc28f405e1506074caea8a90f5a4dbe2"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#adc28f405e1506074caea8a90f5a4dbe2">AtomicSimpleCPU::AtomicCPUDPort::cacheBlockMask</a></div><div class="ttdeci">Addr cacheBlockMask</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00150">atomic.hh:150</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad9d6a7b91e53eaeb2d532a5f99bf1d35"><div class="ttname"><a href="classSimpleThread.html#ad9d6a7b91e53eaeb2d532a5f99bf1d35">SimpleThread::itb</a></div><div class="ttdeci">BaseTLB * itb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00140">simple_thread.hh:140</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a4b78450067adf34604e4059d614ce18a"><div class="ttname"><a href="classBaseSimpleCPU.html#a4b78450067adf34604e4059d614ce18a">BaseSimpleCPU::checkPcEventQueue</a></div><div class="ttdeci">void checkPcEventQueue()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00142">base.cc:142</a></div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="classStaticInst_html_a100b2b59f2e771b0eb7daafab5713552"><div class="ttname"><a href="classStaticInst.html#a100b2b59f2e771b0eb7daafab5713552">StaticInst::isDelayedCommit</a></div><div class="ttdeci">bool isDelayedCommit() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00198">static_inst.hh:198</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classBaseCPU_html_a7c1d0eec4075862b04e96cad7a82799d"><div class="ttname"><a href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU::numThreads</a></div><div class="ttdeci">ThreadID numThreads</div><div class="ttdoc">Number of threads we&amp;#39;re actually simulating (&lt;= SMT_MAX_THREADS). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00378">base.hh:378</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a634e9a35ce194811d8751286ecfa1100"><div class="ttname"><a href="classSimpleExecContext.html#a634e9a35ce194811d8751286ecfa1100">SimpleExecContext::stayAtPC</a></div><div class="ttdeci">bool stayAtPC</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00074">exec_context.hh:74</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a></div><div class="ttdoc">Running normally. </div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classEventBase_html_aac6e2b4bf6313c24ed561ccb0a100d0e"><div class="ttname"><a href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">EventBase::CPU_Tick_Pri</a></div><div class="ttdeci">static const Priority CPU_Tick_Pri</div><div class="ttdoc">CPU ticks must come after other associated CPU events (such as writebacks). </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00162">eventq.hh:162</a></div></div>
<div class="ttc" id="classBaseCPU_html_a1e3fa77b4ef4cf21fbfb193ec94e9154"><div class="ttname"><a href="classBaseCPU.html#a1e3fa77b4ef4cf21fbfb193ec94e9154">BaseCPU::instCnt</a></div><div class="ttdeci">Tick instCnt</div><div class="ttdoc">Instruction count used for SPARC misc register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00115">base.hh:115</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323"><div class="ttname"><a href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238cafae0269c6164fdb111af106f09539323">BaseSimpleCPU::Idle</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00112">base.hh:112</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="classSimpleExecContext_html"><div class="ttname"><a href="classSimpleExecContext.html">SimpleExecContext</a></div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00061">exec_context.hh:61</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a1fc11d911f6b8a1308324e86f81a9d24"><div class="ttname"><a href="classBaseSimpleCPU.html#a1fc11d911f6b8a1308324e86f81a9d24">BaseSimpleCPU::inst</a></div><div class="ttdeci">TheISA::MachInst inst</div><div class="ttdoc">Current instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00106">base.hh:106</a></div></div>
<div class="ttc" id="packet__access_8hh_html"><div class="ttname"><a href="packet__access_8hh.html">packet_access.hh</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa018936369b93b23b343cca035a71f75"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa018936369b93b23b343cca035a71f75">AtomicSimpleCPU::tickEvent</a></div><div class="ttdeci">EventFunctionWrapper tickEvent</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00063">atomic.hh:63</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a9216a9806683a8e3e87f5f4bfd06af07"><div class="ttname"><a href="classBaseSimpleCPU.html#a9216a9806683a8e3e87f5f4bfd06af07">BaseSimpleCPU::wakeup</a></div><div class="ttdeci">void wakeup(ThreadID tid) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00439">base.cc:439</a></div></div>
<div class="ttc" id="classDrainable_html_a06aa9ed2bfe0ae1c9987c144a287f9fa"><div class="ttname"><a href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">Drainable::drainState</a></div><div class="ttdeci">DrainState drainState() const</div><div class="ttdoc">Return the current drain state of an object. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00282">drain.hh:282</a></div></div>
<div class="ttc" id="classBaseCPU_html_a710f9aa8ddd39ec23b853cfabff0f587"><div class="ttname"><a href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">BaseCPU::activateContext</a></div><div class="ttdeci">virtual void activateContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00491">base.cc:491</a></div></div>
<div class="ttc" id="classSimpleThread_html_a58a0f88527d55c618ae440aed51ec1ee"><div class="ttname"><a href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00552">simple_thread.hh:552</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a50a9d9989e9731a6202600b117e77cfa"><div class="ttname"><a href="classAtomicSimpleCPU.html#a50a9d9989e9731a6202600b117e77cfa">AtomicSimpleCPU::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00454">atomic.cc:454</a></div></div>
<div class="ttc" id="classStaticInst_html_ac41fde2ce1e9bbfde070437faf057af8"><div class="ttname"><a href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">StaticInst::execute</a></div><div class="ttdeci">virtual Fault execute(ExecContext *xc, Trace::InstRecord *traceData) const =0</div></div>
<div class="ttc" id="classDrainable_html_af0e3b2acc20ebd149239adab1024c2a1"><div class="ttname"><a href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">Drainable::signalDrainDone</a></div><div class="ttdeci">void signalDrainDone() const</div><div class="ttdoc">Signal that an object is drained. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00267">drain.hh:267</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa8abe8f8fecef8ef4bd3e423cd8d22f2"><div class="ttname"><a href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">BaseCPU::switchedOut</a></div><div class="ttdeci">bool switchedOut() const</div><div class="ttdoc">Determine if the CPU is switched out. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00367">base.hh:367</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="namespaceTheISA_html_a088a512bfb0d805ed5e01903eff11c6b"><div class="ttname"><a href="namespaceTheISA.html#a088a512bfb0d805ed5e01903eff11c6b">TheISA::handleLockedWrite</a></div><div class="ttdeci">bool handleLockedWrite(XC *xc, const RequestPtr &amp;req, Addr cacheBlockMask)</div><div class="ttdef"><b>Definition:</b> <a href="generic_2locked__mem_8hh_source.html#l00079">locked_mem.hh:79</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a3e4cbf8767e698f193906151e081bedd"><div class="ttname"><a href="classBaseSimpleCPU.html#a3e4cbf8767e698f193906151e081bedd">BaseSimpleCPU::checkForInterrupts</a></div><div class="ttdeci">void checkForInterrupts()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00450">base.cc:450</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aa741ce64aa94873603c7c9c741cb47aa"><div class="ttname"><a href="classAtomicSimpleCPU.html#aa741ce64aa94873603c7c9c741cb47aa">AtomicSimpleCPU::data_write_req</a></div><div class="ttdeci">RequestPtr data_write_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00165">atomic.hh:165</a></div></div>
<div class="ttc" id="cpu_2simple_2atomic_8hh_html"><div class="ttname"><a href="cpu_2simple_2atomic_8hh.html">atomic.hh</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="classBaseCPU_html_aec7be52311ec347359ea6bffc40db74a"><div class="ttname"><a href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00386">base.hh:386</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_ac1e34067d94e71e665ba8f5f6367d396"><div class="ttname"><a href="classBaseSimpleCPU.html#ac1e34067d94e71e665ba8f5f6367d396">BaseSimpleCPU::curThread</a></div><div class="ttdeci">ThreadID curThread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00087">base.hh:87</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a547478889037038166417a298d5cf430"><div class="ttname"><a href="classAtomicSimpleCPU.html#a547478889037038166417a298d5cf430">AtomicSimpleCPU::dcache_latency</a></div><div class="ttdeci">Tick dcache_latency</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00169">atomic.hh:169</a></div></div>
<div class="ttc" id="namespaceTheISA_html_addc80ef51fedc8683d4f215592fcb2dc"><div class="ttname"><a href="namespaceTheISA.html#addc80ef51fedc8683d4f215592fcb2dc">TheISA::handleLockedRead</a></div><div class="ttdeci">void handleLockedRead(XC *xc, const RequestPtr &amp;req)</div><div class="ttdef"><b>Definition:</b> <a href="generic_2locked__mem_8hh_source.html#l00066">locked_mem.hh:66</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_afd61f01f4e1ffb85eff494734ce68e88"><div class="ttname"><a href="classBaseSimpleCPU.html#afd61f01f4e1ffb85eff494734ce68e88">BaseSimpleCPU::preExecute</a></div><div class="ttdeci">void preExecute()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00487">base.cc:487</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a578884688f3454d39803cff0425b15dc"><div class="ttname"><a href="classAtomicSimpleCPU.html#a578884688f3454d39803cff0425b15dc">AtomicSimpleCPU::drainResume</a></div><div class="ttdeci">void drainResume() override</div><div class="ttdoc">Resume execution after a successful drain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00147">atomic.cc:147</a></div></div>
<div class="ttc" id="classClocked_html_aa7fa265550d8232e766522699ca8fa38"><div class="ttname"><a href="classClocked.html#aa7fa265550d8232e766522699ca8fa38">Clocked::clockPeriod</a></div><div class="ttdeci">Tick clockPeriod() const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00220">clocked_object.hh:220</a></div></div>
<div class="ttc" id="classPacket_html_a8069f9318acf9cb9576e0ae200f53b2e"><div class="ttname"><a href="classPacket.html#a8069f9318acf9cb9576e0ae200f53b2e">Packet::makeReadCmd</a></div><div class="ttdeci">static MemCmd makeReadCmd(const RequestPtr &amp;req)</div><div class="ttdoc">Generate the appropriate read MemCmd based on the Request flags. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00877">packet.hh:877</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a0b95fcdc1e1fe57dbb4fcad449a6efd8"><div class="ttname"><a href="namespaceGenericISA.html#a0b95fcdc1e1fe57dbb4fcad449a6efd8">GenericISA::handleIprRead</a></div><div class="ttdeci">Cycles handleIprRead(ThreadContext *xc, Packet *pkt)</div><div class="ttdoc">Helper function to handle IPRs when the target architecture doesn&amp;#39;t need its own IPR handling...</div><div class="ttdef"><b>Definition:</b> <a href="generic_2mmapped__ipr_8hh_source.html#l00139">mmapped_ipr.hh:139</a></div></div>
<div class="ttc" id="namespaceGenericISA_html_a31c83a2af3232333d9a399a2878dc729"><div class="ttname"><a href="namespaceGenericISA.html#a31c83a2af3232333d9a399a2878dc729">GenericISA::handleIprWrite</a></div><div class="ttdeci">Cycles handleIprWrite(ThreadContext *xc, Packet *pkt)</div><div class="ttdoc">Helper function to handle IPRs when the target architecture doesn&amp;#39;t need its own IPR handling...</div><div class="ttdef"><b>Definition:</b> <a href="generic_2mmapped__ipr_8hh_source.html#l00160">mmapped_ipr.hh:160</a></div></div>
<div class="ttc" id="classPacket_html_aec89f98657b94e77f4f7a3087dfe690c"><div class="ttname"><a href="classPacket.html#aec89f98657b94e77f4f7a3087dfe690c">Packet::isWrite</a></div><div class="ttdeci">bool isWrite() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00529">packet.hh:529</a></div></div>
<div class="ttc" id="classPacket_html_ad9975fd49c410e40ac9b6c5ebc872caa"><div class="ttname"><a href="classPacket.html#ad9975fd49c410e40ac9b6c5ebc872caa">Packet::isInvalidate</a></div><div class="ttdeci">bool isInvalidate() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00543">packet.hh:543</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="classEventManager_html_a92b58a82b7a2bb4935f41bc4d46897b6"><div class="ttname"><a href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">EventManager::deschedule</a></div><div class="ttdeci">void deschedule(Event &amp;event)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00750">eventq.hh:750</a></div></div>
<div class="ttc" id="classPacket_html_afe77e06caa81808b679abf9291dfc44f"><div class="ttname"><a href="classPacket.html#afe77e06caa81808b679abf9291dfc44f">Packet::dataStatic</a></div><div class="ttdeci">void dataStatic(T *p)</div><div class="ttdoc">Set the data pointer to the following value that should not be freed. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01040">packet.hh:1040</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a763d7afd73465e27c1b3a465be7bdfeb"><div class="ttname"><a href="classBaseSimpleCPU.html#a763d7afd73465e27c1b3a465be7bdfeb">BaseSimpleCPU::setupFetchRequest</a></div><div class="ttdeci">void setupFetchRequest(const RequestPtr &amp;req)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00470">base.cc:470</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a9688a9e7f8cf684f7c18002a08af55f9"><div class="ttname"><a href="classBaseSimpleCPU.html#a9688a9e7f8cf684f7c18002a08af55f9">BaseSimpleCPU::swapActiveThread</a></div><div class="ttdeci">void swapActiveThread()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00154">base.cc:154</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a42f64c0d18992606b34c59a70c1fc9a6"><div class="ttname"><a href="classAtomicSimpleCPU.html#a42f64c0d18992606b34c59a70c1fc9a6">AtomicSimpleCPU::dcache_access</a></div><div class="ttdeci">bool dcache_access</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00168">atomic.hh:168</a></div></div>
<div class="ttc" id="classBaseCPU_html_a22178d56f16f4d27c17453771f334a88"><div class="ttname"><a href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">BaseCPU::threadContexts</a></div><div class="ttdeci">std::vector&lt; ThreadContext * &gt; threadContexts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00267">base.hh:267</a></div></div>
<div class="ttc" id="classBaseCPU_html_acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24"><div class="ttname"><a href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24">BaseCPU::CPU_STATE_ON</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00523">base.hh:523</a></div></div>
<div class="ttc" id="classSystem_html_af0c95c5586b9b8d2bc551124cd03ebd2"><div class="ttname"><a href="classSystem.html#af0c95c5586b9b8d2bc551124cd03ebd2">System::isAtomicMode</a></div><div class="ttdeci">bool isAtomicMode() const</div><div class="ttdoc">Is the system in atomic mode? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00139">system.hh:139</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a5257bc62869a580a7e9ba00f0bb845f7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a5257bc62869a580a7e9ba00f0bb845f7">AtomicSimpleCPU::genMemFragmentRequest</a></div><div class="ttdeci">bool genMemFragmentRequest(const RequestPtr &amp;req, Addr frag_addr, int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byte_enable, int &amp;frag_size, int &amp;size_left) const</div><div class="ttdoc">Helper function used to set up the request for a single fragment of a memory access. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00338">atomic.cc:338</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a2c520e5668a379e4c7dc05cc03127001"><div class="ttname"><a href="classBaseSimpleCPU.html#a2c520e5668a379e4c7dc05cc03127001">BaseSimpleCPU::countInst</a></div><div class="ttdeci">void countInst()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00170">base.cc:170</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a2990383a7bc300ad50a61a07f2df44e3"><div class="ttname"><a href="classBaseSimpleCPU.html#a2990383a7bc300ad50a61a07f2df44e3">BaseSimpleCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00126">base.cc:126</a></div></div>
<div class="ttc" id="classBaseCPU_html_a6371b94728a98fe9e5b369f64d2213fa"><div class="ttname"><a href="classBaseCPU.html#a6371b94728a98fe9e5b369f64d2213fa">BaseCPU::schedulePowerGatingEvent</a></div><div class="ttdeci">void schedulePowerGatingEvent()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00463">base.cc:463</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_af76c9f7776aade1bf9d7dfa8a0c6b341"><div class="ttname"><a href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a></div><div class="ttdeci">#define DTRACE(x)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00213">trace.hh:213</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="physical_8hh_html"><div class="ttname"><a href="physical_8hh.html">physical.hh</a></div></div>
<div class="ttc" id="classPacket_html_a58f5ba118cd03b6948424973cfe46154"><div class="ttname"><a href="classPacket.html#a58f5ba118cd03b6948424973cfe46154">Packet::isError</a></div><div class="ttdeci">bool isError() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00555">packet.hh:555</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9"><div class="ttname"><a href="classBaseSimpleCPU.html#a11b0e96158af07c6e2edfe028774238ca84c8af944b2ef29375b90043bbf68de9">BaseSimpleCPU::Running</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00113">base.hh:113</a></div></div>
<div class="ttc" id="classBaseCPU_html_a0f32e9a69ec46520996a8cb33c2edec6"><div class="ttname"><a href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU::takeOverFrom</a></div><div class="ttdeci">virtual void takeOverFrom(BaseCPU *cpu)</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00559">base.cc:559</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a95cf1c3c3394043b095a96474e4b02b6"><div class="ttname"><a href="classAtomicSimpleCPU.html#a95cf1c3c3394043b095a96474e4b02b6">AtomicSimpleCPU::simulate_inst_stalls</a></div><div class="ttdeci">const bool simulate_inst_stalls</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00068">atomic.hh:68</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classBaseCPU_html_abbd220667ac02348779a344806bf7d65"><div class="ttname"><a href="classBaseCPU.html#abbd220667ac02348779a344806bf7d65">BaseCPU::dataMasterId</a></div><div class="ttdeci">MasterID dataMasterId() const</div><div class="ttdoc">Reads this CPU&amp;#39;s unique data requestor ID. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00189">base.hh:189</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a31dcb20025a91e42a4ae233e30e71854"><div class="ttname"><a href="classAtomicSimpleCPU.html#a31dcb20025a91e42a4ae233e30e71854">AtomicSimpleCPU::locked</a></div><div class="ttdeci">bool locked</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00066">atomic.hh:66</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classBaseCPU_html_aab4a7a7856ebf8b06c76061a47fedd28"><div class="ttname"><a href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">BaseCPU::updateCycleCounters</a></div><div class="ttdeci">void updateCycleCounters(CPUState state)</div><div class="ttdoc">base method keeping track of cycle progression </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00532">base.hh:532</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a4bdf2f0b245ffd0568b9db9d3c006720"><div class="ttname"><a href="classAtomicSimpleCPU.html#a4bdf2f0b245ffd0568b9db9d3c006720">AtomicSimpleCPU::printAddr</a></div><div class="ttdeci">void printAddr(Addr a)</div><div class="ttdoc">Print state of address in memory system via PrintReq (for debugging). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00781">atomic.cc:781</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_ac476ee2f15a9be70061692832ce8c83a"><div class="ttname"><a href="classAtomicSimpleCPU.html#ac476ee2f15a9be70061692832ce8c83a">AtomicSimpleCPU::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(BaseCPU *oldCPU) override</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00208">atomic.cc:208</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a3b5859c96b689d7c6e8d3df2d0bb1de5"><div class="ttname"><a href="classAtomicSimpleCPU.html#a3b5859c96b689d7c6e8d3df2d0bb1de5">AtomicSimpleCPU::tick</a></div><div class="ttdeci">void tick()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00633">atomic.cc:633</a></div></div>
<div class="ttc" id="structAddressMonitor_html_a1f4f808ff3e561872929287e5ebf04a8"><div class="ttname"><a href="structAddressMonitor.html#a1f4f808ff3e561872929287e5ebf04a8">AddressMonitor::doMonitor</a></div><div class="ttdeci">bool doMonitor(PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00741">base.cc:741</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html"><div class="ttname"><a href="sim_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_ada9c0458676a9e07b7cc105a4261af27"><div class="ttname"><a href="classTrace_1_1InstRecord.html#ada9c0458676a9e07b7cc105a4261af27">Trace::InstRecord::setMem</a></div><div class="ttdeci">void setMem(Addr a, Addr s, unsigned f)</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00172">insttracer.hh:172</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a561ce428a201cdac22b45f34996ae5db"><div class="ttname"><a href="classAtomicSimpleCPU.html#a561ce428a201cdac22b45f34996ae5db">AtomicSimpleCPU::sendPacket</a></div><div class="ttdeci">virtual Tick sendPacket(MasterPort &amp;port, const PacketPtr &amp;pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00278">atomic.cc:278</a></div></div>
<div class="ttc" id="classPacket_html_a5d8b9bb469e6879c03c73effe3640634"><div class="ttname"><a href="classPacket.html#a5d8b9bb469e6879c03c73effe3640634">Packet::getAddr</a></div><div class="ttdeci">Addr getAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00726">packet.hh:726</a></div></div>
<div class="ttc" id="classBaseCPU_html_ac8ebc686bf29d316fe3bb1d6cdf47886"><div class="ttname"><a href="classBaseCPU.html#ac8ebc686bf29d316fe3bb1d6cdf47886">BaseCPU::syscallRetryLatency</a></div><div class="ttdeci">Cycles syscallRetryLatency</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00622">base.hh:622</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classRequest_html_a9519b790c308c2f63680c39a0530115f"><div class="ttname"><a href="classRequest.html#a9519b790c308c2f63680c39a0530115f">Request::STORE_NO_DATA</a></div><div class="ttdeci">static const FlagsType STORE_NO_DATA</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00205">request.hh:205</a></div></div>
<div class="ttc" id="intmath_8hh_html_a53b39f36cb9a3b6b6cf0240efef4dae2"><div class="ttname"><a href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a></div><div class="ttdeci">T roundDown(const T &amp;val, const U &amp;align)</div><div class="ttdoc">This function is used to align addresses in memory. </div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00185">intmath.hh:185</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a10a9927ef33b83d6cd4dbb90f2862181"><div class="ttname"><a href="classBaseSimpleCPU.html#a10a9927ef33b83d6cd4dbb90f2862181">BaseSimpleCPU::_status</a></div><div class="ttdeci">Status _status</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00125">base.hh:125</a></div></div>
<div class="ttc" id="classClocked_html_a6917375aeb29de3471027a549c7508fb"><div class="ttname"><a href="classClocked.html#a6917375aeb29de3471027a549c7508fb">Clocked::nextCycle</a></div><div class="ttdeci">Tick nextCycle() const</div><div class="ttdoc">Based on the clock of the object, determine the start tick of the first cycle that is at least one cy...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00216">clocked_object.hh:216</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a8af43f60ab6366f768575def72a813d0"><div class="ttname"><a href="classBaseSimpleCPU.html#a8af43f60ab6366f768575def72a813d0">BaseSimpleCPU::curMacroStaticInst</a></div><div class="ttdeci">StaticInstPtr curMacroStaticInst</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00108">base.hh:108</a></div></div>
<div class="ttc" id="classSimpleExecContext_html_a26c815063cd41f10d1de46da0808d22f"><div class="ttname"><a href="classSimpleExecContext.html#a26c815063cd41f10d1de46da0808d22f">SimpleExecContext::thread</a></div><div class="ttdeci">SimpleThread * thread</div><div class="ttdef"><b>Definition:</b> <a href="simple_2exec__context_8hh_source.html#l00068">exec_context.hh:68</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7da3f5e0fcea7bb73fce014f93bf2c0c"><div class="ttname"><a href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">SimpleThread::getTC</a></div><div class="ttdeci">ThreadContext * getTC()</div><div class="ttdoc">Returns the pointer to this SimpleThread&amp;#39;s ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00176">simple_thread.hh:176</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_abcca4c7a7381b9a43e360095d00e77fc"><div class="ttname"><a href="classAtomicSimpleCPU.html#abcca4c7a7381b9a43e360095d00e77fc">AtomicSimpleCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00068">atomic.cc:68</a></div></div>
<div class="ttc" id="classMasterPort_html_a2391066114d659ce6e6b79b05692552f"><div class="ttname"><a href="classMasterPort.html#a2391066114d659ce6e6b79b05692552f">MasterPort::printAddr</a></div><div class="ttdeci">void printAddr(Addr a)</div><div class="ttdoc">Inject a PrintReq for the given address to print the state of that address throughout the memory syst...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8cc_source.html#l00099">port.cc:99</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a></div><div class="ttdoc">Draining buffers pending serialization/handover. </div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7adc2b69ff3c14e1567408118562d00d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7adc2b69ff3c14e1567408118562d00d">AtomicSimpleCPU::readMem</a></div><div class="ttdeci">Fault readMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00372">atomic.cc:372</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a3c8640f6983eb388f32f8f0fe8535845"><div class="ttname"><a href="classAtomicSimpleCPU.html#a3c8640f6983eb388f32f8f0fe8535845">AtomicSimpleCPU::~AtomicSimpleCPU</a></div><div class="ttdeci">virtual ~AtomicSimpleCPU()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00099">atomic.cc:99</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a22f9182cede96ee6ffdd3759187ae105"><div class="ttname"><a href="classAtomicSimpleCPU.html#a22f9182cede96ee6ffdd3759187ae105">AtomicSimpleCPU::ppCommit</a></div><div class="ttdeci">ProbePointArg&lt; std::pair&lt; SimpleThread *, const StaticInstPtr &gt; &gt; * ppCommit</div><div class="ttdoc">Probe Points. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00172">atomic.hh:172</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a01ec7071d9749218cc83949b3f93cd9b"><div class="ttname"><a href="base_2types_8hh.html#a01ec7071d9749218cc83949b3f93cd9b">isRomMicroPC</a></div><div class="ttdeci">static bool isRomMicroPC(MicroPC upc)</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00161">types.hh:161</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a6b59bbf2feeb1a876ce9c0e35a84fd1d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a6b59bbf2feeb1a876ce9c0e35a84fd1d">AtomicSimpleCPU::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Notify an object that it needs to drain its state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00107">atomic.cc:107</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_acfa10df84812fafe3bedb41eac6c6bb9"><div class="ttname"><a href="classAtomicSimpleCPU.html#acfa10df84812fafe3bedb41eac6c6bb9">AtomicSimpleCPU::amoMem</a></div><div class="ttdeci">Fault amoMem(Addr addr, uint8_t *data, unsigned size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00568">atomic.cc:568</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html"><div class="ttname"><a href="classAtomicSimpleCPU.html">AtomicSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00052">atomic.hh:52</a></div></div>
<div class="ttc" id="classStaticInst_html_a7010a5c413ff04c635dad6e296b1532b"><div class="ttname"><a href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">StaticInst::isFirstMicroop</a></div><div class="ttdeci">bool isFirstMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00200">static_inst.hh:200</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4ea565dccac89d58fe740332aa97b841"><div class="ttname"><a href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU::switchOut</a></div><div class="ttdeci">virtual void switchOut()</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classPacket_html_acddc6f454f6aedd83cb1f21c8e2309aa"><div class="ttname"><a href="classPacket.html#acddc6f454f6aedd83cb1f21c8e2309aa">Packet::makeWriteCmd</a></div><div class="ttdeci">static MemCmd makeWriteCmd(const RequestPtr &amp;req)</div><div class="ttdoc">Generate the appropriate write MemCmd based on the Request flags. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00893">packet.hh:893</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a47759956a7bf523e916a80694b0b15b2"><div class="ttname"><a href="classAtomicSimpleCPU.html#a47759956a7bf523e916a80694b0b15b2">AtomicSimpleCPU::activateContext</a></div><div class="ttdeci">void activateContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00226">atomic.cc:226</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a6a7feadeef13c5394fdadf1b5b2b8887"><div class="ttname"><a href="classAtomicSimpleCPU.html#a6a7feadeef13c5394fdadf1b5b2b8887">AtomicSimpleCPU::switchOut</a></div><div class="ttdeci">void switchOut() override</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00197">atomic.cc:197</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="classEventManager_html_a766c5f955dfa1609696955f075492687"><div class="ttname"><a href="classEventManager.html#a766c5f955dfa1609696955f075492687">EventManager::reschedule</a></div><div class="ttdeci">void reschedule(Event &amp;event, Tick when, bool always=false)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00756">eventq.hh:756</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27afd8af49add26e6c8c006832269eb9985">Request::NO_ACCESS</a></div><div class="ttdoc">The request should not cause a memory access. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00137">request.hh:137</a></div></div>
<div class="ttc" id="output_8hh_html"><div class="ttname"><a href="output_8hh.html">output.hh</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a2c4e7908a84dc8f6aa5bb952756e29e5"><div class="ttname"><a href="classAtomicSimpleCPU.html#a2c4e7908a84dc8f6aa5bb952756e29e5">AtomicSimpleCPU::threadSnoop</a></div><div class="ttdeci">void threadSnoop(PacketPtr pkt, ThreadID sender)</div><div class="ttdoc">Perform snoop for other cpu-local thread contexts. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00129">atomic.cc:129</a></div></div>
<div class="ttc" id="classBaseCPU_html_ac9da480ccc7c54c99e9c03c4aa0a66ca"><div class="ttname"><a href="classBaseCPU.html#ac9da480ccc7c54c99e9c03c4aa0a66ca">BaseCPU::cacheLineSize</a></div><div class="ttdeci">unsigned int cacheLineSize() const</div><div class="ttdoc">Get the cache line size of the system. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00391">base.hh:391</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classBaseCPU_html_a07eaa3b6dbe0c21b9c5780dff534f173"><div class="ttname"><a href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">BaseCPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00354">base.cc:354</a></div></div>
<div class="ttc" id="exetrace_8hh_html"><div class="ttname"><a href="exetrace_8hh.html">exetrace.hh</a></div></div>
<div class="ttc" id="classClocked_html_a314e8fc6d3ddb73cd546c6c47248b120"><div class="ttname"><a href="classClocked.html#a314e8fc6d3ddb73cd546c6c47248b120">Clocked::ticksToCycles</a></div><div class="ttdeci">Cycles ticksToCycles(Tick t) const</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00225">clocked_object.hh:225</a></div></div>
<div class="ttc" id="packet_8hh_html"><div class="ttname"><a href="packet_8hh.html">packet.hh</a></div><div class="ttdoc">Declaration of the Packet class. </div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7907e7952a9daa598c189ff802cffc60"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7907e7952a9daa598c189ff802cffc60">AtomicSimpleCPU::data_read_req</a></div><div class="ttdeci">RequestPtr data_read_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00164">atomic.hh:164</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a></div><div class="ttdoc">Running. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a824ac58201324e5fef7fe4b4af5a005d"><div class="ttname"><a href="classAtomicSimpleCPU.html#a824ac58201324e5fef7fe4b4af5a005d">AtomicSimpleCPU::isCpuDrained</a></div><div class="ttdeci">bool isCpuDrained() const</div><div class="ttdoc">Check if a system is in a drained state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00091">atomic.hh:91</a></div></div>
<div class="ttc" id="classMemCmd_html_ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16"><div class="ttname"><a href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a></div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00087">packet.hh:87</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a1c5b42da4bb058bf584c14d4efe4e456"><div class="ttname"><a href="classBaseSimpleCPU.html#a1c5b42da4bb058bf584c14d4efe4e456">BaseSimpleCPU::traceData</a></div><div class="ttdeci">Trace::InstRecord * traceData</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00099">base.hh:99</a></div></div>
<div class="ttc" id="classBaseCPU_html_a997410692bca0ae3f8d3971b37d1782f"><div class="ttname"><a href="classBaseCPU.html#a997410692bca0ae3f8d3971b37d1782f">BaseCPU::deschedulePowerGatingEvent</a></div><div class="ttdeci">void deschedulePowerGatingEvent()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00455">base.cc:455</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a7316bea4bcc46803a8665d2b60c56cc3"><div class="ttname"><a href="classAtomicSimpleCPU.html#a7316bea4bcc46803a8665d2b60c56cc3">AtomicSimpleCPU::AtomicSimpleCPU</a></div><div class="ttdeci">AtomicSimpleCPU(AtomicSimpleCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00079">atomic.cc:79</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classSimObject_html_ab6f8b1c9e7c8239917c9b27254c5fe82"><div class="ttname"><a href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">SimObject::getProbeManager</a></div><div class="ttdeci">ProbeManager * getProbeManager()</div><div class="ttdoc">Get the probe manager for this object. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00120">sim_object.cc:120</a></div></div>
<div class="ttc" id="classBaseCPU_html_a205aff3cc2e726632f492ccd4f45d3ca"><div class="ttname"><a href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU::numCycles</a></div><div class="ttdeci">Stats::Scalar numCycles</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00603">base.hh:603</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a43ba4440d9215c866ba5365109d619f8"><div class="ttname"><a href="classBaseSimpleCPU.html#a43ba4440d9215c866ba5365109d619f8">BaseSimpleCPU::threadInfo</a></div><div class="ttdeci">std::vector&lt; SimpleExecContext * &gt; threadInfo</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00102">base.hh:102</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a4bdf4bcc1e108dd1da46182dfa38eb85"><div class="ttname"><a href="classAtomicSimpleCPU.html#a4bdf4bcc1e108dd1da46182dfa38eb85">AtomicSimpleCPU::ifetch_req</a></div><div class="ttdeci">RequestPtr ifetch_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00163">atomic.hh:163</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a94a9cd780dfc57a462b5bbea1ec9943e"><div class="ttname"><a href="classAtomicSimpleCPU.html#a94a9cd780dfc57a462b5bbea1ec9943e">AtomicSimpleCPU::simulate_data_stalls</a></div><div class="ttdeci">const bool simulate_data_stalls</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00067">atomic.hh:67</a></div></div>
<div class="ttc" id="intmath_8hh_html_a0c6fd920faa51be7c8bfad727b78b890"><div class="ttname"><a href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a></div><div class="ttdeci">T divCeil(const T &amp;a, const U &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00153">intmath.hh:153</a></div></div>
<div class="ttc" id="utils_8hh_html_a04b833c53aee90dd5294fc7454da1f1e"><div class="ttname"><a href="utils_8hh.html#a04b833c53aee90dd5294fc7454da1f1e">isAnyActiveElement</a></div><div class="ttdeci">bool isAnyActiveElement(const std::vector&lt; bool &gt;::const_iterator &amp;it_start, const std::vector&lt; bool &gt;::const_iterator &amp;it_end)</div><div class="ttdoc">Test if there is any active element in an enablement range. </div><div class="ttdef"><b>Definition:</b> <a href="utils_8hh_source.html#l00088">utils.hh:88</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a16e6c729b7f554c3bab3962407064371"><div class="ttname"><a href="classAtomicSimpleCPU.html#a16e6c729b7f554c3bab3962407064371">AtomicSimpleCPU::tryCompleteDrain</a></div><div class="ttdeci">bool tryCompleteDrain()</div><div class="ttdoc">Try to complete a drain request. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00180">atomic.cc:180</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a2dbd1be423aeb75590053c46441f17a7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a2dbd1be423aeb75590053c46441f17a7">AtomicSimpleCPU::verifyMemoryMode</a></div><div class="ttdeci">void verifyMemoryMode() const override</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00217">atomic.cc:217</a></div></div>
<div class="ttc" id="classPacket_html_a164a45730b5b52b42fe0cf7c586dec9c"><div class="ttname"><a href="classPacket.html#a164a45730b5b52b42fe0cf7c586dec9c">Packet::getConstPtr</a></div><div class="ttdeci">const T * getConstPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l01099">packet.hh:1099</a></div></div>
<div class="ttc" id="namespaceTheISA_html_ada12477acbe3534c931e07c2ba222079"><div class="ttname"><a href="namespaceTheISA.html#ada12477acbe3534c931e07c2ba222079">TheISA::handleLockedSnoop</a></div><div class="ttdeci">void handleLockedSnoop(XC *xc, PacketPtr pkt, Addr cacheBlockMask)</div><div class="ttdef"><b>Definition:</b> <a href="generic_2locked__mem_8hh_source.html#l00060">locked_mem.hh:60</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html_a59264184faf4bf78d00099b624183107"><div class="ttname"><a href="classBaseSimpleCPU.html#a59264184faf4bf78d00099b624183107">BaseSimpleCPU::postExecute</a></div><div class="ttdeci">void postExecute()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8cc_source.html#l00578">base.cc:578</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a71590478b200055a2446a773822e6db7"><div class="ttname"><a href="classAtomicSimpleCPU.html#a71590478b200055a2446a773822e6db7">AtomicSimpleCPU::data_amo_req</a></div><div class="ttdeci">RequestPtr data_amo_req</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00166">atomic.hh:166</a></div></div>
<div class="ttc" id="classBaseSimpleCPU_html"><div class="ttname"><a href="classBaseSimpleCPU.html">BaseSimpleCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2base_8hh_source.html#l00084">base.hh:84</a></div></div>
<div class="ttc" id="utils_8hh_html"><div class="ttname"><a href="utils_8hh.html">utils.hh</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_aed8717359b1db87dd1bfca6b484d9f60"><div class="ttname"><a href="classAtomicSimpleCPU.html#aed8717359b1db87dd1bfca6b484d9f60">AtomicSimpleCPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00772">atomic.cc:772</a></div></div>
<div class="ttc" id="classPacket_html_a1f0f371dc0969b06e80c0fd4fa558b1a"><div class="ttname"><a href="classPacket.html#a1f0f371dc0969b06e80c0fd4fa558b1a">Packet::cmdString</a></div><div class="ttdeci">const std::string &amp; cmdString() const</div><div class="ttdoc">Return the string name of the cmd field (for debugging and tracing). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00523">packet.hh:523</a></div></div>
<div class="ttc" id="classMasterPort_html_a444096e9902c823aa36ce5b3fa847fe5"><div class="ttname"><a href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5">MasterPort::sendAtomic</a></div><div class="ttdeci">Tick sendAtomic(PacketPtr pkt)</div><div class="ttdoc">Send an atomic request packet, where the data is moved and the state is updated in zero time...</div><div class="ttdef"><b>Definition:</b> <a href="mem_2port_8hh_source.html#l00427">port.hh:427</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_af419ac9474d5e95ef0a431fa744676c0"><div class="ttname"><a href="classAtomicSimpleCPU.html#af419ac9474d5e95ef0a431fa744676c0">AtomicSimpleCPU::dcachePort</a></div><div class="ttdeci">AtomicCPUDPort dcachePort</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00160">atomic.hh:160</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classStaticInst_html_a0b24c76e188c3d64e3024c3217247856"><div class="ttname"><a href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">StaticInst::isMicroop</a></div><div class="ttdeci">bool isMicroop() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00197">static_inst.hh:197</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5ba9705b85fbf1a2720bce8914fa4a18"><div class="ttname"><a href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a></div><div class="ttdeci">int ContextID</div><div class="ttdoc">Globally unique thread context ID. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00231">types.hh:231</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="classBaseTLB_html_ab5189e5522fb4c5406eeaa1d385e2183"><div class="ttname"><a href="classBaseTLB.html#ab5189e5522fb4c5406eeaa1d385e2183">BaseTLB::translateAtomic</a></div><div class="ttdeci">virtual Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a5a6fb0066a7b317a7f0515b4c65e6cf2"><div class="ttname"><a href="classAtomicSimpleCPU.html#a5a6fb0066a7b317a7f0515b4c65e6cf2">AtomicSimpleCPU::suspendContext</a></div><div class="ttdeci">void suspendContext(ThreadID thread_num) override</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00252">atomic.cc:252</a></div></div>
<div class="ttc" id="classBaseCPU_html_a04fa733164b90e6aa56cb5b639a4f97d"><div class="ttname"><a href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">BaseCPU::suspendContext</a></div><div class="ttdeci">virtual void suspendContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00505">base.cc:505</a></div></div>
<div class="ttc" id="namespaceProbePoints_html_ad737652905dacb8536adf3c5c4051bc4"><div class="ttname"><a href="namespaceProbePoints.html#ad737652905dacb8536adf3c5c4051bc4">ProbePoints::Packet</a></div><div class="ttdeci">ProbePointArg&lt; PacketInfo &gt; Packet</div><div class="ttdoc">Packet probe point. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2probe_2mem_8hh_source.html#l00104">mem.hh:104</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_html_a247f5d16ecdf2e511bb6d8d1de8207d3"><div class="ttname"><a href="classAtomicSimpleCPU.html#a247f5d16ecdf2e511bb6d8d1de8207d3">AtomicSimpleCPU::width</a></div><div class="ttdeci">const int width</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8hh_source.html#l00065">atomic.hh:65</a></div></div>
<div class="ttc" id="classAtomicSimpleCPU_1_1AtomicCPUDPort_html_a914ea9d3857af4f62c3868dd313e9f18"><div class="ttname"><a href="classAtomicSimpleCPU_1_1AtomicCPUDPort.html#a914ea9d3857af4f62c3868dd313e9f18">AtomicSimpleCPU::AtomicCPUDPort::recvAtomicSnoop</a></div><div class="ttdeci">virtual Tick recvAtomicSnoop(PacketPtr pkt)</div><div class="ttdoc">Receive an atomic snoop request packet from our peer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2simple_2atomic_8cc_source.html#l00284">atomic.cc:284</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6afccc03e81e5d95e5a7f3f17f830123"><div class="ttname"><a href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">SimpleThread::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00141">simple_thread.hh:141</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
