# VerilogFloat
- The RTLs are [here]()
- Pure combinatorial circuit & Data flow modeling
- Vivado is recommended
- Loosely follow IEEE 756 floating point standard
  - +/- inf, 0 and NaN are not implemented
  - All modules are tested with limited cases
- If you find any bug and you have the time to fix it, please
  - Add another test case
  - Send a pull request
  - Do not modify module I/Os.

# Usage

## Conversion
```Verilog

```

## Addition/Subtraction
```Verilog

```

## Multiplication
```Verilog

```

## Comparison
```Verilog

```
