# Zynqä¸­çº§å¼€å‘ä¸ƒé¡¹å¿…ä¿®è¯¾-ç¬¬ä¸ƒè¯¾-AXI_DMA(PLâ†’PS)
[ç›®å½•](Zynqä¸­çº§å¼€å‘ä¸ƒé¡¹å¿…ä¿®è¯¾-ç¬¬é›¶è¯¾ï¼šç›®å½•.md)

# ç›®æ ‡
> - PC ç«¯é€šè¿‡ä¸²å£åŠ©æ‰‹å‘ PL å‘é€ 64 å­—èŠ‚æ•°æ®ï¼ŒPL å†…éƒ¨çš„ä¸²å£æ¥æ”¶æ¨¡å—å°†æ•°æ®å­˜å…¥ BRAMï¼›
> - axi_stream_master ä» BRAM ä¸­è¯»å–è¿™ 64 å­—èŠ‚æ•°æ®ï¼Œå¹¶åœ¨æœ¬åœ°æš‚å­˜ä¸ºä¸€å¸§å¾…å‘æ•°æ®ï¼›
> - å½“æ•°æ®å‡†å¤‡å°±ç»ªåï¼Œaxi_stream_master è§¦å‘ PLâ†’PS ä¸­æ–­ï¼Œé€šçŸ¥ PS å»é…ç½® AXI DMAï¼›
> - PS æ”¶åˆ°ä¸­æ–­åï¼Œå¯¹ AXI DMA çš„ S2MM é€šé“è¿›è¡Œé…ç½®å¹¶å¯åŠ¨ï¼Œä½¿å…¶è¿›å…¥ Ready çŠ¶æ€ï¼Œéšåé€šè¿‡ AXI-Lite (M_AXI_GP) æ¥å£å†™æ§åˆ¶å¯„å­˜å™¨ï¼Œé€šçŸ¥ axi_stream_master å¯ä»¥å¼€å§‹åæµï¼›
> - axi_stream_master æ”¶åˆ°åæµé€šçŸ¥ å¹¶ä¸” TREADY=1, åˆ™æŒ‰ AXI-Stream åè®®è¾“å‡ºå®Œæ•´çš„ 64 å­—èŠ‚æ•°æ®å¸§ï¼ˆæœ«æ‹æ–­è¨€ TLASTï¼‰ï¼ŒAXI DMA å°†å…¶å†™å…¥ DDRï¼Œä¼ è¾“å®Œæˆåäº§ç”Ÿ S2MM å®Œæˆä¸­æ–­ï¼›
> - PS åœ¨ AXI DMA çš„ S2MM ä¸­æ–­æœåŠ¡å‡½æ•°ä¸­æ‰“å° â€œRX doneâ€ï¼Œå¹¶å¯¹æ¥æ”¶åˆ°çš„ 64 å­—èŠ‚æ•°æ®è¿›è¡Œæ ¡éªŒï¼Œç¡®è®¤æ­£ç¡®æ€§ã€‚

ç›®æ ‡ä¸­çš„æµç¨‹æ˜¯æ¯”è¾ƒä¸»æµçš„ä½¿ç”¨æµç¨‹,ä½†ä¸ºå‡å°‘æ— å…³å¹²æ‰°,,æ•…ç²¾ç®€äº†æµ‹è¯•,å’Œç®€åŒ–äº†ç›®æ ‡
# ç®€åŒ–ç›®æ ‡
è¿™ä¸ªç®€åŒ–ç›®æ ‡åŠŸèƒ½å¯ä»¥å®ç°,ä½†æ˜¯æ•°æ®å¾ˆéš¾å¯¹é½,æ‰€ä»¥åé¢,å¢åŠ äº†å¯åŠ¨ä¿¡å·å¹¶ä¿®æ­£äº†ç›®æ ‡ã€‚
> - axi_stream_master ç”¨å›ºå®šçš„64å­—èŠ‚æ•°æ®0x00 ~0x3Fï¼›
> - axi_stream_masterç­‰å¾… TREADY=1ï¼›
> -  ç”¨ä¸²å£åŠ©æ‰‹ç»™PSå‘é€å­—ç¬¦'t',è®©PSé…ç½®å¹¶å¯åŠ¨DMAï¼›
> - axi_stream_master æ£€æµ‹åˆ°TREADY=1,å¼€å§‹åæµå›ºå®šçš„64å­—èŠ‚æ•°æ®0x00 ~0x3Fï¼›
> - PS åœ¨ AXI DMA çš„ S2MM ä¸­æ–­æœåŠ¡å‡½æ•°ä¸­æ‰“å° â€œRX doneâ€ï¼Œå¹¶æ‰“å°æ”¶åˆ°çš„64å­—èŠ‚æ•°æ®ã€‚
# BDå›¾
![è¯·æ·»åŠ å›¾ç‰‡æè¿°](./img/bf7007421aa64931b5f2ea07306662f1.png)
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/077ef344635b410994f207bb9bd802f0.png)
# axi_stream_master.v
```verilog
`timescale 1 ns / 1 ps

module axi_stream_master #
(
    // Width of M_AXIS data bus
    parameter integer C_M_AXIS_TDATA_WIDTH = 32,
    // Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.
    parameter integer C_M_START_COUNT      = 32
)
(
    // Global ports
    input  wire                               M_AXIS_ACLK,
    input  wire                               M_AXIS_ARESETN,
    // Master Stream Ports
    output wire                               M_AXIS_TVALID,
    output wire [C_M_AXIS_TDATA_WIDTH-1 : 0]  M_AXIS_TDATA,
    output wire [(C_M_AXIS_TDATA_WIDTH/8)-1:0]M_AXIS_TSTRB,
    output wire                               M_AXIS_TLAST,
    input  wire                               M_AXIS_TREADY
);

    // ===== æ¯å¸§ 64 å­—èŠ‚ï¼ˆ32bit æ€»çº¿ -> 16 æ‹ï¼‰ =====
    localparam integer NUMBER_OF_OUTPUT_WORDS = 16;

    // clogb2
    function integer clogb2 (input integer bit_depth);
    begin
        for (clogb2 = 0; bit_depth > 0; clogb2 = clogb2 + 1)
            bit_depth = bit_depth >> 1;
    end
    endfunction

    localparam integer WAIT_COUNT_BITS = clogb2(C_M_START_COUNT-1);


    // ===== FSM =====
    localparam [1:0] IDLE = 2'b00,
                     INIT_COUNTER = 2'b01,
                     SEND_STREAM  = 2'b10;

    reg [1:0]                mst_exec_state;
    reg [WAIT_COUNT_BITS-1:0]count;

    // è¯»æŒ‡é’ˆï¼š0..NUMBER_OF_OUTPUT_WORDS
   (* mark_debug = "true" *)  reg  [4:0]       read_pointer;
    reg                      tx_done;


    // ===== æ´¾ç”Ÿé‡ =====
    // å‘é€æœŸé—´æœ‰æ•ˆ
    wire axis_tvalid = (mst_exec_state == SEND_STREAM) && (read_pointer < NUMBER_OF_OUTPUT_WORDS);
    // æœ€åä¸€ä¸ª beat ç½® TLAST
    wire axis_tlast  = (read_pointer == NUMBER_OF_OUTPUT_WORDS-1);

    // å¯¹å¤–æ¡æ‰‹åŒæ‹
    wire tx_en = M_AXIS_TVALID && M_AXIS_TREADY;

    // ===== å¯¹å¤–è¿çº¿ï¼ˆä¸å†ä½¿ç”¨å»¶è¿Ÿç‰ˆï¼‰=====
    assign M_AXIS_TVALID = axis_tvalid;
    assign M_AXIS_TLAST  = axis_tlast;
    assign M_AXIS_TSTRB  = {(C_M_AXIS_TDATA_WIDTH/8){1'b1}};

    // ===== æ•°æ®ï¼šæŒ‰å­—èŠ‚é€’å¢ 0x00..0x3F =====
    localparam integer WORD_BYTES = (C_M_AXIS_TDATA_WIDTH/8);//4
    // æœ¬æ‹èµ·å§‹å­—èŠ‚åºå·
    wire [15:0] base_byte = read_pointer * WORD_BYTES;//æ˜¯4çš„å€æ•°

       // å°ç«¯å­—èŠ‚åºï¼šTDATA[7:0] ä¸ºæœ€ä½åœ°å€å­—èŠ‚
    wire [7:0] b0 = base_byte[7:0];
    wire [7:0] b1 = (base_byte + 8'd1);
    wire [7:0] b2 = (base_byte + 8'd2);
    wire [7:0] b3 = (base_byte + 8'd3);

    assign M_AXIS_TDATA = {b3, b2, b1, b0};

    // ===== FSM =====
    always @(posedge M_AXIS_ACLK) begin
        if (!M_AXIS_ARESETN) begin
            mst_exec_state <= IDLE;
            count          <= {WAIT_COUNT_BITS{1'b0}};
        end else begin
            case (mst_exec_state)
                IDLE: begin
                    mst_exec_state <= INIT_COUNTER;
                end

                INIT_COUNTER: begin
                    if (count == C_M_START_COUNT - 1) begin
                        mst_exec_state <= SEND_STREAM;
                    end else begin
                        count <= count + 1'b1;
                        mst_exec_state <= INIT_COUNTER;
                    end
                end

                SEND_STREAM: begin
                    if (tx_done) begin
                        mst_exec_state <= IDLE;
                    end else begin
                        mst_exec_state <= SEND_STREAM;
                    end
                end
            endcase
        end
    end

    // ===== æŒ‡é’ˆä¸å®Œæˆæ ‡å¿— =====
    always @(posedge M_AXIS_ACLK) begin
        if (!M_AXIS_ARESETN) begin
            read_pointer <= {5{1'b0}};
            tx_done      <= 1'b0;
        end else begin
            // å›åˆ° IDLE è§†ä¸ºä¸€å¸§ç»“æŸï¼Œå‡†å¤‡ä¸‹ä¸€å¸§
            if (mst_exec_state == IDLE) begin
                read_pointer <= {5{1'b0}};
                tx_done      <= 1'b0;
            end
            else if (axis_tvalid) begin
                if (tx_en) begin
                    read_pointer <= read_pointer + 1'b1;
                    tx_done      <= 1'b0;
                end
            end
            else if (read_pointer == NUMBER_OF_OUTPUT_WORDS) begin
                tx_done <= 1'b1;
            end
            else
              read_pointer <= {5{1'b0}};
        end
    end

endmodule

```

# PS è£¸æœºæµ‹è¯•
ä¿ç•™äº†axi_stream_master æ•°æ®å°±ç»ªä¸­æ–­,ä½†æœªä½¿ç”¨
```c
/******************************************************************************
 * dma_s2mm_dual_triggers_uart_poll_irq_restart.c
 *
 * è¡Œä¸ºï¼š
 *  - è§¦å‘æºâ‘ ï¼šä¸²å£è½®è¯¢æ”¶åˆ° 't'/'T' -> è¯·æ±‚å¯åŠ¨/é‡å¯ S2MM DMA æ¥æ”¶ 64B
 *  - è§¦å‘æºâ‘¡ï¼šä¸­æ–­2(PLè‡ªå®šä¹‰IPï¼Œaxi_stream_master æ•°æ®å°±ç»ª) -> è¯·æ±‚å¯åŠ¨/é‡å¯ DMA
 *  - è‹¥ DMA æ­£åœ¨è¿›è¡Œï¼Œåˆ™æŒ‚èµ·ä¸€æ¬¡â€œç»­è·‘â€è¯·æ±‚ï¼Œå¾… S2MM å®Œæˆä¸­æ–­åˆ°æ¥æ—¶ç«‹åˆ»ç»­è·‘
 *  - ä¸­æ–­1(AXI DMA S2MM å®Œæˆ)ï¼šæ‰“å° "RX done"ï¼ŒInvalidateï¼Œæ ¡éªŒ 0x00~0x3F
 *  - PL Ready ä¸­æ–­é…ç½®ä¸ºâ€œä¸Šå‡æ²¿è§¦å‘â€
 ******************************************************************************/

#include "xparameters.h"
#include "xaxidma.h"
#include "xscugic.h"
#include "xil_exception.h"
#include "xil_cache.h"
#include "xil_printf.h"
#include "xuartps_hw.h"     // XUartPs_IsReceiveData/XUartPs_RecvByte

/********* è®¾å¤‡/ä¸­æ–­å·ï¼ˆæŒ‰ä½ çš„ BSP ä¿®æ”¹ï¼‰ *********/
#define DMA_DEV_ID               XPAR_AXIDMA_0_DEVICE_ID
#define DMA_S2MM_INTR_ID         61      // ä¸­æ–­1ï¼šAXI DMA S2MM å®Œæˆ
#define MASTER_READY_INTR_ID     62      // ä¸­æ–­2ï¼šaxi_stream_master æ•°æ®å°±ç»ª
#define INTC_DEVICE_ID           XPAR_SCUGIC_SINGLE_DEVICE_ID

/********* AXI-Lite æ¸…ä¸­æ–­å¯„å­˜å™¨ï¼ˆç¤ºä¾‹åœ°å€ï¼ŒæŒ‰ä½ çš„IPæ”¹ï¼‰ *********/
#define AXIS_MASTER_BASEADDR     0x40400000U
#define AXIS_MASTER_ISR_OFFSET   0x00U     // å†™1æ¸…
#define AXIS_MASTER_ISR_MASK     0x1U

/********* ç¼“å†²åŒºä¸é•¿åº¦ *********/
#define DDR_BASE_ADDR            XPAR_PS7_DDR_0_S_AXI_BASEADDR
#define MEM_BASE_ADDR            (DDR_BASE_ADDR + 0x01000000U)
#define RX_BUFFER_BASE           (MEM_BASE_ADDR + 0x00300000U)

#define MAX_PKT_LEN              64        // å›ºå®š 64 å­—èŠ‚
#define TEST_START_VALUE         0x00

/********* å…¨å±€å®ä¾‹ä¸æ ‡å¿— *********/
static XAxiDma AxiDma;
static XScuGic Intc;

volatile int g_RxDone        = 0;   // DMA å®Œæˆ
volatile int g_Error         = 0;   // DMA é”™è¯¯
volatile int g_DataReady     = 0;   // ä»…æ—¥å¿—
volatile int g_DmaInFlight   = 0;   // DMA æ­£åœ¨æ‰§è¡Œ
volatile int g_PendingStart  = 0;   // å¿™æ—¶æ¥äº†æ–°çš„â€œå¯åŠ¨è¯·æ±‚â€ï¼Œå®Œæˆåç»­è·‘

/********* å‰ç½®å£°æ˜ *********/
static int  SetupIntrSystem(XScuGic *IntcPtr);
static void DisableIntrSystem(XScuGic *IntcPtr);
static void S2mmDone_Isr(void *Callback);      // ä¸­æ–­1ï¼šDMAå®Œæˆ
static void MasterReady_Isr(void *Callback);   // ä¸­æ–­2ï¼šPLå°±ç»ª
static int  CheckData(int length, u8 start_value);

/* ç»Ÿä¸€çš„å¯åŠ¨è¯·æ±‚å…¥å£ï¼ˆä¸¤ç§äº‹ä»¶éƒ½è°ƒè¿™ä¸ªï¼‰ */
static void RequestStartS2MM(u8 *RxBuf, int len);
/* çœŸå®å‘èµ· DMA çš„å‡½æ•° */
static int  StartS2MM(u8 *RxBuf, int len);

/********* UART è½®è¯¢ï¼šå°è¯•å–1å­—èŠ‚ï¼ˆæœ‰åˆ™è¿”å›1å¹¶å†™å‡º*outï¼‰ *********/
static inline int uart_try_getch(u8 *out)
{
    if (XUartPs_IsReceiveData(STDIN_BASEADDRESS)) {
        *out = XUartPs_RecvByte(STDIN_BASEADDRESS);
        return 1;
    }
    return 0;
}

/********* ä¸»å‡½æ•° *********/
int main(void)
{
    int Status;
    XAxiDma_Config *Cfg;
    u8 *RxBuf = (u8*)RX_BUFFER_BASE;

    xil_printf("\r\n==== DMA S2MM | Triggers: UART 't' OR PL Ready IRQ | Polling UART ====\r\n");

    /* 1) åˆå§‹åŒ– DMA */
    Cfg = XAxiDma_LookupConfig(DMA_DEV_ID);
    if (!Cfg) { xil_printf("LookupConfig failed\r\n"); return XST_FAILURE; }

    Status = XAxiDma_CfgInitialize(&AxiDma, Cfg);
    if (Status != XST_SUCCESS) {
        xil_printf("DMA CfgInitialize failed: %d\r\n", Status);
        return XST_FAILURE;
    }
    if (XAxiDma_HasSg(&AxiDma)) {
        xil_printf("This demo expects Simple Mode, but SG is enabled\r\n");
        return XST_FAILURE;
    }

    /* 2) å»ºç«‹ä¸­æ–­ç³»ç»Ÿ */
    Status = SetupIntrSystem(&Intc);
    if (Status != XST_SUCCESS) {
        xil_printf("Interrupt setup failed\r\n");
        return XST_FAILURE;
    }

    xil_printf("[PS] Waiting events: UART 't' or PL data-ready IRQ ...\r\n");

    /* 3) ä¸»å¾ªç¯ï¼šéé˜»å¡è½®è¯¢ UARTï¼Œå…¶å®ƒä»»åŠ¡ä¹Ÿå¯æ”¾è¿™å„¿ */
    u8 ch;
    while (1) {
        if (g_Error) {
            xil_printf("[PS] ERROR occurred, abort.\r\n");
            break;
        }

        /* è§¦å‘æºï¼šä¸²å£æ”¶åˆ° 't'/'T' -> è¯·æ±‚å¯åŠ¨ DMA */
        if (uart_try_getch(&ch)) {
            if (ch == 't' || ch == 'T') {
                xil_printf("[PS] UART 't' -> request DMA start\r\n");
                RequestStartS2MM(RxBuf, MAX_PKT_LEN);
            } else {
                // å¯å¿½ç•¥å…¶ä»–é”®
            }
        }

        /* TODO: è¿™é‡Œå¯åšå…¶å®ƒè½®è¯¢ä»»åŠ¡ */
    }

    DisableIntrSystem(&Intc);
    xil_printf("==== Demo End ====\r\n");
    return 0;
}

/********* å®ç°ï¼šç»Ÿä¸€çš„å¯åŠ¨è¯·æ±‚å…¥å£ *********/
static void RequestStartS2MM(u8 *RxBuf, int len)
{
    if (g_DmaInFlight) {
        /* æ­£åœ¨è·‘ï¼Œè®°ä¸€æ¬¡â€œç»­è·‘â€è¯·æ±‚ */
        g_PendingStart = 1;
        return;
    }
    if (StartS2MM(RxBuf, len) == XST_SUCCESS) {
        xil_printf("[PS] DMA started (%d bytes)\r\n", len);
    }
}

/********* å®ç°ï¼šçœŸæ­£å¼€å§‹ DMA *********/
static int StartS2MM(u8 *RxBuf, int len)
{
    /* è‹¥ä½¿ç”¨å¯ç¼“å­˜ DDRï¼Œæ¥æ”¶å‰åš Invalidateï¼›è‹¥ä¸å¯ç¼“å­˜å†…å­˜ï¼Œå¯å»æ‰ */
    Xil_DCacheInvalidateRange((UINTPTR)RxBuf, len);

    int Status = XAxiDma_SimpleTransfer(&AxiDma,
                                        (UINTPTR)RxBuf,
                                        len,
                                        XAXIDMA_DEVICE_TO_DMA);
    if (Status != XST_SUCCESS) {
        xil_printf("[PS] DMA start failed: %d\r\n", Status);
        g_Error = 1;
        return XST_FAILURE;
    }

    g_RxDone = 0;
    g_DmaInFlight = 1;
    return XST_SUCCESS;
}

/********* ISRï¼šä¸­æ–­1â€”â€”AXI DMA S2MM å®Œæˆ *********/
static void S2mmDone_Isr(void *Callback)
{
    XAxiDma *DmaPtr = (XAxiDma *)Callback;
    u32 IrqStatus = XAxiDma_IntrGetIrq(DmaPtr, XAXIDMA_DEVICE_TO_DMA);

    XAxiDma_IntrAckIrq(DmaPtr, IrqStatus, XAXIDMA_DEVICE_TO_DMA);

    if (IrqStatus & XAXIDMA_IRQ_ERROR_MASK) {
        xil_printf("[S2MM] ERROR interrupt\r\n");
        g_Error = 1;
        g_DmaInFlight = 0;
        return;
    }
    if (IrqStatus & XAXIDMA_IRQ_IOC_MASK) {
        xil_printf("[S2MM] RX done interrupt\r\n");
        g_RxDone = 1;
        g_DmaInFlight = 0;

        /* å¯é€‰ï¼šæ£€æµ‹æ•°æ® */
        Xil_DCacheInvalidateRange((UINTPTR)RX_BUFFER_BASE, MAX_PKT_LEN);
        int ok = CheckData(MAX_PKT_LEN, TEST_START_VALUE);
        xil_printf(ok == XST_SUCCESS ? "[PS] Data OK (0x00~0x3F)\r\n"
                                     : "[PS] Data check FAILED\r\n");

        /* è‹¥æœŸé—´æœ‰æ–°çš„å¯åŠ¨è¯·æ±‚ï¼Œç«‹å³ç»­è·‘ */
        if (g_PendingStart) {
            g_PendingStart = 0;
            xil_printf("[PS] Pending request -> restart DMA\r\n");
            StartS2MM((u8*)RX_BUFFER_BASE, MAX_PKT_LEN);
        }
    }
}

/********* ISRï¼šä¸­æ–­2â€”â€”axi_stream_master æ•°æ®å°±ç»ªï¼ˆç›´æ¥è§¦å‘å¯åŠ¨è¯·æ±‚ï¼‰ *********/
static void MasterReady_Isr(void *Callback)
{
    /* æ¸… PL IP çš„ä¸­æ–­æŒ‚èµ·ï¼ˆæŒ‰ä½ çš„ IP å¯„å­˜å™¨åè®®ä¿®æ”¹ï¼‰ */
    Xil_Out32(AXIS_MASTER_BASEADDR + AXIS_MASTER_ISR_OFFSET, AXIS_MASTER_ISR_MASK);

    g_DataReady = 1;  // ä»…æ—¥å¿—
    xil_printf("[PL IRQ] Data ready -> request DMA start\r\n");

    /* ä¸ UART 't' åŒå…¥å£ï¼šè°æ¥éƒ½èƒ½è§¦å‘ DMA */
    RequestStartS2MM((u8*)RX_BUFFER_BASE, MAX_PKT_LEN);
}

/********* ä¸­æ–­ç³»ç»Ÿè£…é…ï¼ˆGIC è¿æ¥ + è§¦å‘ç±»å‹é…ç½®ï¼‰ *********/
static int SetupIntrSystem(XScuGic *IntcPtr)
{
    int Status;
    XScuGic_Config *CfgPtr;

    CfgPtr = XScuGic_LookupConfig(INTC_DEVICE_ID);
    if (CfgPtr == NULL) return XST_FAILURE;

    Status = XScuGic_CfgInitialize(IntcPtr, CfgPtr, CfgPtr->CpuBaseAddress);
    if (Status != XST_SUCCESS) return XST_FAILURE;

    /* è¿æ¥ï¼šDMA S2MM å®Œæˆï¼ˆä¸­æ–­1ï¼‰ */
    Status = XScuGic_Connect(IntcPtr, DMA_S2MM_INTR_ID,
                             (Xil_ExceptionHandler)S2mmDone_Isr, &AxiDma);
    if (Status != XST_SUCCESS) return XST_FAILURE;
    XScuGic_Enable(IntcPtr, DMA_S2MM_INTR_ID);

    /* è®¾ç½®ï¼šPL Ready ä¸­æ–­ä¸ºâ€œä¸Šå‡æ²¿è§¦å‘â€ï¼Œä¼˜å…ˆçº§ 0xA0 */
    XScuGic_SetPriorityTriggerType(IntcPtr, MASTER_READY_INTR_ID,
                                   0xA0, 0x3);   // 0x3 = rising edge

    /* è¿æ¥ï¼šaxi_stream_master æ•°æ®å°±ç»ªï¼ˆä¸­æ–­2ï¼‰ */
    Status = XScuGic_Connect(IntcPtr, MASTER_READY_INTR_ID,
                             (Xil_ExceptionHandler)MasterReady_Isr, NULL);
    if (Status != XST_SUCCESS) return XST_FAILURE;
    XScuGic_Enable(IntcPtr, MASTER_READY_INTR_ID);

    /* å¼‚å¸¸åˆå§‹åŒ–å¹¶ä½¿èƒ½ */
    Xil_ExceptionInit();
    Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT,
                                 (Xil_ExceptionHandler)XScuGic_InterruptHandler,
                                 IntcPtr);
    Xil_ExceptionEnable();

    /* ä½¿èƒ½ DMA S2MM ä¸­æ–­æ©ç ï¼ˆå®Œæˆ+é”™è¯¯ï¼‰ */
    XAxiDma_IntrEnable(&AxiDma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);

    return XST_SUCCESS;
}

static void DisableIntrSystem(XScuGic *IntcPtr)
{
    XScuGic_Disconnect(IntcPtr, DMA_S2MM_INTR_ID);
    XScuGic_Disconnect(IntcPtr, MASTER_READY_INTR_ID);
}

/********* æ•°æ®æ ¡éªŒï¼ˆæœŸæœ› 0x00~0x3Fï¼‰ *********/
static int CheckData(int length, u8 start_value)
{
    volatile u8 *Rx = (volatile u8 *)RX_BUFFER_BASE;
    u8 v = start_value;
    for (int i = 0; i < length; i++) {
    	xil_printf("[CHECK] Mismatch @%d: got 0x%02X, exp 0x%02X\r\n", i, Rx[i], v);
        v++;
    }
    return XST_SUCCESS;
}

```

# æµ‹è¯•ç»“æœ
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/5402adb7d91443b79cfea4149a4259d1.png)
# è§‚å¯Ÿæ³¢å½¢
è™½ç„¶å®éªŒç»“æœæ­£ç¡®, ä½†è§‚å¯Ÿæ³¢å½¢æœ‰é—®é¢˜, æ¨æµæ•°æ®ä¸æ˜¯ç”¨0x00å¼€å§‹çš„, å¹¶ä¸”æ¨æµè¢«æˆªæˆäº†ä¸¤æ®µ
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/7e0c39671b994364af10c69170a0bb94.png)
# é—®é¢˜æ’æŸ¥
## å…ˆç”¨modelsimå•ç‹¬æµ‹æµ‹ axi_stream_master
```verilog
`timescale 1ns/1ps

// =====================================================
// TB for axi_stream_master
// - No waveform dump
// - No backpressure during frame (TREADY=1 ä¸€ç›´ä¿æŒ)
// - ä½†åœ¨å¤ä½é‡Šæ”¾åï¼ŒTREADY å…ˆå»¶æ—¶ N æ‹å†ç½® 1
// - ä¸¥æ ¼æ£€æŸ¥æ•°æ®é€’å¢ä¸ TLAST ä½ç½®
// =====================================================
module tb;

  // ---------- Params ----------
  localparam integer C_M_AXIS_TDATA_WIDTH = 32;
  localparam integer C_M_START_COUNT_TB   = 8;    // åŠ å¿«ä»¿çœŸ
  localparam integer WORDS_PER_FRAME      = 16;
  localparam integer READY_DELAY_CYCLES   = 20;   // å¤ä½é‡Šæ”¾å TREADY å»¶æ—¶æ‹æ•°

  // ---------- Clock / Reset ----------
  reg clk = 0;
  always #5 clk = ~clk;     // 100 MHz

  reg rstn = 0;
  initial begin
    rstn = 0;
    repeat (10) @(posedge clk);
    rstn = 1;
  end

  // ---------- DUT I/F ----------
  wire                               M_AXIS_TVALID;
  wire [C_M_AXIS_TDATA_WIDTH-1:0]    M_AXIS_TDATA;
  wire [(C_M_AXIS_TDATA_WIDTH/8)-1:0]M_AXIS_TSTRB;
  wire                               M_AXIS_TLAST;
  reg                                M_AXIS_TREADY = 0;

  // å¤ä½åå»¶æ—¶ READY_DELAY_CYCLES å†æŠŠ TREADY ç½® 1ï¼Œéšåä¸€ç›´ä¸º 1ï¼ˆæ— èƒŒå‹ï¼‰
  reg [15:0] ready_cnt = 0;
  always @(posedge clk) begin
    if (!rstn) begin
      M_AXIS_TREADY <= 1'b0;
      ready_cnt     <= 0;
    end else if (ready_cnt < READY_DELAY_CYCLES) begin
      ready_cnt     <= ready_cnt + 1'b1;
      M_AXIS_TREADY <= 1'b0;
    end else begin
      M_AXIS_TREADY <= 1'b1;
    end
  end

  // ---------- DUT ----------
  axi_stream_master #(
    .C_M_AXIS_TDATA_WIDTH(C_M_AXIS_TDATA_WIDTH),
    .C_M_START_COUNT     (C_M_START_COUNT_TB)
  ) dut (
    .M_AXIS_ACLK    (clk),
    .M_AXIS_ARESETN (rstn),
    .M_AXIS_TVALID  (M_AXIS_TVALID),
    .M_AXIS_TDATA   (M_AXIS_TDATA),
    .M_AXIS_TSTRB   (M_AXIS_TSTRB),
    .M_AXIS_TLAST   (M_AXIS_TLAST),
    .M_AXIS_TREADY  (M_AXIS_TREADY)
  );

  // ---------- Helpers ----------
  function [31:0] exp_word(input integer idx);
    reg [7:0] b0,b1,b2,b3;
    begin
      b0 = idx*4 + 0;
      b1 = idx*4 + 1;
      b2 = idx*4 + 2;
      b3 = idx*4 + 3;
      exp_word = {b3,b2,b1,b0};
    end
  endfunction

  // ---------- Monitors / Checks ----------
  integer rx_idx    = 0;    // 0..15
  integer frame_cnt = 0;
  wire tx_en = M_AXIS_TVALID && M_AXIS_TREADY;

  initial begin
    wait(rstn);
    // ç­‰å¾…é¦–ä¸ªæ¡æ‰‹å¼€å§‹ï¼ˆè€ƒè™‘åˆ° TREADY æœ‰å»¶æ—¶ï¼‰
    wait (M_AXIS_TVALID && M_AXIS_TREADY);

    // æ¥æ”¶ 2 å¸§å¹¶æ£€æŸ¥
    while (frame_cnt < 2) begin
      @(posedge clk);

      // æ— èƒŒå‹é˜¶æ®µï¼šä¼ è¾“è¿‡ç¨‹ä¸­ TVALID ä¸åº”æ‰
      if (M_AXIS_TREADY && !M_AXIS_TVALID && rx_idx != 0) begin
        $display("[%0t] ERROR: TVALID dropped in-frame (idx=%0d).", $time, rx_idx);
        $fatal;
      end

      if (tx_en) begin
        // æ•°æ®æ£€æŸ¥
        if (M_AXIS_TDATA !== exp_word(rx_idx)) begin
          $display("[%0t] ERROR: TDATA mismatch @idx=%0d, got=0x%08x exp=0x%08x",
                   $time, rx_idx, M_AXIS_TDATA, exp_word(rx_idx));
          $fatal;
        end

        // TLAST æ£€æŸ¥
        if (rx_idx == WORDS_PER_FRAME-1) begin
          if (M_AXIS_TLAST !== 1'b1) begin
            $display("[%0t] ERROR: TLAST should be 1 at last beat (idx=15).", $time);
            $fatal;
          end
          rx_idx    = 0;
          frame_cnt = frame_cnt + 1;
          $display("[%0t] INFO : Frame %0d done.", $time, frame_cnt);
        end else begin
          if (M_AXIS_TLAST !== 1'b0) begin
            $display("[%0t] ERROR: TLAST asserted early @idx=%0d.", $time, rx_idx);
            $fatal;
          end
          rx_idx = rx_idx + 1;
        end
      end
    end

    $display("[%0t] PASS: %0d frames received. TREADY delayed %0d cycles then held high.",
             $time, frame_cnt, READY_DELAY_CYCLES);
    #20;
    $finish;
  end
endmodule
```
 è§‚å¯Ÿæ³¢å½¢ä¼ è¾“æ—¶æœºä¸å¯¹
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/28b98f6f7bb34282aeb98d8173ca1661.png)
# é—®é¢˜ä¿®æ­£
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/480d3f51f3a54cafbd84daa6ed4472b0.png)
# ä¿®æ­£ç›®æ ‡
>  - axi_stream_master ç”¨å›ºå®šçš„64å­—èŠ‚æ•°æ®0x00 ~0x3Fï¼›
> -  åœ¨axi_stream_master.o_rdy=1æ—¶ ç”¨ä¸²å£åŠ©æ‰‹ç»™PSå‘é€å­—ç¬¦'t',è®©PSé…ç½®å¹¶å¯åŠ¨DMAï¼›
> -  ç”¨æŒ‰é”®è§¦å‘axi_stream_masteråæµå›ºå®šçš„64å­—èŠ‚æ•°æ®0x00 ~0x3Fï¼›
> - PS åœ¨ AXI DMA çš„ S2MM ä¸­æ–­æœåŠ¡å‡½æ•°ä¸­æ‰“å° â€œRX doneâ€ï¼Œå¹¶æ‰“å°æ”¶åˆ°çš„64å­—èŠ‚æ•°æ®ã€‚

# AXI DMA å¯„å­˜å™¨ä½åŸŸè¡¨ (Simple Mode)

## ä¸€ã€MM2S é€šé“ï¼ˆMemory â†’ Streamï¼‰

### 1. MM2S_DMACR (åç§» 0x00, æ§åˆ¶å¯„å­˜å™¨)

| ä½   | åç§°        | é»˜è®¤ | æè¿° |
|------|-------------|------|------|
| 0    | RS          | 0    | Run/Stopï¼Œ1=è¿è¡Œï¼Œ0=åœæ­¢ã€‚å†™ 0 ä¼šåœ¨å½“å‰ä¼ è¾“å®Œæˆååœæœºã€‚ |
| 1    | Reset       | 0    | å¤ä½ï¼ˆå†™ 1 è§¦å‘ï¼Œè‡ªåŠ¨æ¸…é›¶ï¼‰ã€‚ |
| 2â€“11 | ä¿ç•™        | -    | - |
| 12   | IOC_IrqEn   | 0    | ä¼ è¾“å®Œæˆä¸­æ–­ä½¿èƒ½ (Interrupt On Complete)ã€‚ |
| 13   | Dly_IrqEn   | 0    | å»¶è¿Ÿä¸­æ–­ä½¿èƒ½ï¼ˆä»… SG æ¨¡å¼æœ‰æ•ˆï¼‰ã€‚ |
| 14   | Err_IrqEn   | 0    | é”™è¯¯ä¸­æ–­ä½¿èƒ½ã€‚ |
| 31:15| ä¿ç•™        | -    | - |

---

### 2. MM2S_DMASR (åç§» 0x04, çŠ¶æ€å¯„å­˜å™¨)

| ä½   | åç§°        | æè¿° |
|------|-------------|------|
| 0    | Halted      | 1=åœæœº (RS=0 æˆ–å¤ä½å)ã€‚ |
| 1    | Idle        | 1=ç©ºé—²ï¼Œæ— ä¼ è¾“æ´»åŠ¨ã€‚ |
| 2    | SGIncld     | 0=Simple æ¨¡å¼ï¼Œ1=SG æ¨¡å¼ã€‚ |
| 3    | DMAIntErr   | å†…éƒ¨æ€»çº¿é”™è¯¯ã€‚ |
| 4    | DMADecErr   | åœ°å€è§£ç é”™è¯¯ã€‚ |
| 5    | DMASlvErr   | å¤–è®¾ Slave é”™è¯¯ã€‚ |
| 12   | IOC_Irq     | å®Œæˆä¸­æ–­æ ‡å¿—ï¼ˆå†™ 1 æ¸…é›¶ï¼‰ã€‚ |
| 13   | Dly_Irq     | å»¶è¿Ÿä¸­æ–­æ ‡å¿—ï¼ˆä»… SG æ¨¡å¼æœ‰æ•ˆï¼‰ã€‚ |
| 14   | Err_Irq     | é”™è¯¯ä¸­æ–­æ ‡å¿—ï¼ˆå†™ 1 æ¸…é›¶ï¼‰ã€‚ |
| 31:15| ä¿ç•™        | - |

---

### 3. å…¶ä»–å¯„å­˜å™¨

- **MM2S_SA (0x18)** : æºåœ°å€ä½ 32 ä½ï¼ˆDDR èµ·å§‹åœ°å€ï¼Œ64B å¯¹é½ï¼‰  
- **MM2S_SA_MSB (0x1C)** : æºåœ°å€é«˜ 32 ä½ï¼ˆä»… 64 ä½åœ°å€ç³»ç»Ÿï¼‰  
- **MM2S_LENGTH (0x28)** : ä¼ è¾“é•¿åº¦ï¼ˆå­—èŠ‚ï¼Œ4B å¯¹é½ï¼Œä¸å¯è·¨ 4KB è¾¹ç•Œï¼‰

---

## äºŒã€S2MM é€šé“ï¼ˆStream â†’ Memoryï¼‰

### 1. S2MM_DMACR (åç§» 0x30, æ§åˆ¶å¯„å­˜å™¨)

| ä½   | åç§°        | é»˜è®¤ | æè¿° |
|------|-------------|------|------|
| 0    | RS          | 0    | Run/Stopï¼Œ1=è¿è¡Œï¼Œ0=åœæ­¢ã€‚ |
| 1    | Reset       | 0    | å¤ä½ï¼ˆå†™ 1 è§¦å‘ï¼Œè‡ªåŠ¨æ¸…é›¶ï¼‰ã€‚ |
| 2â€“11 | ä¿ç•™        | -    | - |
| 12   | IOC_IrqEn   | 0    | å®Œæˆä¸­æ–­ä½¿èƒ½ã€‚ |
| 14   | Err_IrqEn   | 0    | é”™è¯¯ä¸­æ–­ä½¿èƒ½ã€‚ |
| 31:15| ä¿ç•™        | -    | - |

---

### 2. S2MM_DMASR (åç§» 0x34, çŠ¶æ€å¯„å­˜å™¨)

| ä½   | åç§°        | æè¿° |
|------|-------------|------|
| 0    | Halted      | 1=åœæœº (RS=0 æˆ–å¤ä½å)ã€‚ |
| 1    | Idle        | 1=ç©ºé—²ã€‚ |
| 2    | SGIncld     | 0=Simple æ¨¡å¼ï¼Œ1=SG æ¨¡å¼ã€‚ |
| 3    | DMAIntErr   | å†…éƒ¨æ€»çº¿é”™è¯¯ã€‚ |
| 4    | DMADecErr   | åœ°å€è§£ç é”™è¯¯ã€‚ |
| 5    | DMASlvErr   | å¤–è®¾ Slave é”™è¯¯ã€‚ |
| 12   | IOC_Irq     | å®Œæˆä¸­æ–­æ ‡å¿—ï¼ˆå†™ 1 æ¸…é›¶ï¼‰ã€‚ |
| 14   | Err_Irq     | é”™è¯¯ä¸­æ–­æ ‡å¿—ï¼ˆå†™ 1 æ¸…é›¶ï¼‰ã€‚ |
| 31:15| ä¿ç•™        | - |

---

### 3. å…¶ä»–å¯„å­˜å™¨

- **S2MM_DA (0x48)** : ç›®çš„åœ°å€ä½ 32 ä½ï¼ˆDDR èµ·å§‹åœ°å€ï¼Œ64B å¯¹é½ï¼‰  
- **S2MM_DA_MSB (0x4C)** : ç›®çš„åœ°å€é«˜ 32 ä½ï¼ˆä»… 64 ä½åœ°å€ç³»ç»Ÿï¼‰  
- **S2MM_LENGTH (0x58)** : ä¼ è¾“é•¿åº¦ï¼ˆå­—èŠ‚ï¼Œ4B å¯¹é½ï¼Œä¸å¯è·¨ 4KB è¾¹ç•Œï¼‰


# AXI DMA S2MM é€šé“çš„ TREADY=0 / TREADY=1 æ—¶æœº

## ğŸ”¹ åˆå§‹çŠ¶æ€
- **DMA æ²¡å¯åŠ¨**ï¼ˆS2MM é€šé“ idleï¼‰ï¼š  
  - `M_AXIS_TREADY = 0`  
  - å› ä¸º DMA å¹¶æ²¡æœ‰åœ¨ç­‰æ•°æ®ã€‚  

---

## ğŸ”¹ é…ç½®å¹¶å¯åŠ¨ DMA
1. PS ç«¯é…ç½® **ç›®æ ‡åœ°å€ + é•¿åº¦ + è¿è¡Œ**ï¼ˆå†™ CR/DA/Lengthï¼‰ã€‚  
2. DMA S2MM é€šé“è¿›å…¥ **è¿è¡ŒçŠ¶æ€**ï¼š  
   - å†…éƒ¨ FIFO æ‰“å¼€  
   - **TREADY = 1**  
   - è¡¨ç¤ºâ€œæˆ‘å·²ç»å‡†å¤‡å¥½æ¥æ”¶ AXI-Stream æ•°æ®â€ã€‚  

---

## ğŸ”¹ ä¼ è¾“è¿›è¡Œä¸­
- **æ­£å¸¸æƒ…å†µä¸‹**ï¼š  
  - FIFO æœ‰ä½™é‡æ—¶ï¼š`TREADY = 1`ï¼Œä¸Šæ¸¸ master å¯ä»¥æºæºä¸æ–­æ¨æ•°æ®ã€‚  
  - FIFO æ»¡äº†ï¼ˆæ¯”å¦‚ DDR æ€»çº¿æš‚æ—¶è¢«ä»²è£èµ°ã€å†™å…¥è·Ÿä¸ä¸Šï¼‰ï¼š`TREADY = 0`ï¼Œæš‚åœæ¥æ”¶ã€‚  
  - ç­‰ FIFO è¢«æ¸…æ‰ä¸€äº›ï¼ˆDMA å†™ DDR æˆåŠŸï¼‰ï¼Œå†æ¢å¤ï¼š`TREADY = 1`ã€‚  

âš¡ **TREADY åœ¨ `1 â†” 0` ä¹‹é—´çš„æŠ–åŠ¨ï¼Œæœ¬è´¨ä¸Šæ˜¯æµæ§ (backpressure)ï¼Œç”± DMA å†…éƒ¨ FIFO çŠ¶æ€å†³å®šã€‚**

---

## ğŸ”¹ ä¼ è¾“ç»“æŸ
- å½“ DMA **æ¥æ”¶å­—èŠ‚æ•° == é…ç½®é•¿åº¦**ï¼š  
  - S2MM å®Œæˆï¼Œç½®ä½ IOC ä¸­æ–­ã€‚  
  - **TREADY æ‹‰ä½ = 0**ï¼Œå› ä¸º DMA å·²ç»åœæœºï¼Œä¸ä¼šå†æ¥æ”¶ã€‚  

---

## ğŸ”¹ æ€»ç»“æ—¶æœºè¡¨

| çŠ¶æ€                | TREADY |
|---------------------|--------|
| DMA Idleï¼ˆæœªå¯åŠ¨ï¼‰   | 0 |
| DMA å¯åŠ¨ï¼ŒFIFO ç©ºé—² | 1 |
| DMA è¿è¡Œï¼ŒFIFO æ»¡   | 0 |
| DMA å®Œæˆï¼Œåœæœº      | 0 |

---

ğŸ‘‰ **ç®€è®°**ï¼š  
- åªæœ‰åœ¨ **DMA è¢«å¯åŠ¨ & FIFO æœ‰ç©ºé—´** æ—¶ï¼Œ`TREADY = 1`ã€‚  
- å…¶ä»–æ—¶å€™ï¼ˆæ²¡å¯åŠ¨ã€æ»¡äº†ã€å®Œæˆï¼‰ï¼Œ`TREADY = 0`ã€‚

## å…ˆå¯åŠ¨åæµ, åå¯åŠ¨DMA
æ•°æ®å®¹æ˜“å¯¹ä¸é½
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/daed1ff93dca4d689b2de7ff42112448.png)
## å…ˆå¯åŠ¨DMA,åå¯åŠ¨åæµ
æ•°æ®å¯¹é½,æ»¡è¶³éœ€æ±‚
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](./img/2424a49c25b44c02a6fed247ef6111c4.png)
#  æ”¹æ­£åçš„axi_stream_master.v
æ–°å¢ i_start,o_done,o_rdy ä¸‰ä¸ªä¿¡å·, i_startå’Œo_rdy åº”å½“æ¥å…¥åˆ°PSã€‚
PSè½®è¯¢o_rdy æ˜¯å¦å°±ç»ª, ç„¶åå¯åŠ¨DMAï¼Œå†å¯åŠ¨i_start, æ¥æ–¹å¼å¯ä»¥ç”¨
 emioï¼Œaxi_gpio,å’Œaxi_lite ç­‰
```verilog
`timescale 1 ns / 1 ps

module axi_stream_master #
(
    parameter integer C_M_AXIS_TDATA_WIDTH = 32,
    parameter integer C_M_START_COUNT      = 32,
    // ä»…å½“ TREADY=1 æ‰å…è®¸ä» IDLE å¯åŠ¨
    parameter         GATE_START_BY_TREADY = 1
)
(
    input  wire                                M_AXIS_ACLK,
    input  wire                                M_AXIS_ARESETN,

    // æ§åˆ¶/çŠ¶æ€
    input  wire                                i_start,   // ä»…ç©ºé—²æ—¶é‡‡æ ·
    output reg                                 o_done,    // å®Œæˆè„‰å†²ï¼ˆ1æ‹ï¼‰
    output wire                                o_rdy,     // ç©ºé—²å°±ç»ª=1

    // AXI-Stream
    output wire                                M_AXIS_TVALID,
    output wire [C_M_AXIS_TDATA_WIDTH-1 : 0]   M_AXIS_TDATA,
    output wire [(C_M_AXIS_TDATA_WIDTH/8)-1:0] M_AXIS_TSTRB,
    output wire                                M_AXIS_TLAST,
    input  wire                                M_AXIS_TREADY
);

    localparam integer NUMBER_OF_OUTPUT_WORDS = 16;

    // clogb2
    function integer clogb2 (input integer bit_depth);
    begin
        for (clogb2 = 0; bit_depth > 0; clogb2 = clogb2 + 1)
            bit_depth = bit_depth >> 1;
    end
    endfunction
    localparam integer WAIT_COUNT_BITS = clogb2(C_M_START_COUNT-1);

    // FSM
    localparam [1:0] IDLE         = 2'b00,
                     INIT_COUNTER = 2'b01,
                     SEND_STREAM  = 2'b10;

    reg [1:0]                  mst_exec_state;
    reg [WAIT_COUNT_BITS-1:0]  count;

    // æŒ‡é’ˆä¸å‘é€æ¿€æ´»
    (* mark_debug = "true" *) reg [4:0] read_pointer;
    reg                        send_active; // è¿›å…¥SEND_STREAMåä¸€æ‹æ‰æ‹‰èµ·TVALID

    // å…è®¸èµ·è·‘ï¼ˆå¯é€‰ç”± TREADY é—¨æ§ï¼‰
    wire allow_start = (GATE_START_BY_TREADY==0) ? 1'b1 : M_AXIS_TREADY;

    // ç©ºé—²å°±ç»ª
    assign o_rdy = (mst_exec_state == IDLE);

    // TVALID åªåœ¨ SEND_STREAM ä¸” send_active=1 æ—¶æœ‰æ•ˆ
    wire axis_tvalid = (mst_exec_state == SEND_STREAM) && send_active && (read_pointer < NUMBER_OF_OUTPUT_WORDS);
    wire axis_tlast  = (read_pointer == NUMBER_OF_OUTPUT_WORDS-1);
    wire tx_en       = M_AXIS_TVALID && M_AXIS_TREADY;

    assign M_AXIS_TVALID = axis_tvalid;
    assign M_AXIS_TLAST  = axis_tlast;
    assign M_AXIS_TSTRB  = {(C_M_AXIS_TDATA_WIDTH/8){1'b1}};

    // æ•°æ® 0x00..0x3F
    localparam integer WORD_BYTES = (C_M_AXIS_TDATA_WIDTH/8);
    wire [15:0] base_byte = read_pointer * WORD_BYTES;
    wire [7:0]  b0 = base_byte[7:0];
    wire [7:0]  b1 = (base_byte + 8'd1);
    wire [7:0]  b2 = (base_byte + 8'd2);
    wire [7:0]  b3 = (base_byte + 8'd3);
    assign M_AXIS_TDATA = {b3, b2, b1, b0};

    // ===== FSM =====
    always @(posedge M_AXIS_ACLK) begin
        if (!M_AXIS_ARESETN) begin
            mst_exec_state <= IDLE;
            count          <= {WAIT_COUNT_BITS{1'b0}};
        end else begin
            case (mst_exec_state)
                IDLE: begin
                    if (i_start && allow_start) begin
                        mst_exec_state <= INIT_COUNTER;
                        count          <= {WAIT_COUNT_BITS{1'b0}};
                    end
                end

                INIT_COUNTER: begin
                    if (count == C_M_START_COUNT - 1) begin
                        mst_exec_state <= SEND_STREAM;
                    end else begin
                        count <= count + 1'b1;
                    end
                end

                SEND_STREAM: begin
                    if (o_done) begin
                        mst_exec_state <= IDLE;
                    end
                end

                default: mst_exec_state <= IDLE;
            endcase
        end
    end

    // ===== æŒ‡é’ˆã€å®Œæˆè„‰å†²ã€TVALIDèµ·è·‘å¯¹é½ =====
    always @(posedge M_AXIS_ACLK) begin
        if (!M_AXIS_ARESETN) begin
            read_pointer <= 5'd0;
            send_active  <= 1'b0;
            o_done       <= 1'b0;
        end else begin
            o_done <= 1'b0; // é»˜è®¤æ‹‰ä½

            case (mst_exec_state)
                IDLE: begin
                    read_pointer <= 5'd0;
                    send_active  <= 1'b0;
                end

                INIT_COUNTER: begin
                    // **åœ¨è¿›å…¥ SEND_STREAM çš„å‰ä¸€æ‹**æŠŠ read_pointer é¢„ç½®ä¸º 0
                    // ä¸ºäº†ä¸¥è°¨ï¼Œä¹Ÿåœ¨ INIT é˜¶æ®µä¿æŒæ¸…é›¶
                    read_pointer <= 5'd0;
                    send_active  <= 1'b0;
                end

                SEND_STREAM: begin
                    // è¿›å…¥ SEND_STREAM çš„ç¬¬ 1 æ‹ï¼šsend_active ç½® 1ï¼Œè®© TVALID ä¸‹ä¸€æ‹æ‰æœ‰æ•ˆ
                    if (!send_active) begin
                        send_active  <= 1'b1;       // ä¸‹ä¸€æ‹TVAILD=1
                        read_pointer <= 5'd0;       // **ç¡®ä¿é¦–æ‹ä¸€å®šæ˜¯ 0**
                    end else if (axis_tvalid && tx_en) begin
                        if (axis_tlast) begin
                            read_pointer <= read_pointer + 1'b1; // å˜ä¸º 16
                            o_done       <= 1'b1;                // å®Œæˆè„‰å†²
                            send_active  <= 1'b0;                // æ‹‰å›ï¼Œç­‰å¾…FSMé€€å›IDLE
                        end else begin
                            read_pointer <= read_pointer + 1'b1;
                        end
                    end
                end
            endcase
        end
    end
endmodule
```

# key_debounce.v
```verilog
`timescale 1ns/1ps

module key_debounce #
(
    parameter P_CLK_FREQ_MHZ = 100,  // æ—¶é’Ÿé¢‘ç‡ MHz
    parameter P_DEBOUNCE_MS  = 20,   // æ¶ˆæŠ–æ—¶é—´ ms
    parameter L_CNT_WIDTH    = 32    // è®¡æ•°å™¨å®½åº¦
)
(
    input   wire    i_clk,           // ç³»ç»Ÿæ—¶é’Ÿ
    input   wire    i_rst_n,         // å…¨å±€å¤ä½
    input   wire    i_key,           // æŒ‰é”®è¾“å…¥ä¿¡å·

    output  reg     o_key_pulse,     // æ¶ˆæŠ–åçš„å•å‘¨æœŸè„‰å†²
    output  reg     o_key_toggle,    // æŒ‰é”®è§¦å‘ç¿»è½¬ä¿¡å·
    output  reg [7:0] o_key_count,   // æŒ‰é”®æ¬¡æ•°è®¡æ•°å™¨
    output  reg     o_sec_pulse,      // æ¯ç§’äº§ç”Ÿä¸€ä¸ªè„‰å†²ï¼ˆ1ä¸ªæ—¶é’Ÿå‘¨æœŸï¼‰
    output  reg [7:0] o_sec_count,   // ç§’è®¡æ•°å™¨
    output  reg     o_sec_toggle     // æ¯ç§’ç¿»è½¬ä¸€æ¬¡
);

    // ==================================================
    // æ¶ˆæŠ–é€»è¾‘
    // ==================================================
    localparam L_MAX_CNT = P_CLK_FREQ_MHZ * 1000 * P_DEBOUNCE_MS;
    reg [L_CNT_WIDTH-1:0] r_cnt;

    always @(posedge i_clk or negedge i_rst_n)
        if (!i_rst_n)
            r_cnt <= 0;
        else if (i_key == 1)  // æ¾å¼€æ¸…é›¶
            r_cnt <= 0;
        else if (i_key == 0 && r_cnt < L_MAX_CNT-1)
            r_cnt <= r_cnt + 1'b1;
        else
            r_cnt <= r_cnt;

    // è¾“å‡ºæ¶ˆæŠ–è„‰å†²
    always @(posedge i_clk or negedge i_rst_n)
        if (!i_rst_n)
            o_key_pulse <= 1'b0;
        else if (r_cnt == L_MAX_CNT-3)
            o_key_pulse <= 1'b1;
        else
            o_key_pulse <= 1'b0;

    // ==================================================
    // æŒ‰é”®æ¬¡æ•°è®¡æ•°å™¨ & ç¿»è½¬ä¿¡å·
    // ==================================================
    always @(posedge i_clk or negedge i_rst_n)
        if (!i_rst_n) begin
            o_key_count  <= 0;
            o_key_toggle <= 0;
        end else if (o_key_pulse) begin
            o_key_count  <= o_key_count + 1'b1;
            o_key_toggle <= ~o_key_toggle;  // æ¯æ¬¡æŒ‰é”®ç¿»è½¬
        end

    // ==================================================
    // 1 ç§’è®¡æ•°å™¨ï¼ˆåŸºäºæ—¶é’Ÿé¢‘ç‡ï¼‰
    // ==================================================
    localparam L_ONE_SEC = P_CLK_FREQ_MHZ * 1_000_000; // 1ç§’å¯¹åº”çš„æ—¶é’Ÿæ•°
    reg [31:0] r_1s_cnt;  // éœ€è¦è¶³å¤Ÿä½å®½

    always @(posedge i_clk or negedge i_rst_n)
        if (!i_rst_n) begin
            r_1s_cnt    <= 0;
            o_sec_pulse  <= 0;
        end else if (r_1s_cnt == L_ONE_SEC-1) begin
            r_1s_cnt    <= 0;
            o_sec_pulse  <= 1'b1; // 1ç§’è„‰å†²
        end else begin
            r_1s_cnt    <= r_1s_cnt + 1'b1;
            o_sec_pulse  <= 1'b0;
        end

    // ==================================================
    // ç§’è®¡æ•°å™¨ & ç¿»è½¬ä¿¡å·
    // ==================================================
    always @(posedge i_clk or negedge i_rst_n)
        if (!i_rst_n) begin
            o_sec_count  <= 0;
            o_sec_toggle <= 0;
        end else if (o_sec_pulse) begin
            o_sec_count  <= o_sec_count + 1'b1;
            o_sec_toggle <= ~o_sec_toggle; // æ¯ç§’ç¿»è½¬
        end

endmodule
```

# PS è£¸æœºæµ‹è¯•ä»£ç å’Œæµ‹è¯•ç»“æœå’Œä¸Šé¢ä¸€æ ·