{"vcs1":{"timestamp_begin":1682282297.612245860, "rt":0.76, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1682282298.441277168, "rt":1.22, "ut":0.21, "st":0.25}}
{"link":{"timestamp_begin":1682282299.718720299, "rt":1.61, "ut":0.07, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682282297.336695572}
{"VCS_COMP_START_TIME": 1682282297.336695572}
{"VCS_COMP_END_TIME": 1682282302.170423681}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340792}}
{"stitch_vcselab": {"peak_mem": 238988}}
