#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c606e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c60360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1c8be30 .functor NOT 1, L_0x1cb84b0, C4<0>, C4<0>, C4<0>;
L_0x1cb8290 .functor XOR 2, L_0x1cb8150, L_0x1cb81f0, C4<00>, C4<00>;
L_0x1cb83a0 .functor XOR 2, L_0x1cb8290, L_0x1cb8300, C4<00>, C4<00>;
v0x1cb42f0_0 .net "Y2_dut", 0 0, L_0x1cb71a0;  1 drivers
v0x1cb43b0_0 .net "Y2_ref", 0 0, L_0x1c7a720;  1 drivers
v0x1cb4450_0 .net "Y4_dut", 0 0, L_0x1cb7e80;  1 drivers
v0x1cb4520_0 .net "Y4_ref", 0 0, L_0x1cb58c0;  1 drivers
v0x1cb45f0_0 .net *"_ivl_10", 1 0, L_0x1cb8300;  1 drivers
v0x1cb46e0_0 .net *"_ivl_12", 1 0, L_0x1cb83a0;  1 drivers
v0x1cb4780_0 .net *"_ivl_2", 1 0, L_0x1cb80b0;  1 drivers
v0x1cb4840_0 .net *"_ivl_4", 1 0, L_0x1cb8150;  1 drivers
v0x1cb4920_0 .net *"_ivl_6", 1 0, L_0x1cb81f0;  1 drivers
v0x1cb4a00_0 .net *"_ivl_8", 1 0, L_0x1cb8290;  1 drivers
v0x1cb4ae0_0 .var "clk", 0 0;
v0x1cb4b80_0 .var/2u "stats1", 223 0;
v0x1cb4c40_0 .var/2u "strobe", 0 0;
v0x1cb4d00_0 .net "tb_match", 0 0, L_0x1cb84b0;  1 drivers
v0x1cb4dd0_0 .net "tb_mismatch", 0 0, L_0x1c8be30;  1 drivers
v0x1cb4e70_0 .net "w", 0 0, v0x1cb1660_0;  1 drivers
v0x1cb4f10_0 .net "y", 6 1, v0x1cb1700_0;  1 drivers
L_0x1cb80b0 .concat [ 1 1 0 0], L_0x1cb58c0, L_0x1c7a720;
L_0x1cb8150 .concat [ 1 1 0 0], L_0x1cb58c0, L_0x1c7a720;
L_0x1cb81f0 .concat [ 1 1 0 0], L_0x1cb7e80, L_0x1cb71a0;
L_0x1cb8300 .concat [ 1 1 0 0], L_0x1cb58c0, L_0x1c7a720;
L_0x1cb84b0 .cmp/eeq 2, L_0x1cb80b0, L_0x1cb83a0;
S_0x1c79a50 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1c60360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1c64a50 .functor NOT 1, v0x1cb1660_0, C4<0>, C4<0>, C4<0>;
L_0x1c7a720 .functor AND 1, L_0x1cb5020, L_0x1c64a50, C4<1>, C4<1>;
L_0x1c8bea0 .functor OR 1, L_0x1cb5210, L_0x1cb52b0, C4<0>, C4<0>;
L_0x1cb54c0 .functor OR 1, L_0x1c8bea0, L_0x1cb53f0, C4<0>, C4<0>;
L_0x1cb57b0 .functor OR 1, L_0x1cb54c0, L_0x1cb5600, C4<0>, C4<0>;
L_0x1cb58c0 .functor AND 1, L_0x1cb57b0, v0x1cb1660_0, C4<1>, C4<1>;
v0x1c8bfa0_0 .net "Y2", 0 0, L_0x1c7a720;  alias, 1 drivers
v0x1c8c040_0 .net "Y4", 0 0, L_0x1cb58c0;  alias, 1 drivers
v0x1c64b60_0 .net *"_ivl_1", 0 0, L_0x1cb5020;  1 drivers
v0x1c64c30_0 .net *"_ivl_10", 0 0, L_0x1c8bea0;  1 drivers
v0x1cb0670_0 .net *"_ivl_13", 0 0, L_0x1cb53f0;  1 drivers
v0x1cb07a0_0 .net *"_ivl_14", 0 0, L_0x1cb54c0;  1 drivers
v0x1cb0880_0 .net *"_ivl_17", 0 0, L_0x1cb5600;  1 drivers
v0x1cb0960_0 .net *"_ivl_18", 0 0, L_0x1cb57b0;  1 drivers
v0x1cb0a40_0 .net *"_ivl_2", 0 0, L_0x1c64a50;  1 drivers
v0x1cb0bb0_0 .net *"_ivl_7", 0 0, L_0x1cb5210;  1 drivers
v0x1cb0c90_0 .net *"_ivl_9", 0 0, L_0x1cb52b0;  1 drivers
v0x1cb0d70_0 .net "w", 0 0, v0x1cb1660_0;  alias, 1 drivers
v0x1cb0e30_0 .net "y", 6 1, v0x1cb1700_0;  alias, 1 drivers
L_0x1cb5020 .part v0x1cb1700_0, 0, 1;
L_0x1cb5210 .part v0x1cb1700_0, 1, 1;
L_0x1cb52b0 .part v0x1cb1700_0, 2, 1;
L_0x1cb53f0 .part v0x1cb1700_0, 4, 1;
L_0x1cb5600 .part v0x1cb1700_0, 5, 1;
S_0x1cb0f90 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1c60360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1cb11f0_0 .net "clk", 0 0, v0x1cb4ae0_0;  1 drivers
v0x1cb12d0_0 .var/2s "errored1", 31 0;
v0x1cb13b0_0 .var/2s "onehot_error", 31 0;
v0x1cb1470_0 .net "tb_match", 0 0, L_0x1cb84b0;  alias, 1 drivers
v0x1cb1530_0 .var/2s "temp", 31 0;
v0x1cb1660_0 .var "w", 0 0;
v0x1cb1700_0 .var "y", 6 1;
E_0x1c73d40/0 .event negedge, v0x1cb11f0_0;
E_0x1c73d40/1 .event posedge, v0x1cb11f0_0;
E_0x1c73d40 .event/or E_0x1c73d40/0, E_0x1c73d40/1;
S_0x1cb1800 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1c60360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1cb5ab0 .functor NOT 1, L_0x1cb5a10, C4<0>, C4<0>, C4<0>;
L_0x1cb5c10 .functor NOT 1, L_0x1cb5b70, C4<0>, C4<0>, C4<0>;
L_0x1cb5cd0 .functor AND 1, L_0x1cb5ab0, L_0x1cb5c10, C4<1>, C4<1>;
L_0x1cb5de0 .functor NOT 1, v0x1cb1660_0, C4<0>, C4<0>, C4<0>;
L_0x1cb5e80 .functor AND 1, L_0x1cb5cd0, L_0x1cb5de0, C4<1>, C4<1>;
L_0x1cb6030 .functor NOT 1, L_0x1cb5f90, C4<0>, C4<0>, C4<0>;
L_0x1cb6200 .functor AND 1, L_0x1cb6030, L_0x1cb6130, C4<1>, C4<1>;
L_0x1cb6310 .functor AND 1, L_0x1cb6200, v0x1cb1660_0, C4<1>, C4<1>;
L_0x1cb6420 .functor OR 1, L_0x1cb5e80, L_0x1cb6310, C4<0>, C4<0>;
L_0x1cb66b0 .functor AND 1, L_0x1cb6530, L_0x1cb65d0, C4<1>, C4<1>;
L_0x1cb68c0 .functor NOT 1, L_0x1cb6820, C4<0>, C4<0>, C4<0>;
L_0x1cb6930 .functor AND 1, L_0x1cb66b0, L_0x1cb68c0, C4<1>, C4<1>;
L_0x1cb6db0 .functor NOT 1, L_0x1cb6ab0, C4<0>, C4<0>, C4<0>;
L_0x1cb6e70 .functor AND 1, L_0x1cb6930, L_0x1cb6db0, C4<1>, C4<1>;
L_0x1cb6a40 .functor NOT 1, v0x1cb1660_0, C4<0>, C4<0>, C4<0>;
L_0x1cb7000 .functor AND 1, L_0x1cb6e70, L_0x1cb6a40, C4<1>, C4<1>;
L_0x1cb71a0 .functor OR 1, L_0x1cb6420, L_0x1cb7000, C4<0>, C4<0>;
L_0x1cb74a0 .functor NOT 1, L_0x1cb73a0, C4<0>, C4<0>, C4<0>;
L_0x1cb75b0 .functor AND 1, L_0x1cb7300, L_0x1cb74a0, C4<1>, C4<1>;
L_0x1cb7760 .functor NOT 1, L_0x1cb76c0, C4<0>, C4<0>, C4<0>;
L_0x1cb7940 .functor AND 1, L_0x1cb7760, L_0x1cb7510, C4<1>, C4<1>;
L_0x1cb7a50 .functor OR 1, L_0x1cb75b0, L_0x1cb7940, C4<0>, C4<0>;
L_0x1cb78d0 .functor AND 1, L_0x1cb7c20, L_0x1cb7cc0, C4<1>, C4<1>;
L_0x1cb7e80 .functor OR 1, L_0x1cb7a50, L_0x1cb78d0, C4<0>, C4<0>;
v0x1cb1aa0_0 .net "Y2", 0 0, L_0x1cb71a0;  alias, 1 drivers
v0x1cb1b60_0 .net "Y4", 0 0, L_0x1cb7e80;  alias, 1 drivers
v0x1cb1c20_0 .net *"_ivl_1", 0 0, L_0x1cb5a10;  1 drivers
v0x1cb1d10_0 .net *"_ivl_10", 0 0, L_0x1cb5de0;  1 drivers
v0x1cb1df0_0 .net *"_ivl_12", 0 0, L_0x1cb5e80;  1 drivers
v0x1cb1f20_0 .net *"_ivl_15", 0 0, L_0x1cb5f90;  1 drivers
v0x1cb2000_0 .net *"_ivl_16", 0 0, L_0x1cb6030;  1 drivers
v0x1cb20e0_0 .net *"_ivl_19", 0 0, L_0x1cb6130;  1 drivers
v0x1cb21c0_0 .net *"_ivl_2", 0 0, L_0x1cb5ab0;  1 drivers
v0x1cb2330_0 .net *"_ivl_20", 0 0, L_0x1cb6200;  1 drivers
v0x1cb2410_0 .net *"_ivl_22", 0 0, L_0x1cb6310;  1 drivers
v0x1cb24f0_0 .net *"_ivl_24", 0 0, L_0x1cb6420;  1 drivers
v0x1cb25d0_0 .net *"_ivl_27", 0 0, L_0x1cb6530;  1 drivers
v0x1cb26b0_0 .net *"_ivl_29", 0 0, L_0x1cb65d0;  1 drivers
v0x1cb2790_0 .net *"_ivl_30", 0 0, L_0x1cb66b0;  1 drivers
v0x1cb2870_0 .net *"_ivl_33", 0 0, L_0x1cb6820;  1 drivers
v0x1cb2950_0 .net *"_ivl_34", 0 0, L_0x1cb68c0;  1 drivers
v0x1cb2a30_0 .net *"_ivl_36", 0 0, L_0x1cb6930;  1 drivers
v0x1cb2b10_0 .net *"_ivl_39", 0 0, L_0x1cb6ab0;  1 drivers
v0x1cb2bf0_0 .net *"_ivl_40", 0 0, L_0x1cb6db0;  1 drivers
v0x1cb2cd0_0 .net *"_ivl_42", 0 0, L_0x1cb6e70;  1 drivers
v0x1cb2db0_0 .net *"_ivl_44", 0 0, L_0x1cb6a40;  1 drivers
v0x1cb2e90_0 .net *"_ivl_46", 0 0, L_0x1cb7000;  1 drivers
v0x1cb2f70_0 .net *"_ivl_5", 0 0, L_0x1cb5b70;  1 drivers
v0x1cb3050_0 .net *"_ivl_51", 0 0, L_0x1cb7300;  1 drivers
v0x1cb3130_0 .net *"_ivl_53", 0 0, L_0x1cb73a0;  1 drivers
v0x1cb3210_0 .net *"_ivl_54", 0 0, L_0x1cb74a0;  1 drivers
v0x1cb32f0_0 .net *"_ivl_56", 0 0, L_0x1cb75b0;  1 drivers
v0x1cb33d0_0 .net *"_ivl_59", 0 0, L_0x1cb76c0;  1 drivers
v0x1cb34b0_0 .net *"_ivl_6", 0 0, L_0x1cb5c10;  1 drivers
v0x1cb3590_0 .net *"_ivl_60", 0 0, L_0x1cb7760;  1 drivers
v0x1cb3670_0 .net *"_ivl_63", 0 0, L_0x1cb7510;  1 drivers
v0x1cb3750_0 .net *"_ivl_64", 0 0, L_0x1cb7940;  1 drivers
v0x1cb3a40_0 .net *"_ivl_66", 0 0, L_0x1cb7a50;  1 drivers
v0x1cb3b20_0 .net *"_ivl_69", 0 0, L_0x1cb7c20;  1 drivers
v0x1cb3c00_0 .net *"_ivl_71", 0 0, L_0x1cb7cc0;  1 drivers
v0x1cb3ce0_0 .net *"_ivl_72", 0 0, L_0x1cb78d0;  1 drivers
v0x1cb3dc0_0 .net *"_ivl_8", 0 0, L_0x1cb5cd0;  1 drivers
v0x1cb3ea0_0 .net "w", 0 0, v0x1cb1660_0;  alias, 1 drivers
v0x1cb3f40_0 .net "y", 6 1, v0x1cb1700_0;  alias, 1 drivers
L_0x1cb5a10 .part v0x1cb1700_0, 3, 1;
L_0x1cb5b70 .part v0x1cb1700_0, 2, 1;
L_0x1cb5f90 .part v0x1cb1700_0, 1, 1;
L_0x1cb6130 .part v0x1cb1700_0, 0, 1;
L_0x1cb6530 .part v0x1cb1700_0, 3, 1;
L_0x1cb65d0 .part v0x1cb1700_0, 2, 1;
L_0x1cb6820 .part v0x1cb1700_0, 1, 1;
L_0x1cb6ab0 .part v0x1cb1700_0, 0, 1;
L_0x1cb7300 .part v0x1cb1700_0, 3, 1;
L_0x1cb73a0 .part v0x1cb1700_0, 2, 1;
L_0x1cb76c0 .part v0x1cb1700_0, 3, 1;
L_0x1cb7510 .part v0x1cb1700_0, 2, 1;
L_0x1cb7c20 .part v0x1cb1700_0, 1, 1;
L_0x1cb7cc0 .part v0x1cb1700_0, 0, 1;
S_0x1cb40d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1c60360;
 .timescale -12 -12;
E_0x1c73890 .event anyedge, v0x1cb4c40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cb4c40_0;
    %nor/r;
    %assign/vec4 v0x1cb4c40_0, 0;
    %wait E_0x1c73890;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cb0f90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb12d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb13b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1cb0f90;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c73d40;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1cb1700_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1cb1660_0, 0;
    %load/vec4 v0x1cb1470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb13b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cb13b0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cb12d0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c73d40;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1cb1530_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1cb1530_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x1cb1530_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1cb1530_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x1cb1530_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1cb1530_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1cb1700_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1cb1660_0, 0;
    %load/vec4 v0x1cb1470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb12d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1cb12d0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1cb13b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1cb12d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1cb13b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1cb12d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1c60360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb4ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cb4c40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c60360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cb4ae0_0;
    %inv;
    %store/vec4 v0x1cb4ae0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1c60360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cb11f0_0, v0x1cb4dd0_0, v0x1cb4f10_0, v0x1cb4e70_0, v0x1cb43b0_0, v0x1cb42f0_0, v0x1cb4520_0, v0x1cb4450_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1c60360;
T_6 ;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1c60360;
T_7 ;
    %wait E_0x1c73d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb4b80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
    %load/vec4 v0x1cb4d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cb4b80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1cb43b0_0;
    %load/vec4 v0x1cb43b0_0;
    %load/vec4 v0x1cb42f0_0;
    %xor;
    %load/vec4 v0x1cb43b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1cb4520_0;
    %load/vec4 v0x1cb4520_0;
    %load/vec4 v0x1cb4450_0;
    %xor;
    %load/vec4 v0x1cb4520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1cb4b80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cb4b80_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/m2014_q6c/iter0/response1/top_module.sv";
