// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_delete_patch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n_patches,
        n_patches_ap_vld,
        n_patches_read,
        patches_superpoints_0_address0,
        patches_superpoints_0_ce0,
        patches_superpoints_0_we0,
        patches_superpoints_0_d0,
        patches_superpoints_1_address0,
        patches_superpoints_1_ce0,
        patches_superpoints_1_we0,
        patches_superpoints_1_d0,
        patches_superpoints_1_address1,
        patches_superpoints_1_ce1,
        patches_superpoints_1_q1,
        patches_superpoints_2_address0,
        patches_superpoints_2_ce0,
        patches_superpoints_2_we0,
        patches_superpoints_2_d0,
        patches_superpoints_2_address1,
        patches_superpoints_2_ce1,
        patches_superpoints_2_q1,
        patches_superpoints_3_address0,
        patches_superpoints_3_ce0,
        patches_superpoints_3_we0,
        patches_superpoints_3_d0,
        patches_superpoints_3_address1,
        patches_superpoints_3_ce1,
        patches_superpoints_3_q1,
        patches_superpoints_4_address0,
        patches_superpoints_4_ce0,
        patches_superpoints_4_we0,
        patches_superpoints_4_d0,
        patches_superpoints_4_address1,
        patches_superpoints_4_ce1,
        patches_superpoints_4_q1,
        patches_superpoints_5_address0,
        patches_superpoints_5_ce0,
        patches_superpoints_5_we0,
        patches_superpoints_5_d0,
        patches_superpoints_5_address1,
        patches_superpoints_5_ce1,
        patches_superpoints_5_q1,
        patches_superpoints_6_address0,
        patches_superpoints_6_ce0,
        patches_superpoints_6_we0,
        patches_superpoints_6_d0,
        patches_superpoints_6_address1,
        patches_superpoints_6_ce1,
        patches_superpoints_6_q1,
        patches_superpoints_7_address0,
        patches_superpoints_7_ce0,
        patches_superpoints_7_we0,
        patches_superpoints_7_d0,
        patches_superpoints_7_address1,
        patches_superpoints_7_ce1,
        patches_superpoints_7_q1,
        patches_superpoints_8_address0,
        patches_superpoints_8_ce0,
        patches_superpoints_8_we0,
        patches_superpoints_8_d0,
        patches_superpoints_8_address1,
        patches_superpoints_8_ce1,
        patches_superpoints_8_q1,
        patches_superpoints_9_address0,
        patches_superpoints_9_ce0,
        patches_superpoints_9_we0,
        patches_superpoints_9_d0,
        patches_superpoints_9_address1,
        patches_superpoints_9_ce1,
        patches_superpoints_9_q1,
        patches_superpoints_10_address0,
        patches_superpoints_10_ce0,
        patches_superpoints_10_we0,
        patches_superpoints_10_d0,
        patches_superpoints_10_address1,
        patches_superpoints_10_ce1,
        patches_superpoints_10_q1,
        patches_superpoints_11_address0,
        patches_superpoints_11_ce0,
        patches_superpoints_11_we0,
        patches_superpoints_11_d0,
        patches_superpoints_11_address1,
        patches_superpoints_11_ce1,
        patches_superpoints_11_q1,
        patches_superpoints_12_address0,
        patches_superpoints_12_ce0,
        patches_superpoints_12_we0,
        patches_superpoints_12_d0,
        patches_superpoints_12_address1,
        patches_superpoints_12_ce1,
        patches_superpoints_12_q1,
        patches_superpoints_13_address0,
        patches_superpoints_13_ce0,
        patches_superpoints_13_we0,
        patches_superpoints_13_d0,
        patches_superpoints_13_address1,
        patches_superpoints_13_ce1,
        patches_superpoints_13_q1,
        patches_superpoints_14_address0,
        patches_superpoints_14_ce0,
        patches_superpoints_14_we0,
        patches_superpoints_14_d0,
        patches_superpoints_14_address1,
        patches_superpoints_14_ce1,
        patches_superpoints_14_q1,
        patches_superpoints_15_address0,
        patches_superpoints_15_ce0,
        patches_superpoints_15_we0,
        patches_superpoints_15_d0,
        patches_superpoints_15_address1,
        patches_superpoints_15_ce1,
        patches_superpoints_15_q1,
        patches_superpoints_16_address0,
        patches_superpoints_16_ce0,
        patches_superpoints_16_we0,
        patches_superpoints_16_d0,
        patches_superpoints_16_address1,
        patches_superpoints_16_ce1,
        patches_superpoints_16_q1,
        patches_superpoints_17_address0,
        patches_superpoints_17_ce0,
        patches_superpoints_17_we0,
        patches_superpoints_17_d0,
        patches_superpoints_17_address1,
        patches_superpoints_17_ce1,
        patches_superpoints_17_q1,
        patches_superpoints_18_address0,
        patches_superpoints_18_ce0,
        patches_superpoints_18_we0,
        patches_superpoints_18_d0,
        patches_superpoints_18_address1,
        patches_superpoints_18_ce1,
        patches_superpoints_18_q1,
        patches_superpoints_19_address0,
        patches_superpoints_19_ce0,
        patches_superpoints_19_we0,
        patches_superpoints_19_d0,
        patches_superpoints_19_address1,
        patches_superpoints_19_ce1,
        patches_superpoints_19_q1,
        patches_superpoints_20_address0,
        patches_superpoints_20_ce0,
        patches_superpoints_20_we0,
        patches_superpoints_20_d0,
        patches_superpoints_20_address1,
        patches_superpoints_20_ce1,
        patches_superpoints_20_q1,
        patches_superpoints_21_address0,
        patches_superpoints_21_ce0,
        patches_superpoints_21_we0,
        patches_superpoints_21_d0,
        patches_superpoints_21_address1,
        patches_superpoints_21_ce1,
        patches_superpoints_21_q1,
        patches_superpoints_22_address0,
        patches_superpoints_22_ce0,
        patches_superpoints_22_we0,
        patches_superpoints_22_d0,
        patches_superpoints_22_address1,
        patches_superpoints_22_ce1,
        patches_superpoints_22_q1,
        patches_superpoints_23_address0,
        patches_superpoints_23_ce0,
        patches_superpoints_23_we0,
        patches_superpoints_23_d0,
        patches_superpoints_23_address1,
        patches_superpoints_23_ce1,
        patches_superpoints_23_q1,
        patches_superpoints_24_address0,
        patches_superpoints_24_ce0,
        patches_superpoints_24_we0,
        patches_superpoints_24_d0,
        patches_superpoints_24_address1,
        patches_superpoints_24_ce1,
        patches_superpoints_24_q1,
        patches_superpoints_25_address0,
        patches_superpoints_25_ce0,
        patches_superpoints_25_we0,
        patches_superpoints_25_d0,
        patches_superpoints_25_address1,
        patches_superpoints_25_ce1,
        patches_superpoints_25_q1,
        patches_superpoints_26_address0,
        patches_superpoints_26_ce0,
        patches_superpoints_26_we0,
        patches_superpoints_26_d0,
        patches_superpoints_26_address1,
        patches_superpoints_26_ce1,
        patches_superpoints_26_q1,
        patches_superpoints_27_address0,
        patches_superpoints_27_ce0,
        patches_superpoints_27_we0,
        patches_superpoints_27_d0,
        patches_superpoints_27_address1,
        patches_superpoints_27_ce1,
        patches_superpoints_27_q1,
        patches_superpoints_28_address0,
        patches_superpoints_28_ce0,
        patches_superpoints_28_we0,
        patches_superpoints_28_d0,
        patches_superpoints_28_address1,
        patches_superpoints_28_ce1,
        patches_superpoints_28_q1,
        patches_superpoints_29_address0,
        patches_superpoints_29_ce0,
        patches_superpoints_29_we0,
        patches_superpoints_29_d0,
        patches_superpoints_29_address1,
        patches_superpoints_29_ce1,
        patches_superpoints_29_q1,
        patches_superpoints_30_address0,
        patches_superpoints_30_ce0,
        patches_superpoints_30_we0,
        patches_superpoints_30_d0,
        patches_superpoints_30_address1,
        patches_superpoints_30_ce1,
        patches_superpoints_30_q1,
        patches_superpoints_31_address0,
        patches_superpoints_31_ce0,
        patches_superpoints_31_we0,
        patches_superpoints_31_d0,
        patches_superpoints_31_address1,
        patches_superpoints_31_ce1,
        patches_superpoints_31_q1,
        patches_parameters_0_address0,
        patches_parameters_0_ce0,
        patches_parameters_0_we0,
        patches_parameters_0_d0,
        patches_parameters_1_address0,
        patches_parameters_1_ce0,
        patches_parameters_1_we0,
        patches_parameters_1_d0,
        patches_parameters_1_address1,
        patches_parameters_1_ce1,
        patches_parameters_1_q1,
        patches_parameters_2_address0,
        patches_parameters_2_ce0,
        patches_parameters_2_we0,
        patches_parameters_2_d0,
        patches_parameters_2_address1,
        patches_parameters_2_ce1,
        patches_parameters_2_q1,
        patches_parameters_3_address0,
        patches_parameters_3_ce0,
        patches_parameters_3_we0,
        patches_parameters_3_d0,
        patches_parameters_3_address1,
        patches_parameters_3_ce1,
        patches_parameters_3_q1,
        patches_parameters_4_address0,
        patches_parameters_4_ce0,
        patches_parameters_4_we0,
        patches_parameters_4_d0,
        patches_parameters_4_address1,
        patches_parameters_4_ce1,
        patches_parameters_4_q1,
        patches_parameters_5_address0,
        patches_parameters_5_ce0,
        patches_parameters_5_we0,
        patches_parameters_5_d0,
        patches_parameters_5_address1,
        patches_parameters_5_ce1,
        patches_parameters_5_q1,
        patches_parameters_6_address0,
        patches_parameters_6_ce0,
        patches_parameters_6_we0,
        patches_parameters_6_d0,
        patches_parameters_6_address1,
        patches_parameters_6_ce1,
        patches_parameters_6_q1,
        patches_parameters_7_address0,
        patches_parameters_7_ce0,
        patches_parameters_7_we0,
        patches_parameters_7_d0,
        patches_parameters_7_address1,
        patches_parameters_7_ce1,
        patches_parameters_7_q1,
        patches_parameters_8_address0,
        patches_parameters_8_ce0,
        patches_parameters_8_we0,
        patches_parameters_8_d0,
        patches_parameters_8_address1,
        patches_parameters_8_ce1,
        patches_parameters_8_q1,
        patches_parameters_9_address0,
        patches_parameters_9_ce0,
        patches_parameters_9_we0,
        patches_parameters_9_d0,
        patches_parameters_9_address1,
        patches_parameters_9_ce1,
        patches_parameters_9_q1,
        patches_parameters_10_address0,
        patches_parameters_10_ce0,
        patches_parameters_10_we0,
        patches_parameters_10_d0,
        patches_parameters_10_address1,
        patches_parameters_10_ce1,
        patches_parameters_10_q1,
        patches_parameters_11_address0,
        patches_parameters_11_ce0,
        patches_parameters_11_we0,
        patches_parameters_11_d0,
        patches_parameters_11_address1,
        patches_parameters_11_ce1,
        patches_parameters_11_q1,
        patches_parameters_12_address0,
        patches_parameters_12_ce0,
        patches_parameters_12_we0,
        patches_parameters_12_d0,
        patches_parameters_12_address1,
        patches_parameters_12_ce1,
        patches_parameters_12_q1,
        patches_parameters_13_address0,
        patches_parameters_13_ce0,
        patches_parameters_13_we0,
        patches_parameters_13_d0,
        patches_parameters_13_address1,
        patches_parameters_13_ce1,
        patches_parameters_13_q1,
        patches_parameters_14_address0,
        patches_parameters_14_ce0,
        patches_parameters_14_we0,
        patches_parameters_14_d0,
        patches_parameters_14_address1,
        patches_parameters_14_ce1,
        patches_parameters_14_q1,
        patches_parameters_15_address0,
        patches_parameters_15_ce0,
        patches_parameters_15_we0,
        patches_parameters_15_d0,
        patches_parameters_15_address1,
        patches_parameters_15_ce1,
        patches_parameters_15_q1,
        patches_parameters_16_address0,
        patches_parameters_16_ce0,
        patches_parameters_16_we0,
        patches_parameters_16_d0,
        patches_parameters_16_address1,
        patches_parameters_16_ce1,
        patches_parameters_16_q1,
        patches_parameters_17_address0,
        patches_parameters_17_ce0,
        patches_parameters_17_we0,
        patches_parameters_17_d0,
        patches_parameters_17_address1,
        patches_parameters_17_ce1,
        patches_parameters_17_q1,
        patches_parameters_18_address0,
        patches_parameters_18_ce0,
        patches_parameters_18_we0,
        patches_parameters_18_d0,
        patches_parameters_18_address1,
        patches_parameters_18_ce1,
        patches_parameters_18_q1,
        patches_parameters_19_address0,
        patches_parameters_19_ce0,
        patches_parameters_19_we0,
        patches_parameters_19_d0,
        patches_parameters_19_address1,
        patches_parameters_19_ce1,
        patches_parameters_19_q1,
        patches_parameters_20_address0,
        patches_parameters_20_ce0,
        patches_parameters_20_we0,
        patches_parameters_20_d0,
        patches_parameters_20_address1,
        patches_parameters_20_ce1,
        patches_parameters_20_q1,
        patches_parameters_21_address0,
        patches_parameters_21_ce0,
        patches_parameters_21_we0,
        patches_parameters_21_d0,
        patches_parameters_21_address1,
        patches_parameters_21_ce1,
        patches_parameters_21_q1,
        patches_parameters_22_address0,
        patches_parameters_22_ce0,
        patches_parameters_22_we0,
        patches_parameters_22_d0,
        patches_parameters_22_address1,
        patches_parameters_22_ce1,
        patches_parameters_22_q1,
        patches_parameters_23_address0,
        patches_parameters_23_ce0,
        patches_parameters_23_we0,
        patches_parameters_23_d0,
        patches_parameters_23_address1,
        patches_parameters_23_ce1,
        patches_parameters_23_q1,
        patches_parameters_24_address0,
        patches_parameters_24_ce0,
        patches_parameters_24_we0,
        patches_parameters_24_d0,
        patches_parameters_24_address1,
        patches_parameters_24_ce1,
        patches_parameters_24_q1,
        patches_parameters_25_address0,
        patches_parameters_25_ce0,
        patches_parameters_25_we0,
        patches_parameters_25_d0,
        patches_parameters_25_address1,
        patches_parameters_25_ce1,
        patches_parameters_25_q1,
        patches_parameters_26_address0,
        patches_parameters_26_ce0,
        patches_parameters_26_we0,
        patches_parameters_26_d0,
        patches_parameters_26_address1,
        patches_parameters_26_ce1,
        patches_parameters_26_q1,
        patches_parameters_27_address0,
        patches_parameters_27_ce0,
        patches_parameters_27_we0,
        patches_parameters_27_d0,
        patches_parameters_27_address1,
        patches_parameters_27_ce1,
        patches_parameters_27_q1,
        patches_parameters_28_address0,
        patches_parameters_28_ce0,
        patches_parameters_28_we0,
        patches_parameters_28_d0,
        patches_parameters_28_address1,
        patches_parameters_28_ce1,
        patches_parameters_28_q1,
        patches_parameters_29_address0,
        patches_parameters_29_ce0,
        patches_parameters_29_we0,
        patches_parameters_29_d0,
        patches_parameters_29_address1,
        patches_parameters_29_ce1,
        patches_parameters_29_q1,
        patches_parameters_30_address0,
        patches_parameters_30_ce0,
        patches_parameters_30_we0,
        patches_parameters_30_d0,
        patches_parameters_30_address1,
        patches_parameters_30_ce1,
        patches_parameters_30_q1,
        patches_parameters_31_address0,
        patches_parameters_31_ce0,
        patches_parameters_31_we0,
        patches_parameters_31_d0,
        patches_parameters_31_address1,
        patches_parameters_31_ce1,
        patches_parameters_31_q1,
        index
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_pp0_stage0 = 10'd4;
parameter    ap_ST_fsm_state5 = 10'd8;
parameter    ap_ST_fsm_pp1_stage0 = 10'd16;
parameter    ap_ST_fsm_state8 = 10'd32;
parameter    ap_ST_fsm_state9 = 10'd64;
parameter    ap_ST_fsm_state10 = 10'd128;
parameter    ap_ST_fsm_state11 = 10'd256;
parameter    ap_ST_fsm_state12 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] n_patches;
output   n_patches_ap_vld;
input  [31:0] n_patches_read;
output  [7:0] patches_superpoints_0_address0;
output   patches_superpoints_0_ce0;
output   patches_superpoints_0_we0;
output  [63:0] patches_superpoints_0_d0;
output  [7:0] patches_superpoints_1_address0;
output   patches_superpoints_1_ce0;
output   patches_superpoints_1_we0;
output  [63:0] patches_superpoints_1_d0;
output  [7:0] patches_superpoints_1_address1;
output   patches_superpoints_1_ce1;
input  [63:0] patches_superpoints_1_q1;
output  [7:0] patches_superpoints_2_address0;
output   patches_superpoints_2_ce0;
output   patches_superpoints_2_we0;
output  [63:0] patches_superpoints_2_d0;
output  [7:0] patches_superpoints_2_address1;
output   patches_superpoints_2_ce1;
input  [63:0] patches_superpoints_2_q1;
output  [7:0] patches_superpoints_3_address0;
output   patches_superpoints_3_ce0;
output   patches_superpoints_3_we0;
output  [63:0] patches_superpoints_3_d0;
output  [7:0] patches_superpoints_3_address1;
output   patches_superpoints_3_ce1;
input  [63:0] patches_superpoints_3_q1;
output  [7:0] patches_superpoints_4_address0;
output   patches_superpoints_4_ce0;
output   patches_superpoints_4_we0;
output  [63:0] patches_superpoints_4_d0;
output  [7:0] patches_superpoints_4_address1;
output   patches_superpoints_4_ce1;
input  [63:0] patches_superpoints_4_q1;
output  [7:0] patches_superpoints_5_address0;
output   patches_superpoints_5_ce0;
output   patches_superpoints_5_we0;
output  [63:0] patches_superpoints_5_d0;
output  [7:0] patches_superpoints_5_address1;
output   patches_superpoints_5_ce1;
input  [63:0] patches_superpoints_5_q1;
output  [7:0] patches_superpoints_6_address0;
output   patches_superpoints_6_ce0;
output   patches_superpoints_6_we0;
output  [63:0] patches_superpoints_6_d0;
output  [7:0] patches_superpoints_6_address1;
output   patches_superpoints_6_ce1;
input  [63:0] patches_superpoints_6_q1;
output  [7:0] patches_superpoints_7_address0;
output   patches_superpoints_7_ce0;
output   patches_superpoints_7_we0;
output  [63:0] patches_superpoints_7_d0;
output  [7:0] patches_superpoints_7_address1;
output   patches_superpoints_7_ce1;
input  [63:0] patches_superpoints_7_q1;
output  [7:0] patches_superpoints_8_address0;
output   patches_superpoints_8_ce0;
output   patches_superpoints_8_we0;
output  [63:0] patches_superpoints_8_d0;
output  [7:0] patches_superpoints_8_address1;
output   patches_superpoints_8_ce1;
input  [63:0] patches_superpoints_8_q1;
output  [7:0] patches_superpoints_9_address0;
output   patches_superpoints_9_ce0;
output   patches_superpoints_9_we0;
output  [63:0] patches_superpoints_9_d0;
output  [7:0] patches_superpoints_9_address1;
output   patches_superpoints_9_ce1;
input  [63:0] patches_superpoints_9_q1;
output  [7:0] patches_superpoints_10_address0;
output   patches_superpoints_10_ce0;
output   patches_superpoints_10_we0;
output  [63:0] patches_superpoints_10_d0;
output  [7:0] patches_superpoints_10_address1;
output   patches_superpoints_10_ce1;
input  [63:0] patches_superpoints_10_q1;
output  [7:0] patches_superpoints_11_address0;
output   patches_superpoints_11_ce0;
output   patches_superpoints_11_we0;
output  [63:0] patches_superpoints_11_d0;
output  [7:0] patches_superpoints_11_address1;
output   patches_superpoints_11_ce1;
input  [63:0] patches_superpoints_11_q1;
output  [7:0] patches_superpoints_12_address0;
output   patches_superpoints_12_ce0;
output   patches_superpoints_12_we0;
output  [63:0] patches_superpoints_12_d0;
output  [7:0] patches_superpoints_12_address1;
output   patches_superpoints_12_ce1;
input  [63:0] patches_superpoints_12_q1;
output  [7:0] patches_superpoints_13_address0;
output   patches_superpoints_13_ce0;
output   patches_superpoints_13_we0;
output  [63:0] patches_superpoints_13_d0;
output  [7:0] patches_superpoints_13_address1;
output   patches_superpoints_13_ce1;
input  [63:0] patches_superpoints_13_q1;
output  [7:0] patches_superpoints_14_address0;
output   patches_superpoints_14_ce0;
output   patches_superpoints_14_we0;
output  [63:0] patches_superpoints_14_d0;
output  [7:0] patches_superpoints_14_address1;
output   patches_superpoints_14_ce1;
input  [63:0] patches_superpoints_14_q1;
output  [7:0] patches_superpoints_15_address0;
output   patches_superpoints_15_ce0;
output   patches_superpoints_15_we0;
output  [63:0] patches_superpoints_15_d0;
output  [7:0] patches_superpoints_15_address1;
output   patches_superpoints_15_ce1;
input  [63:0] patches_superpoints_15_q1;
output  [7:0] patches_superpoints_16_address0;
output   patches_superpoints_16_ce0;
output   patches_superpoints_16_we0;
output  [63:0] patches_superpoints_16_d0;
output  [7:0] patches_superpoints_16_address1;
output   patches_superpoints_16_ce1;
input  [63:0] patches_superpoints_16_q1;
output  [7:0] patches_superpoints_17_address0;
output   patches_superpoints_17_ce0;
output   patches_superpoints_17_we0;
output  [63:0] patches_superpoints_17_d0;
output  [7:0] patches_superpoints_17_address1;
output   patches_superpoints_17_ce1;
input  [63:0] patches_superpoints_17_q1;
output  [7:0] patches_superpoints_18_address0;
output   patches_superpoints_18_ce0;
output   patches_superpoints_18_we0;
output  [63:0] patches_superpoints_18_d0;
output  [7:0] patches_superpoints_18_address1;
output   patches_superpoints_18_ce1;
input  [63:0] patches_superpoints_18_q1;
output  [7:0] patches_superpoints_19_address0;
output   patches_superpoints_19_ce0;
output   patches_superpoints_19_we0;
output  [63:0] patches_superpoints_19_d0;
output  [7:0] patches_superpoints_19_address1;
output   patches_superpoints_19_ce1;
input  [63:0] patches_superpoints_19_q1;
output  [7:0] patches_superpoints_20_address0;
output   patches_superpoints_20_ce0;
output   patches_superpoints_20_we0;
output  [63:0] patches_superpoints_20_d0;
output  [7:0] patches_superpoints_20_address1;
output   patches_superpoints_20_ce1;
input  [63:0] patches_superpoints_20_q1;
output  [7:0] patches_superpoints_21_address0;
output   patches_superpoints_21_ce0;
output   patches_superpoints_21_we0;
output  [63:0] patches_superpoints_21_d0;
output  [7:0] patches_superpoints_21_address1;
output   patches_superpoints_21_ce1;
input  [63:0] patches_superpoints_21_q1;
output  [7:0] patches_superpoints_22_address0;
output   patches_superpoints_22_ce0;
output   patches_superpoints_22_we0;
output  [63:0] patches_superpoints_22_d0;
output  [7:0] patches_superpoints_22_address1;
output   patches_superpoints_22_ce1;
input  [63:0] patches_superpoints_22_q1;
output  [7:0] patches_superpoints_23_address0;
output   patches_superpoints_23_ce0;
output   patches_superpoints_23_we0;
output  [63:0] patches_superpoints_23_d0;
output  [7:0] patches_superpoints_23_address1;
output   patches_superpoints_23_ce1;
input  [63:0] patches_superpoints_23_q1;
output  [7:0] patches_superpoints_24_address0;
output   patches_superpoints_24_ce0;
output   patches_superpoints_24_we0;
output  [63:0] patches_superpoints_24_d0;
output  [7:0] patches_superpoints_24_address1;
output   patches_superpoints_24_ce1;
input  [63:0] patches_superpoints_24_q1;
output  [7:0] patches_superpoints_25_address0;
output   patches_superpoints_25_ce0;
output   patches_superpoints_25_we0;
output  [63:0] patches_superpoints_25_d0;
output  [7:0] patches_superpoints_25_address1;
output   patches_superpoints_25_ce1;
input  [63:0] patches_superpoints_25_q1;
output  [7:0] patches_superpoints_26_address0;
output   patches_superpoints_26_ce0;
output   patches_superpoints_26_we0;
output  [63:0] patches_superpoints_26_d0;
output  [7:0] patches_superpoints_26_address1;
output   patches_superpoints_26_ce1;
input  [63:0] patches_superpoints_26_q1;
output  [7:0] patches_superpoints_27_address0;
output   patches_superpoints_27_ce0;
output   patches_superpoints_27_we0;
output  [63:0] patches_superpoints_27_d0;
output  [7:0] patches_superpoints_27_address1;
output   patches_superpoints_27_ce1;
input  [63:0] patches_superpoints_27_q1;
output  [7:0] patches_superpoints_28_address0;
output   patches_superpoints_28_ce0;
output   patches_superpoints_28_we0;
output  [63:0] patches_superpoints_28_d0;
output  [7:0] patches_superpoints_28_address1;
output   patches_superpoints_28_ce1;
input  [63:0] patches_superpoints_28_q1;
output  [7:0] patches_superpoints_29_address0;
output   patches_superpoints_29_ce0;
output   patches_superpoints_29_we0;
output  [63:0] patches_superpoints_29_d0;
output  [7:0] patches_superpoints_29_address1;
output   patches_superpoints_29_ce1;
input  [63:0] patches_superpoints_29_q1;
output  [7:0] patches_superpoints_30_address0;
output   patches_superpoints_30_ce0;
output   patches_superpoints_30_we0;
output  [63:0] patches_superpoints_30_d0;
output  [7:0] patches_superpoints_30_address1;
output   patches_superpoints_30_ce1;
input  [63:0] patches_superpoints_30_q1;
output  [7:0] patches_superpoints_31_address0;
output   patches_superpoints_31_ce0;
output   patches_superpoints_31_we0;
output  [63:0] patches_superpoints_31_d0;
output  [7:0] patches_superpoints_31_address1;
output   patches_superpoints_31_ce1;
input  [63:0] patches_superpoints_31_q1;
output  [6:0] patches_parameters_0_address0;
output   patches_parameters_0_ce0;
output   patches_parameters_0_we0;
output  [63:0] patches_parameters_0_d0;
output  [6:0] patches_parameters_1_address0;
output   patches_parameters_1_ce0;
output   patches_parameters_1_we0;
output  [63:0] patches_parameters_1_d0;
output  [6:0] patches_parameters_1_address1;
output   patches_parameters_1_ce1;
input  [63:0] patches_parameters_1_q1;
output  [6:0] patches_parameters_2_address0;
output   patches_parameters_2_ce0;
output   patches_parameters_2_we0;
output  [63:0] patches_parameters_2_d0;
output  [6:0] patches_parameters_2_address1;
output   patches_parameters_2_ce1;
input  [63:0] patches_parameters_2_q1;
output  [6:0] patches_parameters_3_address0;
output   patches_parameters_3_ce0;
output   patches_parameters_3_we0;
output  [63:0] patches_parameters_3_d0;
output  [6:0] patches_parameters_3_address1;
output   patches_parameters_3_ce1;
input  [63:0] patches_parameters_3_q1;
output  [6:0] patches_parameters_4_address0;
output   patches_parameters_4_ce0;
output   patches_parameters_4_we0;
output  [63:0] patches_parameters_4_d0;
output  [6:0] patches_parameters_4_address1;
output   patches_parameters_4_ce1;
input  [63:0] patches_parameters_4_q1;
output  [6:0] patches_parameters_5_address0;
output   patches_parameters_5_ce0;
output   patches_parameters_5_we0;
output  [63:0] patches_parameters_5_d0;
output  [6:0] patches_parameters_5_address1;
output   patches_parameters_5_ce1;
input  [63:0] patches_parameters_5_q1;
output  [6:0] patches_parameters_6_address0;
output   patches_parameters_6_ce0;
output   patches_parameters_6_we0;
output  [63:0] patches_parameters_6_d0;
output  [6:0] patches_parameters_6_address1;
output   patches_parameters_6_ce1;
input  [63:0] patches_parameters_6_q1;
output  [6:0] patches_parameters_7_address0;
output   patches_parameters_7_ce0;
output   patches_parameters_7_we0;
output  [63:0] patches_parameters_7_d0;
output  [6:0] patches_parameters_7_address1;
output   patches_parameters_7_ce1;
input  [63:0] patches_parameters_7_q1;
output  [6:0] patches_parameters_8_address0;
output   patches_parameters_8_ce0;
output   patches_parameters_8_we0;
output  [63:0] patches_parameters_8_d0;
output  [6:0] patches_parameters_8_address1;
output   patches_parameters_8_ce1;
input  [63:0] patches_parameters_8_q1;
output  [6:0] patches_parameters_9_address0;
output   patches_parameters_9_ce0;
output   patches_parameters_9_we0;
output  [63:0] patches_parameters_9_d0;
output  [6:0] patches_parameters_9_address1;
output   patches_parameters_9_ce1;
input  [63:0] patches_parameters_9_q1;
output  [6:0] patches_parameters_10_address0;
output   patches_parameters_10_ce0;
output   patches_parameters_10_we0;
output  [63:0] patches_parameters_10_d0;
output  [6:0] patches_parameters_10_address1;
output   patches_parameters_10_ce1;
input  [63:0] patches_parameters_10_q1;
output  [6:0] patches_parameters_11_address0;
output   patches_parameters_11_ce0;
output   patches_parameters_11_we0;
output  [63:0] patches_parameters_11_d0;
output  [6:0] patches_parameters_11_address1;
output   patches_parameters_11_ce1;
input  [63:0] patches_parameters_11_q1;
output  [6:0] patches_parameters_12_address0;
output   patches_parameters_12_ce0;
output   patches_parameters_12_we0;
output  [63:0] patches_parameters_12_d0;
output  [6:0] patches_parameters_12_address1;
output   patches_parameters_12_ce1;
input  [63:0] patches_parameters_12_q1;
output  [6:0] patches_parameters_13_address0;
output   patches_parameters_13_ce0;
output   patches_parameters_13_we0;
output  [63:0] patches_parameters_13_d0;
output  [6:0] patches_parameters_13_address1;
output   patches_parameters_13_ce1;
input  [63:0] patches_parameters_13_q1;
output  [6:0] patches_parameters_14_address0;
output   patches_parameters_14_ce0;
output   patches_parameters_14_we0;
output  [63:0] patches_parameters_14_d0;
output  [6:0] patches_parameters_14_address1;
output   patches_parameters_14_ce1;
input  [63:0] patches_parameters_14_q1;
output  [6:0] patches_parameters_15_address0;
output   patches_parameters_15_ce0;
output   patches_parameters_15_we0;
output  [63:0] patches_parameters_15_d0;
output  [6:0] patches_parameters_15_address1;
output   patches_parameters_15_ce1;
input  [63:0] patches_parameters_15_q1;
output  [6:0] patches_parameters_16_address0;
output   patches_parameters_16_ce0;
output   patches_parameters_16_we0;
output  [63:0] patches_parameters_16_d0;
output  [6:0] patches_parameters_16_address1;
output   patches_parameters_16_ce1;
input  [63:0] patches_parameters_16_q1;
output  [6:0] patches_parameters_17_address0;
output   patches_parameters_17_ce0;
output   patches_parameters_17_we0;
output  [63:0] patches_parameters_17_d0;
output  [6:0] patches_parameters_17_address1;
output   patches_parameters_17_ce1;
input  [63:0] patches_parameters_17_q1;
output  [6:0] patches_parameters_18_address0;
output   patches_parameters_18_ce0;
output   patches_parameters_18_we0;
output  [63:0] patches_parameters_18_d0;
output  [6:0] patches_parameters_18_address1;
output   patches_parameters_18_ce1;
input  [63:0] patches_parameters_18_q1;
output  [6:0] patches_parameters_19_address0;
output   patches_parameters_19_ce0;
output   patches_parameters_19_we0;
output  [63:0] patches_parameters_19_d0;
output  [6:0] patches_parameters_19_address1;
output   patches_parameters_19_ce1;
input  [63:0] patches_parameters_19_q1;
output  [6:0] patches_parameters_20_address0;
output   patches_parameters_20_ce0;
output   patches_parameters_20_we0;
output  [63:0] patches_parameters_20_d0;
output  [6:0] patches_parameters_20_address1;
output   patches_parameters_20_ce1;
input  [63:0] patches_parameters_20_q1;
output  [6:0] patches_parameters_21_address0;
output   patches_parameters_21_ce0;
output   patches_parameters_21_we0;
output  [63:0] patches_parameters_21_d0;
output  [6:0] patches_parameters_21_address1;
output   patches_parameters_21_ce1;
input  [63:0] patches_parameters_21_q1;
output  [6:0] patches_parameters_22_address0;
output   patches_parameters_22_ce0;
output   patches_parameters_22_we0;
output  [63:0] patches_parameters_22_d0;
output  [6:0] patches_parameters_22_address1;
output   patches_parameters_22_ce1;
input  [63:0] patches_parameters_22_q1;
output  [6:0] patches_parameters_23_address0;
output   patches_parameters_23_ce0;
output   patches_parameters_23_we0;
output  [63:0] patches_parameters_23_d0;
output  [6:0] patches_parameters_23_address1;
output   patches_parameters_23_ce1;
input  [63:0] patches_parameters_23_q1;
output  [6:0] patches_parameters_24_address0;
output   patches_parameters_24_ce0;
output   patches_parameters_24_we0;
output  [63:0] patches_parameters_24_d0;
output  [6:0] patches_parameters_24_address1;
output   patches_parameters_24_ce1;
input  [63:0] patches_parameters_24_q1;
output  [6:0] patches_parameters_25_address0;
output   patches_parameters_25_ce0;
output   patches_parameters_25_we0;
output  [63:0] patches_parameters_25_d0;
output  [6:0] patches_parameters_25_address1;
output   patches_parameters_25_ce1;
input  [63:0] patches_parameters_25_q1;
output  [6:0] patches_parameters_26_address0;
output   patches_parameters_26_ce0;
output   patches_parameters_26_we0;
output  [63:0] patches_parameters_26_d0;
output  [6:0] patches_parameters_26_address1;
output   patches_parameters_26_ce1;
input  [63:0] patches_parameters_26_q1;
output  [6:0] patches_parameters_27_address0;
output   patches_parameters_27_ce0;
output   patches_parameters_27_we0;
output  [63:0] patches_parameters_27_d0;
output  [6:0] patches_parameters_27_address1;
output   patches_parameters_27_ce1;
input  [63:0] patches_parameters_27_q1;
output  [6:0] patches_parameters_28_address0;
output   patches_parameters_28_ce0;
output   patches_parameters_28_we0;
output  [63:0] patches_parameters_28_d0;
output  [6:0] patches_parameters_28_address1;
output   patches_parameters_28_ce1;
input  [63:0] patches_parameters_28_q1;
output  [6:0] patches_parameters_29_address0;
output   patches_parameters_29_ce0;
output   patches_parameters_29_we0;
output  [63:0] patches_parameters_29_d0;
output  [6:0] patches_parameters_29_address1;
output   patches_parameters_29_ce1;
input  [63:0] patches_parameters_29_q1;
output  [6:0] patches_parameters_30_address0;
output   patches_parameters_30_ce0;
output   patches_parameters_30_we0;
output  [63:0] patches_parameters_30_d0;
output  [6:0] patches_parameters_30_address1;
output   patches_parameters_30_ce1;
input  [63:0] patches_parameters_30_q1;
output  [6:0] patches_parameters_31_address0;
output   patches_parameters_31_ce0;
output   patches_parameters_31_we0;
output  [63:0] patches_parameters_31_d0;
output  [6:0] patches_parameters_31_address1;
output   patches_parameters_31_ce1;
input  [63:0] patches_parameters_31_q1;
input  [31:0] index;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg n_patches_ap_vld;
reg[7:0] patches_superpoints_0_address0;
reg patches_superpoints_0_ce0;
reg patches_superpoints_0_we0;
reg[63:0] patches_superpoints_0_d0;
reg[7:0] patches_superpoints_1_address0;
reg patches_superpoints_1_ce0;
reg patches_superpoints_1_we0;
reg[63:0] patches_superpoints_1_d0;
reg patches_superpoints_1_ce1;
reg[7:0] patches_superpoints_2_address0;
reg patches_superpoints_2_ce0;
reg patches_superpoints_2_we0;
reg[63:0] patches_superpoints_2_d0;
reg patches_superpoints_2_ce1;
reg[7:0] patches_superpoints_3_address0;
reg patches_superpoints_3_ce0;
reg patches_superpoints_3_we0;
reg[63:0] patches_superpoints_3_d0;
reg patches_superpoints_3_ce1;
reg[7:0] patches_superpoints_4_address0;
reg patches_superpoints_4_ce0;
reg patches_superpoints_4_we0;
reg[63:0] patches_superpoints_4_d0;
reg patches_superpoints_4_ce1;
reg[7:0] patches_superpoints_5_address0;
reg patches_superpoints_5_ce0;
reg patches_superpoints_5_we0;
reg[63:0] patches_superpoints_5_d0;
reg patches_superpoints_5_ce1;
reg[7:0] patches_superpoints_6_address0;
reg patches_superpoints_6_ce0;
reg patches_superpoints_6_we0;
reg[63:0] patches_superpoints_6_d0;
reg patches_superpoints_6_ce1;
reg[7:0] patches_superpoints_7_address0;
reg patches_superpoints_7_ce0;
reg patches_superpoints_7_we0;
reg[63:0] patches_superpoints_7_d0;
reg patches_superpoints_7_ce1;
reg[7:0] patches_superpoints_8_address0;
reg patches_superpoints_8_ce0;
reg patches_superpoints_8_we0;
reg[63:0] patches_superpoints_8_d0;
reg patches_superpoints_8_ce1;
reg[7:0] patches_superpoints_9_address0;
reg patches_superpoints_9_ce0;
reg patches_superpoints_9_we0;
reg[63:0] patches_superpoints_9_d0;
reg patches_superpoints_9_ce1;
reg[7:0] patches_superpoints_10_address0;
reg patches_superpoints_10_ce0;
reg patches_superpoints_10_we0;
reg[63:0] patches_superpoints_10_d0;
reg patches_superpoints_10_ce1;
reg[7:0] patches_superpoints_11_address0;
reg patches_superpoints_11_ce0;
reg patches_superpoints_11_we0;
reg[63:0] patches_superpoints_11_d0;
reg patches_superpoints_11_ce1;
reg[7:0] patches_superpoints_12_address0;
reg patches_superpoints_12_ce0;
reg patches_superpoints_12_we0;
reg[63:0] patches_superpoints_12_d0;
reg patches_superpoints_12_ce1;
reg[7:0] patches_superpoints_13_address0;
reg patches_superpoints_13_ce0;
reg patches_superpoints_13_we0;
reg[63:0] patches_superpoints_13_d0;
reg patches_superpoints_13_ce1;
reg[7:0] patches_superpoints_14_address0;
reg patches_superpoints_14_ce0;
reg patches_superpoints_14_we0;
reg[63:0] patches_superpoints_14_d0;
reg patches_superpoints_14_ce1;
reg[7:0] patches_superpoints_15_address0;
reg patches_superpoints_15_ce0;
reg patches_superpoints_15_we0;
reg[63:0] patches_superpoints_15_d0;
reg patches_superpoints_15_ce1;
reg[7:0] patches_superpoints_16_address0;
reg patches_superpoints_16_ce0;
reg patches_superpoints_16_we0;
reg[63:0] patches_superpoints_16_d0;
reg patches_superpoints_16_ce1;
reg[7:0] patches_superpoints_17_address0;
reg patches_superpoints_17_ce0;
reg patches_superpoints_17_we0;
reg[63:0] patches_superpoints_17_d0;
reg patches_superpoints_17_ce1;
reg[7:0] patches_superpoints_18_address0;
reg patches_superpoints_18_ce0;
reg patches_superpoints_18_we0;
reg[63:0] patches_superpoints_18_d0;
reg patches_superpoints_18_ce1;
reg[7:0] patches_superpoints_19_address0;
reg patches_superpoints_19_ce0;
reg patches_superpoints_19_we0;
reg[63:0] patches_superpoints_19_d0;
reg patches_superpoints_19_ce1;
reg[7:0] patches_superpoints_20_address0;
reg patches_superpoints_20_ce0;
reg patches_superpoints_20_we0;
reg[63:0] patches_superpoints_20_d0;
reg patches_superpoints_20_ce1;
reg[7:0] patches_superpoints_21_address0;
reg patches_superpoints_21_ce0;
reg patches_superpoints_21_we0;
reg[63:0] patches_superpoints_21_d0;
reg patches_superpoints_21_ce1;
reg[7:0] patches_superpoints_22_address0;
reg patches_superpoints_22_ce0;
reg patches_superpoints_22_we0;
reg[63:0] patches_superpoints_22_d0;
reg patches_superpoints_22_ce1;
reg[7:0] patches_superpoints_23_address0;
reg patches_superpoints_23_ce0;
reg patches_superpoints_23_we0;
reg[63:0] patches_superpoints_23_d0;
reg patches_superpoints_23_ce1;
reg[7:0] patches_superpoints_24_address0;
reg patches_superpoints_24_ce0;
reg patches_superpoints_24_we0;
reg[63:0] patches_superpoints_24_d0;
reg patches_superpoints_24_ce1;
reg[7:0] patches_superpoints_25_address0;
reg patches_superpoints_25_ce0;
reg patches_superpoints_25_we0;
reg[63:0] patches_superpoints_25_d0;
reg patches_superpoints_25_ce1;
reg[7:0] patches_superpoints_26_address0;
reg patches_superpoints_26_ce0;
reg patches_superpoints_26_we0;
reg[63:0] patches_superpoints_26_d0;
reg patches_superpoints_26_ce1;
reg[7:0] patches_superpoints_27_address0;
reg patches_superpoints_27_ce0;
reg patches_superpoints_27_we0;
reg[63:0] patches_superpoints_27_d0;
reg patches_superpoints_27_ce1;
reg[7:0] patches_superpoints_28_address0;
reg patches_superpoints_28_ce0;
reg patches_superpoints_28_we0;
reg[63:0] patches_superpoints_28_d0;
reg patches_superpoints_28_ce1;
reg[7:0] patches_superpoints_29_address0;
reg patches_superpoints_29_ce0;
reg patches_superpoints_29_we0;
reg[63:0] patches_superpoints_29_d0;
reg patches_superpoints_29_ce1;
reg[7:0] patches_superpoints_30_address0;
reg patches_superpoints_30_ce0;
reg patches_superpoints_30_we0;
reg[63:0] patches_superpoints_30_d0;
reg patches_superpoints_30_ce1;
reg[7:0] patches_superpoints_31_address0;
reg patches_superpoints_31_ce0;
reg patches_superpoints_31_we0;
reg[63:0] patches_superpoints_31_d0;
reg patches_superpoints_31_ce1;
reg[6:0] patches_parameters_0_address0;
reg patches_parameters_0_ce0;
reg patches_parameters_0_we0;
reg[63:0] patches_parameters_0_d0;
reg[6:0] patches_parameters_1_address0;
reg patches_parameters_1_ce0;
reg patches_parameters_1_we0;
reg[63:0] patches_parameters_1_d0;
reg patches_parameters_1_ce1;
reg[6:0] patches_parameters_2_address0;
reg patches_parameters_2_ce0;
reg patches_parameters_2_we0;
reg[63:0] patches_parameters_2_d0;
reg patches_parameters_2_ce1;
reg[6:0] patches_parameters_3_address0;
reg patches_parameters_3_ce0;
reg patches_parameters_3_we0;
reg[63:0] patches_parameters_3_d0;
reg patches_parameters_3_ce1;
reg[6:0] patches_parameters_4_address0;
reg patches_parameters_4_ce0;
reg patches_parameters_4_we0;
reg[63:0] patches_parameters_4_d0;
reg patches_parameters_4_ce1;
reg[6:0] patches_parameters_5_address0;
reg patches_parameters_5_ce0;
reg patches_parameters_5_we0;
reg[63:0] patches_parameters_5_d0;
reg patches_parameters_5_ce1;
reg[6:0] patches_parameters_6_address0;
reg patches_parameters_6_ce0;
reg patches_parameters_6_we0;
reg[63:0] patches_parameters_6_d0;
reg patches_parameters_6_ce1;
reg[6:0] patches_parameters_7_address0;
reg patches_parameters_7_ce0;
reg patches_parameters_7_we0;
reg[63:0] patches_parameters_7_d0;
reg patches_parameters_7_ce1;
reg[6:0] patches_parameters_8_address0;
reg patches_parameters_8_ce0;
reg patches_parameters_8_we0;
reg[63:0] patches_parameters_8_d0;
reg patches_parameters_8_ce1;
reg[6:0] patches_parameters_9_address0;
reg patches_parameters_9_ce0;
reg patches_parameters_9_we0;
reg[63:0] patches_parameters_9_d0;
reg patches_parameters_9_ce1;
reg[6:0] patches_parameters_10_address0;
reg patches_parameters_10_ce0;
reg patches_parameters_10_we0;
reg[63:0] patches_parameters_10_d0;
reg patches_parameters_10_ce1;
reg[6:0] patches_parameters_11_address0;
reg patches_parameters_11_ce0;
reg patches_parameters_11_we0;
reg[63:0] patches_parameters_11_d0;
reg patches_parameters_11_ce1;
reg[6:0] patches_parameters_12_address0;
reg patches_parameters_12_ce0;
reg patches_parameters_12_we0;
reg[63:0] patches_parameters_12_d0;
reg patches_parameters_12_ce1;
reg[6:0] patches_parameters_13_address0;
reg patches_parameters_13_ce0;
reg patches_parameters_13_we0;
reg[63:0] patches_parameters_13_d0;
reg patches_parameters_13_ce1;
reg[6:0] patches_parameters_14_address0;
reg patches_parameters_14_ce0;
reg patches_parameters_14_we0;
reg[63:0] patches_parameters_14_d0;
reg patches_parameters_14_ce1;
reg[6:0] patches_parameters_15_address0;
reg patches_parameters_15_ce0;
reg patches_parameters_15_we0;
reg[63:0] patches_parameters_15_d0;
reg patches_parameters_15_ce1;
reg[6:0] patches_parameters_16_address0;
reg patches_parameters_16_ce0;
reg patches_parameters_16_we0;
reg[63:0] patches_parameters_16_d0;
reg patches_parameters_16_ce1;
reg[6:0] patches_parameters_17_address0;
reg patches_parameters_17_ce0;
reg patches_parameters_17_we0;
reg[63:0] patches_parameters_17_d0;
reg patches_parameters_17_ce1;
reg[6:0] patches_parameters_18_address0;
reg patches_parameters_18_ce0;
reg patches_parameters_18_we0;
reg[63:0] patches_parameters_18_d0;
reg patches_parameters_18_ce1;
reg[6:0] patches_parameters_19_address0;
reg patches_parameters_19_ce0;
reg patches_parameters_19_we0;
reg[63:0] patches_parameters_19_d0;
reg patches_parameters_19_ce1;
reg[6:0] patches_parameters_20_address0;
reg patches_parameters_20_ce0;
reg patches_parameters_20_we0;
reg[63:0] patches_parameters_20_d0;
reg patches_parameters_20_ce1;
reg[6:0] patches_parameters_21_address0;
reg patches_parameters_21_ce0;
reg patches_parameters_21_we0;
reg[63:0] patches_parameters_21_d0;
reg patches_parameters_21_ce1;
reg[6:0] patches_parameters_22_address0;
reg patches_parameters_22_ce0;
reg patches_parameters_22_we0;
reg[63:0] patches_parameters_22_d0;
reg patches_parameters_22_ce1;
reg[6:0] patches_parameters_23_address0;
reg patches_parameters_23_ce0;
reg patches_parameters_23_we0;
reg[63:0] patches_parameters_23_d0;
reg patches_parameters_23_ce1;
reg[6:0] patches_parameters_24_address0;
reg patches_parameters_24_ce0;
reg patches_parameters_24_we0;
reg[63:0] patches_parameters_24_d0;
reg patches_parameters_24_ce1;
reg[6:0] patches_parameters_25_address0;
reg patches_parameters_25_ce0;
reg patches_parameters_25_we0;
reg[63:0] patches_parameters_25_d0;
reg patches_parameters_25_ce1;
reg[6:0] patches_parameters_26_address0;
reg patches_parameters_26_ce0;
reg patches_parameters_26_we0;
reg[63:0] patches_parameters_26_d0;
reg patches_parameters_26_ce1;
reg[6:0] patches_parameters_27_address0;
reg patches_parameters_27_ce0;
reg patches_parameters_27_we0;
reg[63:0] patches_parameters_27_d0;
reg patches_parameters_27_ce1;
reg[6:0] patches_parameters_28_address0;
reg patches_parameters_28_ce0;
reg patches_parameters_28_we0;
reg[63:0] patches_parameters_28_d0;
reg patches_parameters_28_ce1;
reg[6:0] patches_parameters_29_address0;
reg patches_parameters_29_ce0;
reg patches_parameters_29_we0;
reg[63:0] patches_parameters_29_d0;
reg patches_parameters_29_ce1;
reg[6:0] patches_parameters_30_address0;
reg patches_parameters_30_ce0;
reg patches_parameters_30_we0;
reg[63:0] patches_parameters_30_d0;
reg patches_parameters_30_ce1;
reg[6:0] patches_parameters_31_address0;
reg patches_parameters_31_ce0;
reg patches_parameters_31_we0;
reg[63:0] patches_parameters_31_d0;
reg patches_parameters_31_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] indvar_flatten13_reg_2039;
reg   [2:0] a_reg_2050;
reg   [6:0] indvar_flatten_reg_2061;
reg   [4:0] b_reg_2072;
reg   [1:0] c_reg_2083;
reg   [6:0] indvar_flatten35_reg_2224;
reg   [2:0] a_8_reg_2235;
reg   [5:0] indvar_flatten21_reg_2246;
reg   [2:0] b_14_reg_2257;
reg   [2:0] c_11_reg_2268;
wire   [31:0] n_patches_read_5_read_fu_362_p2;
wire   [0:0] or_ln363_fu_2451_p2;
reg   [0:0] or_ln363_reg_2974;
wire  signed [31:0] sub_fu_2457_p2;
reg  signed [31:0] sub_reg_2978;
wire   [0:0] icmp_ln370_fu_2463_p2;
reg   [0:0] icmp_ln370_reg_2983;
wire   [63:0] zext_ln370_fu_2469_p1;
wire  signed [63:0] wide_trip_count_fu_2473_p1;
reg  signed [63:0] wide_trip_count_reg_2992;
wire   [0:0] icmp_ln370_2_fu_2477_p2;
wire    ap_CS_fsm_state2;
wire   [63:0] indvars_iv_next41_fu_2482_p2;
reg   [63:0] indvars_iv_next41_reg_3001;
wire   [7:0] add_ln372_2_fu_2488_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln372_fu_2494_p2;
reg   [0:0] icmp_ln372_reg_3011;
wire   [2:0] select_ln372_2_fu_2520_p3;
reg   [2:0] select_ln372_2_reg_3015;
wire   [4:0] select_ln374_3_fu_2578_p3;
reg   [4:0] select_ln374_3_reg_3020;
reg   [7:0] patches_superpoints_0_addr_3_reg_3025;
reg   [7:0] patches_superpoints_1_addr_3_reg_3030;
reg   [7:0] patches_superpoints_2_addr_3_reg_3036;
reg   [7:0] patches_superpoints_3_addr_3_reg_3042;
reg   [7:0] patches_superpoints_4_addr_3_reg_3048;
reg   [7:0] patches_superpoints_5_addr_3_reg_3054;
reg   [7:0] patches_superpoints_6_addr_3_reg_3060;
reg   [7:0] patches_superpoints_7_addr_3_reg_3066;
reg   [7:0] patches_superpoints_8_addr_3_reg_3072;
reg   [7:0] patches_superpoints_9_addr_3_reg_3078;
reg   [7:0] patches_superpoints_10_addr_3_reg_3084;
reg   [7:0] patches_superpoints_11_addr_3_reg_3090;
reg   [7:0] patches_superpoints_12_addr_3_reg_3096;
reg   [7:0] patches_superpoints_13_addr_3_reg_3102;
reg   [7:0] patches_superpoints_14_addr_3_reg_3108;
reg   [7:0] patches_superpoints_15_addr_3_reg_3114;
reg   [7:0] patches_superpoints_16_addr_3_reg_3120;
reg   [7:0] patches_superpoints_17_addr_3_reg_3126;
reg   [7:0] patches_superpoints_18_addr_3_reg_3132;
reg   [7:0] patches_superpoints_19_addr_3_reg_3138;
reg   [7:0] patches_superpoints_20_addr_3_reg_3144;
reg   [7:0] patches_superpoints_21_addr_3_reg_3150;
reg   [7:0] patches_superpoints_22_addr_3_reg_3156;
reg   [7:0] patches_superpoints_23_addr_3_reg_3162;
reg   [7:0] patches_superpoints_24_addr_3_reg_3168;
reg   [7:0] patches_superpoints_25_addr_3_reg_3174;
reg   [7:0] patches_superpoints_26_addr_3_reg_3180;
reg   [7:0] patches_superpoints_27_addr_3_reg_3186;
reg   [7:0] patches_superpoints_28_addr_3_reg_3192;
reg   [7:0] patches_superpoints_29_addr_3_reg_3198;
reg   [7:0] patches_superpoints_30_addr_3_reg_3204;
reg   [7:0] patches_superpoints_31_addr_4_reg_3210;
wire   [1:0] add_ln376_fu_2654_p2;
wire   [6:0] select_ln374_4_fu_2666_p3;
wire   [6:0] add_ln383_2_fu_2674_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state6_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln383_fu_2680_p2;
reg   [0:0] icmp_ln383_reg_3231;
wire   [2:0] select_ln383_2_fu_2706_p3;
reg   [2:0] select_ln383_2_reg_3235;
wire   [2:0] select_ln385_3_fu_2764_p3;
reg   [2:0] select_ln385_3_reg_3240;
reg   [6:0] patches_parameters_0_addr_13_reg_3245;
reg   [6:0] patches_parameters_1_addr_13_reg_3250;
reg   [6:0] patches_parameters_2_addr_13_reg_3256;
reg   [6:0] patches_parameters_3_addr_13_reg_3262;
reg   [6:0] patches_parameters_4_addr_13_reg_3268;
reg   [6:0] patches_parameters_5_addr_13_reg_3274;
reg   [6:0] patches_parameters_6_addr_13_reg_3280;
reg   [6:0] patches_parameters_7_addr_13_reg_3286;
reg   [6:0] patches_parameters_8_addr_13_reg_3292;
reg   [6:0] patches_parameters_9_addr_13_reg_3298;
reg   [6:0] patches_parameters_10_addr_13_reg_3304;
reg   [6:0] patches_parameters_11_addr_13_reg_3310;
reg   [6:0] patches_parameters_12_addr_13_reg_3316;
reg   [6:0] patches_parameters_13_addr_13_reg_3322;
reg   [6:0] patches_parameters_14_addr_13_reg_3328;
reg   [6:0] patches_parameters_15_addr_13_reg_3334;
reg   [6:0] patches_parameters_16_addr_13_reg_3340;
reg   [6:0] patches_parameters_17_addr_13_reg_3346;
reg   [6:0] patches_parameters_18_addr_13_reg_3352;
reg   [6:0] patches_parameters_19_addr_13_reg_3358;
reg   [6:0] patches_parameters_20_addr_13_reg_3364;
reg   [6:0] patches_parameters_21_addr_13_reg_3370;
reg   [6:0] patches_parameters_22_addr_13_reg_3376;
reg   [6:0] patches_parameters_23_addr_13_reg_3382;
reg   [6:0] patches_parameters_24_addr_13_reg_3388;
reg   [6:0] patches_parameters_25_addr_13_reg_3394;
reg   [6:0] patches_parameters_26_addr_13_reg_3400;
reg   [6:0] patches_parameters_27_addr_13_reg_3406;
reg   [6:0] patches_parameters_28_addr_13_reg_3412;
reg   [6:0] patches_parameters_29_addr_13_reg_3418;
reg   [6:0] patches_parameters_30_addr_13_reg_3424;
reg   [6:0] patches_parameters_31_addr_17_reg_3430;
wire   [2:0] add_ln387_fu_2854_p2;
wire   [5:0] select_ln385_4_fu_2866_p3;
wire   [7:0] empty_137_fu_2874_p2;
wire    ap_CS_fsm_state9;
wire   [6:0] empty_140_fu_2922_p2;
wire    ap_CS_fsm_state11;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state5;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg    ap_enable_reg_pp1_iter1;
reg   [63:0] i_reg_2029;
wire    ap_CS_fsm_state8;
reg   [2:0] ap_phi_mux_a_phi_fu_2054_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_b_phi_fu_2076_p4;
reg   [63:0] ap_phi_mux_empty_phi_fu_2097_p62;
wire   [63:0] ap_phi_reg_pp0_iter1_empty_reg_2094;
reg   [2:0] ap_phi_mux_a_8_phi_fu_2239_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] ap_phi_mux_b_14_phi_fu_2261_p4;
reg   [63:0] ap_phi_mux_empty_134_phi_fu_2282_p62;
wire   [63:0] ap_phi_reg_pp1_iter1_empty_134_reg_2279;
reg   [7:0] empty_136_reg_2409;
wire   [0:0] exitcond23200_fu_2880_p2;
reg   [6:0] empty_139_reg_2420;
wire   [0:0] exitcond199_fu_2928_p2;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln378_4_fu_2618_p1;
wire   [63:0] zext_ln389_4_fu_2818_p1;
wire   [63:0] p_cast_fu_2886_p1;
wire   [63:0] p_cast1_fu_2934_p1;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln363_fu_2439_p2;
wire   [0:0] tmp_185_fu_2431_p3;
wire   [0:0] xor_ln363_fu_2445_p2;
wire   [0:0] icmp_ln374_fu_2506_p2;
wire   [2:0] add_ln372_fu_2500_p2;
wire   [6:0] tmp_fu_2528_p3;
wire   [0:0] icmp_ln376_fu_2546_p2;
wire   [0:0] xor_ln372_fu_2540_p2;
wire   [4:0] select_ln372_fu_2512_p3;
wire   [0:0] and_ln372_fu_2552_p2;
wire   [0:0] or_ln374_fu_2564_p2;
wire   [4:0] add_ln374_fu_2558_p2;
wire   [7:0] zext_ln374_fu_2536_p1;
wire   [7:0] zext_ln378_fu_2586_p1;
wire   [7:0] add_ln378_fu_2590_p2;
wire   [7:0] shl_ln378_fu_2596_p2;
wire   [1:0] select_ln374_fu_2570_p3;
wire   [7:0] sub_ln378_fu_2602_p2;
wire   [7:0] zext_ln378_3_fu_2608_p1;
wire   [7:0] add_ln378_2_fu_2612_p2;
wire   [6:0] add_ln374_2_fu_2660_p2;
wire   [0:0] icmp_ln385_fu_2692_p2;
wire   [2:0] add_ln383_fu_2686_p2;
wire   [4:0] tmp_s_fu_2714_p3;
wire   [0:0] icmp_ln387_fu_2732_p2;
wire   [0:0] xor_ln383_fu_2726_p2;
wire   [2:0] select_ln383_fu_2698_p3;
wire   [0:0] and_ln383_fu_2738_p2;
wire   [0:0] or_ln385_fu_2750_p2;
wire   [2:0] add_ln385_fu_2744_p2;
wire   [5:0] zext_ln385_fu_2722_p1;
wire   [5:0] zext_ln389_fu_2772_p1;
wire   [5:0] add_ln389_fu_2776_p2;
wire   [3:0] trunc_ln389_fu_2782_p1;
wire   [6:0] p_shl1_cast_fu_2786_p3;
wire   [6:0] p_shl2_cast_fu_2794_p3;
wire   [2:0] select_ln385_fu_2756_p3;
wire   [6:0] sub_ln389_fu_2802_p2;
wire   [6:0] zext_ln389_3_fu_2808_p1;
wire   [6:0] add_ln389_2_fu_2812_p2;
wire   [5:0] add_ln385_2_fu_2860_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_1278;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        a_8_reg_2235 <= 3'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln383_reg_3231 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        a_8_reg_2235 <= select_ln383_2_reg_3235;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln372_reg_3011 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_2050 <= select_ln372_2_reg_3015;
    end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        a_reg_2050 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        b_14_reg_2257 <= 3'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln383_reg_3231 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_14_reg_2257 <= select_ln385_3_reg_3240;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln372_reg_3011 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_reg_2072 <= select_ln374_3_reg_3020;
    end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_reg_2072 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_11_reg_2268 <= 3'd0;
    end else if (((icmp_ln383_fu_2680_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c_11_reg_2268 <= add_ln387_fu_2854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln372_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_reg_2083 <= add_ln376_fu_2654_p2;
    end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        c_reg_2083 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0))) begin
        empty_136_reg_2409 <= empty_137_fu_2874_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln370_2_fu_2477_p2 == 1'd1) | (icmp_ln370_reg_2983 == 1'd0)))) begin
        empty_136_reg_2409 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_139_reg_2420 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0))) begin
        empty_139_reg_2420 <= empty_140_fu_2922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_2463_p2 == 1'd1) & (or_ln363_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_2029 <= zext_ln370_fu_2469_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_reg_2029 <= indvars_iv_next41_reg_3001;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln372_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten13_reg_2039 <= add_ln372_2_fu_2488_p2;
    end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten13_reg_2039 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten21_reg_2246 <= 6'd0;
    end else if (((icmp_ln383_fu_2680_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten21_reg_2246 <= select_ln385_4_fu_2866_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten35_reg_2224 <= 7'd0;
    end else if (((icmp_ln383_fu_2680_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten35_reg_2224 <= add_ln383_2_fu_2674_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln372_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_2061 <= select_ln374_4_fu_2666_p3;
    end else if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_2061 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln363_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln370_reg_2983 <= icmp_ln370_fu_2463_p2;
        sub_reg_2978 <= sub_fu_2457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln372_reg_3011 <= icmp_ln372_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln383_reg_3231 <= icmp_ln383_fu_2680_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_2_fu_2477_p2 == 1'd0) & (icmp_ln370_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        indvars_iv_next41_reg_3001 <= indvars_iv_next41_fu_2482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        or_ln363_reg_2974 <= or_ln363_fu_2451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln383_fu_2680_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_addr_13_reg_3245 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_10_addr_13_reg_3304 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_11_addr_13_reg_3310 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_12_addr_13_reg_3316 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_13_addr_13_reg_3322 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_14_addr_13_reg_3328 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_15_addr_13_reg_3334 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_16_addr_13_reg_3340 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_17_addr_13_reg_3346 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_18_addr_13_reg_3352 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_19_addr_13_reg_3358 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_1_addr_13_reg_3250 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_20_addr_13_reg_3364 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_21_addr_13_reg_3370 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_22_addr_13_reg_3376 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_23_addr_13_reg_3382 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_24_addr_13_reg_3388 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_25_addr_13_reg_3394 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_26_addr_13_reg_3400 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_27_addr_13_reg_3406 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_28_addr_13_reg_3412 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_29_addr_13_reg_3418 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_2_addr_13_reg_3256 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_30_addr_13_reg_3424 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_31_addr_17_reg_3430 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_3_addr_13_reg_3262 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_4_addr_13_reg_3268 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_5_addr_13_reg_3274 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_6_addr_13_reg_3280 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_7_addr_13_reg_3286 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_8_addr_13_reg_3292 <= zext_ln389_4_fu_2818_p1;
        patches_parameters_9_addr_13_reg_3298 <= zext_ln389_4_fu_2818_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln372_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_addr_3_reg_3025 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_10_addr_3_reg_3084 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_11_addr_3_reg_3090 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_12_addr_3_reg_3096 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_13_addr_3_reg_3102 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_14_addr_3_reg_3108 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_15_addr_3_reg_3114 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_16_addr_3_reg_3120 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_17_addr_3_reg_3126 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_18_addr_3_reg_3132 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_19_addr_3_reg_3138 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_1_addr_3_reg_3030 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_20_addr_3_reg_3144 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_21_addr_3_reg_3150 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_22_addr_3_reg_3156 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_23_addr_3_reg_3162 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_24_addr_3_reg_3168 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_25_addr_3_reg_3174 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_26_addr_3_reg_3180 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_27_addr_3_reg_3186 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_28_addr_3_reg_3192 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_29_addr_3_reg_3198 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_2_addr_3_reg_3036 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_30_addr_3_reg_3204 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_31_addr_4_reg_3210 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_3_addr_3_reg_3042 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_4_addr_3_reg_3048 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_5_addr_3_reg_3054 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_6_addr_3_reg_3060 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_7_addr_3_reg_3066 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_8_addr_3_reg_3072 <= zext_ln378_4_fu_2618_p1;
        patches_superpoints_9_addr_3_reg_3078 <= zext_ln378_4_fu_2618_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln372_fu_2494_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln372_2_reg_3015 <= select_ln372_2_fu_2520_p3;
        select_ln374_3_reg_3020 <= select_ln374_3_fu_2578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln383_fu_2680_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln383_2_reg_3235 <= select_ln383_2_fu_2706_p3;
        select_ln385_3_reg_3240 <= select_ln385_3_fu_2764_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_fu_2463_p2 == 1'd1) & (or_ln363_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        wide_trip_count_reg_2992 <= wide_trip_count_fu_2473_p1;
    end
end

always @ (*) begin
    if ((icmp_ln372_fu_2494_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln383_fu_2680_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln383_reg_3231 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_a_8_phi_fu_2239_p4 = select_ln383_2_reg_3235;
    end else begin
        ap_phi_mux_a_8_phi_fu_2239_p4 = a_8_reg_2235;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln372_reg_3011 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_a_phi_fu_2054_p4 = select_ln372_2_reg_3015;
    end else begin
        ap_phi_mux_a_phi_fu_2054_p4 = a_reg_2050;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln383_reg_3231 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_b_14_phi_fu_2261_p4 = select_ln385_3_reg_3240;
    end else begin
        ap_phi_mux_b_14_phi_fu_2261_p4 = b_14_reg_2257;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln372_reg_3011 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_b_phi_fu_2076_p4 = select_ln374_3_reg_3020;
    end else begin
        ap_phi_mux_b_phi_fu_2076_p4 = b_reg_2072;
    end
end

always @ (*) begin
    if ((icmp_ln383_reg_3231 == 1'd0)) begin
        if ((1'b1 == ap_condition_1278)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_31_q1;
        end else if ((i_reg_2029 == 64'd29)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_30_q1;
        end else if ((i_reg_2029 == 64'd28)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_29_q1;
        end else if ((i_reg_2029 == 64'd27)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_28_q1;
        end else if ((i_reg_2029 == 64'd26)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_27_q1;
        end else if ((i_reg_2029 == 64'd25)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_26_q1;
        end else if ((i_reg_2029 == 64'd24)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_25_q1;
        end else if ((i_reg_2029 == 64'd23)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_24_q1;
        end else if ((i_reg_2029 == 64'd22)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_23_q1;
        end else if ((i_reg_2029 == 64'd21)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_22_q1;
        end else if ((i_reg_2029 == 64'd20)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_21_q1;
        end else if ((i_reg_2029 == 64'd19)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_20_q1;
        end else if ((i_reg_2029 == 64'd18)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_19_q1;
        end else if ((i_reg_2029 == 64'd17)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_18_q1;
        end else if ((i_reg_2029 == 64'd16)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_17_q1;
        end else if ((i_reg_2029 == 64'd15)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_16_q1;
        end else if ((i_reg_2029 == 64'd14)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_15_q1;
        end else if ((i_reg_2029 == 64'd13)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_14_q1;
        end else if ((i_reg_2029 == 64'd12)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_13_q1;
        end else if ((i_reg_2029 == 64'd11)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_12_q1;
        end else if ((i_reg_2029 == 64'd10)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_11_q1;
        end else if ((i_reg_2029 == 64'd9)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_10_q1;
        end else if ((i_reg_2029 == 64'd8)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_9_q1;
        end else if ((i_reg_2029 == 64'd7)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_8_q1;
        end else if ((i_reg_2029 == 64'd6)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_7_q1;
        end else if ((i_reg_2029 == 64'd5)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_6_q1;
        end else if ((i_reg_2029 == 64'd4)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_5_q1;
        end else if ((i_reg_2029 == 64'd3)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_4_q1;
        end else if ((i_reg_2029 == 64'd2)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_3_q1;
        end else if ((i_reg_2029 == 64'd1)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_2_q1;
        end else if ((i_reg_2029 == 64'd0)) begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = patches_parameters_1_q1;
        end else begin
            ap_phi_mux_empty_134_phi_fu_2282_p62 = ap_phi_reg_pp1_iter1_empty_134_reg_2279;
        end
    end else begin
        ap_phi_mux_empty_134_phi_fu_2282_p62 = ap_phi_reg_pp1_iter1_empty_134_reg_2279;
    end
end

always @ (*) begin
    if ((icmp_ln372_reg_3011 == 1'd0)) begin
        if ((1'b1 == ap_condition_1278)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_31_q1;
        end else if ((i_reg_2029 == 64'd29)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_30_q1;
        end else if ((i_reg_2029 == 64'd28)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_29_q1;
        end else if ((i_reg_2029 == 64'd27)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_28_q1;
        end else if ((i_reg_2029 == 64'd26)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_27_q1;
        end else if ((i_reg_2029 == 64'd25)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_26_q1;
        end else if ((i_reg_2029 == 64'd24)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_25_q1;
        end else if ((i_reg_2029 == 64'd23)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_24_q1;
        end else if ((i_reg_2029 == 64'd22)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_23_q1;
        end else if ((i_reg_2029 == 64'd21)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_22_q1;
        end else if ((i_reg_2029 == 64'd20)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_21_q1;
        end else if ((i_reg_2029 == 64'd19)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_20_q1;
        end else if ((i_reg_2029 == 64'd18)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_19_q1;
        end else if ((i_reg_2029 == 64'd17)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_18_q1;
        end else if ((i_reg_2029 == 64'd16)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_17_q1;
        end else if ((i_reg_2029 == 64'd15)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_16_q1;
        end else if ((i_reg_2029 == 64'd14)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_15_q1;
        end else if ((i_reg_2029 == 64'd13)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_14_q1;
        end else if ((i_reg_2029 == 64'd12)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_13_q1;
        end else if ((i_reg_2029 == 64'd11)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_12_q1;
        end else if ((i_reg_2029 == 64'd10)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_11_q1;
        end else if ((i_reg_2029 == 64'd9)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_10_q1;
        end else if ((i_reg_2029 == 64'd8)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_9_q1;
        end else if ((i_reg_2029 == 64'd7)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_8_q1;
        end else if ((i_reg_2029 == 64'd6)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_7_q1;
        end else if ((i_reg_2029 == 64'd5)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_6_q1;
        end else if ((i_reg_2029 == 64'd4)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_5_q1;
        end else if ((i_reg_2029 == 64'd3)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_4_q1;
        end else if ((i_reg_2029 == 64'd2)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_3_q1;
        end else if ((i_reg_2029 == 64'd1)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_2_q1;
        end else if ((i_reg_2029 == 64'd0)) begin
            ap_phi_mux_empty_phi_fu_2097_p62 = patches_superpoints_1_q1;
        end else begin
            ap_phi_mux_empty_phi_fu_2097_p62 = ap_phi_reg_pp0_iter1_empty_reg_2094;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_2097_p62 = ap_phi_reg_pp0_iter1_empty_reg_2094;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln363_reg_2974 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        n_patches_ap_vld = 1'b1;
    end else begin
        n_patches_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_0_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_address0 = patches_parameters_0_addr_13_reg_3245;
    end else begin
        patches_parameters_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_0_ce0 = 1'b1;
    end else begin
        patches_parameters_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_0_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_0_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(n_patches_read_5_read_fu_362_p2 == 32'd32) & ~(n_patches_read_5_read_fu_362_p2 == 32'd31) & ~(n_patches_read_5_read_fu_362_p2 == 32'd2) & ~(n_patches_read_5_read_fu_362_p2 == 32'd3) & ~(n_patches_read_5_read_fu_362_p2 == 32'd4) & ~(n_patches_read_5_read_fu_362_p2 == 32'd5) & ~(n_patches_read_5_read_fu_362_p2 == 32'd6) & ~(n_patches_read_5_read_fu_362_p2 == 32'd7) & ~(n_patches_read_5_read_fu_362_p2 == 32'd8) & ~(n_patches_read_5_read_fu_362_p2 == 32'd9) & ~(n_patches_read_5_read_fu_362_p2 == 32'd10) & ~(n_patches_read_5_read_fu_362_p2 == 32'd11) & ~(n_patches_read_5_read_fu_362_p2 == 32'd12) & ~(n_patches_read_5_read_fu_362_p2 == 32'd13) & ~(n_patches_read_5_read_fu_362_p2 == 32'd14) & ~(n_patches_read_5_read_fu_362_p2 == 32'd15) & ~(n_patches_read_5_read_fu_362_p2 == 32'd16) & ~(n_patches_read_5_read_fu_362_p2 == 32'd17) & ~(n_patches_read_5_read_fu_362_p2 == 32'd18) & ~(n_patches_read_5_read_fu_362_p2 == 32'd19) & ~(n_patches_read_5_read_fu_362_p2 == 32'd20) & ~(n_patches_read_5_read_fu_362_p2 == 32'd21) & ~(n_patches_read_5_read_fu_362_p2 == 32'd22) & ~(n_patches_read_5_read_fu_362_p2 == 32'd23) & ~(n_patches_read_5_read_fu_362_p2 == 32'd24) & ~(n_patches_read_5_read_fu_362_p2 == 32'd25) & ~(n_patches_read_5_read_fu_362_p2 == 32'd26) & ~(n_patches_read_5_read_fu_362_p2 == 32'd27) & ~(n_patches_read_5_read_fu_362_p2 == 32'd28) & ~(n_patches_read_5_read_fu_362_p2 == 32'd29) & ~(n_patches_read_5_read_fu_362_p2 == 32'd30) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | (~(i_reg_2029 == 64'd1) & ~(i_reg_2029 == 64'd31) & ~(i_reg_2029 == 64'd30) & ~(i_reg_2029 == 64'd29) & ~(i_reg_2029 == 64'd28) & ~(i_reg_2029 == 64'd27) & ~(i_reg_2029 == 64'd26) & ~(i_reg_2029 == 64'd25) & ~(i_reg_2029 == 64'd24) & ~(i_reg_2029 == 64'd23) & ~(i_reg_2029 == 64'd22) & ~(i_reg_2029 == 64'd21) & ~(i_reg_2029 == 64'd20) & ~(i_reg_2029 == 64'd19) & ~(i_reg_2029 == 64'd18) & ~(i_reg_2029 == 64'd17) & ~(i_reg_2029 == 64'd16) & ~(i_reg_2029 == 64'd15) & ~(i_reg_2029 == 64'd14) & ~(i_reg_2029 == 64'd13) & ~(i_reg_2029 == 64'd12) & ~(i_reg_2029 == 64'd11) & ~(i_reg_2029 == 64'd10) & ~(i_reg_2029 == 64'd9) & ~(i_reg_2029 == 64'd8) & ~(i_reg_2029 == 64'd7) & ~(i_reg_2029 == 64'd6) & ~(i_reg_2029 == 64'd5) & ~(i_reg_2029 == 64'd4) & ~(i_reg_2029 == 64'd3) & ~(i_reg_2029 == 64'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_0_we0 = 1'b1;
    end else begin
        patches_parameters_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_10_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_10_address0 = patches_parameters_10_addr_13_reg_3304;
    end else begin
        patches_parameters_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_10_ce0 = 1'b1;
    end else begin
        patches_parameters_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_10_ce1 = 1'b1;
    end else begin
        patches_parameters_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_10_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_10_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd11) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd10) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_10_we0 = 1'b1;
    end else begin
        patches_parameters_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_11_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_11_address0 = patches_parameters_11_addr_13_reg_3310;
    end else begin
        patches_parameters_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_11_ce0 = 1'b1;
    end else begin
        patches_parameters_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_11_ce1 = 1'b1;
    end else begin
        patches_parameters_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_11_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_11_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd12) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd11) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_11_we0 = 1'b1;
    end else begin
        patches_parameters_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_12_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_12_address0 = patches_parameters_12_addr_13_reg_3316;
    end else begin
        patches_parameters_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_12_ce0 = 1'b1;
    end else begin
        patches_parameters_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_12_ce1 = 1'b1;
    end else begin
        patches_parameters_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_12_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_12_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd13) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd12) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_12_we0 = 1'b1;
    end else begin
        patches_parameters_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_13_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_13_address0 = patches_parameters_13_addr_13_reg_3322;
    end else begin
        patches_parameters_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_13_ce0 = 1'b1;
    end else begin
        patches_parameters_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_13_ce1 = 1'b1;
    end else begin
        patches_parameters_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_13_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_13_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd14) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd13) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_13_we0 = 1'b1;
    end else begin
        patches_parameters_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_14_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_14_address0 = patches_parameters_14_addr_13_reg_3328;
    end else begin
        patches_parameters_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_14_ce0 = 1'b1;
    end else begin
        patches_parameters_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_14_ce1 = 1'b1;
    end else begin
        patches_parameters_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_14_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_14_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd15) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd14) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_14_we0 = 1'b1;
    end else begin
        patches_parameters_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_15_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_15_address0 = patches_parameters_15_addr_13_reg_3334;
    end else begin
        patches_parameters_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_15_ce0 = 1'b1;
    end else begin
        patches_parameters_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_15_ce1 = 1'b1;
    end else begin
        patches_parameters_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_15_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_15_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd16) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd15) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_15_we0 = 1'b1;
    end else begin
        patches_parameters_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_16_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_16_address0 = patches_parameters_16_addr_13_reg_3340;
    end else begin
        patches_parameters_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_16_ce0 = 1'b1;
    end else begin
        patches_parameters_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_16_ce1 = 1'b1;
    end else begin
        patches_parameters_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_16_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_16_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd17) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd16) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_16_we0 = 1'b1;
    end else begin
        patches_parameters_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_17_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_17_address0 = patches_parameters_17_addr_13_reg_3346;
    end else begin
        patches_parameters_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_17_ce0 = 1'b1;
    end else begin
        patches_parameters_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_17_ce1 = 1'b1;
    end else begin
        patches_parameters_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_17_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_17_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd18) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd17) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_17_we0 = 1'b1;
    end else begin
        patches_parameters_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_18_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_18_address0 = patches_parameters_18_addr_13_reg_3352;
    end else begin
        patches_parameters_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_18_ce0 = 1'b1;
    end else begin
        patches_parameters_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_18_ce1 = 1'b1;
    end else begin
        patches_parameters_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_18_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_18_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd19) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd18) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_18_we0 = 1'b1;
    end else begin
        patches_parameters_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_19_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_19_address0 = patches_parameters_19_addr_13_reg_3358;
    end else begin
        patches_parameters_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_19_ce0 = 1'b1;
    end else begin
        patches_parameters_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_19_ce1 = 1'b1;
    end else begin
        patches_parameters_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_19_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_19_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd20) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd19) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_19_we0 = 1'b1;
    end else begin
        patches_parameters_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_1_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_address0 = patches_parameters_1_addr_13_reg_3250;
    end else begin
        patches_parameters_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_1_ce0 = 1'b1;
    end else begin
        patches_parameters_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_ce1 = 1'b1;
    end else begin
        patches_parameters_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_1_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_1_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((i_reg_2029 == 64'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((n_patches_read_5_read_fu_362_p2 == 32'd2) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)))) begin
        patches_parameters_1_we0 = 1'b1;
    end else begin
        patches_parameters_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_20_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_20_address0 = patches_parameters_20_addr_13_reg_3364;
    end else begin
        patches_parameters_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_20_ce0 = 1'b1;
    end else begin
        patches_parameters_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_20_ce1 = 1'b1;
    end else begin
        patches_parameters_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_20_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_20_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd21) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd20) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_20_we0 = 1'b1;
    end else begin
        patches_parameters_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_21_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_21_address0 = patches_parameters_21_addr_13_reg_3370;
    end else begin
        patches_parameters_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_21_ce0 = 1'b1;
    end else begin
        patches_parameters_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_21_ce1 = 1'b1;
    end else begin
        patches_parameters_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_21_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_21_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd22) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd21) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_21_we0 = 1'b1;
    end else begin
        patches_parameters_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_22_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_22_address0 = patches_parameters_22_addr_13_reg_3376;
    end else begin
        patches_parameters_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_22_ce0 = 1'b1;
    end else begin
        patches_parameters_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_22_ce1 = 1'b1;
    end else begin
        patches_parameters_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_22_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_22_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd23) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd22) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_22_we0 = 1'b1;
    end else begin
        patches_parameters_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_23_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_23_address0 = patches_parameters_23_addr_13_reg_3382;
    end else begin
        patches_parameters_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_23_ce0 = 1'b1;
    end else begin
        patches_parameters_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_23_ce1 = 1'b1;
    end else begin
        patches_parameters_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_23_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_23_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd24) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd23) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_23_we0 = 1'b1;
    end else begin
        patches_parameters_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_24_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_24_address0 = patches_parameters_24_addr_13_reg_3388;
    end else begin
        patches_parameters_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_24_ce0 = 1'b1;
    end else begin
        patches_parameters_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_24_ce1 = 1'b1;
    end else begin
        patches_parameters_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_24_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_24_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd25) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd24) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_24_we0 = 1'b1;
    end else begin
        patches_parameters_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_25_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_25_address0 = patches_parameters_25_addr_13_reg_3394;
    end else begin
        patches_parameters_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_25_ce0 = 1'b1;
    end else begin
        patches_parameters_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_25_ce1 = 1'b1;
    end else begin
        patches_parameters_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_25_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_25_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd26) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd25) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_25_we0 = 1'b1;
    end else begin
        patches_parameters_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_26_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_26_address0 = patches_parameters_26_addr_13_reg_3400;
    end else begin
        patches_parameters_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_26_ce0 = 1'b1;
    end else begin
        patches_parameters_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_26_ce1 = 1'b1;
    end else begin
        patches_parameters_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_26_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_26_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd27) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd26) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_26_we0 = 1'b1;
    end else begin
        patches_parameters_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_27_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_27_address0 = patches_parameters_27_addr_13_reg_3406;
    end else begin
        patches_parameters_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_27_ce0 = 1'b1;
    end else begin
        patches_parameters_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_27_ce1 = 1'b1;
    end else begin
        patches_parameters_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_27_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_27_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd28) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd27) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_27_we0 = 1'b1;
    end else begin
        patches_parameters_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_28_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_28_address0 = patches_parameters_28_addr_13_reg_3412;
    end else begin
        patches_parameters_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_28_ce0 = 1'b1;
    end else begin
        patches_parameters_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_28_ce1 = 1'b1;
    end else begin
        patches_parameters_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_28_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_28_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd29) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd28) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_28_we0 = 1'b1;
    end else begin
        patches_parameters_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_29_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_29_address0 = patches_parameters_29_addr_13_reg_3418;
    end else begin
        patches_parameters_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_29_ce0 = 1'b1;
    end else begin
        patches_parameters_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_29_ce1 = 1'b1;
    end else begin
        patches_parameters_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_29_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_29_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd30) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd29) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_29_we0 = 1'b1;
    end else begin
        patches_parameters_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_2_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_address0 = patches_parameters_2_addr_13_reg_3256;
    end else begin
        patches_parameters_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_2_ce0 = 1'b1;
    end else begin
        patches_parameters_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_ce1 = 1'b1;
    end else begin
        patches_parameters_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_2_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_2_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd3) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_2_we0 = 1'b1;
    end else begin
        patches_parameters_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_30_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_30_address0 = patches_parameters_30_addr_13_reg_3424;
    end else begin
        patches_parameters_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_30_ce0 = 1'b1;
    end else begin
        patches_parameters_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_30_ce1 = 1'b1;
    end else begin
        patches_parameters_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_30_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_30_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd31) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd30) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_30_we0 = 1'b1;
    end else begin
        patches_parameters_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_31_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_31_address0 = patches_parameters_31_addr_17_reg_3430;
    end else begin
        patches_parameters_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_31_ce0 = 1'b1;
    end else begin
        patches_parameters_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_31_ce1 = 1'b1;
    end else begin
        patches_parameters_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_31_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_31_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd32) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd31) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_31_we0 = 1'b1;
    end else begin
        patches_parameters_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_3_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_address0 = patches_parameters_3_addr_13_reg_3262;
    end else begin
        patches_parameters_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_3_ce0 = 1'b1;
    end else begin
        patches_parameters_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_ce1 = 1'b1;
    end else begin
        patches_parameters_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_3_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_3_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd4) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_3_we0 = 1'b1;
    end else begin
        patches_parameters_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_4_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_address0 = patches_parameters_4_addr_13_reg_3268;
    end else begin
        patches_parameters_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_4_ce0 = 1'b1;
    end else begin
        patches_parameters_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_ce1 = 1'b1;
    end else begin
        patches_parameters_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_4_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_4_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd5) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_4_we0 = 1'b1;
    end else begin
        patches_parameters_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_5_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_5_address0 = patches_parameters_5_addr_13_reg_3274;
    end else begin
        patches_parameters_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_5_ce0 = 1'b1;
    end else begin
        patches_parameters_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_5_ce1 = 1'b1;
    end else begin
        patches_parameters_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_5_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_5_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd6) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_5_we0 = 1'b1;
    end else begin
        patches_parameters_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_6_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_6_address0 = patches_parameters_6_addr_13_reg_3280;
    end else begin
        patches_parameters_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_6_ce0 = 1'b1;
    end else begin
        patches_parameters_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_6_ce1 = 1'b1;
    end else begin
        patches_parameters_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_6_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_6_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd7) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd6) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_6_we0 = 1'b1;
    end else begin
        patches_parameters_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_7_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_7_address0 = patches_parameters_7_addr_13_reg_3286;
    end else begin
        patches_parameters_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_7_ce0 = 1'b1;
    end else begin
        patches_parameters_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_7_ce1 = 1'b1;
    end else begin
        patches_parameters_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_7_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_7_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd8) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd7) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_7_we0 = 1'b1;
    end else begin
        patches_parameters_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_8_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_8_address0 = patches_parameters_8_addr_13_reg_3292;
    end else begin
        patches_parameters_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_8_ce0 = 1'b1;
    end else begin
        patches_parameters_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_8_ce1 = 1'b1;
    end else begin
        patches_parameters_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_8_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_8_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd9) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd8) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_8_we0 = 1'b1;
    end else begin
        patches_parameters_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_9_address0 = p_cast1_fu_2934_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_9_address0 = patches_parameters_9_addr_13_reg_3298;
    end else begin
        patches_parameters_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_9_ce0 = 1'b1;
    end else begin
        patches_parameters_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_9_ce1 = 1'b1;
    end else begin
        patches_parameters_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        patches_parameters_9_d0 = 64'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        patches_parameters_9_d0 = ap_phi_mux_empty_134_phi_fu_2282_p62;
    end else begin
        patches_parameters_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd10) & (1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0)) | ((i_reg_2029 == 64'd9) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        patches_parameters_9_we0 = 1'b1;
    end else begin
        patches_parameters_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_0_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_address0 = patches_superpoints_0_addr_3_reg_3025;
    end else begin
        patches_superpoints_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_0_ce0 = 1'b1;
    end else begin
        patches_superpoints_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_0_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_0_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(n_patches_read_5_read_fu_362_p2 == 32'd32) & ~(n_patches_read_5_read_fu_362_p2 == 32'd31) & ~(n_patches_read_5_read_fu_362_p2 == 32'd2) & ~(n_patches_read_5_read_fu_362_p2 == 32'd3) & ~(n_patches_read_5_read_fu_362_p2 == 32'd4) & ~(n_patches_read_5_read_fu_362_p2 == 32'd5) & ~(n_patches_read_5_read_fu_362_p2 == 32'd6) & ~(n_patches_read_5_read_fu_362_p2 == 32'd7) & ~(n_patches_read_5_read_fu_362_p2 == 32'd8) & ~(n_patches_read_5_read_fu_362_p2 == 32'd9) & ~(n_patches_read_5_read_fu_362_p2 == 32'd10) & ~(n_patches_read_5_read_fu_362_p2 == 32'd11) & ~(n_patches_read_5_read_fu_362_p2 == 32'd12) & ~(n_patches_read_5_read_fu_362_p2 == 32'd13) & ~(n_patches_read_5_read_fu_362_p2 == 32'd14) & ~(n_patches_read_5_read_fu_362_p2 == 32'd15) & ~(n_patches_read_5_read_fu_362_p2 == 32'd16) & ~(n_patches_read_5_read_fu_362_p2 == 32'd17) & ~(n_patches_read_5_read_fu_362_p2 == 32'd18) & ~(n_patches_read_5_read_fu_362_p2 == 32'd19) & ~(n_patches_read_5_read_fu_362_p2 == 32'd20) & ~(n_patches_read_5_read_fu_362_p2 == 32'd21) & ~(n_patches_read_5_read_fu_362_p2 == 32'd22) & ~(n_patches_read_5_read_fu_362_p2 == 32'd23) & ~(n_patches_read_5_read_fu_362_p2 == 32'd24) & ~(n_patches_read_5_read_fu_362_p2 == 32'd25) & ~(n_patches_read_5_read_fu_362_p2 == 32'd26) & ~(n_patches_read_5_read_fu_362_p2 == 32'd27) & ~(n_patches_read_5_read_fu_362_p2 == 32'd28) & ~(n_patches_read_5_read_fu_362_p2 == 32'd29) & ~(n_patches_read_5_read_fu_362_p2 == 32'd30) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | (~(i_reg_2029 == 64'd1) & ~(i_reg_2029 == 64'd31) & ~(i_reg_2029 == 64'd30) & ~(i_reg_2029 == 64'd29) & ~(i_reg_2029 == 64'd28) & ~(i_reg_2029 == 64'd27) & ~(i_reg_2029 == 64'd26) & ~(i_reg_2029 == 64'd25) & ~(i_reg_2029 == 64'd24) & ~(i_reg_2029 == 64'd23) & ~(i_reg_2029 == 64'd22) & ~(i_reg_2029 == 64'd21) & ~(i_reg_2029 == 64'd20) & ~(i_reg_2029 == 64'd19) & ~(i_reg_2029 == 64'd18) & ~(i_reg_2029 == 64'd17) & ~(i_reg_2029 == 64'd16) & ~(i_reg_2029 == 64'd15) & ~(i_reg_2029 == 64'd14) & ~(i_reg_2029 == 64'd13) & ~(i_reg_2029 == 64'd12) & ~(i_reg_2029 == 64'd11) & ~(i_reg_2029 == 64'd10) & ~(i_reg_2029 == 64'd9) & ~(i_reg_2029 == 64'd8) & ~(i_reg_2029 == 64'd7) & ~(i_reg_2029 == 64'd6) & ~(i_reg_2029 == 64'd5) & ~(i_reg_2029 == 64'd4) & ~(i_reg_2029 == 64'd3) & ~(i_reg_2029 == 64'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_0_we0 = 1'b1;
    end else begin
        patches_superpoints_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_10_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_address0 = patches_superpoints_10_addr_3_reg_3084;
    end else begin
        patches_superpoints_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_10_ce0 = 1'b1;
    end else begin
        patches_superpoints_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_ce1 = 1'b1;
    end else begin
        patches_superpoints_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_10_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_10_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd11) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_10_we0 = 1'b1;
    end else begin
        patches_superpoints_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_11_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_address0 = patches_superpoints_11_addr_3_reg_3090;
    end else begin
        patches_superpoints_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_11_ce0 = 1'b1;
    end else begin
        patches_superpoints_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_ce1 = 1'b1;
    end else begin
        patches_superpoints_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_11_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_11_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd12) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_11_we0 = 1'b1;
    end else begin
        patches_superpoints_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_12_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_address0 = patches_superpoints_12_addr_3_reg_3096;
    end else begin
        patches_superpoints_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_12_ce0 = 1'b1;
    end else begin
        patches_superpoints_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_ce1 = 1'b1;
    end else begin
        patches_superpoints_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_12_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_12_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd13) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_12_we0 = 1'b1;
    end else begin
        patches_superpoints_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_13_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_address0 = patches_superpoints_13_addr_3_reg_3102;
    end else begin
        patches_superpoints_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_13_ce0 = 1'b1;
    end else begin
        patches_superpoints_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_ce1 = 1'b1;
    end else begin
        patches_superpoints_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_13_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_13_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_13_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd14) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_13_we0 = 1'b1;
    end else begin
        patches_superpoints_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_14_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_address0 = patches_superpoints_14_addr_3_reg_3108;
    end else begin
        patches_superpoints_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_14_ce0 = 1'b1;
    end else begin
        patches_superpoints_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_ce1 = 1'b1;
    end else begin
        patches_superpoints_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_14_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_14_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_14_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd15) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_14_we0 = 1'b1;
    end else begin
        patches_superpoints_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_15_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_address0 = patches_superpoints_15_addr_3_reg_3114;
    end else begin
        patches_superpoints_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_15_ce0 = 1'b1;
    end else begin
        patches_superpoints_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_ce1 = 1'b1;
    end else begin
        patches_superpoints_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_15_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_15_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_15_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd16) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_15_we0 = 1'b1;
    end else begin
        patches_superpoints_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_16_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_address0 = patches_superpoints_16_addr_3_reg_3120;
    end else begin
        patches_superpoints_16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_16_ce0 = 1'b1;
    end else begin
        patches_superpoints_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_ce1 = 1'b1;
    end else begin
        patches_superpoints_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_16_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_16_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_16_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd17) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_16_we0 = 1'b1;
    end else begin
        patches_superpoints_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_17_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_address0 = patches_superpoints_17_addr_3_reg_3126;
    end else begin
        patches_superpoints_17_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_17_ce0 = 1'b1;
    end else begin
        patches_superpoints_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_ce1 = 1'b1;
    end else begin
        patches_superpoints_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_17_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_17_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_17_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd18) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_17_we0 = 1'b1;
    end else begin
        patches_superpoints_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_18_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_address0 = patches_superpoints_18_addr_3_reg_3132;
    end else begin
        patches_superpoints_18_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_18_ce0 = 1'b1;
    end else begin
        patches_superpoints_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_ce1 = 1'b1;
    end else begin
        patches_superpoints_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_18_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_18_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_18_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd19) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_18_we0 = 1'b1;
    end else begin
        patches_superpoints_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_19_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_address0 = patches_superpoints_19_addr_3_reg_3138;
    end else begin
        patches_superpoints_19_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_19_ce0 = 1'b1;
    end else begin
        patches_superpoints_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_ce1 = 1'b1;
    end else begin
        patches_superpoints_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_19_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_19_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_19_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd20) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_19_we0 = 1'b1;
    end else begin
        patches_superpoints_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_1_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_address0 = patches_superpoints_1_addr_3_reg_3030;
    end else begin
        patches_superpoints_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_1_ce0 = 1'b1;
    end else begin
        patches_superpoints_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_ce1 = 1'b1;
    end else begin
        patches_superpoints_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_1_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_1_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((i_reg_2029 == 64'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((n_patches_read_5_read_fu_362_p2 == 32'd2) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)))) begin
        patches_superpoints_1_we0 = 1'b1;
    end else begin
        patches_superpoints_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_20_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_address0 = patches_superpoints_20_addr_3_reg_3144;
    end else begin
        patches_superpoints_20_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_20_ce0 = 1'b1;
    end else begin
        patches_superpoints_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_ce1 = 1'b1;
    end else begin
        patches_superpoints_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_20_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_20_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_20_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd21) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_20_we0 = 1'b1;
    end else begin
        patches_superpoints_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_21_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_address0 = patches_superpoints_21_addr_3_reg_3150;
    end else begin
        patches_superpoints_21_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_21_ce0 = 1'b1;
    end else begin
        patches_superpoints_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_ce1 = 1'b1;
    end else begin
        patches_superpoints_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_21_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_21_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_21_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd22) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_21_we0 = 1'b1;
    end else begin
        patches_superpoints_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_22_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_address0 = patches_superpoints_22_addr_3_reg_3156;
    end else begin
        patches_superpoints_22_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_22_ce0 = 1'b1;
    end else begin
        patches_superpoints_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_ce1 = 1'b1;
    end else begin
        patches_superpoints_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_22_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_22_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_22_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd23) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_22_we0 = 1'b1;
    end else begin
        patches_superpoints_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_23_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_address0 = patches_superpoints_23_addr_3_reg_3162;
    end else begin
        patches_superpoints_23_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_23_ce0 = 1'b1;
    end else begin
        patches_superpoints_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_ce1 = 1'b1;
    end else begin
        patches_superpoints_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_23_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_23_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_23_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd24) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_23_we0 = 1'b1;
    end else begin
        patches_superpoints_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_24_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_address0 = patches_superpoints_24_addr_3_reg_3168;
    end else begin
        patches_superpoints_24_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_24_ce0 = 1'b1;
    end else begin
        patches_superpoints_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_ce1 = 1'b1;
    end else begin
        patches_superpoints_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_24_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_24_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_24_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd25) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_24_we0 = 1'b1;
    end else begin
        patches_superpoints_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_25_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_address0 = patches_superpoints_25_addr_3_reg_3174;
    end else begin
        patches_superpoints_25_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_25_ce0 = 1'b1;
    end else begin
        patches_superpoints_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_ce1 = 1'b1;
    end else begin
        patches_superpoints_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_25_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_25_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_25_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd26) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_25_we0 = 1'b1;
    end else begin
        patches_superpoints_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_26_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_address0 = patches_superpoints_26_addr_3_reg_3180;
    end else begin
        patches_superpoints_26_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_26_ce0 = 1'b1;
    end else begin
        patches_superpoints_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_ce1 = 1'b1;
    end else begin
        patches_superpoints_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_26_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_26_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_26_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd27) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_26_we0 = 1'b1;
    end else begin
        patches_superpoints_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_27_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_address0 = patches_superpoints_27_addr_3_reg_3186;
    end else begin
        patches_superpoints_27_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_27_ce0 = 1'b1;
    end else begin
        patches_superpoints_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_ce1 = 1'b1;
    end else begin
        patches_superpoints_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_27_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_27_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_27_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd28) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_27_we0 = 1'b1;
    end else begin
        patches_superpoints_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_28_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_address0 = patches_superpoints_28_addr_3_reg_3192;
    end else begin
        patches_superpoints_28_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_28_ce0 = 1'b1;
    end else begin
        patches_superpoints_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_ce1 = 1'b1;
    end else begin
        patches_superpoints_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_28_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_28_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_28_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd29) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_28_we0 = 1'b1;
    end else begin
        patches_superpoints_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_29_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_address0 = patches_superpoints_29_addr_3_reg_3198;
    end else begin
        patches_superpoints_29_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_29_ce0 = 1'b1;
    end else begin
        patches_superpoints_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_ce1 = 1'b1;
    end else begin
        patches_superpoints_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_29_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_29_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_29_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd30) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_29_we0 = 1'b1;
    end else begin
        patches_superpoints_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_2_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_address0 = patches_superpoints_2_addr_3_reg_3036;
    end else begin
        patches_superpoints_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_2_ce0 = 1'b1;
    end else begin
        patches_superpoints_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_ce1 = 1'b1;
    end else begin
        patches_superpoints_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_2_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_2_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd3) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_2_we0 = 1'b1;
    end else begin
        patches_superpoints_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_30_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_address0 = patches_superpoints_30_addr_3_reg_3204;
    end else begin
        patches_superpoints_30_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_30_ce0 = 1'b1;
    end else begin
        patches_superpoints_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_ce1 = 1'b1;
    end else begin
        patches_superpoints_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_30_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_30_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_30_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd31) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_30_we0 = 1'b1;
    end else begin
        patches_superpoints_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_31_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_address0 = patches_superpoints_31_addr_4_reg_3210;
    end else begin
        patches_superpoints_31_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_31_ce0 = 1'b1;
    end else begin
        patches_superpoints_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_ce1 = 1'b1;
    end else begin
        patches_superpoints_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_31_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_31_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_31_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd32) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_31_we0 = 1'b1;
    end else begin
        patches_superpoints_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_3_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_address0 = patches_superpoints_3_addr_3_reg_3042;
    end else begin
        patches_superpoints_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_3_ce0 = 1'b1;
    end else begin
        patches_superpoints_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_ce1 = 1'b1;
    end else begin
        patches_superpoints_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_3_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_3_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd4) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_3_we0 = 1'b1;
    end else begin
        patches_superpoints_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_4_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_address0 = patches_superpoints_4_addr_3_reg_3048;
    end else begin
        patches_superpoints_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_4_ce0 = 1'b1;
    end else begin
        patches_superpoints_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_ce1 = 1'b1;
    end else begin
        patches_superpoints_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_4_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_4_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd5) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_4_we0 = 1'b1;
    end else begin
        patches_superpoints_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_5_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_address0 = patches_superpoints_5_addr_3_reg_3054;
    end else begin
        patches_superpoints_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_5_ce0 = 1'b1;
    end else begin
        patches_superpoints_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_ce1 = 1'b1;
    end else begin
        patches_superpoints_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_5_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_5_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd6) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_5_we0 = 1'b1;
    end else begin
        patches_superpoints_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_6_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_address0 = patches_superpoints_6_addr_3_reg_3060;
    end else begin
        patches_superpoints_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_6_ce0 = 1'b1;
    end else begin
        patches_superpoints_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_ce1 = 1'b1;
    end else begin
        patches_superpoints_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_6_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_6_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd7) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_6_we0 = 1'b1;
    end else begin
        patches_superpoints_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_7_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_address0 = patches_superpoints_7_addr_3_reg_3066;
    end else begin
        patches_superpoints_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_7_ce0 = 1'b1;
    end else begin
        patches_superpoints_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_ce1 = 1'b1;
    end else begin
        patches_superpoints_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_7_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_7_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd8) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_7_we0 = 1'b1;
    end else begin
        patches_superpoints_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_8_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_address0 = patches_superpoints_8_addr_3_reg_3072;
    end else begin
        patches_superpoints_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_8_ce0 = 1'b1;
    end else begin
        patches_superpoints_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_ce1 = 1'b1;
    end else begin
        patches_superpoints_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_8_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_8_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd9) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_8_we0 = 1'b1;
    end else begin
        patches_superpoints_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_9_address0 = p_cast_fu_2886_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_address0 = patches_superpoints_9_addr_3_reg_3078;
    end else begin
        patches_superpoints_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_9_ce0 = 1'b1;
    end else begin
        patches_superpoints_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_ce1 = 1'b1;
    end else begin
        patches_superpoints_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        patches_superpoints_9_d0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        patches_superpoints_9_d0 = ap_phi_mux_empty_phi_fu_2097_p62;
    end else begin
        patches_superpoints_9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((n_patches_read_5_read_fu_362_p2 == 32'd10) & (1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0)) | ((i_reg_2029 == 64'd9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        patches_superpoints_9_we0 = 1'b1;
    end else begin
        patches_superpoints_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((or_ln363_fu_2451_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((or_ln363_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln370_2_fu_2477_p2 == 1'd1) | (icmp_ln370_reg_2983 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((icmp_ln372_fu_2494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((icmp_ln372_fu_2494_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln383_fu_2680_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln383_fu_2680_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond23200_fu_2880_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond199_fu_2928_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln372_2_fu_2488_p2 = (indvar_flatten13_reg_2039 + 8'd1);

assign add_ln372_fu_2500_p2 = (ap_phi_mux_a_phi_fu_2054_p4 + 3'd1);

assign add_ln374_2_fu_2660_p2 = (indvar_flatten_reg_2061 + 7'd1);

assign add_ln374_fu_2558_p2 = (select_ln372_fu_2512_p3 + 5'd1);

assign add_ln376_fu_2654_p2 = (select_ln374_fu_2570_p3 + 2'd1);

assign add_ln378_2_fu_2612_p2 = (sub_ln378_fu_2602_p2 + zext_ln378_3_fu_2608_p1);

assign add_ln378_fu_2590_p2 = (zext_ln374_fu_2536_p1 + zext_ln378_fu_2586_p1);

assign add_ln383_2_fu_2674_p2 = (indvar_flatten35_reg_2224 + 7'd1);

assign add_ln383_fu_2686_p2 = (ap_phi_mux_a_8_phi_fu_2239_p4 + 3'd1);

assign add_ln385_2_fu_2860_p2 = (indvar_flatten21_reg_2246 + 6'd1);

assign add_ln385_fu_2744_p2 = (select_ln383_fu_2698_p3 + 3'd1);

assign add_ln387_fu_2854_p2 = (select_ln385_fu_2756_p3 + 3'd1);

assign add_ln389_2_fu_2812_p2 = (sub_ln389_fu_2802_p2 + zext_ln389_3_fu_2808_p1);

assign add_ln389_fu_2776_p2 = (zext_ln385_fu_2722_p1 + zext_ln389_fu_2772_p1);

assign and_ln372_fu_2552_p2 = (xor_ln372_fu_2540_p2 & icmp_ln376_fu_2546_p2);

assign and_ln383_fu_2738_p2 = (xor_ln383_fu_2726_p2 & icmp_ln387_fu_2732_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1278 = (~(i_reg_2029 == 64'd1) & ~(i_reg_2029 == 64'd0) & ~(i_reg_2029 == 64'd29) & ~(i_reg_2029 == 64'd28) & ~(i_reg_2029 == 64'd27) & ~(i_reg_2029 == 64'd26) & ~(i_reg_2029 == 64'd25) & ~(i_reg_2029 == 64'd24) & ~(i_reg_2029 == 64'd23) & ~(i_reg_2029 == 64'd22) & ~(i_reg_2029 == 64'd21) & ~(i_reg_2029 == 64'd20) & ~(i_reg_2029 == 64'd19) & ~(i_reg_2029 == 64'd18) & ~(i_reg_2029 == 64'd17) & ~(i_reg_2029 == 64'd16) & ~(i_reg_2029 == 64'd15) & ~(i_reg_2029 == 64'd14) & ~(i_reg_2029 == 64'd13) & ~(i_reg_2029 == 64'd12) & ~(i_reg_2029 == 64'd11) & ~(i_reg_2029 == 64'd10) & ~(i_reg_2029 == 64'd9) & ~(i_reg_2029 == 64'd8) & ~(i_reg_2029 == 64'd7) & ~(i_reg_2029 == 64'd6) & ~(i_reg_2029 == 64'd5) & ~(i_reg_2029 == 64'd4) & ~(i_reg_2029 == 64'd3) & ~(i_reg_2029 == 64'd2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_empty_reg_2094 = 'bx;

assign ap_phi_reg_pp1_iter1_empty_134_reg_2279 = 'bx;

assign empty_137_fu_2874_p2 = (empty_136_reg_2409 + 8'd1);

assign empty_140_fu_2922_p2 = (empty_139_reg_2420 + 7'd1);

assign exitcond199_fu_2928_p2 = ((empty_139_reg_2420 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond23200_fu_2880_p2 = ((empty_136_reg_2409 == 8'd240) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_2439_p2 = (($signed(index) < $signed(n_patches_read)) ? 1'b1 : 1'b0);

assign icmp_ln370_2_fu_2477_p2 = ((i_reg_2029 == wide_trip_count_reg_2992) ? 1'b1 : 1'b0);

assign icmp_ln370_fu_2463_p2 = (($signed(sub_fu_2457_p2) > $signed(index)) ? 1'b1 : 1'b0);

assign icmp_ln372_fu_2494_p2 = ((indvar_flatten13_reg_2039 == 8'd240) ? 1'b1 : 1'b0);

assign icmp_ln374_fu_2506_p2 = ((indvar_flatten_reg_2061 == 7'd48) ? 1'b1 : 1'b0);

assign icmp_ln376_fu_2546_p2 = ((c_reg_2083 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln383_fu_2680_p2 = ((indvar_flatten35_reg_2224 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln385_fu_2692_p2 = ((indvar_flatten21_reg_2246 == 6'd24) ? 1'b1 : 1'b0);

assign icmp_ln387_fu_2732_p2 = ((c_11_reg_2268 == 3'd6) ? 1'b1 : 1'b0);

assign indvars_iv_next41_fu_2482_p2 = (i_reg_2029 + 64'd1);

assign n_patches = sub_reg_2978;

assign n_patches_read_5_read_fu_362_p2 = n_patches_read;

assign or_ln363_fu_2451_p2 = (xor_ln363_fu_2445_p2 | tmp_185_fu_2431_p3);

assign or_ln374_fu_2564_p2 = (icmp_ln374_fu_2506_p2 | and_ln372_fu_2552_p2);

assign or_ln385_fu_2750_p2 = (icmp_ln385_fu_2692_p2 | and_ln383_fu_2738_p2);

assign p_cast1_fu_2934_p1 = empty_139_reg_2420;

assign p_cast_fu_2886_p1 = empty_136_reg_2409;

assign p_shl1_cast_fu_2786_p3 = {{trunc_ln389_fu_2782_p1}, {3'd0}};

assign p_shl2_cast_fu_2794_p3 = {{add_ln389_fu_2776_p2}, {1'd0}};

assign patches_parameters_10_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_11_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_12_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_13_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_14_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_15_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_16_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_17_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_18_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_19_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_1_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_20_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_21_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_22_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_23_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_24_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_25_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_26_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_27_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_28_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_29_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_2_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_30_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_31_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_3_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_4_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_5_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_6_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_7_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_8_address1 = zext_ln389_4_fu_2818_p1;

assign patches_parameters_9_address1 = zext_ln389_4_fu_2818_p1;

assign patches_superpoints_10_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_11_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_12_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_13_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_14_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_15_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_16_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_17_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_18_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_19_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_1_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_20_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_21_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_22_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_23_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_24_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_25_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_26_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_27_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_28_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_29_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_2_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_30_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_31_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_3_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_4_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_5_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_6_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_7_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_8_address1 = zext_ln378_4_fu_2618_p1;

assign patches_superpoints_9_address1 = zext_ln378_4_fu_2618_p1;

assign select_ln372_2_fu_2520_p3 = ((icmp_ln374_fu_2506_p2[0:0] == 1'b1) ? add_ln372_fu_2500_p2 : ap_phi_mux_a_phi_fu_2054_p4);

assign select_ln372_fu_2512_p3 = ((icmp_ln374_fu_2506_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_b_phi_fu_2076_p4);

assign select_ln374_3_fu_2578_p3 = ((and_ln372_fu_2552_p2[0:0] == 1'b1) ? add_ln374_fu_2558_p2 : select_ln372_fu_2512_p3);

assign select_ln374_4_fu_2666_p3 = ((icmp_ln374_fu_2506_p2[0:0] == 1'b1) ? 7'd1 : add_ln374_2_fu_2660_p2);

assign select_ln374_fu_2570_p3 = ((or_ln374_fu_2564_p2[0:0] == 1'b1) ? 2'd0 : c_reg_2083);

assign select_ln383_2_fu_2706_p3 = ((icmp_ln385_fu_2692_p2[0:0] == 1'b1) ? add_ln383_fu_2686_p2 : ap_phi_mux_a_8_phi_fu_2239_p4);

assign select_ln383_fu_2698_p3 = ((icmp_ln385_fu_2692_p2[0:0] == 1'b1) ? 3'd0 : ap_phi_mux_b_14_phi_fu_2261_p4);

assign select_ln385_3_fu_2764_p3 = ((and_ln383_fu_2738_p2[0:0] == 1'b1) ? add_ln385_fu_2744_p2 : select_ln383_fu_2698_p3);

assign select_ln385_4_fu_2866_p3 = ((icmp_ln385_fu_2692_p2[0:0] == 1'b1) ? 6'd1 : add_ln385_2_fu_2860_p2);

assign select_ln385_fu_2756_p3 = ((or_ln385_fu_2750_p2[0:0] == 1'b1) ? 3'd0 : c_11_reg_2268);

assign shl_ln378_fu_2596_p2 = add_ln378_fu_2590_p2 << 8'd2;

assign sub_fu_2457_p2 = ($signed(n_patches_read) + $signed(32'd4294967295));

assign sub_ln378_fu_2602_p2 = (shl_ln378_fu_2596_p2 - add_ln378_fu_2590_p2);

assign sub_ln389_fu_2802_p2 = (p_shl1_cast_fu_2786_p3 - p_shl2_cast_fu_2794_p3);

assign tmp_185_fu_2431_p3 = index[32'd31];

assign tmp_fu_2528_p3 = {{select_ln372_2_fu_2520_p3}, {4'd0}};

assign tmp_s_fu_2714_p3 = {{select_ln383_2_fu_2706_p3}, {2'd0}};

assign trunc_ln389_fu_2782_p1 = add_ln389_fu_2776_p2[3:0];

assign wide_trip_count_fu_2473_p1 = sub_fu_2457_p2;

assign xor_ln363_fu_2445_p2 = (icmp_ln363_fu_2439_p2 ^ 1'd1);

assign xor_ln372_fu_2540_p2 = (icmp_ln374_fu_2506_p2 ^ 1'd1);

assign xor_ln383_fu_2726_p2 = (icmp_ln385_fu_2692_p2 ^ 1'd1);

assign zext_ln370_fu_2469_p1 = index;

assign zext_ln374_fu_2536_p1 = tmp_fu_2528_p3;

assign zext_ln378_3_fu_2608_p1 = select_ln374_fu_2570_p3;

assign zext_ln378_4_fu_2618_p1 = add_ln378_2_fu_2612_p2;

assign zext_ln378_fu_2586_p1 = select_ln374_3_fu_2578_p3;

assign zext_ln385_fu_2722_p1 = tmp_s_fu_2714_p3;

assign zext_ln389_3_fu_2808_p1 = select_ln385_fu_2756_p3;

assign zext_ln389_4_fu_2818_p1 = add_ln389_2_fu_2812_p2;

assign zext_ln389_fu_2772_p1 = select_ln385_3_fu_2764_p3;

endmodule //makePatches_ShadowQuilt_fromEdges_delete_patch
