	(primitive_def BUFGCE_DIV 4 8 #SBS
		(pin CE_PRE_OPTINV CE_PRE_OPTINV input)
		(pin CLK_IN CLK_IN input)
		(pin RST_PRE_OPTINV RST_PRE_OPTINV input)
		(pin CLK_OUT CLK_OUT output)
		(element CE_PRE_OPTINV 1
			(pin CE_PRE_OPTINV output)
			(conn CE_PRE_OPTINV CE_PRE_OPTINV ==> CEINV CE_PREINV)
		)
		(element CLK_IN 1
			(pin CLK_IN output)
			(conn CLK_IN CLK_IN ==> IINV I_PREINV)
		)
		(element RST_PRE_OPTINV 1
			(pin RST_PRE_OPTINV output)
			(conn RST_PRE_OPTINV RST_PRE_OPTINV ==> CLRINV CLR_PREINV)
		)
		(element CLK_OUT 1
			(pin CLK_OUT input)
			(conn CLK_OUT CLK_OUT <== BUFGCE_DIV O)
		)
		(element CEINV 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV CE ==> BUFGCE_DIV CE)
			(conn CEINV CE_PREINV <== CE_PRE_OPTINV CE_PRE_OPTINV)
		)
		(element CLRINV 2
			(pin CLR output)
			(pin CLR_PREINV input)
			(cfg CLR_PREINV)
			(conn CLRINV CLR ==> BUFGCE_DIV CLR)
			(conn CLRINV CLR_PREINV <== RST_PRE_OPTINV RST_PRE_OPTINV)
		)
		(element IINV 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV I ==> BUFGCE_DIV I)
			(conn IINV I_PREINV <== CLK_IN CLK_IN)
		)
		(element BUFGCE_DIV 4 # BEL
			(pin CE input)
			(pin CLR input)
			(pin I input)
			(pin O output)
			(conn BUFGCE_DIV CE <== CEINV CE)
			(conn BUFGCE_DIV CLR <== CLRINV CLR)
			(conn BUFGCE_DIV I <== IINV I)
			(conn BUFGCE_DIV O ==> CLK_OUT CLK_OUT)
		)
	)