$comment
	File created using the following command:
		vcd file NEANDER.msim.vcd -direction
$end
$date
	Wed Dec 03 16:38:41 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module NEANDER_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 1 " Reset $end
$var reg 1 # RUN_STEP_SW $end
$var reg 1 $ STEP_PB $end
$var wire 1 % AC_OUT [7] $end
$var wire 1 & AC_OUT [6] $end
$var wire 1 ' AC_OUT [5] $end
$var wire 1 ( AC_OUT [4] $end
$var wire 1 ) AC_OUT [3] $end
$var wire 1 * AC_OUT [2] $end
$var wire 1 + AC_OUT [1] $end
$var wire 1 , AC_OUT [0] $end
$var wire 1 - ALU_OUT [7] $end
$var wire 1 . ALU_OUT [6] $end
$var wire 1 / ALU_OUT [5] $end
$var wire 1 0 ALU_OUT [4] $end
$var wire 1 1 ALU_OUT [3] $end
$var wire 1 2 ALU_OUT [2] $end
$var wire 1 3 ALU_OUT [1] $end
$var wire 1 4 ALU_OUT [0] $end
$var wire 1 5 flagN $end
$var wire 1 6 flagZ $end
$var wire 1 7 PC_OUT [7] $end
$var wire 1 8 PC_OUT [6] $end
$var wire 1 9 PC_OUT [5] $end
$var wire 1 : PC_OUT [4] $end
$var wire 1 ; PC_OUT [3] $end
$var wire 1 < PC_OUT [2] $end
$var wire 1 = PC_OUT [1] $end
$var wire 1 > PC_OUT [0] $end
$var wire 1 ? RDM_OUT [7] $end
$var wire 1 @ RDM_OUT [6] $end
$var wire 1 A RDM_OUT [5] $end
$var wire 1 B RDM_OUT [4] $end
$var wire 1 C RDM_OUT [3] $end
$var wire 1 D RDM_OUT [2] $end
$var wire 1 E RDM_OUT [1] $end
$var wire 1 F RDM_OUT [0] $end
$var wire 1 G RI_OUT [7] $end
$var wire 1 H RI_OUT [6] $end
$var wire 1 I RI_OUT [5] $end
$var wire 1 J RI_OUT [4] $end
$var wire 1 K RI_OUT [3] $end
$var wire 1 L RI_OUT [2] $end
$var wire 1 M RI_OUT [1] $end
$var wire 1 N RI_OUT [0] $end
$var wire 1 O sel_ALU [2] $end
$var wire 1 P sel_ALU [1] $end
$var wire 1 Q sel_ALU [0] $end
$var wire 1 R sampler $end
$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y flagN~output_o $end
$var wire 1 Z RI_OUT[7]~output_o $end
$var wire 1 [ RI_OUT[6]~output_o $end
$var wire 1 \ RI_OUT[5]~output_o $end
$var wire 1 ] RI_OUT[4]~output_o $end
$var wire 1 ^ RI_OUT[3]~output_o $end
$var wire 1 _ RI_OUT[2]~output_o $end
$var wire 1 ` RI_OUT[1]~output_o $end
$var wire 1 a RI_OUT[0]~output_o $end
$var wire 1 b RDM_OUT[7]~output_o $end
$var wire 1 c RDM_OUT[6]~output_o $end
$var wire 1 d RDM_OUT[5]~output_o $end
$var wire 1 e RDM_OUT[4]~output_o $end
$var wire 1 f RDM_OUT[3]~output_o $end
$var wire 1 g RDM_OUT[2]~output_o $end
$var wire 1 h RDM_OUT[1]~output_o $end
$var wire 1 i RDM_OUT[0]~output_o $end
$var wire 1 j PC_OUT[7]~output_o $end
$var wire 1 k PC_OUT[6]~output_o $end
$var wire 1 l PC_OUT[5]~output_o $end
$var wire 1 m PC_OUT[4]~output_o $end
$var wire 1 n PC_OUT[3]~output_o $end
$var wire 1 o PC_OUT[2]~output_o $end
$var wire 1 p PC_OUT[1]~output_o $end
$var wire 1 q PC_OUT[0]~output_o $end
$var wire 1 r flagZ~output_o $end
$var wire 1 s ALU_OUT[7]~output_o $end
$var wire 1 t ALU_OUT[6]~output_o $end
$var wire 1 u ALU_OUT[5]~output_o $end
$var wire 1 v ALU_OUT[4]~output_o $end
$var wire 1 w ALU_OUT[3]~output_o $end
$var wire 1 x ALU_OUT[2]~output_o $end
$var wire 1 y ALU_OUT[1]~output_o $end
$var wire 1 z ALU_OUT[0]~output_o $end
$var wire 1 { AC_OUT[7]~output_o $end
$var wire 1 | AC_OUT[6]~output_o $end
$var wire 1 } AC_OUT[5]~output_o $end
$var wire 1 ~ AC_OUT[4]~output_o $end
$var wire 1 !! AC_OUT[3]~output_o $end
$var wire 1 "! AC_OUT[2]~output_o $end
$var wire 1 #! AC_OUT[1]~output_o $end
$var wire 1 $! AC_OUT[0]~output_o $end
$var wire 1 %! sel_ALU[2]~output_o $end
$var wire 1 &! sel_ALU[1]~output_o $end
$var wire 1 '! sel_ALU[0]~output_o $end
$var wire 1 (! RUN_STEP_SW~input_o $end
$var wire 1 )! STEP_PB~input_o $end
$var wire 1 *! CLOCK~input_o $end
$var wire 1 +! inst22|inst|inst5~combout $end
$var wire 1 ,! inst22|inst|inst5~clkctrl_outclk $end
$var wire 1 -! inst7|inst|inst21~0feeder_combout $end
$var wire 1 .! Reset~input_o $end
$var wire 1 /! Reset~inputclkctrl_outclk $end
$var wire 1 0! inst7|inst|inst21~0_q $end
$var wire 1 1! inst7|inst|inst12~1_q $end
$var wire 1 2! inst7|inst|inst15~1_q $end
$var wire 1 3! inst|inst21~0_combout $end
$var wire 1 4! inst|inst37|inst~0_combout $end
$var wire 1 5! inst|inst2~q $end
$var wire 1 6! inst4|inst14|inst2~0_combout $end
$var wire 1 7! inst7|inst|inst18~1_q $end
$var wire 1 8! inst13|inst2~0_combout $end
$var wire 1 9! inst13|inst2~q $end
$var wire 1 :! inst7|inst|inst6~1_q $end
$var wire 1 ;! inst13|inst3~0_combout $end
$var wire 1 <! inst13|inst3~1_combout $end
$var wire 1 =! inst13|inst3~q $end
$var wire 1 >! inst7|inst|inst10~1_q $end
$var wire 1 ?! inst13|inst4~0_combout $end
$var wire 1 @! inst13|inst4~q $end
$var wire 1 A! inst8|inst|inst14|inst5~0_combout $end
$var wire 1 B! inst20|inst|inst~2_combout $end
$var wire 1 C! inst4|inst100|inst3~0_combout $end
$var wire 1 D! inst4|inst100|inst~0_combout $end
$var wire 1 E! inst|inst4|inst~2_combout $end
$var wire 1 F! inst4|inst100|inst~1_combout $end
$var wire 1 G! inst8|inst|inst12~q $end
$var wire 1 H! inst13|inst6~1_combout $end
$var wire 1 I! inst13|inst6~q $end
$var wire 1 J! inst8|inst|inst17|inst5~0_combout $end
$var wire 1 K! inst8|inst|inst15~q $end
$var wire 1 L! inst13|inst6~0_combout $end
$var wire 1 M! inst13|inst7~0_combout $end
$var wire 1 N! inst13|inst7~q $end
$var wire 1 O! inst8|inst|inst20|inst5~0_combout $end
$var wire 1 P! inst8|inst|inst18~q $end
$var wire 1 Q! inst13|inst8~0_combout $end
$var wire 1 R! inst13|inst8~q $end
$var wire 1 S! inst8|inst|inst23|inst5~0_combout $end
$var wire 1 T! inst8|inst|inst21~q $end
$var wire 1 U! inst25|Mux0_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 V! inst7|inst|inst10~4_combout $end
$var wire 1 W! inst8|inst|inst4|inst5~0_combout $end
$var wire 1 X! inst8|inst|inst10~q $end
$var wire 1 Y! inst25|Mux0_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 Z! inst7|inst|inst6~4_combout $end
$var wire 1 [! inst8|inst|inst3|inst5~0_combout $end
$var wire 1 \! inst8|inst|inst6~q $end
$var wire 1 ]! inst25|Mux0_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 ^! inst7|inst|inst18~4_combout $end
$var wire 1 _! inst|inst4|inst~0_combout $end
$var wire 1 `! inst2|inst6~q $end
$var wire 1 a! inst20|inst|inst~3_combout $end
$var wire 1 b! inst4|inst17|inst2~0_combout $end
$var wire 1 c! inst5|inst30|inst5~0_combout $end
$var wire 1 d! inst5|inst30|inst5~1_combout $end
$var wire 1 e! inst5|inst28~q $end
$var wire 1 f! inst20|inst|inst~0_combout $end
$var wire 1 g! inst17~0_combout $end
$var wire 1 h! inst4|inst14|inst3~1_combout $end
$var wire 1 i! inst4|inst14|inst3~2_combout $end
$var wire 1 j! inst4|inst14|inst3~0_combout $end
$var wire 1 k! inst17~1_combout $end
$var wire 1 l! inst13|inst999~0_combout $end
$var wire 1 m! inst13|inst999~q $end
$var wire 1 n! inst13|inst800~0_combout $end
$var wire 1 o! inst13|inst800~q $end
$var wire 1 p! inst7|inst|inst5~1_q $end
$var wire 1 q! inst25|Mux0_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 r! inst7|inst|inst5~4_combout $end
$var wire 1 s! inst8|inst|inst2|inst5~0_combout $end
$var wire 1 t! inst8|inst|inst5~q $end
$var wire 1 u! inst25|Mux0_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 v! inst7|inst|inst15~4_combout $end
$var wire 1 w! inst2|inst5~q $end
$var wire 1 x! inst4|inst14|inst7~0_combout $end
$var wire 1 y! inst4|inst29|inst9~0_combout $end
$var wire 1 z! inst4|inst29|inst2~0_combout $end
$var wire 1 {! inst4|inst29|inst10~combout $end
$var wire 1 |! inst4|inst29|inst15~0_combout $end
$var wire 1 }! inst|inst36|inst~0_combout $end
$var wire 1 ~! inst|inst800~q $end
$var wire 1 !" inst|inst4|inst~1_combout $end
$var wire 1 "" inst7|inst|inst~1_q $end
$var wire 1 #" inst25|Mux0_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 $" inst7|inst|inst~4_combout $end
$var wire 1 %" inst8|inst|inst1|inst5~0_combout $end
$var wire 1 &" inst8|inst|inst~q $end
$var wire 1 '" inst25|Mux0_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 (" inst7|inst|inst12~4_combout $end
$var wire 1 )" inst2|inst4~q $end
$var wire 1 *" inst20|inst|inst~4_combout $end
$var wire 1 +" inst|inst17|inst~combout $end
$var wire 1 ," inst|inst999~q $end
$var wire 1 -" inst4|inst17|inst~1_combout $end
$var wire 1 ." inst20|inst|inst~1_combout $end
$var wire 1 /" inst4|inst17|inst~0_combout $end
$var wire 1 0" inst4|inst17|inst~2_combout $end
$var wire 1 1" inst4|inst17|inst~3_combout $end
$var wire 1 2" inst7|inst|inst21~3_q $end
$var wire 1 3" inst7|inst|inst21~1_q $end
$var wire 1 4" inst25|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 5" inst7|inst|inst21~4_combout $end
$var wire 1 6" inst2|inst7~q $end
$var wire 1 7" inst2|inst3~feeder_combout $end
$var wire 1 8" inst2|inst3~q $end
$var wire 1 9" inst2|inst2~q $end
$var wire 1 :" inst2|inst1~q $end
$var wire 1 ;" inst2|inst~feeder_combout $end
$var wire 1 <" inst2|inst~q $end
$var wire 1 =" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 >" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ?" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 @" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 A" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 B" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 C" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 D" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 E" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 F" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 G" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 H" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 I" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 J" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 K" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 L" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 M" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 N" inst25|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0,
0+
0*
0)
0(
0'
0&
0%
04
03
02
01
00
0/
0.
0-
05
06
0>
0=
0<
0;
0:
09
08
07
0F
0E
0D
0C
0B
0A
0@
0?
0N
0M
0L
0K
0J
0I
0H
0G
0Q
0P
0O
xR
0S
1T
xU
1V
1W
1X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
1/"
10"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
$end
#20000
1"
1.!
1/!
0R
#30000
1!
1*!
1R
1+!
1,!
1,"
10!
11"
0+"
1}!
0D!
16!
0F!
1k!
1l!
#30001
1L"
1u!
#60000
0!
0*!
0R
0+!
0,!
#90000
1!
1*!
1R
1+!
1,!
12"
0,"
1~!
1m!
01"
1+"
1_!
06!
00"
1%"
1n!
0l!
1q
1>
1v!
0k!
1d
1A
0n!
1l!
#120000
0!
0*!
0R
0+!
0,!
#150000
1!
1*!
1R
1+!
1,!
02"
1,"
12!
1w!
0+"
0}!
0_!
1E!
1D!
13!
1-"
1x!
0f!
1\
1I
1F!
14!
0/"
#180000
0!
0*!
0R
0+!
0,!
#210000
1!
1*!
1R
1+!
1,!
0,"
1&"
0~!
15!
1+"
0E!
0D!
16!
03!
10"
04!
0F!
1k!
14!
11"
1n!
0l!
#240000
0!
0*!
0R
0+!
0,!
#270000
1!
1*!
1R
1+!
1,!
12"
1,"
1o!
0m!
01"
0+"
1!"
1}!
1D!
06!
1s!
0%"
1l!
1p
0q
1=
0>
0s!
1J!
1F!
0k!
0l!
#270001
1N"
0L"
14"
0u!
15"
0v!
1S!
0J!
1b
0d
1?
0A
#300000
0!
0*!
0R
0+!
0,!
#330000
1!
1*!
1R
1+!
1,!
13"
02"
0,"
0&"
1~!
1T!
02!
11"
1+"
0!"
0D!
00"
1s!
0S!
0F!
01"
#360000
0!
0*!
0R
0+!
0,!
#390000
1!
1*!
1R
1+!
1,!
1,"
0+"
0}!
1y!
13!
1|!
04!
#390001
0N"
1J"
1H"
04"
1U!
1q!
#420000
0!
0*!
0R
0+!
0,!
#450000
1!
1*!
1R
1+!
1,!
0,"
0~!
05!
0y!
1D!
03!
10"
0|!
1F!
1+"
#480000
0!
0*!
0R
0+!
0,!
#510000
1!
1*!
1R
1+!
1,!
1,"
1t!
0T!
11"
0+"
1}!
0D!
16!
0F!
1k!
1l!
#540000
0!
0*!
0R
0+!
0,!
#570000
1!
1*!
1R
1+!
1,!
12"
0,"
1~!
1m!
01"
1+"
1_!
06!
00"
1%"
0n!
0l!
18!
1q
1>
05"
1r!
1V!
0k!
17"
0b
1h
1f
0?
1E
1C
1n!
1l!
08!
#570001
1M"
1L"
0J"
0H"
1]!
1u!
0U!
0q!
1^!
1v!
0V!
0r!
07"
1c
1d
0f
0h
1@
1A
0C
0E
#600000
0!
0*!
0R
0+!
0,!
#630000
1!
1*!
1R
1+!
1,!
03"
02"
1,"
17!
12!
1`!
0+"
0}!
0_!
1E!
1D!
13!
1b!
1[
1H
1F!
14!
10"
#660000
0!
0*!
0R
0+!
0,!
#690000
1!
1*!
1R
1+!
1,!
0,"
1&"
0~!
15!
11"
1+"
0E!
0D!
16!
03!
1c!
04!
1d!
0F!
1k!
0c!
14!
0n!
0l!
18!
0d!
#720000
0!
0*!
0R
0+!
0,!
#750000
1!
1*!
1R
1+!
1,!
12"
1,"
0o!
0m!
19!
01"
0+"
1!"
1}!
1D!
06!
0s!
0%"
1l!
1[!
0p
0q
1o
0=
0>
1<
0[!
1O!
1J!
1F!
0k!
0l!
#750001
0M"
1K"
0]!
1'"
0^!
1("
0O!
1A!
0c
1e
0@
1B
#780000
0!
0*!
0R
0+!
0,!
#810000
1!
1*!
1R
1+!
1,!
02"
0,"
0&"
1~!
0t!
1K!
1G!
07!
11!
11"
1+"
0!"
0D!
1[!
0J!
0A!
0F!
#840000
0!
0*!
0R
0+!
0,!
#870000
1!
1*!
1R
1+!
1,!
12"
1,"
01"
0+"
0}!
1y!
13!
1|!
1c!
04!
1d!
#870001
0L"
0K"
0u!
0'"
0v!
0("
0d
0e
0A
0B
#900000
0!
0*!
0R
0+!
0,!
#930000
1!
1*!
1R
1+!
1,!
02"
0,"
0~!
05!
02!
01!
1e!
0y!
1D!
03!
1r
16
0|!
1F!
1+"
#960000
0!
0*!
0R
0+!
0,!
#990000
1!
1*!
1R
1+!
1,!
1,"
1\!
0K!
0G!
11"
0+"
1}!
0D!
16!
0F!
1k!
1l!
#1000000
