;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, 60
	CMP 1, 21
	SUB @121, 103
	DJN -1, @-20
	SPL 0, -202
	SUB -207, <-100
	CMP @0, 2
	SPL 0, -202
	SPL 0, -202
	SUB -207, <-100
	SUB 1, 21
	CMP @126, 103
	CMP @0, 2
	SUB 1, 21
	SUB 1, 21
	SLT @201, 0
	SUB @127, 106
	ADD 0, 60
	SUB @121, 103
	SLT @201, 0
	SLT 10, 1
	SUB 1, 21
	SLT @201, 0
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	CMP @121, 103
	JMP @12, #201
	JMP @12, #201
	SPL 0, <402
	ADD #270, <1
	SUB 1, 21
	SUB 1, 21
	SPL 0, <402
	ADD 270, 60
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	SPL 0, <402
	ADD 210, 30
	MOV -7, <-20
	SPL 0, <402
	MOV -1, <-20
	SLT 10, 0
	SPL 0, <402
