3367
~M 0 "" 0 $root
~A 1 "" 0 $root
~E 1 "./../compile/arducam_if.vhd" 28 arducam_if
~A 1 "./../compile/arducam_if.vhd" 71 arducam_if
~E 1 "./../src/bayer_demosaic.vhd" 29 bayer_demosaic
~A 1 "./../src/bayer_demosaic.vhd" 53 behavioral
~E 1 "./../src/BRAM_SDP_MACRO.vhd" 38 BRAM_SDP_MACRO
~A 1 "./../src/BRAM_SDP_MACRO.vhd" 217 bram_v
~E 1 "./../src/camera_configurator.vhd" 30 camera_configurator
~A 1 "./../src/camera_configurator.vhd" 54 arch
~E 1 "./../src/clk_wiz_v3_6.vhd" 76 clk_wiz_v3_6
~A 1 "./../src/clk_wiz_v3_6.vhd" 91 xilinx
~E 1 "./../src/config_bram_generator.vhd" 43 config_bram_generator
~A 1 "./../src/config_bram_generator.vhd" 54 config_bram_generator_a
~E 1 "./../src/cross_clk.vhd" 28 cross_clk
~A 1 "./../src/cross_clk.vhd" 93 arch
~E 1 "./../src/cross_clk_vga.vhd" 28 cross_clk_vga
~A 1 "./../src/cross_clk_vga.vhd" 63 arch
~E 1 "./../compile/color_test.vhd" 28 Deep_Learning_Implementation
~A 1 "./../compile/color_test.vhd" 41 behavioral
~E 1 "./../src/dist_mem_gen_v7_2.vhd" 43 dist_mem_gen_v7_2
~A 1 "./../src/dist_mem_gen_v7_2.vhd" 53 dist_mem_gen_v7_2_a
~E 1 "./../src/FIFO_DUALCLOCK_MACRO.vhd" 34 FIFO_DUALCLOCK_MACRO
~A 1 "./../src/FIFO_DUALCLOCK_MACRO.vhd" 68 fifo_v
~E 1 "./../src/fifo_generator_v9_3.vhd" 43 fifo_generator_v9_3
~A 1 "./../src/fifo_generator_v9_3.vhd" 62 fifo_generator_v9_3_a
~E 1 "./../compile/FIFO_NETWORK.vhd" 28 FIFO_NETWORK
~A 1 "./../compile/FIFO_NETWORK.vhd" 47 behavioral
~E 0 "" 0 Fub2
~A 0 "" 0 behavioral
~E 1 "./../src/hwrite_file.vhd" 19 hwrite_file
~A 1 "./../src/hwrite_file.vhd" 34 arch
~E 1 "./../src/i2c_master.vhd" 36 i2c_master
~A 1 "./../src/i2c_master.vhd" 54 logic
~E 1 "./../src/i3c2.vhd" 18 i3c2
~E 1 "./../src/image_capture_control.vhd" 35 image_capture_control
~A 1 "./../src/image_capture_control.vhd" 68 Behavioral
~E 1 "./../src/image_fifo_generator.vhd" 43 image_fifo_generator
~A 1 "./../src/image_fifo_generator.vhd" 64 image_fifo_generator_a
~E 1 "./../src/matlab_compare.vhd" 18 matlab_compare
~A 1 "./../src/matlab_compare.vhd" 33 arch
~E 1 "./../src/mig_7series_0.vhd" 73 mig_7series_0
~E 1 "./../src/mig_7series_0_mig_sim.vhd" 77 mig_7series_0_mig
~M 1 "./../src/mig_7series_v2_4_arb_mux.v" 69 mig_7series_v2_4_arb_mux
~A 1 "./../src/mig_7series_v2_4_arb_mux.v" 69 mig_7series_v2_4_arb_mux
~M 1 "./../src/mig_7series_v2_4_arb_row_col.v" 83 mig_7series_v2_4_arb_row_col
~A 1 "./../src/mig_7series_v2_4_arb_row_col.v" 83 mig_7series_v2_4_arb_row_col
~M 1 "./../src/mig_7series_v2_4_arb_select.v" 75 mig_7series_v2_4_arb_select
~A 1 "./../src/mig_7series_v2_4_arb_select.v" 75 mig_7series_v2_4_arb_select
~M 1 "./../src/mig_7series_v2_4_bank_cntrl.v" 70 mig_7series_v2_4_bank_cntrl
~A 1 "./../src/mig_7series_v2_4_bank_cntrl.v" 70 mig_7series_v2_4_bank_cntrl
~M 1 "./../src/mig_7series_v2_4_bank_common.v" 73 mig_7series_v2_4_bank_common
~A 1 "./../src/mig_7series_v2_4_bank_common.v" 73 mig_7series_v2_4_bank_common
~M 1 "./../src/mig_7series_v2_4_bank_compare.v" 74 mig_7series_v2_4_bank_compare
~A 1 "./../src/mig_7series_v2_4_bank_compare.v" 74 mig_7series_v2_4_bank_compare
~M 1 "./../src/mig_7series_v2_4_bank_mach.v" 72 mig_7series_v2_4_bank_mach
~A 1 "./../src/mig_7series_v2_4_bank_mach.v" 72 mig_7series_v2_4_bank_mach
~M 1 "./../src/mig_7series_v2_4_bank_queue.v" 174 mig_7series_v2_4_bank_queue
~A 1 "./../src/mig_7series_v2_4_bank_queue.v" 174 mig_7series_v2_4_bank_queue
~M 1 "./../src/mig_7series_v2_4_bank_state.v" 141 mig_7series_v2_4_bank_state
~A 1 "./../src/mig_7series_v2_4_bank_state.v" 141 mig_7series_v2_4_bank_state
~M 3 "./../src/mig_7series_v2_4_clk_ibuf.v" 68 mig_7series_v2_4_clk_ibuf
~A 1 "./../src/mig_7series_v2_4_clk_ibuf.v" 68 mig_7series_v2_4_clk_ibuf
~M 1 "./../src/mig_7series_v2_4_col_mach.v" 88 mig_7series_v2_4_col_mach
~A 1 "./../src/mig_7series_v2_4_col_mach.v" 88 mig_7series_v2_4_col_mach
~M 1 "./../src/mig_7series_v2_4_ddr_byte_group_io.v" 69 mig_7series_v2_4_ddr_byte_group_io
~A 1 "./../src/mig_7series_v2_4_ddr_byte_group_io.v" 69 mig_7series_v2_4_ddr_byte_group_io
~M 1 "./../src/mig_7series_v2_4_ddr_byte_lane.v" 70 mig_7series_v2_4_ddr_byte_lane
~A 1 "./../src/mig_7series_v2_4_ddr_byte_lane.v" 70 mig_7series_v2_4_ddr_byte_lane
~M 3 "./../src/mig_7series_v2_4_ddr_calib_top.v" 82 mig_7series_v2_4_ddr_calib_top
~A 1 "./../src/mig_7series_v2_4_ddr_calib_top.v" 82 mig_7series_v2_4_ddr_calib_top
~M 1 "./../src/mig_7series_v2_4_ddr_if_post_fifo.v" 68 mig_7series_v2_4_ddr_if_post_fifo
~A 1 "./../src/mig_7series_v2_4_ddr_if_post_fifo.v" 68 mig_7series_v2_4_ddr_if_post_fifo
~M 1 "./../src/mig_7series_v2_4_ddr_mc_phy.v" 70 mig_7series_v2_4_ddr_mc_phy
~A 1 "./../src/mig_7series_v2_4_ddr_mc_phy.v" 70 mig_7series_v2_4_ddr_mc_phy
~M 3 "./../src/mig_7series_v2_4_ddr_mc_phy_wrapper.v" 71 mig_7series_v2_4_ddr_mc_phy_wrapper
~A 1 "./../src/mig_7series_v2_4_ddr_mc_phy_wrapper.v" 71 mig_7series_v2_4_ddr_mc_phy_wrapper
~M 1 "./../src/mig_7series_v2_4_ddr_of_pre_fifo.v" 76 mig_7series_v2_4_ddr_of_pre_fifo
~A 1 "./../src/mig_7series_v2_4_ddr_of_pre_fifo.v" 76 mig_7series_v2_4_ddr_of_pre_fifo
~M 1 "./../src/mig_7series_v2_4_ddr_phy_4lanes.v" 72 mig_7series_v2_4_ddr_phy_4lanes
~A 1 "./../src/mig_7series_v2_4_ddr_phy_4lanes.v" 72 mig_7series_v2_4_ddr_phy_4lanes
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay.v" 68 mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay.v" 68 mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay
~M 1 "./../src/mig_7series_v2_4_ddr_phy_dqs_found_cal.v" 79 mig_7series_v2_4_ddr_phy_dqs_found_cal
~A 1 "./../src/mig_7series_v2_4_ddr_phy_dqs_found_cal.v" 79 mig_7series_v2_4_ddr_phy_dqs_found_cal
~M 1 "./../src/mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.v" 79 mig_7series_v2_4_ddr_phy_dqs_found_cal_hr
~A 1 "./../src/mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.v" 79 mig_7series_v2_4_ddr_phy_dqs_found_cal_hr
~M 1 "./../src/mig_7series_v2_4_ddr_phy_init.v" 89 mig_7series_v2_4_ddr_phy_init
~A 1 "./../src/mig_7series_v2_4_ddr_phy_init.v" 89 mig_7series_v2_4_ddr_phy_init
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_cntlr.v" 82 mig_7series_v2_4_ddr_phy_ocd_cntlr
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_cntlr.v" 82 mig_7series_v2_4_ddr_phy_ocd_cntlr
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_data.v" 120 mig_7series_v2_4_ddr_phy_ocd_data
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_data.v" 120 mig_7series_v2_4_ddr_phy_ocd_data
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_edge.v" 91 mig_7series_v2_4_ddr_phy_ocd_edge
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_edge.v" 91 mig_7series_v2_4_ddr_phy_ocd_edge
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_lim.v" 69 mig_7series_v2_4_ddr_phy_ocd_lim
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_lim.v" 69 mig_7series_v2_4_ddr_phy_ocd_lim
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_mux.v" 72 mig_7series_v2_4_ddr_phy_ocd_mux
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_mux.v" 72 mig_7series_v2_4_ddr_phy_ocd_mux
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_po_cntlr.v" 105 mig_7series_v2_4_ddr_phy_ocd_po_cntlr
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_po_cntlr.v" 105 mig_7series_v2_4_ddr_phy_ocd_po_cntlr
~M 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_samp.v" 109 mig_7series_v2_4_ddr_phy_ocd_samp
~A 1 "./../src/mig_7series_v2_4_ddr_phy_ocd_samp.v" 109 mig_7series_v2_4_ddr_phy_ocd_samp
~M 1 "./../src/mig_7series_v2_4_ddr_phy_oclkdelay_cal.v" 69 mig_7series_v2_4_ddr_phy_oclkdelay_cal
~A 1 "./../src/mig_7series_v2_4_ddr_phy_oclkdelay_cal.v" 69 mig_7series_v2_4_ddr_phy_oclkdelay_cal
~M 1 "./../src/mig_7series_v2_4_ddr_phy_prbs_rdlvl.v" 79 mig_7series_v2_4_ddr_phy_prbs_rdlvl
~A 1 "./../src/mig_7series_v2_4_ddr_phy_prbs_rdlvl.v" 79 mig_7series_v2_4_ddr_phy_prbs_rdlvl
~M 1 "./../src/mig_7series_v2_4_ddr_phy_rdlvl.v" 81 mig_7series_v2_4_ddr_phy_rdlvl
~A 1 "./../src/mig_7series_v2_4_ddr_phy_rdlvl.v" 81 mig_7series_v2_4_ddr_phy_rdlvl
~M 1 "./../src/mig_7series_v2_4_ddr_phy_tempmon.v" 69 mig_7series_v2_4_ddr_phy_tempmon
~A 1 "./../src/mig_7series_v2_4_ddr_phy_tempmon.v" 69 mig_7series_v2_4_ddr_phy_tempmon
~E 1 "./../src/Folder 1/mig_7series_v2_4_ddr_phy_top.vhd" 73 mig_7series_v2_4_ddr_phy_top
~A 1 "./../src/mig_7series_v2_4_ddr_phy_top.vhd" 362 arch_ddr_phy_top
~M 1 "./../src/mig_7series_v2_4_ddr_phy_wrcal.v" 77 mig_7series_v2_4_ddr_phy_wrcal
~A 1 "./../src/mig_7series_v2_4_ddr_phy_wrcal.v" 77 mig_7series_v2_4_ddr_phy_wrcal
~M 1 "./../src/mig_7series_v2_4_ddr_phy_wrlvl.v" 90 mig_7series_v2_4_ddr_phy_wrlvl
~A 1 "./../src/mig_7series_v2_4_ddr_phy_wrlvl.v" 90 mig_7series_v2_4_ddr_phy_wrlvl
~M 1 "./../src/mig_7series_v2_4_ddr_phy_wrlvl_off_delay.v" 68 mig_7series_v2_4_ddr_phy_wrlvl_off_delay
~A 1 "./../src/mig_7series_v2_4_ddr_phy_wrlvl_off_delay.v" 68 mig_7series_v2_4_ddr_phy_wrlvl_off_delay
~M 1 "./../src/mig_7series_v2_4_ddr_prbs_gen.v" 92 mig_7series_v2_4_ddr_prbs_gen
~A 1 "./../src/mig_7series_v2_4_ddr_prbs_gen.v" 92 mig_7series_v2_4_ddr_prbs_gen
~M 1 "./../src/mig_7series_v2_4_ecc_buf.v" 68 mig_7series_v2_4_ecc_buf
~A 1 "./../src/mig_7series_v2_4_ecc_buf.v" 68 mig_7series_v2_4_ecc_buf
~M 1 "./../src/mig_7series_v2_4_ecc_dec_fix.v" 67 mig_7series_v2_4_ecc_dec_fix
~A 1 "./../src/mig_7series_v2_4_ecc_dec_fix.v" 67 mig_7series_v2_4_ecc_dec_fix
~M 1 "./../src/mig_7series_v2_4_ecc_gen.v" 104 mig_7series_v2_4_ecc_gen
~A 1 "./../src/mig_7series_v2_4_ecc_gen.v" 104 mig_7series_v2_4_ecc_gen
~M 1 "./../src/mig_7series_v2_4_ecc_merge_enc.v" 68 mig_7series_v2_4_ecc_merge_enc
~A 1 "./../src/mig_7series_v2_4_ecc_merge_enc.v" 68 mig_7series_v2_4_ecc_merge_enc
~M 1 "./../src/mig_7series_v2_4_fi_xor.v" 64 mig_7series_v2_4_fi_xor
~A 1 "./../src/mig_7series_v2_4_fi_xor.v" 64 mig_7series_v2_4_fi_xor
~M 3 "./../src/mig_7series_v2_4_infrastructure.v" 78 mig_7series_v2_4_infrastructure
~A 1 "./../src/mig_7series_v2_4_infrastructure.v" 78 mig_7series_v2_4_infrastructure
~M 3 "./../src/mig_7series_v2_4_iodelay_ctrl.v" 80 mig_7series_v2_4_iodelay_ctrl
~A 1 "./../src/mig_7series_v2_4_iodelay_ctrl.v" 80 mig_7series_v2_4_iodelay_ctrl
~M 1 "./../src/mig_7series_v2_4_mc.v" 73 mig_7series_v2_4_mc
~A 1 "./../src/mig_7series_v2_4_mc.v" 73 mig_7series_v2_4_mc
~M 1 "./../src/mig_7series_v2_4_mem_intfc.v" 70 mig_7series_v2_4_mem_intfc
~A 1 "./../src/mig_7series_v2_4_mem_intfc.v" 70 mig_7series_v2_4_mem_intfc
~M 3 "./../src/mig_7series_v2_4_memc_ui_top_std.v" 72 mig_7series_v2_4_memc_ui_top_std
~A 1 "./../src/mig_7series_v2_4_memc_ui_top_std.v" 72 mig_7series_v2_4_memc_ui_top_std
~M 1 "./../src/mig_7series_v2_4_poc_cc.v" 75 mig_7series_v2_4_poc_cc
~A 1 "./../src/mig_7series_v2_4_poc_cc.v" 75 mig_7series_v2_4_poc_cc
~M 1 "./../src/mig_7series_v2_4_poc_edge_store.v" 68 mig_7series_v2_4_poc_edge_store
~A 1 "./../src/mig_7series_v2_4_poc_edge_store.v" 68 mig_7series_v2_4_poc_edge_store
~M 1 "./../src/mig_7series_v2_4_poc_meta.v" 106 mig_7series_v2_4_poc_meta
~A 1 "./../src/mig_7series_v2_4_poc_meta.v" 106 mig_7series_v2_4_poc_meta
~M 3 "./../src/mig_7series_v2_4_poc_pd.v" 70 mig_7series_v2_4_poc_pd
~A 1 "./../src/mig_7series_v2_4_poc_pd.v" 70 mig_7series_v2_4_poc_pd
~M 1 "./../src/mig_7series_v2_4_poc_tap_base.v" 99 mig_7series_v2_4_poc_tap_base
~A 1 "./../src/mig_7series_v2_4_poc_tap_base.v" 99 mig_7series_v2_4_poc_tap_base
~M 1 "./../src/mig_7series_v2_4_poc_top.v" 68 mig_7series_v2_4_poc_top
~A 1 "./../src/mig_7series_v2_4_poc_top.v" 68 mig_7series_v2_4_poc_top
~M 1 "./../src/mig_7series_v2_4_rank_cntrl.v" 79 mig_7series_v2_4_rank_cntrl
~A 1 "./../src/mig_7series_v2_4_rank_cntrl.v" 79 mig_7series_v2_4_rank_cntrl
~M 1 "./../src/mig_7series_v2_4_rank_common.v" 72 mig_7series_v2_4_rank_common
~A 1 "./../src/mig_7series_v2_4_rank_common.v" 72 mig_7series_v2_4_rank_common
~M 1 "./../src/mig_7series_v2_4_rank_mach.v" 71 mig_7series_v2_4_rank_mach
~A 1 "./../src/mig_7series_v2_4_rank_mach.v" 71 mig_7series_v2_4_rank_mach
~M 1 "./../src/mig_7series_v2_4_round_robin_arb.v" 121 mig_7series_v2_4_round_robin_arb
~A 1 "./../src/mig_7series_v2_4_round_robin_arb.v" 121 mig_7series_v2_4_round_robin_arb
~M 3 "./../src/mig_7series_v2_4_tempmon.v" 69 mig_7series_v2_4_tempmon
~A 1 "./../src/mig_7series_v2_4_tempmon.v" 69 mig_7series_v2_4_tempmon
~M 1 "./../src/mig_7series_v2_4_ui_cmd.v" 70 mig_7series_v2_4_ui_cmd
~A 1 "./../src/mig_7series_v2_4_ui_cmd.v" 70 mig_7series_v2_4_ui_cmd
~M 1 "./../src/mig_7series_v2_4_ui_rd_data.v" 140 mig_7series_v2_4_ui_rd_data
~A 1 "./../src/mig_7series_v2_4_ui_rd_data.v" 140 mig_7series_v2_4_ui_rd_data
~M 1 "./../src/mig_7series_v2_4_ui_top.v" 71 mig_7series_v2_4_ui_top
~A 1 "./../src/mig_7series_v2_4_ui_top.v" 71 mig_7series_v2_4_ui_top
~M 1 "./../src/mig_7series_v2_4_ui_wr_data.v" 131 mig_7series_v2_4_ui_wr_data
~A 1 "./../src/mig_7series_v2_4_ui_wr_data.v" 131 mig_7series_v2_4_ui_wr_data
~E 1 "./../src/monitor_animate.vhd" 7 monitor_animate
~A 1 "./../src/monitor_animate.vhd" 20 arch
~E 1 "./../src/Network_Controller.vhd" 7 Network_Controller
~A 1 "./../src/Network_Controller.vhd" 26 arch
~E 1 "./../src/ov5462_sccb_cntrl.vhd" 11 OV5462_SCCB_CNTRL
~A 1 "./../src/ov5462_sccb_cntrl.vhd" 34 behavioral
~E 1 "./../src/ov5642_controller.vhd" 29 ov5642_controller
~A 1 "./../src/ov5642_controller.vhd" 128 arch
~E 1 "./../src/OV5642_FIFO.vhd" 43 OV5642_FIFO
~A 1 "./../src/OV5642_FIFO.vhd" 64 ov5642_fifo_a
~E 1 "./../compile/ov5642_if_ip.vhd" 28 ov5642_if_ip
~A 1 "./../compile/ov5642_if_ip.vhd" 83 arch
~E 1 "./../compile/ov5642_if_test.vhd" 28 OV5642_IF_TEST
~A 1 "./../compile/ov5642_if_test.vhd" 51 behavioral
~E 1 "./../src/ov5642_if_top.vhd" 35 OV5642_IF_TOP
~A 1 "./../src/ov5642_if_top.vhd" 56 behavioral
~E 1 "./../src/ov5642_if_test_tb.vhd" 31 OV5642_IF_TOP_tb
~A 1 "./../src/ov5642_if_test_tb.vhd" 36 testbench
~E 1 "./../src/read_file.vhd" 19 read_file
~A 1 "./../src/read_file.vhd" 36 arch
~E 1 "./../compile/sensor_to_monitor_node.vhd" 28 sensor_to_monitor_node
~A 1 "./../compile/sensor_to_monitor_node.vhd" 61 sensor_to_monitor_node
~E 1 "./../src/sim_clk_generator.vhd" 28 sim_clk_generator
~A 1 "./../src/sim_clk_generator.vhd" 40 arch
~E 1 "./../src/system_reset_manager.vhd" 28 system_reset_manager
~A 1 "./../src/system_reset_manager.vhd" 39 arch
~E 1 "./../src/vga_clk.vhd" 74 vga_clk
~A 1 "./../src/vga_clk.vhd" 87 xilinx
~E 1 "./../src/vga_controller.vhd" 28 vga_controller
~A 1 "./../src/vga_controller.vhd" 94 arch
~E 1 "./../src/VGA_FIFO.vhd" 43 VGA_FIFO
~A 1 "./../src/VGA_FIFO.vhd" 64 vga_fifo_a
~E 1 "./../src/vga_if.vhd" 29 vga_if
~E 1 "./../compile/vga_if_ip.vhd" 28 vga_if_ip
~A 1 "./../compile/vga_if_ip.vhd" 66 arch
~E 1 "./../src/vga_sim.vhd" 29 vga_sim
~A 1 "./../src/vga_sim.vhd" 42 arch
~E 1 "./../src/vga_sync.vhd" 5 vga_sync
~A 1 "./../src/vga_sync.vhd" 26 arch
~E 1 "./../compile/vga_test.vhd" 28 vga_test
~A 1 "./../compile/vga_test.vhd" 39 arch
~E 1 "./../src/write_bram.vhd" 29 write_bram
~A 1 "./../src/write_bram.vhd" 46 arch
