library ieee;
use ieee.std_logic_1164.all;

entity Adil_Register_N_VHDL is 
    generic (N : integer := 32);
    port(
        clk : in std_logic;
        wren : in std_logic;
        rden : in std_logic;
        chen : in std_logic;
        data : in std_logic_vector (N-1 downto 0);
        q : out std_logic_vector (N - 1 downto 0)
        );
end Adil_Register_N_VHDL;