
---------- Begin Simulation Statistics ----------
final_tick                                19827635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234719                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445696                       # Number of bytes of host memory used
host_op_rate                                   384976                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.99                       # Real time elapsed on the host
host_tick_rate                              291635635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15957958                       # Number of instructions simulated
sim_ops                                      26173641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019828                       # Number of seconds simulated
sim_ticks                                 19827635000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               78                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     78                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5957958                       # Number of instructions committed
system.cpu0.committedOps                      9810180                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.655840                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2986503                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     962246                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2515                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     438758                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       20531512                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150244                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2744917                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          260                       # TLB misses on write requests
system.cpu0.numCycles                        39655216                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               8458      0.09%      0.09% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8262568     84.22%     84.31% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.06%     84.37% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1578      0.02%     84.39% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      1.42%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     85.81% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     85.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     85.83% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     85.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     85.84% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.02%     85.86% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.18%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     86.04% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.29%     86.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     86.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     86.34% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.36%     86.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     86.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     86.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.50%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::MemRead                757847      7.73%     94.92% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               372511      3.80%     98.71% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.82%     99.54% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.46%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9810180                       # Class of committed instruction
system.cpu0.tickCycles                       19123704                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              3.965527                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149856                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469161                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2724                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        6937345                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.252173                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4763860                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          279                       # TLB misses on write requests
system.cpu1.numCycles                        39655270                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32717925                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       141509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        284043                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       581223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2942                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1162511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2942                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             130841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56405                       # Transaction distribution
system.membus.trans_dist::CleanEvict            85104                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11692                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11692                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        130842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       426576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       426576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 426576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12732032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12732032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12732032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            142534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  142534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              142534                       # Request fanout histogram
system.membus.reqLayer4.occupancy           558506000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          752556750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2676289                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2676289                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2676289                       # number of overall hits
system.cpu0.icache.overall_hits::total        2676289                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        68564                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         68564                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        68564                       # number of overall misses
system.cpu0.icache.overall_misses::total        68564                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1437249500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1437249500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1437249500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1437249500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2744853                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2744853                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2744853                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2744853                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.024979                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.024979                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.024979                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.024979                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20962.159442                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20962.159442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20962.159442                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20962.159442                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        68548                       # number of writebacks
system.cpu0.icache.writebacks::total            68548                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        68564                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        68564                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        68564                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        68564                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1368685500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1368685500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1368685500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1368685500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.024979                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.024979                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.024979                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.024979                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19962.159442                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19962.159442                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19962.159442                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19962.159442                       # average overall mshr miss latency
system.cpu0.icache.replacements                 68548                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2676289                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2676289                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        68564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        68564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1437249500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1437249500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2744853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2744853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.024979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.024979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20962.159442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20962.159442                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        68564                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        68564                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1368685500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1368685500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.024979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.024979                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19962.159442                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19962.159442                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999266                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2744853                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            68564                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            40.033443                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999266                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22027388                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22027388                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1202218                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1202218                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1202275                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1202275                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       171752                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        171752                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       171809                       # number of overall misses
system.cpu0.dcache.overall_misses::total       171809                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10919168000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10919168000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10919168000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10919168000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1373970                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1373970                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1374084                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1374084                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125004                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125004                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125035                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125035                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 63575.201453                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 63575.201453                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 63554.109505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 63554.109505                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        85928                       # number of writebacks
system.cpu0.dcache.writebacks::total            85928                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9750                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9750                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       162002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       162002                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       162059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       162059                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10129462000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10129462000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10131848500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10131848500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.117908                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.117908                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.117940                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.117940                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62526.771274                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62526.771274                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62519.505242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62519.505242                       # average overall mshr miss latency
system.cpu0.dcache.replacements                162042                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       803550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         803550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       152452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   9666247500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9666247500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       956002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       956002                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.159468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.159468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 63405.186551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 63405.186551                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1461                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       150991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       150991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   9434724000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9434724000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.157940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.157940                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 62485.340186                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62485.340186                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       398668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        398668                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        19300                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        19300                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1252920500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1252920500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       417968                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       417968                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046176                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046176                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64918.160622                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64918.160622                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8289                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    694738000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    694738000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026344                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026344                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63094.905095                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63094.905095                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2386500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2386500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 41868.421053                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 41868.421053                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999310                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1364333                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           162058                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.418795                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11154730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11154730                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693503                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693503                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693503                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70293                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70293                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70293                       # number of overall misses
system.cpu1.icache.overall_misses::total        70293                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1157661500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1157661500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1157661500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1157661500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4763796                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4763796                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4763796                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4763796                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014756                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014756                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014756                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014756                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16469.086538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16469.086538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16469.086538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16469.086538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70277                       # number of writebacks
system.cpu1.icache.writebacks::total            70277                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70293                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70293                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1087368500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1087368500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1087368500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1087368500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014756                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014756                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014756                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014756                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15469.086538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15469.086538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15469.086538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15469.086538                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70277                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70293                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1157661500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1157661500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4763796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4763796                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16469.086538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16469.086538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1087368500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1087368500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014756                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014756                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15469.086538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15469.086538                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999250                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4763796                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70293                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.770560                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999250                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38180661                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38180661                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810464                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810464                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810521                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810521                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290426                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290426                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4463314000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4463314000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4463314000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4463314000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100947                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138216                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138216                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138236                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138236                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 15371.179430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15371.179430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 15368.162630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15368.162630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       270521                       # number of writebacks
system.cpu1.dcache.writebacks::total           270521                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10054                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280315                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280372                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280372                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3887017500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3887017500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3887836000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3887836000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 13866.605426                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13866.605426                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 13866.705662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13866.705662                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280356                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   3833306500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3833306500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14203.165352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14203.165352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3519572000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3519572000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 13111.791616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13111.791616                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    630007500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    630007500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032087                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 30765.089364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30765.089364                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    367445500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    367445500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 30911.542021                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30911.542021                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       818500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       818500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 14359.649123                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 14359.649123                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999290                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090893                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280372                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457567                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087948                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               61772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               36273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               67620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              273089                       # number of demand (read+write) hits
system.l2.demand_hits::total                   438754                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              61772                       # number of overall hits
system.l2.overall_hits::.cpu0.data              36273                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              67620                       # number of overall hits
system.l2.overall_hits::.cpu1.data             273089                       # number of overall hits
system.l2.overall_hits::total                  438754                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            125786                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              7283                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142534                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6792                       # number of overall misses
system.l2.overall_misses::.cpu0.data           125786                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2673                       # number of overall misses
system.l2.overall_misses::.cpu1.data             7283                       # number of overall misses
system.l2.overall_misses::total                142534                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    547064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   9501994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    220618500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    589872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10859549500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    547064000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   9501994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    220618500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    589872500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10859549500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           68564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          162059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70293                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               581288                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          68564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         162059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70293                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              581288                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.099061                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.776174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.038027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.025976                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.245204                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.099061                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.776174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.038027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.025976                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.245204                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80545.347468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75540.954478                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82535.914703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80993.066044                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76189.186440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80545.347468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75540.954478                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82535.914703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80993.066044                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76189.186440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56405                       # number of writebacks
system.l2.writebacks::total                     56405                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       125786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         7283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            142534                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       125786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         7283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           142534                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    479144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   8244144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    193888500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    517042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9434219500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    479144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   8244144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    193888500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    517042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9434219500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.099061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.776174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.038027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.025976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.245204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.099061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.776174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.038027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.025976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.245204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70545.347468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65541.033978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72535.914703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70993.066044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66189.256598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70545.347468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65541.033978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72535.914703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70993.066044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66189.256598                       # average overall mshr miss latency
system.l2.replacements                         143123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       356449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           356449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       356449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       356449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       138825                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           138825                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       138825                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       138825                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1328                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             8610                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11206                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           8415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           3277                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11692                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    649033500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    257212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     906245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11887                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.764236                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.275679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77128.163993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78490.082392                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77509.878549                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         8415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         3277                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11692                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    564883500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    224442000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    789325500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.764236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.275679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510612                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67128.163993                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68490.082392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67509.878549                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         61772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         67620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             129392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6792                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2673                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    547064000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    220618500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    767682500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        68564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         138857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.099061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.038027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.068164                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80545.347468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82535.914703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81107.501321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2673                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9465                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    479144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    193888500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    673032500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.099061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.038027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.068164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70545.347468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72535.914703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71107.501321                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        33677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       264479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            298156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       117371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          121377                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   8852961000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    332660500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9185621500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       151048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.777044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.014921                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.289315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75427.158327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83040.564154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75678.435783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       117371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       121377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   7679261000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    292600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7971861500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.777044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.014921                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.289315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65427.243527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73040.564154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65678.518171                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.255379                       # Cycle average of tags in use
system.l2.tags.total_refs                     1161182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    144147                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.055541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     206.169368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.139028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      123.084635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      102.073916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      585.788432                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.201337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.099682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.572059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998296                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          875                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9444235                       # Number of tag accesses
system.l2.tags.data_accesses                  9444235                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        434688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       8050304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        171072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        466112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9122176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       434688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       171072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        605760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3609920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3609920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         125786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           7283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21923341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        406014333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8627958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         23508200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460073831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21923341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8627958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30551299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182065082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182065082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182065082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21923341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       406014333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8627958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        23508200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            642138914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    121791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      7049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001054050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              334871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              52794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      142534                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56405                       # Number of write requests accepted
system.mem_ctrls.readBursts                    142534                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4229                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1079                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1020401750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  691525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3613620500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7377.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26127.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                142534                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    520.635835                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.864269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   410.994047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5480     22.94%     22.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4194     17.55%     40.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1893      7.92%     48.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1250      5.23%     53.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          876      3.67%     57.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          852      3.57%     60.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          689      2.88%     63.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          786      3.29%     67.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7873     32.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.189511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.543000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.209859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3234     96.36%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           51      1.52%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           26      0.77%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           11      0.33%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.09%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.15%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            8      0.24%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.681138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2119     63.14%     63.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              156      4.65%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1025     30.54%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      1.61%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8851520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  270656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3588608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9122176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3609920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       446.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19827603500                       # Total gap between requests
system.mem_ctrls.avgGap                      99666.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       434688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      7794624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       171072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       451136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3588608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21923340.832126475871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 393119199.541448116302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8627957.898155780509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 22752890.095061767846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180990218.954504668713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       125786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         7283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    200710000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   3109290000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84214000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    219406500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 475322590250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29550.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     24718.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31505.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30125.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8426958.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             69000960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             36674880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           387780540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          107719920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1564873440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5446005150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3027702240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        10639757130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.612517                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7797920750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    661960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11367754250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            101602200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             53999055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           599717160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          184975920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1564873440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7372622250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1405287840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11283077865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.058179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3566691250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    661960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15598983750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            558389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       412854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       138825                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          172667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22898                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        138857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419533                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       205676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       486159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       210863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1743798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8775168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     15871104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8996480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35257152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               68899904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          143123                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3609920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           724411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 721469     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2942      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             724411                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1076529500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420596920                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         105465448                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243645879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         102934820                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19827635000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
