/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.22
Hash     : 42e5cbd
Date     : Jul  5 2024
Type     : Engineering
Log Time   : Fri Jul  5 11:45:03 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.22
Hash     : 42e5cbd
Date     : Jul  5 2024
Type     : Engineering
Log Time   : Fri Jul  5 11:45:03 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 df662ce4d, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/Matrix-Multiplication-Using-Systolic-Arrays/run_1/synth_1_1/analysis/Matrix-Multiplication-Using-Systolic-Arrays_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/apb_slave.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/apb_slave.v' to AST representation.
Generating RTLIL representation for module `\apb_slave'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v' to AST representation.
Generating RTLIL representation for module `\matmul_calc'.
Warning: Replacing memory \mat_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:78
Warning: Replacing memory \mat_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:77
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:123: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:123: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:125: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/mem.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/mem.v' to AST representation.
Generating RTLIL representation for module `\mem'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/pe_module.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/pe_module.v' to AST representation.
Generating RTLIL representation for module `\pe_module'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul.v' to AST representation.
Generating RTLIL representation for module `\matmul'.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul.v:62: Warning: Identifier `\pslverr_i' is implicitly declared.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top matmul' --

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \matmul
Used module:     \mem
Used module:     \matmul_calc
Used module:         \pe_module
Used module:     \apb_slave
Reprocessing module matmul_calc because instantiated module pe_module has become available.
Generating RTLIL representation for module `\matmul_calc'.
Warning: Replacing memory \mat_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:78
Warning: Replacing memory \mat_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:77
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:123: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:123: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/opensource_with_testbench/Matrix-Multiplication-Using-Systolic-Arrays/./rtl/matmul_calc.v:125: Warning: Range select out of bounds on signal `\flags_o_wire': Setting result bit to undef.

7.2. Analyzing design hierarchy..
Top module:  \matmul
Used module:     \mem
Used module:     \matmul_calc
Used module:         \pe_module
Used module:     \apb_slave

7.3. Analyzing design hierarchy..
Top module:  \matmul
Used module:     \mem
Used module:     \matmul_calc
Used module:         \pe_module
Used module:     \apb_slave
Removed 0 unused modules.

Dumping file hier_info.json ...
 Process module "apb_slave"
 Process module "matmul_calc"
 Process module "mem"
 Process module "pe_module"
Dumping file port_info.json ...

Warnings: 4 unique messages, 11 total
End of script. Logfile hash: c435a857d5, CPU: user 0.62s system 0.05s, MEM: 36.11 MB peak
Yosys 0.38 (git sha1 df662ce4d, gcc 11.2.1 -fPIC -Os)
Time spent: 63% 12x read_verilog (0 sec), 33% 1x hierarchy (0 sec), ...
