/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [20:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [25:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  reg [24:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~(celloutsig_0_7z[0] & celloutsig_0_14z[1]);
  assign celloutsig_1_16z = !(celloutsig_1_1z[7] ? celloutsig_1_0z : celloutsig_1_7z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_8z[2]) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((in_data[70] | in_data[83]) & celloutsig_0_0z);
  assign celloutsig_1_10z = ~((in_data[163] | in_data[103]) & (celloutsig_1_5z[23] | in_data[183]));
  assign celloutsig_0_26z = ~((celloutsig_0_5z[3] | celloutsig_0_14z[2]) & (celloutsig_0_20z[0] | celloutsig_0_20z[2]));
  assign celloutsig_0_0z = in_data[1] ^ in_data[50];
  assign celloutsig_0_16z = celloutsig_0_6z[11] ^ celloutsig_0_13z[3];
  assign celloutsig_0_4z = in_data[7:5] + { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  reg [15:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 16'h0000;
    else _10_ <= { celloutsig_1_1z[19:5], celloutsig_1_16z };
  assign out_data[111:96] = _10_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 21'h000000;
    else _00_ <= { in_data[73:60], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_6z == { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_3z = { celloutsig_0_2z[15:5], celloutsig_0_0z, celloutsig_0_1z } >= celloutsig_0_2z[17:5];
  assign celloutsig_0_11z = { celloutsig_0_2z[17:12], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >= { in_data[61:55], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_30z = { in_data[67], celloutsig_0_20z } && { celloutsig_0_6z[10:9], celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_7z[0] };
  assign celloutsig_1_14z = { celloutsig_1_1z[10:5], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_4z[6:2], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_37z = celloutsig_0_32z[9:0] % { 1'h1, celloutsig_0_31z[5:3], celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[174:149] % { 1'h1, in_data[145:121] };
  assign celloutsig_1_2z = celloutsig_1_1z[21:12] % { 1'h1, in_data[144:136] };
  assign celloutsig_1_18z = celloutsig_1_14z[15:8] * { celloutsig_1_5z[24:21], celloutsig_1_12z };
  assign celloutsig_0_20z = { celloutsig_0_6z[7:5], celloutsig_0_1z } * celloutsig_0_8z;
  assign celloutsig_0_24z = in_data[33:16] * { celloutsig_0_6z[10:3], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_31z = celloutsig_0_4z[1] ? celloutsig_0_24z[6:0] : { in_data[93:89], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_0z ? in_data[170:162] : celloutsig_1_1z[24:16];
  assign celloutsig_0_17z = in_data[54:50] != { celloutsig_0_6z[5], celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_2z[15], celloutsig_0_27z, celloutsig_0_7z[0], celloutsig_0_27z, celloutsig_0_16z, celloutsig_0_10z } | { celloutsig_0_31z[4:0], celloutsig_0_16z };
  assign celloutsig_0_2z = { in_data[94:80], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } | in_data[58:41];
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_2z[0];
  assign celloutsig_1_0z = | in_data[189:163];
  assign celloutsig_1_8z = | in_data[180:173];
  assign celloutsig_0_15z = | in_data[24:10];
  assign celloutsig_0_29z = | _00_[15:11];
  assign celloutsig_1_11z = ^ { in_data[127:123], celloutsig_1_6z };
  assign celloutsig_1_7z = celloutsig_1_2z[4:1] >> celloutsig_1_2z[7:4];
  assign celloutsig_1_12z = { celloutsig_1_1z[22:21], celloutsig_1_11z, celloutsig_1_10z } >> celloutsig_1_7z;
  assign celloutsig_0_5z = in_data[3:0] >> celloutsig_0_2z[10:7];
  assign celloutsig_0_13z = { celloutsig_0_4z[2], celloutsig_0_7z, celloutsig_0_10z } >> { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_6z[10:8], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_5z } >> { celloutsig_0_6z[7:3], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_32z = { _00_[19], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_30z } >>> celloutsig_0_6z;
  assign celloutsig_0_6z = in_data[52:41] ~^ { in_data[36:27], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_2z[7:5] ~^ { celloutsig_0_2z[17:16], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_2z[10:7] ~^ celloutsig_0_2z[14:11];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 25'h0000000;
    else if (clkin_data[128]) celloutsig_1_5z = { in_data[146:142], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[130] & celloutsig_1_2z[8]));
  assign celloutsig_0_10z = ~((celloutsig_0_6z[2] & celloutsig_0_1z) | (celloutsig_0_5z[2] & celloutsig_0_2z[11]));
  assign { out_data[135:128], out_data[37:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
