-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_dct_2d is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_block_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_0_ce0 : OUT STD_LOGIC;
    in_block_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_1_ce0 : OUT STD_LOGIC;
    in_block_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_2_ce0 : OUT STD_LOGIC;
    in_block_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_3_ce0 : OUT STD_LOGIC;
    in_block_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_4_ce0 : OUT STD_LOGIC;
    in_block_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_5_ce0 : OUT STD_LOGIC;
    in_block_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_6_ce0 : OUT STD_LOGIC;
    in_block_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_block_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_block_7_ce0 : OUT STD_LOGIC;
    in_block_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_block_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    out_block_ce0 : OUT STD_LOGIC;
    out_block_we0 : OUT STD_LOGIC;
    out_block_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct_dct_2d is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_pp0_stg0_fsm_3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_st6_fsm_4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_st7_fsm_5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_pp1_stg0_fsm_6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_st10_fsm_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_26 : BOOLEAN;
    signal indvar_flatten_reg_285 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_reg_296 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_reg_307 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten1_reg_330 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_1_reg_341 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_reg_352 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond5_fu_406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_107 : BOOLEAN;
    signal i_4_fu_412_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_4_reg_620 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_625 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_3 : STD_LOGIC;
    signal ap_sig_118 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next_fu_424_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_mid2_v_fu_450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_mid2_v_reg_634 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_485_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_reg_645 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_6_fu_489_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond2_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_4 : STD_LOGIC;
    signal ap_sig_146 : BOOLEAN;
    signal i_5_fu_512_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_5_reg_658 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten1_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_reg_663 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp1_stg0_fsm_6 : STD_LOGIC;
    signal ap_sig_157 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal indvar_flatten_next1_fu_524_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_3_mid2_fu_542_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_3_mid2_reg_672 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_mid2_v_fu_550_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_mid2_v_reg_677 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_7_fu_585_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal row_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_ce0 : STD_LOGIC;
    signal row_outbuf_we0 : STD_LOGIC;
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_ce0 : STD_LOGIC;
    signal col_outbuf_we0 : STD_LOGIC;
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_0_ce0 : STD_LOGIC;
    signal col_inbuf_0_we0 : STD_LOGIC;
    signal col_inbuf_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_1_ce0 : STD_LOGIC;
    signal col_inbuf_1_we0 : STD_LOGIC;
    signal col_inbuf_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_2_ce0 : STD_LOGIC;
    signal col_inbuf_2_we0 : STD_LOGIC;
    signal col_inbuf_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_3_ce0 : STD_LOGIC;
    signal col_inbuf_3_we0 : STD_LOGIC;
    signal col_inbuf_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_4_ce0 : STD_LOGIC;
    signal col_inbuf_4_we0 : STD_LOGIC;
    signal col_inbuf_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_5_ce0 : STD_LOGIC;
    signal col_inbuf_5_we0 : STD_LOGIC;
    signal col_inbuf_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_6_ce0 : STD_LOGIC;
    signal col_inbuf_6_we0 : STD_LOGIC;
    signal col_inbuf_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_inbuf_7_ce0 : STD_LOGIC;
    signal col_inbuf_7_we0 : STD_LOGIC;
    signal col_inbuf_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_ap_start : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_ap_done : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_ap_idle : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_ap_ready : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src1_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src2_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src3_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src4_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src5_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src6_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_src7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_dct_dct_1d_fu_363_src7_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_src7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_tmp_2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dct_dct_1d_fu_363_dst_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_dct_dct_1d_fu_363_dst_ce0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_dst_we0 : STD_LOGIC;
    signal grp_dct_dct_1d_fu_363_dst_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_dct_dct_1d_fu_363_tmp_21 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_reg_273 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_323 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_331 : BOOLEAN;
    signal j_phi_fu_300_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_reg_318 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_5 : STD_LOGIC;
    signal ap_sig_350 : BOOLEAN;
    signal j_1_phi_fu_345_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_grp_dct_dct_1d_fu_363_ap_start : STD_LOGIC := '0';
    signal tmp_10_cast_fu_480_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_mid2_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_cast_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_cast_fu_611_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_2_fu_430_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_mid2_fu_442_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_462_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_cast_fu_470_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid2_cast_fu_458_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_474_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond4_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_530_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_fu_562_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_mid2_cast_fu_558_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_cast_fu_570_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_574_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_591_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_cast_fu_602_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_cast_fu_598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_605_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_7 : STD_LOGIC;
    signal ap_sig_600 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component dct_dct_1d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src_ce0 : OUT STD_LOGIC;
        src_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src1_ce0 : OUT STD_LOGIC;
        src1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src2_ce0 : OUT STD_LOGIC;
        src2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src3_ce0 : OUT STD_LOGIC;
        src3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src4_ce0 : OUT STD_LOGIC;
        src4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src5_ce0 : OUT STD_LOGIC;
        src5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src6_ce0 : OUT STD_LOGIC;
        src6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        src7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        src7_ce0 : OUT STD_LOGIC;
        src7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        tmp_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dst_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        dst_ce0 : OUT STD_LOGIC;
        dst_we0 : OUT STD_LOGIC;
        dst_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        tmp_21 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component dct_dct_2d_row_outbuf IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component dct_dct_2d_col_inbuf_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    row_outbuf_U : component dct_dct_2d_row_outbuf
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_outbuf_address0,
        ce0 => row_outbuf_ce0,
        we0 => row_outbuf_we0,
        d0 => grp_dct_dct_1d_fu_363_dst_d0,
        q0 => row_outbuf_q0);

    col_outbuf_U : component dct_dct_2d_row_outbuf
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_outbuf_address0,
        ce0 => col_outbuf_ce0,
        we0 => col_outbuf_we0,
        d0 => grp_dct_dct_1d_fu_363_dst_d0,
        q0 => col_outbuf_q0);

    col_inbuf_0_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_0_address0,
        ce0 => col_inbuf_0_ce0,
        we0 => col_inbuf_0_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_0_q0);

    col_inbuf_1_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_1_address0,
        ce0 => col_inbuf_1_ce0,
        we0 => col_inbuf_1_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_1_q0);

    col_inbuf_2_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_2_address0,
        ce0 => col_inbuf_2_ce0,
        we0 => col_inbuf_2_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_2_q0);

    col_inbuf_3_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_3_address0,
        ce0 => col_inbuf_3_ce0,
        we0 => col_inbuf_3_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_3_q0);

    col_inbuf_4_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_4_address0,
        ce0 => col_inbuf_4_ce0,
        we0 => col_inbuf_4_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_4_q0);

    col_inbuf_5_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_5_address0,
        ce0 => col_inbuf_5_ce0,
        we0 => col_inbuf_5_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_5_q0);

    col_inbuf_6_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_6_address0,
        ce0 => col_inbuf_6_ce0,
        we0 => col_inbuf_6_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_6_q0);

    col_inbuf_7_U : component dct_dct_2d_col_inbuf_0
    generic map (
        DataWidth => 16,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_7_address0,
        ce0 => col_inbuf_7_ce0,
        we0 => col_inbuf_7_we0,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_7_q0);

    grp_dct_dct_1d_fu_363 : component dct_dct_1d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_dct_dct_1d_fu_363_ap_start,
        ap_done => grp_dct_dct_1d_fu_363_ap_done,
        ap_idle => grp_dct_dct_1d_fu_363_ap_idle,
        ap_ready => grp_dct_dct_1d_fu_363_ap_ready,
        src_address0 => grp_dct_dct_1d_fu_363_src_address0,
        src_ce0 => grp_dct_dct_1d_fu_363_src_ce0,
        src_q0 => grp_dct_dct_1d_fu_363_src_q0,
        src1_address0 => grp_dct_dct_1d_fu_363_src1_address0,
        src1_ce0 => grp_dct_dct_1d_fu_363_src1_ce0,
        src1_q0 => grp_dct_dct_1d_fu_363_src1_q0,
        src2_address0 => grp_dct_dct_1d_fu_363_src2_address0,
        src2_ce0 => grp_dct_dct_1d_fu_363_src2_ce0,
        src2_q0 => grp_dct_dct_1d_fu_363_src2_q0,
        src3_address0 => grp_dct_dct_1d_fu_363_src3_address0,
        src3_ce0 => grp_dct_dct_1d_fu_363_src3_ce0,
        src3_q0 => grp_dct_dct_1d_fu_363_src3_q0,
        src4_address0 => grp_dct_dct_1d_fu_363_src4_address0,
        src4_ce0 => grp_dct_dct_1d_fu_363_src4_ce0,
        src4_q0 => grp_dct_dct_1d_fu_363_src4_q0,
        src5_address0 => grp_dct_dct_1d_fu_363_src5_address0,
        src5_ce0 => grp_dct_dct_1d_fu_363_src5_ce0,
        src5_q0 => grp_dct_dct_1d_fu_363_src5_q0,
        src6_address0 => grp_dct_dct_1d_fu_363_src6_address0,
        src6_ce0 => grp_dct_dct_1d_fu_363_src6_ce0,
        src6_q0 => grp_dct_dct_1d_fu_363_src6_q0,
        src7_address0 => grp_dct_dct_1d_fu_363_src7_address0,
        src7_ce0 => grp_dct_dct_1d_fu_363_src7_ce0,
        src7_q0 => grp_dct_dct_1d_fu_363_src7_q0,
        tmp_2 => grp_dct_dct_1d_fu_363_tmp_2,
        dst_address0 => grp_dct_dct_1d_fu_363_dst_address0,
        dst_ce0 => grp_dct_dct_1d_fu_363_dst_ce0,
        dst_we0 => grp_dct_dct_1d_fu_363_dst_we0,
        dst_d0 => grp_dct_dct_1d_fu_363_dst_d0,
        tmp_21 => grp_dct_dct_1d_fu_363_tmp_21);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_dct_dct_1d_fu_363_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_dct_dct_1d_fu_363_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond5_fu_406_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and (ap_const_lv1_0 = exitcond2_fu_506_p2)))) then 
                    ap_reg_grp_dct_dct_1d_fu_363_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_dct_dct_1d_fu_363_ap_ready)) then 
                    ap_reg_grp_dct_dct_1d_fu_363_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((exitcond_flatten_fu_418_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_406_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (exitcond_flatten_fu_418_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_406_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and not((exitcond_flatten_fu_418_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and not((ap_const_lv1_0 = exitcond_flatten1_fu_518_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_506_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_506_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and not((ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_406_p2 = ap_const_lv1_0)))) then 
                i_1_reg_307 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_418_p2 = ap_const_lv1_0))) then 
                i_1_reg_307 <= i_6_fu_489_p2;
            end if; 
        end if;
    end process;

    i_2_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond_flatten_fu_418_p2 = ap_const_lv1_0)))) then 
                i_2_reg_318 <= ap_const_lv4_0;
            elsif ((not((ap_const_logic_0 = grp_dct_dct_1d_fu_363_ap_done)) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5))) then 
                i_2_reg_318 <= i_5_reg_658;
            end if; 
        end if;
    end process;

    i_3_reg_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_506_p2)))) then 
                i_3_reg_352 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))) then 
                i_3_reg_352 <= i_7_fu_585_p2;
            end if; 
        end if;
    end process;

    i_reg_273_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_logic_0 = grp_dct_dct_1d_fu_363_ap_done)))) then 
                i_reg_273 <= i_4_reg_620;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_323))) then 
                i_reg_273 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_506_p2)))) then 
                indvar_flatten1_reg_330 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))) then 
                indvar_flatten1_reg_330 <= indvar_flatten_next1_fu_524_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_406_p2 = ap_const_lv1_0)))) then 
                indvar_flatten_reg_285 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_418_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_285 <= indvar_flatten_next_fu_424_p2;
            end if; 
        end if;
    end process;

    j_1_reg_341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4) and not((ap_const_lv1_0 = exitcond2_fu_506_p2)))) then 
                j_1_reg_341 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond_flatten1_reg_663))) then 
                j_1_reg_341 <= tmp_4_mid2_v_reg_677;
            end if; 
        end if;
    end process;

    j_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond5_fu_406_p2 = ap_const_lv1_0)))) then 
                j_reg_296 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_625 = ap_const_lv1_0))) then 
                j_reg_296 <= tmp_mid2_v_reg_634;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6)) then
                exitcond_flatten1_reg_663 <= exitcond_flatten1_fu_518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3)) then
                exitcond_flatten_reg_625 <= exitcond_flatten_fu_418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))) then
                i_3_mid2_reg_672 <= i_3_mid2_fu_542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_4_reg_620 <= i_4_fu_412_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_4)) then
                i_5_reg_658 <= i_5_fu_512_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (exitcond_flatten_fu_418_p2 = ap_const_lv1_0))) then
                tmp_3_reg_645 <= tmp_3_fu_485_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and (ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))) then
                tmp_4_mid2_v_reg_677 <= tmp_4_mid2_v_fu_550_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_fu_418_p2 = ap_const_lv1_0))) then
                tmp_mid2_v_reg_634 <= tmp_mid2_v_fu_450_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond5_fu_406_p2, exitcond_flatten_fu_418_p2, ap_reg_ppiten_pp0_it0, exitcond2_fu_506_p2, exitcond_flatten1_fu_518_p2, ap_reg_ppiten_pp1_it0, grp_dct_dct_1d_fu_363_ap_done, ap_sig_323)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_323)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((exitcond5_fu_406_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_logic_0 = grp_dct_dct_1d_fu_363_ap_done))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond_flatten_fu_418_p2 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                end if;
            when ap_ST_st6_fsm_4 => 
                if (not((ap_const_lv1_0 = exitcond2_fu_506_p2))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                end if;
            when ap_ST_st7_fsm_5 => 
                if (not((ap_const_logic_0 = grp_dct_dct_1d_fu_363_ap_done))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_5;
                end if;
            when ap_ST_pp1_stg0_fsm_6 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_const_lv1_0 = exitcond_flatten1_fu_518_p2))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_7;
                end if;
            when ap_ST_st10_fsm_7 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st10_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st10_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_107_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_107 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_118_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_118 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_146_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_146 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_157_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_157 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_26_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_26 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_323_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_323 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_331_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_331 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_350_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_350 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_600_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_600 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_3_assign_proc : process(ap_sig_118)
    begin
        if (ap_sig_118) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp1_stg0_fsm_6_assign_proc : process(ap_sig_157)
    begin
        if (ap_sig_157) then 
            ap_sig_cseq_ST_pp1_stg0_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp1_stg0_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st10_fsm_7_assign_proc : process(ap_sig_600)
    begin
        if (ap_sig_600) then 
            ap_sig_cseq_ST_st10_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_26)
    begin
        if (ap_sig_26) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_107)
    begin
        if (ap_sig_107) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_331)
    begin
        if (ap_sig_331) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_4_assign_proc : process(ap_sig_146)
    begin
        if (ap_sig_146) then 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_5_assign_proc : process(ap_sig_350)
    begin
        if (ap_sig_350) then 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_0_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_0_address0 <= grp_dct_dct_1d_fu_363_src_address0;
        else 
            col_inbuf_0_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_0_ce0 <= grp_dct_dct_1d_fu_363_src_ce0;
        else 
            col_inbuf_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_0_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_0)))) then 
            col_inbuf_0_we0 <= ap_const_logic_1;
        else 
            col_inbuf_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_1_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src1_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_1_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_1_address0 <= grp_dct_dct_1d_fu_363_src1_address0;
        else 
            col_inbuf_1_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src1_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_1_ce0 <= grp_dct_dct_1d_fu_363_src1_ce0;
        else 
            col_inbuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_1_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_1)))) then 
            col_inbuf_1_we0 <= ap_const_logic_1;
        else 
            col_inbuf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_2_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src2_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_2_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_2_address0 <= grp_dct_dct_1d_fu_363_src2_address0;
        else 
            col_inbuf_2_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src2_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_2_ce0 <= grp_dct_dct_1d_fu_363_src2_ce0;
        else 
            col_inbuf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_2_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_2)))) then 
            col_inbuf_2_we0 <= ap_const_logic_1;
        else 
            col_inbuf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_3_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src3_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_3_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_3_address0 <= grp_dct_dct_1d_fu_363_src3_address0;
        else 
            col_inbuf_3_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_3_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src3_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_3_ce0 <= grp_dct_dct_1d_fu_363_src3_ce0;
        else 
            col_inbuf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_3_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_3)))) then 
            col_inbuf_3_we0 <= ap_const_logic_1;
        else 
            col_inbuf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_4_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src4_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_4_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_4_address0 <= grp_dct_dct_1d_fu_363_src4_address0;
        else 
            col_inbuf_4_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_4_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src4_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_4_ce0 <= grp_dct_dct_1d_fu_363_src4_ce0;
        else 
            col_inbuf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_4_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_4)))) then 
            col_inbuf_4_we0 <= ap_const_logic_1;
        else 
            col_inbuf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_5_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src5_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_5_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_5_address0 <= grp_dct_dct_1d_fu_363_src5_address0;
        else 
            col_inbuf_5_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_5_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src5_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_5_ce0 <= grp_dct_dct_1d_fu_363_src5_ce0;
        else 
            col_inbuf_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_5_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_5)))) then 
            col_inbuf_5_we0 <= ap_const_logic_1;
        else 
            col_inbuf_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_6_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src6_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_6_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_6_address0 <= grp_dct_dct_1d_fu_363_src6_address0;
        else 
            col_inbuf_6_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_6_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src6_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_6_ce0 <= grp_dct_dct_1d_fu_363_src6_ce0;
        else 
            col_inbuf_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_6_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_6)))) then 
            col_inbuf_6_we0 <= ap_const_logic_1;
        else 
            col_inbuf_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_7_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src7_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_mid2_fu_495_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_7_address0 <= tmp_mid2_fu_495_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_7_address0 <= grp_dct_dct_1d_fu_363_src7_address0;
        else 
            col_inbuf_7_address0 <= "XXX";
        end if; 
    end process;


    col_inbuf_7_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, grp_dct_dct_1d_fu_363_src7_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            col_inbuf_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_inbuf_7_ce0 <= grp_dct_dct_1d_fu_363_src7_ce0;
        else 
            col_inbuf_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_7_we0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_3_reg_645)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (tmp_3_reg_645 = ap_const_lv3_7)))) then 
            col_inbuf_7_we0 <= ap_const_logic_1;
        else 
            col_inbuf_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_6, ap_reg_ppiten_pp1_it0, grp_dct_dct_1d_fu_363_dst_address0, ap_sig_cseq_ST_st7_fsm_5, tmp_16_cast_fu_580_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            col_outbuf_address0 <= tmp_16_cast_fu_580_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_outbuf_address0 <= grp_dct_dct_1d_fu_363_dst_address0;
        else 
            col_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_6, ap_reg_ppiten_pp1_it0, grp_dct_dct_1d_fu_363_dst_ce0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            col_outbuf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_outbuf_ce0 <= grp_dct_dct_1d_fu_363_dst_ce0;
        else 
            col_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_we0_assign_proc : process(grp_dct_dct_1d_fu_363_dst_we0, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            col_outbuf_we0 <= grp_dct_dct_1d_fu_363_dst_we0;
        else 
            col_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond2_fu_506_p2 <= "1" when (i_2_reg_318 = ap_const_lv4_8) else "0";
    exitcond4_fu_536_p2 <= "1" when (i_3_reg_352 = ap_const_lv4_8) else "0";
    exitcond5_fu_406_p2 <= "1" when (i_reg_273 = ap_const_lv4_8) else "0";
    exitcond_flatten1_fu_518_p2 <= "1" when (indvar_flatten1_reg_330 = ap_const_lv7_40) else "0";
    exitcond_flatten_fu_418_p2 <= "1" when (indvar_flatten_reg_285 = ap_const_lv7_40) else "0";
    exitcond_fu_436_p2 <= "1" when (i_1_reg_307 = ap_const_lv4_8) else "0";
    grp_dct_dct_1d_fu_363_ap_start <= ap_reg_grp_dct_dct_1d_fu_363_ap_start;

    grp_dct_dct_1d_fu_363_src1_q0_assign_proc : process(in_block_1_q0, col_inbuf_1_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src1_q0 <= col_inbuf_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src1_q0 <= in_block_1_q0;
        else 
            grp_dct_dct_1d_fu_363_src1_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src2_q0_assign_proc : process(in_block_2_q0, col_inbuf_2_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src2_q0 <= col_inbuf_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src2_q0 <= in_block_2_q0;
        else 
            grp_dct_dct_1d_fu_363_src2_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src3_q0_assign_proc : process(in_block_3_q0, col_inbuf_3_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src3_q0 <= col_inbuf_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src3_q0 <= in_block_3_q0;
        else 
            grp_dct_dct_1d_fu_363_src3_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src4_q0_assign_proc : process(in_block_4_q0, col_inbuf_4_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src4_q0 <= col_inbuf_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src4_q0 <= in_block_4_q0;
        else 
            grp_dct_dct_1d_fu_363_src4_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src5_q0_assign_proc : process(in_block_5_q0, col_inbuf_5_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src5_q0 <= col_inbuf_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src5_q0 <= in_block_5_q0;
        else 
            grp_dct_dct_1d_fu_363_src5_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src6_q0_assign_proc : process(in_block_6_q0, col_inbuf_6_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src6_q0 <= col_inbuf_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src6_q0 <= in_block_6_q0;
        else 
            grp_dct_dct_1d_fu_363_src6_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src7_q0_assign_proc : process(in_block_7_q0, col_inbuf_7_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src7_q0 <= col_inbuf_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src7_q0 <= in_block_7_q0;
        else 
            grp_dct_dct_1d_fu_363_src7_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_src_q0_assign_proc : process(in_block_0_q0, col_inbuf_0_q0, ap_sig_cseq_ST_st3_fsm_2, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_src_q0 <= col_inbuf_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_src_q0 <= in_block_0_q0;
        else 
            grp_dct_dct_1d_fu_363_src_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_tmp_2_assign_proc : process(i_reg_273, ap_sig_cseq_ST_st3_fsm_2, i_2_reg_318, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_tmp_2 <= i_2_reg_318;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_tmp_2 <= i_reg_273;
        else 
            grp_dct_dct_1d_fu_363_tmp_2 <= "XXXX";
        end if; 
    end process;


    grp_dct_dct_1d_fu_363_tmp_21_assign_proc : process(i_reg_273, ap_sig_cseq_ST_st3_fsm_2, i_2_reg_318, ap_sig_cseq_ST_st7_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_5)) then 
            grp_dct_dct_1d_fu_363_tmp_21 <= i_2_reg_318;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            grp_dct_dct_1d_fu_363_tmp_21 <= i_reg_273;
        else 
            grp_dct_dct_1d_fu_363_tmp_21 <= "XXXX";
        end if; 
    end process;

    i_1_mid2_fu_442_p3 <= 
        ap_const_lv4_0 when (exitcond_fu_436_p2(0) = '1') else 
        i_1_reg_307;
    i_3_mid2_fu_542_p3 <= 
        ap_const_lv4_0 when (exitcond4_fu_536_p2(0) = '1') else 
        i_3_reg_352;
    i_4_fu_412_p2 <= std_logic_vector(unsigned(i_reg_273) + unsigned(ap_const_lv4_1));
    i_5_fu_512_p2 <= std_logic_vector(unsigned(i_2_reg_318) + unsigned(ap_const_lv4_1));
    i_6_fu_489_p2 <= std_logic_vector(unsigned(i_1_mid2_fu_442_p3) + unsigned(ap_const_lv4_1));
    i_7_fu_585_p2 <= std_logic_vector(unsigned(i_3_mid2_fu_542_p3) + unsigned(ap_const_lv4_1));
    in_block_0_address0 <= grp_dct_dct_1d_fu_363_src_address0;
    in_block_0_ce0 <= grp_dct_dct_1d_fu_363_src_ce0;
    in_block_1_address0 <= grp_dct_dct_1d_fu_363_src1_address0;
    in_block_1_ce0 <= grp_dct_dct_1d_fu_363_src1_ce0;
    in_block_2_address0 <= grp_dct_dct_1d_fu_363_src2_address0;
    in_block_2_ce0 <= grp_dct_dct_1d_fu_363_src2_ce0;
    in_block_3_address0 <= grp_dct_dct_1d_fu_363_src3_address0;
    in_block_3_ce0 <= grp_dct_dct_1d_fu_363_src3_ce0;
    in_block_4_address0 <= grp_dct_dct_1d_fu_363_src4_address0;
    in_block_4_ce0 <= grp_dct_dct_1d_fu_363_src4_ce0;
    in_block_5_address0 <= grp_dct_dct_1d_fu_363_src5_address0;
    in_block_5_ce0 <= grp_dct_dct_1d_fu_363_src5_ce0;
    in_block_6_address0 <= grp_dct_dct_1d_fu_363_src6_address0;
    in_block_6_ce0 <= grp_dct_dct_1d_fu_363_src6_ce0;
    in_block_7_address0 <= grp_dct_dct_1d_fu_363_src7_address0;
    in_block_7_ce0 <= grp_dct_dct_1d_fu_363_src7_ce0;
    indvar_flatten_next1_fu_524_p2 <= std_logic_vector(unsigned(indvar_flatten1_reg_330) + unsigned(ap_const_lv7_1));
    indvar_flatten_next_fu_424_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_285) + unsigned(ap_const_lv7_1));

    j_1_phi_fu_345_p4_assign_proc : process(j_1_reg_341, exitcond_flatten1_reg_663, ap_sig_cseq_ST_pp1_stg0_fsm_6, ap_reg_ppiten_pp1_it1, tmp_4_mid2_v_reg_677)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond_flatten1_reg_663))) then 
            j_1_phi_fu_345_p4 <= tmp_4_mid2_v_reg_677;
        else 
            j_1_phi_fu_345_p4 <= j_1_reg_341;
        end if; 
    end process;

    j_2_fu_430_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(j_phi_fu_300_p4));
    j_3_fu_530_p2 <= std_logic_vector(unsigned(j_1_phi_fu_345_p4) + unsigned(ap_const_lv4_1));

    j_phi_fu_300_p4_assign_proc : process(j_reg_296, exitcond_flatten_reg_625, ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it1, tmp_mid2_v_reg_634)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_625 = ap_const_lv1_0))) then 
            j_phi_fu_300_p4 <= tmp_mid2_v_reg_634;
        else 
            j_phi_fu_300_p4 <= j_reg_296;
        end if; 
    end process;

    out_block_address0 <= tmp_13_cast_fu_611_p1(6 - 1 downto 0);

    out_block_ce0_assign_proc : process(ap_sig_cseq_ST_pp1_stg0_fsm_6, ap_reg_ppiten_pp1_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) then 
            out_block_ce0 <= ap_const_logic_1;
        else 
            out_block_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_block_d0 <= col_outbuf_q0;

    out_block_we0_assign_proc : process(exitcond_flatten1_reg_663, ap_sig_cseq_ST_pp1_stg0_fsm_6, ap_reg_ppiten_pp1_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp1_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and (ap_const_lv1_0 = exitcond_flatten1_reg_663)))) then 
            out_block_we0 <= ap_const_logic_1;
        else 
            out_block_we0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, grp_dct_dct_1d_fu_363_dst_address0, ap_sig_cseq_ST_st3_fsm_2, tmp_10_cast_fu_480_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            row_outbuf_address0 <= tmp_10_cast_fu_480_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            row_outbuf_address0 <= grp_dct_dct_1d_fu_363_dst_address0;
        else 
            row_outbuf_address0 <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_3, ap_reg_ppiten_pp0_it0, grp_dct_dct_1d_fu_363_dst_ce0, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_3) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            row_outbuf_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            row_outbuf_ce0 <= grp_dct_dct_1d_fu_363_dst_ce0;
        else 
            row_outbuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_we0_assign_proc : process(grp_dct_dct_1d_fu_363_dst_we0, ap_sig_cseq_ST_st3_fsm_2)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            row_outbuf_we0 <= grp_dct_dct_1d_fu_363_dst_we0;
        else 
            row_outbuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_cast_fu_480_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_474_p2),64));
    tmp_12_cast_fu_598_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_591_p3),8));
    tmp_13_cast_fu_611_p1 <= std_logic_vector(resize(unsigned(tmp_2_fu_605_p2),64));
    tmp_15_cast_fu_570_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_562_p3),8));
    tmp_16_cast_fu_580_p1 <= std_logic_vector(resize(unsigned(tmp_5_fu_574_p2),64));
    tmp_1_fu_591_p3 <= (tmp_4_mid2_v_reg_677 & ap_const_lv3_0);
    tmp_2_fu_605_p2 <= std_logic_vector(unsigned(tmp_5_cast_fu_602_p1) + unsigned(tmp_12_cast_fu_598_p1));
    tmp_3_fu_485_p1 <= i_1_mid2_fu_442_p3(3 - 1 downto 0);
    tmp_4_fu_562_p3 <= (i_3_mid2_fu_542_p3 & ap_const_lv3_0);
    tmp_4_mid2_cast_fu_558_p1 <= std_logic_vector(resize(unsigned(tmp_4_mid2_v_fu_550_p3),8));
    tmp_4_mid2_v_fu_550_p3 <= 
        j_3_fu_530_p2 when (exitcond4_fu_536_p2(0) = '1') else 
        j_1_phi_fu_345_p4;
    tmp_5_cast_fu_602_p1 <= std_logic_vector(resize(unsigned(i_3_mid2_reg_672),8));
    tmp_5_fu_574_p2 <= std_logic_vector(unsigned(tmp_4_mid2_cast_fu_558_p1) + unsigned(tmp_15_cast_fu_570_p1));
    tmp_9_cast_fu_470_p1 <= std_logic_vector(resize(unsigned(tmp_fu_462_p3),8));
    tmp_fu_462_p3 <= (i_1_mid2_fu_442_p3 & ap_const_lv3_0);
    tmp_mid2_cast_fu_458_p1 <= std_logic_vector(resize(unsigned(tmp_mid2_v_fu_450_p3),8));
    tmp_mid2_fu_495_p1 <= std_logic_vector(resize(unsigned(tmp_mid2_v_reg_634),64));
    tmp_mid2_v_fu_450_p3 <= 
        j_2_fu_430_p2 when (exitcond_fu_436_p2(0) = '1') else 
        j_phi_fu_300_p4;
    tmp_s_fu_474_p2 <= std_logic_vector(unsigned(tmp_9_cast_fu_470_p1) + unsigned(tmp_mid2_cast_fu_458_p1));
end behav;
