\doxysection{stm32f4xx\+\_\+hal\+\_\+iwdg.\+c}
\hypertarget{stm32f4xx__hal__iwdg_8c_source}{}\label{stm32f4xx__hal__iwdg_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_iwdg.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_iwdg.c}}
\mbox{\hyperlink{stm32f4xx__hal__iwdg_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00095}00095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00096}00096\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00097}00097\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00103}00103\ \textcolor{preprocessor}{\#ifdef\ HAL\_IWDG\_MODULE\_ENABLED}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00109}00109\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00110}00110\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00114}00114\ \textcolor{comment}{/*\ Status\ register\ needs\ up\ to\ 5\ LSI\ clock\ periods\ divided\ by\ the\ clock}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00115}00115\ \textcolor{comment}{\ \ \ prescaler\ to\ be\ updated.\ The\ number\ of\ LSI\ clock\ periods\ is\ upper-\/rounded\ to}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00116}00116\ \textcolor{comment}{\ \ \ 6\ for\ the\ timeout\ value\ calculation.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00117}00117\ \textcolor{comment}{\ \ \ The\ timeout\ value\ is\ calculated\ using\ the\ highest\ prescaler\ (256)\ and}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00118}00118\ \textcolor{comment}{\ \ \ the\ LSI\_VALUE\ constant.\ The\ value\ of\ this\ constant\ can\ be\ changed\ by\ the\ user}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00119}00119\ \textcolor{comment}{\ \ \ to\ take\ into\ account\ possible\ LSI\ clock\ period\ variations.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00120}00120\ \textcolor{comment}{\ \ \ The\ timeout\ value\ is\ multiplied\ by\ 1000\ to\ be\ converted\ in\ milliseconds.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00121}00121\ \textcolor{comment}{\ \ \ LSI\ startup\ time\ is\ also\ considered\ here\ by\ adding\ LSI\_STARTUP\_TIME}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00122}00122\ \textcolor{comment}{\ \ \ converted\ in\ milliseconds.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00123}00123\ \textcolor{preprocessor}{\#define\ HAL\_IWDG\_DEFAULT\_TIMEOUT\ \ \ \ \ \ \ \ (((6UL\ *\ 256UL\ *\ 1000UL)\ /\ (LSI\_VALUE\ /\ 128U))\ +\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00124}00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSI\_STARTUP\_TIME\ /\ 1000UL)\ +\ 1UL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00125}00125\ \textcolor{preprocessor}{\#define\ IWDG\_KERNEL\_UPDATE\_FLAGS\ \ \ \ \ \ \ \ (IWDG\_SR\_RVU\ |\ IWDG\_SR\_PVU)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00130}00130\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00131}00131\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00132}00132\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00133}00133\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00164}00164\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___i_w_d_g___exported___functions___group1_ga2e1669e60f2dc298fecaed919e7ae810}{HAL\_IWDG\_Init}}(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}}\ *hiwdg)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00165}00165\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00166}00166\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00168}00168\ \ \ \textcolor{comment}{/*\ Check\ the\ IWDG\ handle\ allocation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00169}00169\ \ \ \textcolor{keywordflow}{if}\ (hiwdg\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00170}00170\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00171}00171\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00172}00172\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00173}00173\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00174}00174\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00175}00175\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{IS\_IWDG\_ALL\_INSTANCE}}(hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00176}00176\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___i_w_d_g___private___macros_ga2b1af237dca5c067fbc9088185cb8185}{IS\_IWDG\_PRESCALER}}(hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}{Init}}.\mbox{\hyperlink{struct_i_w_d_g___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00177}00177\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___i_w_d_g___private___macros_gad7ade0982243f56ba89ff764534f553c}{IS\_IWDG\_RELOAD}}(hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}{Init}}.\mbox{\hyperlink{struct_i_w_d_g___init_type_def_ac1853930373a5a969bec345ba2810360}{Reload}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00179}00179\ \ \ \textcolor{comment}{/*\ Enable\ IWDG.\ LSI\ is\ turned\ on\ automatically\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00180}00180\ \ \ \mbox{\hyperlink{group___i_w_d_g___exported___macros_ga5914aff5b85e3151bb75377a32d83d6a}{\_\_HAL\_IWDG\_START}}(hiwdg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00182}00182\ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ IWDG\_PR\ and\ IWDG\_RLR\ registers\ by\ writing}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00183}00183\ \textcolor{comment}{\ \ 0x5555\ in\ KR\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00184}00184\ \ \ \mbox{\hyperlink{group___i_w_d_g___private___macros_ga65cf77f3cfd45d3fd66c0cf33d23d7ab}{IWDG\_ENABLE\_WRITE\_ACCESS}}(hiwdg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00185}00185\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00186}00186\ \ \ \textcolor{comment}{/*\ Write\ to\ IWDG\ registers\ the\ Prescaler\ \&\ Reload\ values\ to\ work\ with\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00187}00187\ \ \ hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}}\ =\ hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}{Init}}.\mbox{\hyperlink{struct_i_w_d_g___init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00188}00188\ \ \ hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}}\ =\ hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_ae9d38c6cdd89c9f89262f567bbae0f67}{Init}}.\mbox{\hyperlink{struct_i_w_d_g___init_type_def_ac1853930373a5a969bec345ba2810360}{Reload}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00190}00190\ \ \ \textcolor{comment}{/*\ Check\ pending\ flag,\ if\ previous\ update\ not\ done,\ return\ timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00191}00191\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00193}00193\ \ \ \textcolor{comment}{/*\ Wait\ for\ register\ to\ be\ updated\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00194}00194\ \ \ \textcolor{keywordflow}{while}\ ((hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}\ \&\ IWDG\_KERNEL\_UPDATE\_FLAGS)\ !=\ 0x00u)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00195}00195\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00196}00196\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ HAL\_IWDG\_DEFAULT\_TIMEOUT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00197}00197\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00198}00198\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hiwdg-\/>\mbox{\hyperlink{struct_i_w_d_g___handle_type_def_a94413f7ca8c547a5182ec3b56c2935d2}{Instance}}-\/>\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}\ \&\ IWDG\_KERNEL\_UPDATE\_FLAGS)\ !=\ 0x00u)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00199}00199\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00200}00200\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00201}00201\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00202}00202\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00203}00203\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00205}00205\ \ \ \textcolor{comment}{/*\ Reload\ IWDG\ counter\ with\ value\ defined\ in\ the\ reload\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00206}00206\ \ \ \mbox{\hyperlink{group___i_w_d_g___exported___macros_gac0eaf381e60a654d6b51c43f645e088f}{\_\_HAL\_IWDG\_RELOAD\_COUNTER}}(hiwdg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00207}00207\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00208}00208\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00209}00209\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00210}00210\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00211}00211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00212}00212\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00238}00238\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___i_w_d_g___exported___functions___group2_ga7e86236aea6d2f3638397fdf90333e4a}{HAL\_IWDG\_Refresh}}(\mbox{\hyperlink{struct_i_w_d_g___handle_type_def}{IWDG\_HandleTypeDef}}\ *hiwdg)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00239}00239\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00240}00240\ \ \ \textcolor{comment}{/*\ Reload\ IWDG\ counter\ with\ value\ defined\ in\ the\ reload\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00241}00241\ \ \ \mbox{\hyperlink{group___i_w_d_g___exported___macros_gac0eaf381e60a654d6b51c43f645e088f}{\_\_HAL\_IWDG\_RELOAD\_COUNTER}}(hiwdg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00243}00243\ \ \ \textcolor{comment}{/*\ Return\ function\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00244}00244\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00245}00245\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00246}00246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00256}00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_IWDG\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__iwdg_8c_source_l00260}00260\ }

\end{DoxyCode}
