
Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004218  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080043b8  080043b8  000143b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004430  08004430  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004430  08004430  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004430  08004430  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004430  08004430  00014430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004434  08004434  00014434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004438  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000070  080044a8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  080044a8  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a342  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a58  00000000  00000000  0002a3e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000850  00000000  00000000  0002be40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000788  00000000  00000000  0002c690  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020341  00000000  00000000  0002ce18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a0d3  00000000  00000000  0004d159  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7189  00000000  00000000  0005722c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011e3b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000233c  00000000  00000000  0011e430  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080043a0 	.word	0x080043a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080043a0 	.word	0x080043a0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b08a      	sub	sp, #40	; 0x28
 8000294:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000296:	f107 031c 	add.w	r3, r7, #28
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
 80002ae:	611a      	str	r2, [r3, #16]
 80002b0:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002b2:	4b2e      	ldr	r3, [pc, #184]	; (800036c <MX_ADC1_Init+0xdc>)
 80002b4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80002b8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002ba:	4b2c      	ldr	r3, [pc, #176]	; (800036c <MX_ADC1_Init+0xdc>)
 80002bc:	2200      	movs	r2, #0
 80002be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002c0:	4b2a      	ldr	r3, [pc, #168]	; (800036c <MX_ADC1_Init+0xdc>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002c6:	4b29      	ldr	r3, [pc, #164]	; (800036c <MX_ADC1_Init+0xdc>)
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002cc:	4b27      	ldr	r3, [pc, #156]	; (800036c <MX_ADC1_Init+0xdc>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002d2:	4b26      	ldr	r3, [pc, #152]	; (800036c <MX_ADC1_Init+0xdc>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002da:	4b24      	ldr	r3, [pc, #144]	; (800036c <MX_ADC1_Init+0xdc>)
 80002dc:	2200      	movs	r2, #0
 80002de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002e0:	4b22      	ldr	r3, [pc, #136]	; (800036c <MX_ADC1_Init+0xdc>)
 80002e2:	2201      	movs	r2, #1
 80002e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e6:	4b21      	ldr	r3, [pc, #132]	; (800036c <MX_ADC1_Init+0xdc>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80002ec:	4b1f      	ldr	r3, [pc, #124]	; (800036c <MX_ADC1_Init+0xdc>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80002f2:	4b1e      	ldr	r3, [pc, #120]	; (800036c <MX_ADC1_Init+0xdc>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002fa:	4b1c      	ldr	r3, [pc, #112]	; (800036c <MX_ADC1_Init+0xdc>)
 80002fc:	2204      	movs	r2, #4
 80002fe:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000300:	4b1a      	ldr	r3, [pc, #104]	; (800036c <MX_ADC1_Init+0xdc>)
 8000302:	2200      	movs	r2, #0
 8000304:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000306:	4b19      	ldr	r3, [pc, #100]	; (800036c <MX_ADC1_Init+0xdc>)
 8000308:	2200      	movs	r2, #0
 800030a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800030c:	4817      	ldr	r0, [pc, #92]	; (800036c <MX_ADC1_Init+0xdc>)
 800030e:	f000 fb69 	bl	80009e4 <HAL_ADC_Init>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000318:	f000 f996 	bl	8000648 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800031c:	2300      	movs	r3, #0
 800031e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000320:	f107 031c 	add.w	r3, r7, #28
 8000324:	4619      	mov	r1, r3
 8000326:	4811      	ldr	r0, [pc, #68]	; (800036c <MX_ADC1_Init+0xdc>)
 8000328:	f001 f842 	bl	80013b0 <HAL_ADCEx_MultiModeConfigChannel>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000332:	f000 f989 	bl	8000648 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000336:	2301      	movs	r3, #1
 8000338:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800033a:	2301      	movs	r3, #1
 800033c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800033e:	2300      	movs	r3, #0
 8000340:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000342:	2300      	movs	r3, #0
 8000344:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000346:	2300      	movs	r3, #0
 8000348:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800034a:	2300      	movs	r3, #0
 800034c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4619      	mov	r1, r3
 8000352:	4806      	ldr	r0, [pc, #24]	; (800036c <MX_ADC1_Init+0xdc>)
 8000354:	f000 fd40 	bl	8000dd8 <HAL_ADC_ConfigChannel>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800035e:	f000 f973 	bl	8000648 <Error_Handler>
  }

}
 8000362:	bf00      	nop
 8000364:	3728      	adds	r7, #40	; 0x28
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	2000009c 	.word	0x2000009c

08000370 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b08a      	sub	sp, #40	; 0x28
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000378:	f107 0314 	add.w	r3, r7, #20
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	605a      	str	r2, [r3, #4]
 8000382:	609a      	str	r2, [r3, #8]
 8000384:	60da      	str	r2, [r3, #12]
 8000386:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000390:	d124      	bne.n	80003dc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000392:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 8000398:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800039c:	6153      	str	r3, [r2, #20]
 800039e:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 80003a0:	695b      	ldr	r3, [r3, #20]
 80003a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003a6:	613b      	str	r3, [r7, #16]
 80003a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 80003ac:	695b      	ldr	r3, [r3, #20]
 80003ae:	4a0d      	ldr	r2, [pc, #52]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 80003b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003b4:	6153      	str	r3, [r2, #20]
 80003b6:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <HAL_ADC_MspInit+0x74>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80003c2:	2301      	movs	r3, #1
 80003c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003c6:	2303      	movs	r3, #3
 80003c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003ca:	2300      	movs	r3, #0
 80003cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ce:	f107 0314 	add.w	r3, r7, #20
 80003d2:	4619      	mov	r1, r3
 80003d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003d8:	f001 fa4e 	bl	8001878 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003dc:	bf00      	nop
 80003de:	3728      	adds	r7, #40	; 0x28
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b08a      	sub	sp, #40	; 0x28
 80003ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ee:	f107 0314 	add.w	r3, r7, #20
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003fe:	4b2f      	ldr	r3, [pc, #188]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	4a2e      	ldr	r2, [pc, #184]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000404:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000408:	6153      	str	r3, [r2, #20]
 800040a:	4b2c      	ldr	r3, [pc, #176]	; (80004bc <MX_GPIO_Init+0xd4>)
 800040c:	695b      	ldr	r3, [r3, #20]
 800040e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000412:	613b      	str	r3, [r7, #16]
 8000414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000416:	4b29      	ldr	r3, [pc, #164]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000418:	695b      	ldr	r3, [r3, #20]
 800041a:	4a28      	ldr	r2, [pc, #160]	; (80004bc <MX_GPIO_Init+0xd4>)
 800041c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000420:	6153      	str	r3, [r2, #20]
 8000422:	4b26      	ldr	r3, [pc, #152]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000424:	695b      	ldr	r3, [r3, #20]
 8000426:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800042a:	60fb      	str	r3, [r7, #12]
 800042c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042e:	4b23      	ldr	r3, [pc, #140]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000430:	695b      	ldr	r3, [r3, #20]
 8000432:	4a22      	ldr	r2, [pc, #136]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000438:	6153      	str	r3, [r2, #20]
 800043a:	4b20      	ldr	r3, [pc, #128]	; (80004bc <MX_GPIO_Init+0xd4>)
 800043c:	695b      	ldr	r3, [r3, #20]
 800043e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000442:	60bb      	str	r3, [r7, #8]
 8000444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000446:	4b1d      	ldr	r3, [pc, #116]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	4a1c      	ldr	r2, [pc, #112]	; (80004bc <MX_GPIO_Init+0xd4>)
 800044c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000450:	6153      	str	r3, [r2, #20]
 8000452:	4b1a      	ldr	r3, [pc, #104]	; (80004bc <MX_GPIO_Init+0xd4>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800045a:	607b      	str	r3, [r7, #4]
 800045c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	2120      	movs	r1, #32
 8000462:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000466:	f001 fb91 	bl	8001b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800046a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800046e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000470:	4b13      	ldr	r3, [pc, #76]	; (80004c0 <MX_GPIO_Init+0xd8>)
 8000472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000474:	2300      	movs	r3, #0
 8000476:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000478:	f107 0314 	add.w	r3, r7, #20
 800047c:	4619      	mov	r1, r3
 800047e:	4811      	ldr	r0, [pc, #68]	; (80004c4 <MX_GPIO_Init+0xdc>)
 8000480:	f001 f9fa 	bl	8001878 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000484:	2320      	movs	r3, #32
 8000486:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000488:	2301      	movs	r3, #1
 800048a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048c:	2300      	movs	r3, #0
 800048e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000490:	2300      	movs	r3, #0
 8000492:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000494:	f107 0314 	add.w	r3, r7, #20
 8000498:	4619      	mov	r1, r3
 800049a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800049e:	f001 f9eb 	bl	8001878 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80004a2:	2200      	movs	r2, #0
 80004a4:	2100      	movs	r1, #0
 80004a6:	2028      	movs	r0, #40	; 0x28
 80004a8:	f001 f9af 	bl	800180a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004ac:	2028      	movs	r0, #40	; 0x28
 80004ae:	f001 f9c8 	bl	8001842 <HAL_NVIC_EnableIRQ>

}
 80004b2:	bf00      	nop
 80004b4:	3728      	adds	r7, #40	; 0x28
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	40021000 	.word	0x40021000
 80004c0:	10210000 	.word	0x10210000
 80004c4:	48000800 	.word	0x48000800

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b086      	sub	sp, #24
 80004cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ce:	f000 fa01 	bl	80008d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d2:	f000 f83f 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d6:	f7ff ff87 	bl	80003e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004da:	f000 f95f 	bl	800079c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80004de:	f7ff fed7 	bl	8000290 <MX_ADC1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  static uint16_t counter; // static- zmienna statyczna nie zeruje sie po kazdej petli //uint16_t zmienna 0 – 65535 całkowitoliczbowa

	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, SET);
 80004e2:	2201      	movs	r2, #1
 80004e4:	2120      	movs	r1, #32
 80004e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004ea:	f001 fb4f 	bl	8001b8c <HAL_GPIO_WritePin>

	  for(counter = 0; counter <=100; counter = counter + 1)
 80004ee:	4b16      	ldr	r3, [pc, #88]	; (8000548 <main+0x80>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	801a      	strh	r2, [r3, #0]
 80004f4:	e01c      	b.n	8000530 <main+0x68>
	  {

		  uint8_t buf[20];  //tablica zmiennych od 0 - 65535 całkowitoliczbowych mieszcząca 20 liczb
		  sprintf((char*)buf, (char*)"Value:%d\n", counter); //buff jest zmienną wskaźnikową przechowującą adres liczby typu 'char'
 80004f6:	4b14      	ldr	r3, [pc, #80]	; (8000548 <main+0x80>)
 80004f8:	881b      	ldrh	r3, [r3, #0]
 80004fa:	461a      	mov	r2, r3
 80004fc:	1d3b      	adds	r3, r7, #4
 80004fe:	4913      	ldr	r1, [pc, #76]	; (800054c <main+0x84>)
 8000500:	4618      	mov	r0, r3
 8000502:	f003 fb47 	bl	8003b94 <siprintf>
		   //send buf zero termination string to UART2
		  HAL_UART_Transmit(&huart2, buf, strlen((char*)buf), 100);
 8000506:	1d3b      	adds	r3, r7, #4
 8000508:	4618      	mov	r0, r3
 800050a:	f7ff fe69 	bl	80001e0 <strlen>
 800050e:	4603      	mov	r3, r0
 8000510:	b29a      	uxth	r2, r3
 8000512:	1d39      	adds	r1, r7, #4
 8000514:	2364      	movs	r3, #100	; 0x64
 8000516:	480e      	ldr	r0, [pc, #56]	; (8000550 <main+0x88>)
 8000518:	f002 ff3a 	bl	8003390 <HAL_UART_Transmit>
		  HAL_Delay(1000);
 800051c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000520:	f000 fa3e 	bl	80009a0 <HAL_Delay>
	  for(counter = 0; counter <=100; counter = counter + 1)
 8000524:	4b08      	ldr	r3, [pc, #32]	; (8000548 <main+0x80>)
 8000526:	881b      	ldrh	r3, [r3, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	b29a      	uxth	r2, r3
 800052c:	4b06      	ldr	r3, [pc, #24]	; (8000548 <main+0x80>)
 800052e:	801a      	strh	r2, [r3, #0]
 8000530:	4b05      	ldr	r3, [pc, #20]	; (8000548 <main+0x80>)
 8000532:	881b      	ldrh	r3, [r3, #0]
 8000534:	2b64      	cmp	r3, #100	; 0x64
 8000536:	d9de      	bls.n	80004f6 <main+0x2e>
	  }
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 8000538:	2200      	movs	r2, #0
 800053a:	2120      	movs	r1, #32
 800053c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000540:	f001 fb24 	bl	8001b8c <HAL_GPIO_WritePin>
  {
 8000544:	e7cd      	b.n	80004e2 <main+0x1a>
 8000546:	bf00      	nop
 8000548:	2000008c 	.word	0x2000008c
 800054c:	080043b8 	.word	0x080043b8
 8000550:	200000ec 	.word	0x200000ec

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b0a6      	sub	sp, #152	; 0x98
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800055e:	2228      	movs	r2, #40	; 0x28
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f003 fb0e 	bl	8003b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	2258      	movs	r2, #88	; 0x58
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f003 fb00 	bl	8003b84 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000584:	2302      	movs	r3, #2
 8000586:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000588:	2301      	movs	r3, #1
 800058a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800058c:	2310      	movs	r3, #16
 800058e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000592:	2302      	movs	r3, #2
 8000594:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000598:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800059c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80005a0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80005a4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005a8:	2300      	movs	r3, #0
 80005aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ae:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80005b2:	4618      	mov	r0, r3
 80005b4:	f001 fb34 	bl	8001c20 <HAL_RCC_OscConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005be:	f000 f843 	bl	8000648 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	230f      	movs	r3, #15
 80005c4:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c6:	2302      	movs	r3, #2
 80005c8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ca:	2300      	movs	r3, #0
 80005cc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005d2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d4:	2300      	movs	r3, #0
 80005d6:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80005dc:	2102      	movs	r1, #2
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 fa34 	bl	8002a4c <HAL_RCC_ClockConfig>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ea:	f000 f82d 	bl	8000648 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 80005ee:	2382      	movs	r3, #130	; 0x82
 80005f0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80005f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005fc:	1d3b      	adds	r3, r7, #4
 80005fe:	4618      	mov	r0, r3
 8000600:	f002 fc5a 	bl	8002eb8 <HAL_RCCEx_PeriphCLKConfig>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800060a:	f000 f81d 	bl	8000648 <Error_Handler>
  }
}
 800060e:	bf00      	nop
 8000610:	3798      	adds	r7, #152	; 0x98
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}

08000616 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000616:	b580      	push	{r7, lr}
 8000618:	b082      	sub	sp, #8
 800061a:	af00      	add	r7, sp, #0
 800061c:	4603      	mov	r3, r0
 800061e:	80fb      	strh	r3, [r7, #6]
	//if(GPIO_Pin == B1_Pin)
	//{

		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000620:	2120      	movs	r1, #32
 8000622:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000626:	f001 fac9 	bl	8001bbc <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800062a:	2120      	movs	r1, #32
 800062c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000630:	f001 fac4 	bl	8001bbc <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, SET);
 8000634:	2201      	movs	r2, #1
 8000636:	2120      	movs	r1, #32
 8000638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800063c:	f001 faa6 	bl	8001b8c <HAL_GPIO_WritePin>


	//}
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800065e:	4b0f      	ldr	r3, [pc, #60]	; (800069c <HAL_MspInit+0x44>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	4a0e      	ldr	r2, [pc, #56]	; (800069c <HAL_MspInit+0x44>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	6193      	str	r3, [r2, #24]
 800066a:	4b0c      	ldr	r3, [pc, #48]	; (800069c <HAL_MspInit+0x44>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	f003 0301 	and.w	r3, r3, #1
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <HAL_MspInit+0x44>)
 8000678:	69db      	ldr	r3, [r3, #28]
 800067a:	4a08      	ldr	r2, [pc, #32]	; (800069c <HAL_MspInit+0x44>)
 800067c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000680:	61d3      	str	r3, [r2, #28]
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <HAL_MspInit+0x44>)
 8000684:	69db      	ldr	r3, [r3, #28]
 8000686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068a:	603b      	str	r3, [r7, #0]
 800068c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800068e:	2007      	movs	r0, #7
 8000690:	f001 f8b0 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000694:	bf00      	nop
 8000696:	3708      	adds	r7, #8
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40021000 	.word	0x40021000

080006a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b2:	e7fe      	b.n	80006b2 <HardFault_Handler+0x4>

080006b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <MemManage_Handler+0x4>

080006ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006be:	e7fe      	b.n	80006be <BusFault_Handler+0x4>

080006c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <UsageFault_Handler+0x4>

080006c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006c6:	b480      	push	{r7}
 80006c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006e2:	b480      	push	{r7}
 80006e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e6:	bf00      	nop
 80006e8:	46bd      	mov	sp, r7
 80006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ee:	4770      	bx	lr

080006f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006f4:	f000 f934 	bl	8000960 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f8:	bf00      	nop
 80006fa:	bd80      	pop	{r7, pc}

080006fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000700:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000704:	f001 fa74 	bl	8001bf0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000714:	4a14      	ldr	r2, [pc, #80]	; (8000768 <_sbrk+0x5c>)
 8000716:	4b15      	ldr	r3, [pc, #84]	; (800076c <_sbrk+0x60>)
 8000718:	1ad3      	subs	r3, r2, r3
 800071a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000720:	4b13      	ldr	r3, [pc, #76]	; (8000770 <_sbrk+0x64>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d102      	bne.n	800072e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000728:	4b11      	ldr	r3, [pc, #68]	; (8000770 <_sbrk+0x64>)
 800072a:	4a12      	ldr	r2, [pc, #72]	; (8000774 <_sbrk+0x68>)
 800072c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800072e:	4b10      	ldr	r3, [pc, #64]	; (8000770 <_sbrk+0x64>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4413      	add	r3, r2
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	429a      	cmp	r2, r3
 800073a:	d207      	bcs.n	800074c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800073c:	f003 f9f8 	bl	8003b30 <__errno>
 8000740:	4602      	mov	r2, r0
 8000742:	230c      	movs	r3, #12
 8000744:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000746:	f04f 33ff 	mov.w	r3, #4294967295
 800074a:	e009      	b.n	8000760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800074c:	4b08      	ldr	r3, [pc, #32]	; (8000770 <_sbrk+0x64>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000752:	4b07      	ldr	r3, [pc, #28]	; (8000770 <_sbrk+0x64>)
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4413      	add	r3, r2
 800075a:	4a05      	ldr	r2, [pc, #20]	; (8000770 <_sbrk+0x64>)
 800075c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800075e:	68fb      	ldr	r3, [r7, #12]
}
 8000760:	4618      	mov	r0, r3
 8000762:	3718      	adds	r7, #24
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20010000 	.word	0x20010000
 800076c:	00000400 	.word	0x00000400
 8000770:	20000090 	.word	0x20000090
 8000774:	20000178 	.word	0x20000178

08000778 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <SystemInit+0x20>)
 800077e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000782:	4a05      	ldr	r2, [pc, #20]	; (8000798 <SystemInit+0x20>)
 8000784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80007a0:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007a2:	4a15      	ldr	r2, [pc, #84]	; (80007f8 <MX_USART2_UART_Init+0x5c>)
 80007a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80007a6:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007a8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80007ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ae:	4b11      	ldr	r3, [pc, #68]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007ba:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007c2:	220c      	movs	r2, #12
 80007c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007c6:	4b0b      	ldr	r3, [pc, #44]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007cc:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007d2:	4b08      	ldr	r3, [pc, #32]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d8:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007de:	4805      	ldr	r0, [pc, #20]	; (80007f4 <MX_USART2_UART_Init+0x58>)
 80007e0:	f002 fd88 	bl	80032f4 <HAL_UART_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007ea:	f7ff ff2d 	bl	8000648 <Error_Handler>
  }

}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	200000ec 	.word	0x200000ec
 80007f8:	40004400 	.word	0x40004400

080007fc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08a      	sub	sp, #40	; 0x28
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a17      	ldr	r2, [pc, #92]	; (8000878 <HAL_UART_MspInit+0x7c>)
 800081a:	4293      	cmp	r3, r2
 800081c:	d128      	bne.n	8000870 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800081e:	4b17      	ldr	r3, [pc, #92]	; (800087c <HAL_UART_MspInit+0x80>)
 8000820:	69db      	ldr	r3, [r3, #28]
 8000822:	4a16      	ldr	r2, [pc, #88]	; (800087c <HAL_UART_MspInit+0x80>)
 8000824:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000828:	61d3      	str	r3, [r2, #28]
 800082a:	4b14      	ldr	r3, [pc, #80]	; (800087c <HAL_UART_MspInit+0x80>)
 800082c:	69db      	ldr	r3, [r3, #28]
 800082e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b11      	ldr	r3, [pc, #68]	; (800087c <HAL_UART_MspInit+0x80>)
 8000838:	695b      	ldr	r3, [r3, #20]
 800083a:	4a10      	ldr	r2, [pc, #64]	; (800087c <HAL_UART_MspInit+0x80>)
 800083c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000840:	6153      	str	r3, [r2, #20]
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <HAL_UART_MspInit+0x80>)
 8000844:	695b      	ldr	r3, [r3, #20]
 8000846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800084e:	230c      	movs	r3, #12
 8000850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800085e:	2307      	movs	r3, #7
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086c:	f001 f804 	bl	8001878 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000870:	bf00      	nop
 8000872:	3728      	adds	r7, #40	; 0x28
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40004400 	.word	0x40004400
 800087c:	40021000 	.word	0x40021000

08000880 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000880:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000884:	480d      	ldr	r0, [pc, #52]	; (80008bc <LoopForever+0x6>)
  ldr r1, =_edata
 8000886:	490e      	ldr	r1, [pc, #56]	; (80008c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000888:	4a0e      	ldr	r2, [pc, #56]	; (80008c4 <LoopForever+0xe>)
  movs r3, #0
 800088a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800088c:	e002      	b.n	8000894 <LoopCopyDataInit>

0800088e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800088e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000892:	3304      	adds	r3, #4

08000894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000898:	d3f9      	bcc.n	800088e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800089a:	4a0b      	ldr	r2, [pc, #44]	; (80008c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800089c:	4c0b      	ldr	r4, [pc, #44]	; (80008cc <LoopForever+0x16>)
  movs r3, #0
 800089e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008a0:	e001      	b.n	80008a6 <LoopFillZerobss>

080008a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008a4:	3204      	adds	r2, #4

080008a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008a8:	d3fb      	bcc.n	80008a2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008aa:	f7ff ff65 	bl	8000778 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ae:	f003 f945 	bl	8003b3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008b2:	f7ff fe09 	bl	80004c8 <main>

080008b6 <LoopForever>:

LoopForever:
    b LoopForever
 80008b6:	e7fe      	b.n	80008b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008b8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008c0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80008c4:	08004438 	.word	0x08004438
  ldr r2, =_sbss
 80008c8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80008cc:	20000178 	.word	0x20000178

080008d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008d0:	e7fe      	b.n	80008d0 <ADC1_2_IRQHandler>
	...

080008d4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008d8:	4b08      	ldr	r3, [pc, #32]	; (80008fc <HAL_Init+0x28>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4a07      	ldr	r2, [pc, #28]	; (80008fc <HAL_Init+0x28>)
 80008de:	f043 0310 	orr.w	r3, r3, #16
 80008e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008e4:	2003      	movs	r0, #3
 80008e6:	f000 ff85 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80008ea:	2000      	movs	r0, #0
 80008ec:	f000 f808 	bl	8000900 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008f0:	f7ff feb2 	bl	8000658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40022000 	.word	0x40022000

08000900 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000908:	4b12      	ldr	r3, [pc, #72]	; (8000954 <HAL_InitTick+0x54>)
 800090a:	681a      	ldr	r2, [r3, #0]
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <HAL_InitTick+0x58>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	4619      	mov	r1, r3
 8000912:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000916:	fbb3 f3f1 	udiv	r3, r3, r1
 800091a:	fbb2 f3f3 	udiv	r3, r2, r3
 800091e:	4618      	mov	r0, r3
 8000920:	f000 ff9d 	bl	800185e <HAL_SYSTICK_Config>
 8000924:	4603      	mov	r3, r0
 8000926:	2b00      	cmp	r3, #0
 8000928:	d001      	beq.n	800092e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800092a:	2301      	movs	r3, #1
 800092c:	e00e      	b.n	800094c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2b0f      	cmp	r3, #15
 8000932:	d80a      	bhi.n	800094a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000934:	2200      	movs	r2, #0
 8000936:	6879      	ldr	r1, [r7, #4]
 8000938:	f04f 30ff 	mov.w	r0, #4294967295
 800093c:	f000 ff65 	bl	800180a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000940:	4a06      	ldr	r2, [pc, #24]	; (800095c <HAL_InitTick+0x5c>)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000946:	2300      	movs	r3, #0
 8000948:	e000      	b.n	800094c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800094a:	2301      	movs	r3, #1
}
 800094c:	4618      	mov	r0, r3
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20000000 	.word	0x20000000
 8000958:	20000008 	.word	0x20000008
 800095c:	20000004 	.word	0x20000004

08000960 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000964:	4b06      	ldr	r3, [pc, #24]	; (8000980 <HAL_IncTick+0x20>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	461a      	mov	r2, r3
 800096a:	4b06      	ldr	r3, [pc, #24]	; (8000984 <HAL_IncTick+0x24>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	4413      	add	r3, r2
 8000970:	4a04      	ldr	r2, [pc, #16]	; (8000984 <HAL_IncTick+0x24>)
 8000972:	6013      	str	r3, [r2, #0]
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	20000008 	.word	0x20000008
 8000984:	20000170 	.word	0x20000170

08000988 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return uwTick;  
 800098c:	4b03      	ldr	r3, [pc, #12]	; (800099c <HAL_GetTick+0x14>)
 800098e:	681b      	ldr	r3, [r3, #0]
}
 8000990:	4618      	mov	r0, r3
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	20000170 	.word	0x20000170

080009a0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009a8:	f7ff ffee 	bl	8000988 <HAL_GetTick>
 80009ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009b8:	d005      	beq.n	80009c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009ba:	4b09      	ldr	r3, [pc, #36]	; (80009e0 <HAL_Delay+0x40>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	461a      	mov	r2, r3
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	4413      	add	r3, r2
 80009c4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80009c6:	bf00      	nop
 80009c8:	f7ff ffde 	bl	8000988 <HAL_GetTick>
 80009cc:	4602      	mov	r2, r0
 80009ce:	68bb      	ldr	r3, [r7, #8]
 80009d0:	1ad3      	subs	r3, r2, r3
 80009d2:	68fa      	ldr	r2, [r7, #12]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d8f7      	bhi.n	80009c8 <HAL_Delay+0x28>
  {
  }
}
 80009d8:	bf00      	nop
 80009da:	3710      	adds	r7, #16
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20000008 	.word	0x20000008

080009e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b09a      	sub	sp, #104	; 0x68
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009ec:	2300      	movs	r3, #0
 80009ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80009f2:	2300      	movs	r3, #0
 80009f4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80009f6:	2300      	movs	r3, #0
 80009f8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d101      	bne.n	8000a04 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	e1e3      	b.n	8000dcc <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	691b      	ldr	r3, [r3, #16]
 8000a08:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	f003 0310 	and.w	r3, r3, #16
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d176      	bne.n	8000b04 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d152      	bne.n	8000ac4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2200      	movs	r2, #0
 8000a22:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2200      	movs	r2, #0
 8000a28:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2200      	movs	r2, #0
 8000a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a38:	6878      	ldr	r0, [r7, #4]
 8000a3a:	f7ff fc99 	bl	8000370 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d13b      	bne.n	8000ac4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f000 fda1 	bl	8001594 <ADC_Disable>
 8000a52:	4603      	mov	r3, r0
 8000a54:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5c:	f003 0310 	and.w	r3, r3, #16
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d12f      	bne.n	8000ac4 <HAL_ADC_Init+0xe0>
 8000a64:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d12b      	bne.n	8000ac4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a74:	f023 0302 	bic.w	r3, r3, #2
 8000a78:	f043 0202 	orr.w	r2, r3, #2
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000a8e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	689a      	ldr	r2, [r3, #8]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a9e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000aa0:	4b92      	ldr	r3, [pc, #584]	; (8000cec <HAL_ADC_Init+0x308>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a92      	ldr	r2, [pc, #584]	; (8000cf0 <HAL_ADC_Init+0x30c>)
 8000aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8000aaa:	0c9a      	lsrs	r2, r3, #18
 8000aac:	4613      	mov	r3, r2
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	4413      	add	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000ab6:	e002      	b.n	8000abe <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d1f9      	bne.n	8000ab8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	689b      	ldr	r3, [r3, #8]
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d007      	beq.n	8000ae2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	689b      	ldr	r3, [r3, #8]
 8000ad8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000adc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ae0:	d110      	bne.n	8000b04 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae6:	f023 0312 	bic.w	r3, r3, #18
 8000aea:	f043 0210 	orr.w	r2, r3, #16
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af6:	f043 0201 	orr.w	r2, r3, #1
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b08:	f003 0310 	and.w	r3, r3, #16
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	f040 8150 	bne.w	8000db2 <HAL_ADC_Init+0x3ce>
 8000b12:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	f040 814b 	bne.w	8000db2 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 8143 	bne.w	8000db2 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b30:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000b34:	f043 0202 	orr.w	r2, r3, #2
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b44:	d004      	beq.n	8000b50 <HAL_ADC_Init+0x16c>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a6a      	ldr	r2, [pc, #424]	; (8000cf4 <HAL_ADC_Init+0x310>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	d101      	bne.n	8000b54 <HAL_ADC_Init+0x170>
 8000b50:	4b69      	ldr	r3, [pc, #420]	; (8000cf8 <HAL_ADC_Init+0x314>)
 8000b52:	e000      	b.n	8000b56 <HAL_ADC_Init+0x172>
 8000b54:	4b69      	ldr	r3, [pc, #420]	; (8000cfc <HAL_ADC_Init+0x318>)
 8000b56:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b60:	d102      	bne.n	8000b68 <HAL_ADC_Init+0x184>
 8000b62:	4b64      	ldr	r3, [pc, #400]	; (8000cf4 <HAL_ADC_Init+0x310>)
 8000b64:	60fb      	str	r3, [r7, #12]
 8000b66:	e01a      	b.n	8000b9e <HAL_ADC_Init+0x1ba>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a61      	ldr	r2, [pc, #388]	; (8000cf4 <HAL_ADC_Init+0x310>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d103      	bne.n	8000b7a <HAL_ADC_Init+0x196>
 8000b72:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e011      	b.n	8000b9e <HAL_ADC_Init+0x1ba>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a60      	ldr	r2, [pc, #384]	; (8000d00 <HAL_ADC_Init+0x31c>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d102      	bne.n	8000b8a <HAL_ADC_Init+0x1a6>
 8000b84:	4b5f      	ldr	r3, [pc, #380]	; (8000d04 <HAL_ADC_Init+0x320>)
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	e009      	b.n	8000b9e <HAL_ADC_Init+0x1ba>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a5d      	ldr	r2, [pc, #372]	; (8000d04 <HAL_ADC_Init+0x320>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d102      	bne.n	8000b9a <HAL_ADC_Init+0x1b6>
 8000b94:	4b5a      	ldr	r3, [pc, #360]	; (8000d00 <HAL_ADC_Init+0x31c>)
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e001      	b.n	8000b9e <HAL_ADC_Init+0x1ba>
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	689b      	ldr	r3, [r3, #8]
 8000ba4:	f003 0303 	and.w	r3, r3, #3
 8000ba8:	2b01      	cmp	r3, #1
 8000baa:	d108      	bne.n	8000bbe <HAL_ADC_Init+0x1da>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d101      	bne.n	8000bbe <HAL_ADC_Init+0x1da>
 8000bba:	2301      	movs	r3, #1
 8000bbc:	e000      	b.n	8000bc0 <HAL_ADC_Init+0x1dc>
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d11c      	bne.n	8000bfe <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000bc4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d010      	beq.n	8000bec <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	f003 0303 	and.w	r3, r3, #3
 8000bd2:	2b01      	cmp	r3, #1
 8000bd4:	d107      	bne.n	8000be6 <HAL_ADC_Init+0x202>
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d101      	bne.n	8000be6 <HAL_ADC_Init+0x202>
 8000be2:	2301      	movs	r3, #1
 8000be4:	e000      	b.n	8000be8 <HAL_ADC_Init+0x204>
 8000be6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d108      	bne.n	8000bfe <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000bec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000bfc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	7e5b      	ldrb	r3, [r3, #25]
 8000c02:	035b      	lsls	r3, r3, #13
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000c08:	2a01      	cmp	r2, #1
 8000c0a:	d002      	beq.n	8000c12 <HAL_ADC_Init+0x22e>
 8000c0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c10:	e000      	b.n	8000c14 <HAL_ADC_Init+0x230>
 8000c12:	2200      	movs	r2, #0
 8000c14:	431a      	orrs	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	68db      	ldr	r3, [r3, #12]
 8000c1a:	431a      	orrs	r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	4313      	orrs	r3, r2
 8000c22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000c24:	4313      	orrs	r3, r2
 8000c26:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d11b      	bne.n	8000c6a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	7e5b      	ldrb	r3, [r3, #25]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d109      	bne.n	8000c4e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	045a      	lsls	r2, r3, #17
 8000c42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c44:	4313      	orrs	r3, r2
 8000c46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c4a:	663b      	str	r3, [r7, #96]	; 0x60
 8000c4c:	e00d      	b.n	8000c6a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000c56:	f043 0220 	orr.w	r2, r3, #32
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c62:	f043 0201 	orr.w	r2, r3, #1
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d054      	beq.n	8000d1c <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a22      	ldr	r2, [pc, #136]	; (8000d00 <HAL_ADC_Init+0x31c>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d004      	beq.n	8000c86 <HAL_ADC_Init+0x2a2>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a20      	ldr	r2, [pc, #128]	; (8000d04 <HAL_ADC_Init+0x320>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d140      	bne.n	8000d08 <HAL_ADC_Init+0x324>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c8a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000c8e:	d02a      	beq.n	8000ce6 <HAL_ADC_Init+0x302>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c98:	d022      	beq.n	8000ce0 <HAL_ADC_Init+0x2fc>
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c9e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ca2:	d01a      	beq.n	8000cda <HAL_ADC_Init+0x2f6>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ca8:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000cac:	d012      	beq.n	8000cd4 <HAL_ADC_Init+0x2f0>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cb2:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8000cb6:	d00a      	beq.n	8000cce <HAL_ADC_Init+0x2ea>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cbc:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000cc0:	d002      	beq.n	8000cc8 <HAL_ADC_Init+0x2e4>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cc6:	e023      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000cc8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000ccc:	e020      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000cce:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000cd2:	e01d      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000cd4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000cd8:	e01a      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000cda:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cde:	e017      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000ce0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8000ce4:	e014      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000ce6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000cea:	e011      	b.n	8000d10 <HAL_ADC_Init+0x32c>
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	431bde83 	.word	0x431bde83
 8000cf4:	50000100 	.word	0x50000100
 8000cf8:	50000300 	.word	0x50000300
 8000cfc:	50000700 	.word	0x50000700
 8000d00:	50000400 	.word	0x50000400
 8000d04:	50000500 	.word	0x50000500
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d10:	687a      	ldr	r2, [r7, #4]
 8000d12:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000d14:	4313      	orrs	r3, r2
 8000d16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	f003 030c 	and.w	r3, r3, #12
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d114      	bne.n	8000d54 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	687a      	ldr	r2, [r7, #4]
 8000d32:	6812      	ldr	r2, [r2, #0]
 8000d34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d38:	f023 0302 	bic.w	r3, r3, #2
 8000d3c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	7e1b      	ldrb	r3, [r3, #24]
 8000d42:	039a      	lsls	r2, r3, #14
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000d50:	4313      	orrs	r3, r2
 8000d52:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68da      	ldr	r2, [r3, #12]
 8000d5a:	4b1e      	ldr	r3, [pc, #120]	; (8000dd4 <HAL_ADC_Init+0x3f0>)
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	6812      	ldr	r2, [r2, #0]
 8000d62:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000d64:	430b      	orrs	r3, r1
 8000d66:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	691b      	ldr	r3, [r3, #16]
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d10c      	bne.n	8000d8a <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f023 010f 	bic.w	r1, r3, #15
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	69db      	ldr	r3, [r3, #28]
 8000d7e:	1e5a      	subs	r2, r3, #1
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	430a      	orrs	r2, r1
 8000d86:	631a      	str	r2, [r3, #48]	; 0x30
 8000d88:	e007      	b.n	8000d9a <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f022 020f 	bic.w	r2, r2, #15
 8000d98:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da4:	f023 0303 	bic.w	r3, r3, #3
 8000da8:	f043 0201 	orr.w	r2, r3, #1
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	641a      	str	r2, [r3, #64]	; 0x40
 8000db0:	e00a      	b.n	8000dc8 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db6:	f023 0312 	bic.w	r3, r3, #18
 8000dba:	f043 0210 	orr.w	r2, r3, #16
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000dc8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3768      	adds	r7, #104	; 0x68
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	fff0c007 	.word	0xfff0c007

08000dd8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b09b      	sub	sp, #108	; 0x6c
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000de2:	2300      	movs	r3, #0
 8000de4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d101      	bne.n	8000dfa <HAL_ADC_ConfigChannel+0x22>
 8000df6:	2302      	movs	r3, #2
 8000df8:	e2cb      	b.n	8001392 <HAL_ADC_ConfigChannel+0x5ba>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f040 82af 	bne.w	8001370 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	d81c      	bhi.n	8000e54 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685a      	ldr	r2, [r3, #4]
 8000e24:	4613      	mov	r3, r2
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	4413      	add	r3, r2
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	231f      	movs	r3, #31
 8000e30:	4093      	lsls	r3, r2
 8000e32:	43db      	mvns	r3, r3
 8000e34:	4019      	ands	r1, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	6818      	ldr	r0, [r3, #0]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685a      	ldr	r2, [r3, #4]
 8000e3e:	4613      	mov	r3, r2
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	4413      	add	r3, r2
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa00 f203 	lsl.w	r2, r0, r3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	430a      	orrs	r2, r1
 8000e50:	631a      	str	r2, [r3, #48]	; 0x30
 8000e52:	e063      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	685b      	ldr	r3, [r3, #4]
 8000e58:	2b09      	cmp	r3, #9
 8000e5a:	d81e      	bhi.n	8000e9a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685a      	ldr	r2, [r3, #4]
 8000e66:	4613      	mov	r3, r2
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	4413      	add	r3, r2
 8000e6c:	005b      	lsls	r3, r3, #1
 8000e6e:	3b1e      	subs	r3, #30
 8000e70:	221f      	movs	r2, #31
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	4019      	ands	r1, r3
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	6818      	ldr	r0, [r3, #0]
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	4613      	mov	r3, r2
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	4413      	add	r3, r2
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	3b1e      	subs	r3, #30
 8000e8c:	fa00 f203 	lsl.w	r2, r0, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	430a      	orrs	r2, r1
 8000e96:	635a      	str	r2, [r3, #52]	; 0x34
 8000e98:	e040      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	2b0e      	cmp	r3, #14
 8000ea0:	d81e      	bhi.n	8000ee0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	4613      	mov	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	3b3c      	subs	r3, #60	; 0x3c
 8000eb6:	221f      	movs	r2, #31
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	4019      	ands	r1, r3
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	6818      	ldr	r0, [r3, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	4613      	mov	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	4413      	add	r3, r2
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	3b3c      	subs	r3, #60	; 0x3c
 8000ed2:	fa00 f203 	lsl.w	r2, r0, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	430a      	orrs	r2, r1
 8000edc:	639a      	str	r2, [r3, #56]	; 0x38
 8000ede:	e01d      	b.n	8000f1c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	4613      	mov	r3, r2
 8000eec:	005b      	lsls	r3, r3, #1
 8000eee:	4413      	add	r3, r2
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	3b5a      	subs	r3, #90	; 0x5a
 8000ef4:	221f      	movs	r2, #31
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	4019      	ands	r1, r3
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	6818      	ldr	r0, [r3, #0]
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	4613      	mov	r3, r2
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	4413      	add	r3, r2
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	3b5a      	subs	r3, #90	; 0x5a
 8000f10:	fa00 f203 	lsl.w	r2, r0, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	689b      	ldr	r3, [r3, #8]
 8000f22:	f003 030c 	and.w	r3, r3, #12
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f040 80e5 	bne.w	80010f6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2b09      	cmp	r3, #9
 8000f32:	d91c      	bls.n	8000f6e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6999      	ldr	r1, [r3, #24]
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	4613      	mov	r3, r2
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	4413      	add	r3, r2
 8000f44:	3b1e      	subs	r3, #30
 8000f46:	2207      	movs	r2, #7
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	4019      	ands	r1, r3
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	6898      	ldr	r0, [r3, #8]
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4613      	mov	r3, r2
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	4413      	add	r3, r2
 8000f5e:	3b1e      	subs	r3, #30
 8000f60:	fa00 f203 	lsl.w	r2, r0, r3
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	619a      	str	r2, [r3, #24]
 8000f6c:	e019      	b.n	8000fa2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6959      	ldr	r1, [r3, #20]
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	4413      	add	r3, r2
 8000f7e:	2207      	movs	r2, #7
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	4019      	ands	r1, r3
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	6898      	ldr	r0, [r3, #8]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	4613      	mov	r3, r2
 8000f92:	005b      	lsls	r3, r3, #1
 8000f94:	4413      	add	r3, r2
 8000f96:	fa00 f203 	lsl.w	r2, r0, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	695a      	ldr	r2, [r3, #20]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	08db      	lsrs	r3, r3, #3
 8000fae:	f003 0303 	and.w	r3, r3, #3
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	691b      	ldr	r3, [r3, #16]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	2b03      	cmp	r3, #3
 8000fc2:	d84f      	bhi.n	8001064 <HAL_ADC_ConfigChannel+0x28c>
 8000fc4:	a201      	add	r2, pc, #4	; (adr r2, 8000fcc <HAL_ADC_ConfigChannel+0x1f4>)
 8000fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fca:	bf00      	nop
 8000fcc:	08000fdd 	.word	0x08000fdd
 8000fd0:	08000fff 	.word	0x08000fff
 8000fd4:	08001021 	.word	0x08001021
 8000fd8:	08001043 	.word	0x08001043
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000fe2:	4b9f      	ldr	r3, [pc, #636]	; (8001260 <HAL_ADC_ConfigChannel+0x488>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	0691      	lsls	r1, r2, #26
 8000fec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	431a      	orrs	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000ffa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000ffc:	e07e      	b.n	80010fc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001004:	4b96      	ldr	r3, [pc, #600]	; (8001260 <HAL_ADC_ConfigChannel+0x488>)
 8001006:	4013      	ands	r3, r2
 8001008:	683a      	ldr	r2, [r7, #0]
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	0691      	lsls	r1, r2, #26
 800100e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001010:	430a      	orrs	r2, r1
 8001012:	431a      	orrs	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800101c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800101e:	e06d      	b.n	80010fc <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001026:	4b8e      	ldr	r3, [pc, #568]	; (8001260 <HAL_ADC_ConfigChannel+0x488>)
 8001028:	4013      	ands	r3, r2
 800102a:	683a      	ldr	r2, [r7, #0]
 800102c:	6812      	ldr	r2, [r2, #0]
 800102e:	0691      	lsls	r1, r2, #26
 8001030:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001032:	430a      	orrs	r2, r1
 8001034:	431a      	orrs	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800103e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001040:	e05c      	b.n	80010fc <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001048:	4b85      	ldr	r3, [pc, #532]	; (8001260 <HAL_ADC_ConfigChannel+0x488>)
 800104a:	4013      	ands	r3, r2
 800104c:	683a      	ldr	r2, [r7, #0]
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	0691      	lsls	r1, r2, #26
 8001052:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001054:	430a      	orrs	r2, r1
 8001056:	431a      	orrs	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001060:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001062:	e04b      	b.n	80010fc <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800106a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	069b      	lsls	r3, r3, #26
 8001074:	429a      	cmp	r2, r3
 8001076:	d107      	bne.n	8001088 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001086:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800108e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	069b      	lsls	r3, r3, #26
 8001098:	429a      	cmp	r2, r3
 800109a:	d107      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010aa:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80010b2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	069b      	lsls	r3, r3, #26
 80010bc:	429a      	cmp	r2, r3
 80010be:	d107      	bne.n	80010d0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010ce:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80010d6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	069b      	lsls	r3, r3, #26
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d10a      	bne.n	80010fa <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80010f2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80010f4:	e001      	b.n	80010fa <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80010f6:	bf00      	nop
 80010f8:	e000      	b.n	80010fc <HAL_ADC_ConfigChannel+0x324>
      break;
 80010fa:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	2b01      	cmp	r3, #1
 8001108:	d108      	bne.n	800111c <HAL_ADC_ConfigChannel+0x344>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0301 	and.w	r3, r3, #1
 8001114:	2b01      	cmp	r3, #1
 8001116:	d101      	bne.n	800111c <HAL_ADC_ConfigChannel+0x344>
 8001118:	2301      	movs	r3, #1
 800111a:	e000      	b.n	800111e <HAL_ADC_ConfigChannel+0x346>
 800111c:	2300      	movs	r3, #0
 800111e:	2b00      	cmp	r3, #0
 8001120:	f040 8131 	bne.w	8001386 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	2b01      	cmp	r3, #1
 800112a:	d00f      	beq.n	800114c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2201      	movs	r2, #1
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	400a      	ands	r2, r1
 8001146:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800114a:	e049      	b.n	80011e0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	2201      	movs	r2, #1
 800115a:	409a      	lsls	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	430a      	orrs	r2, r1
 8001162:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2b09      	cmp	r3, #9
 800116c:	d91c      	bls.n	80011a8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	6999      	ldr	r1, [r3, #24]
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	3b1b      	subs	r3, #27
 8001180:	2207      	movs	r2, #7
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	4019      	ands	r1, r3
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	6898      	ldr	r0, [r3, #8]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4613      	mov	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	4413      	add	r3, r2
 8001198:	3b1b      	subs	r3, #27
 800119a:	fa00 f203 	lsl.w	r2, r0, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	430a      	orrs	r2, r1
 80011a4:	619a      	str	r2, [r3, #24]
 80011a6:	e01b      	b.n	80011e0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	6959      	ldr	r1, [r3, #20]
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	4613      	mov	r3, r2
 80011b6:	005b      	lsls	r3, r3, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	2207      	movs	r2, #7
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	43db      	mvns	r3, r3
 80011c2:	4019      	ands	r1, r3
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	6898      	ldr	r0, [r3, #8]
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	1c5a      	adds	r2, r3, #1
 80011ce:	4613      	mov	r3, r2
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	4413      	add	r3, r2
 80011d4:	fa00 f203 	lsl.w	r2, r0, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	430a      	orrs	r2, r1
 80011de:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011e8:	d004      	beq.n	80011f4 <HAL_ADC_ConfigChannel+0x41c>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a1d      	ldr	r2, [pc, #116]	; (8001264 <HAL_ADC_ConfigChannel+0x48c>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d101      	bne.n	80011f8 <HAL_ADC_ConfigChannel+0x420>
 80011f4:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <HAL_ADC_ConfigChannel+0x490>)
 80011f6:	e000      	b.n	80011fa <HAL_ADC_ConfigChannel+0x422>
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <HAL_ADC_ConfigChannel+0x494>)
 80011fa:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b10      	cmp	r3, #16
 8001202:	d105      	bne.n	8001210 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800120c:	2b00      	cmp	r3, #0
 800120e:	d015      	beq.n	800123c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001214:	2b11      	cmp	r3, #17
 8001216:	d105      	bne.n	8001224 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001218:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00b      	beq.n	800123c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001228:	2b12      	cmp	r3, #18
 800122a:	f040 80ac 	bne.w	8001386 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800122e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001236:	2b00      	cmp	r3, #0
 8001238:	f040 80a5 	bne.w	8001386 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001244:	d102      	bne.n	800124c <HAL_ADC_ConfigChannel+0x474>
 8001246:	4b07      	ldr	r3, [pc, #28]	; (8001264 <HAL_ADC_ConfigChannel+0x48c>)
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	e023      	b.n	8001294 <HAL_ADC_ConfigChannel+0x4bc>
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a04      	ldr	r2, [pc, #16]	; (8001264 <HAL_ADC_ConfigChannel+0x48c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d10c      	bne.n	8001270 <HAL_ADC_ConfigChannel+0x498>
 8001256:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	e01a      	b.n	8001294 <HAL_ADC_ConfigChannel+0x4bc>
 800125e:	bf00      	nop
 8001260:	83fff000 	.word	0x83fff000
 8001264:	50000100 	.word	0x50000100
 8001268:	50000300 	.word	0x50000300
 800126c:	50000700 	.word	0x50000700
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a4a      	ldr	r2, [pc, #296]	; (80013a0 <HAL_ADC_ConfigChannel+0x5c8>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d102      	bne.n	8001280 <HAL_ADC_ConfigChannel+0x4a8>
 800127a:	4b4a      	ldr	r3, [pc, #296]	; (80013a4 <HAL_ADC_ConfigChannel+0x5cc>)
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	e009      	b.n	8001294 <HAL_ADC_ConfigChannel+0x4bc>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a47      	ldr	r2, [pc, #284]	; (80013a4 <HAL_ADC_ConfigChannel+0x5cc>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d102      	bne.n	8001290 <HAL_ADC_ConfigChannel+0x4b8>
 800128a:	4b45      	ldr	r3, [pc, #276]	; (80013a0 <HAL_ADC_ConfigChannel+0x5c8>)
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	e001      	b.n	8001294 <HAL_ADC_ConfigChannel+0x4bc>
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f003 0303 	and.w	r3, r3, #3
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d108      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x4dc>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d101      	bne.n	80012b4 <HAL_ADC_ConfigChannel+0x4dc>
 80012b0:	2301      	movs	r3, #1
 80012b2:	e000      	b.n	80012b6 <HAL_ADC_ConfigChannel+0x4de>
 80012b4:	2300      	movs	r3, #0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d150      	bne.n	800135c <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80012ba:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d010      	beq.n	80012e2 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	f003 0303 	and.w	r3, r3, #3
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d107      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x504>
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0301 	and.w	r3, r3, #1
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d101      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x504>
 80012d8:	2301      	movs	r3, #1
 80012da:	e000      	b.n	80012de <HAL_ADC_ConfigChannel+0x506>
 80012dc:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d13c      	bne.n	800135c <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b10      	cmp	r3, #16
 80012e8:	d11d      	bne.n	8001326 <HAL_ADC_ConfigChannel+0x54e>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012f2:	d118      	bne.n	8001326 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80012f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80012fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012fe:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001300:	4b29      	ldr	r3, [pc, #164]	; (80013a8 <HAL_ADC_ConfigChannel+0x5d0>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a29      	ldr	r2, [pc, #164]	; (80013ac <HAL_ADC_ConfigChannel+0x5d4>)
 8001306:	fba2 2303 	umull	r2, r3, r2, r3
 800130a:	0c9a      	lsrs	r2, r3, #18
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001316:	e002      	b.n	800131e <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	3b01      	subs	r3, #1
 800131c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f9      	bne.n	8001318 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001324:	e02e      	b.n	8001384 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b11      	cmp	r3, #17
 800132c:	d10b      	bne.n	8001346 <HAL_ADC_ConfigChannel+0x56e>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001336:	d106      	bne.n	8001346 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001338:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001340:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001342:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001344:	e01e      	b.n	8001384 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b12      	cmp	r3, #18
 800134c:	d11a      	bne.n	8001384 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800134e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001356:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001358:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800135a:	e013      	b.n	8001384 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001360:	f043 0220 	orr.w	r2, r3, #32
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800136e:	e00a      	b.n	8001386 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001374:	f043 0220 	orr.w	r2, r3, #32
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001382:	e000      	b.n	8001386 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001384:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800138e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001392:	4618      	mov	r0, r3
 8001394:	376c      	adds	r7, #108	; 0x6c
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	50000400 	.word	0x50000400
 80013a4:	50000500 	.word	0x50000500
 80013a8:	20000000 	.word	0x20000000
 80013ac:	431bde83 	.word	0x431bde83

080013b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b099      	sub	sp, #100	; 0x64
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013ba:	2300      	movs	r3, #0
 80013bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013c8:	d102      	bne.n	80013d0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80013ca:	4b6d      	ldr	r3, [pc, #436]	; (8001580 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80013cc:	60bb      	str	r3, [r7, #8]
 80013ce:	e01a      	b.n	8001406 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a6a      	ldr	r2, [pc, #424]	; (8001580 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d103      	bne.n	80013e2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80013da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	e011      	b.n	8001406 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a67      	ldr	r2, [pc, #412]	; (8001584 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d102      	bne.n	80013f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80013ec:	4b66      	ldr	r3, [pc, #408]	; (8001588 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80013ee:	60bb      	str	r3, [r7, #8]
 80013f0:	e009      	b.n	8001406 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a64      	ldr	r2, [pc, #400]	; (8001588 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d102      	bne.n	8001402 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80013fc:	4b61      	ldr	r3, [pc, #388]	; (8001584 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	e001      	b.n	8001406 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0b0      	b.n	8001572 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001416:	2b01      	cmp	r3, #1
 8001418:	d101      	bne.n	800141e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800141a:	2302      	movs	r3, #2
 800141c:	e0a9      	b.n	8001572 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2201      	movs	r2, #1
 8001422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 0304 	and.w	r3, r3, #4
 8001430:	2b00      	cmp	r3, #0
 8001432:	f040 808d 	bne.w	8001550 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	2b00      	cmp	r3, #0
 8001440:	f040 8086 	bne.w	8001550 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800144c:	d004      	beq.n	8001458 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a4b      	ldr	r2, [pc, #300]	; (8001580 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d101      	bne.n	800145c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001458:	4b4c      	ldr	r3, [pc, #304]	; (800158c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800145a:	e000      	b.n	800145e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800145c:	4b4c      	ldr	r3, [pc, #304]	; (8001590 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800145e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d040      	beq.n	80014ea <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001468:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	6859      	ldr	r1, [r3, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800147a:	035b      	lsls	r3, r3, #13
 800147c:	430b      	orrs	r3, r1
 800147e:	431a      	orrs	r2, r3
 8001480:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001482:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 0303 	and.w	r3, r3, #3
 800148e:	2b01      	cmp	r3, #1
 8001490:	d108      	bne.n	80014a4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0301 	and.w	r3, r3, #1
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80014a4:	2300      	movs	r3, #0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d15c      	bne.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f003 0303 	and.w	r3, r3, #3
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d107      	bne.n	80014c6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0301 	and.w	r3, r3, #1
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d101      	bne.n	80014c6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80014c2:	2301      	movs	r3, #1
 80014c4:	e000      	b.n	80014c8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80014c6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d14b      	bne.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80014cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80014d4:	f023 030f 	bic.w	r3, r3, #15
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	6811      	ldr	r1, [r2, #0]
 80014dc:	683a      	ldr	r2, [r7, #0]
 80014de:	6892      	ldr	r2, [r2, #8]
 80014e0:	430a      	orrs	r2, r1
 80014e2:	431a      	orrs	r2, r3
 80014e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014e6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80014e8:	e03c      	b.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80014ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80014f2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80014f4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f003 0303 	and.w	r3, r3, #3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d108      	bne.n	8001516 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b01      	cmp	r3, #1
 8001510:	d101      	bne.n	8001516 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001512:	2301      	movs	r3, #1
 8001514:	e000      	b.n	8001518 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001516:	2300      	movs	r3, #0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d123      	bne.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 0303 	and.w	r3, r3, #3
 8001524:	2b01      	cmp	r3, #1
 8001526:	d107      	bne.n	8001538 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	2b01      	cmp	r3, #1
 8001532:	d101      	bne.n	8001538 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001538:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800153a:	2b00      	cmp	r3, #0
 800153c:	d112      	bne.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800153e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001546:	f023 030f 	bic.w	r3, r3, #15
 800154a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800154c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800154e:	e009      	b.n	8001564 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001554:	f043 0220 	orr.w	r2, r3, #32
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001562:	e000      	b.n	8001566 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001564:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800156e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001572:	4618      	mov	r0, r3
 8001574:	3764      	adds	r7, #100	; 0x64
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	50000100 	.word	0x50000100
 8001584:	50000400 	.word	0x50000400
 8001588:	50000500 	.word	0x50000500
 800158c:	50000300 	.word	0x50000300
 8001590:	50000700 	.word	0x50000700

08001594 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	f003 0303 	and.w	r3, r3, #3
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d108      	bne.n	80015c0 <ADC_Disable+0x2c>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d101      	bne.n	80015c0 <ADC_Disable+0x2c>
 80015bc:	2301      	movs	r3, #1
 80015be:	e000      	b.n	80015c2 <ADC_Disable+0x2e>
 80015c0:	2300      	movs	r3, #0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d040      	beq.n	8001648 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 030d 	and.w	r3, r3, #13
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d10f      	bne.n	80015f4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f042 0202 	orr.w	r2, r2, #2
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2203      	movs	r2, #3
 80015ea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80015ec:	f7ff f9cc 	bl	8000988 <HAL_GetTick>
 80015f0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80015f2:	e022      	b.n	800163a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f8:	f043 0210 	orr.w	r2, r3, #16
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001604:	f043 0201 	orr.w	r2, r3, #1
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 800160c:	2301      	movs	r3, #1
 800160e:	e01c      	b.n	800164a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001610:	f7ff f9ba 	bl	8000988 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d90d      	bls.n	800163a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001622:	f043 0210 	orr.w	r2, r3, #16
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162e:	f043 0201 	orr.w	r2, r3, #1
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e007      	b.n	800164a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f003 0301 	and.w	r3, r3, #1
 8001644:	2b01      	cmp	r3, #1
 8001646:	d0e3      	beq.n	8001610 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001648:	2300      	movs	r3, #0
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001664:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001670:	4013      	ands	r3, r2
 8001672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800167c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001686:	4a04      	ldr	r2, [pc, #16]	; (8001698 <__NVIC_SetPriorityGrouping+0x44>)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	60d3      	str	r3, [r2, #12]
}
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a0:	4b04      	ldr	r3, [pc, #16]	; (80016b4 <__NVIC_GetPriorityGrouping+0x18>)
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	0a1b      	lsrs	r3, r3, #8
 80016a6:	f003 0307 	and.w	r3, r3, #7
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000ed00 	.word	0xe000ed00

080016b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	db0b      	blt.n	80016e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	f003 021f 	and.w	r2, r3, #31
 80016d0:	4907      	ldr	r1, [pc, #28]	; (80016f0 <__NVIC_EnableIRQ+0x38>)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	2001      	movs	r0, #1
 80016da:	fa00 f202 	lsl.w	r2, r0, r2
 80016de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	; (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	; (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	; 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	; 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
	...

080017b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017c0:	d301      	bcc.n	80017c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017c2:	2301      	movs	r3, #1
 80017c4:	e00f      	b.n	80017e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <SysTick_Config+0x40>)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ce:	210f      	movs	r1, #15
 80017d0:	f04f 30ff 	mov.w	r0, #4294967295
 80017d4:	f7ff ff8e 	bl	80016f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <SysTick_Config+0x40>)
 80017da:	2200      	movs	r2, #0
 80017dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017de:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <SysTick_Config+0x40>)
 80017e0:	2207      	movs	r2, #7
 80017e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	e000e010 	.word	0xe000e010

080017f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff29 	bl	8001654 <__NVIC_SetPriorityGrouping>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180a:	b580      	push	{r7, lr}
 800180c:	b086      	sub	sp, #24
 800180e:	af00      	add	r7, sp, #0
 8001810:	4603      	mov	r3, r0
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
 8001816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800181c:	f7ff ff3e 	bl	800169c <__NVIC_GetPriorityGrouping>
 8001820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	6978      	ldr	r0, [r7, #20]
 8001828:	f7ff ff8e 	bl	8001748 <NVIC_EncodePriority>
 800182c:	4602      	mov	r2, r0
 800182e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff5d 	bl	80016f4 <__NVIC_SetPriority>
}
 800183a:	bf00      	nop
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff31 	bl	80016b8 <__NVIC_EnableIRQ>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f7ff ffa2 	bl	80017b0 <SysTick_Config>
 800186c:	4603      	mov	r3, r0
}
 800186e:	4618      	mov	r0, r3
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001886:	e160      	b.n	8001b4a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2101      	movs	r1, #1
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	4013      	ands	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 8152 	beq.w	8001b44 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d00b      	beq.n	80018c0 <HAL_GPIO_Init+0x48>
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d007      	beq.n	80018c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018b4:	2b11      	cmp	r3, #17
 80018b6:	d003      	beq.n	80018c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	2b12      	cmp	r3, #18
 80018be:	d130      	bne.n	8001922 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	2203      	movs	r2, #3
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	68da      	ldr	r2, [r3, #12]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	fa02 f303 	lsl.w	r3, r2, r3
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f6:	2201      	movs	r2, #1
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4013      	ands	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	f003 0201 	and.w	r2, r3, #1
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	2203      	movs	r2, #3
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	4013      	ands	r3, r2
 8001938:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4313      	orrs	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	2b02      	cmp	r3, #2
 8001958:	d003      	beq.n	8001962 <HAL_GPIO_Init+0xea>
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b12      	cmp	r3, #18
 8001960:	d123      	bne.n	80019aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	08da      	lsrs	r2, r3, #3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3208      	adds	r2, #8
 800196a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	220f      	movs	r2, #15
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	691a      	ldr	r2, [r3, #16]
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	08da      	lsrs	r2, r3, #3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3208      	adds	r2, #8
 80019a4:	6939      	ldr	r1, [r7, #16]
 80019a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f003 0203 	and.w	r2, r3, #3
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 80ac 	beq.w	8001b44 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ec:	4b5e      	ldr	r3, [pc, #376]	; (8001b68 <HAL_GPIO_Init+0x2f0>)
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	4a5d      	ldr	r2, [pc, #372]	; (8001b68 <HAL_GPIO_Init+0x2f0>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6193      	str	r3, [r2, #24]
 80019f8:	4b5b      	ldr	r3, [pc, #364]	; (8001b68 <HAL_GPIO_Init+0x2f0>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a04:	4a59      	ldr	r2, [pc, #356]	; (8001b6c <HAL_GPIO_Init+0x2f4>)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	089b      	lsrs	r3, r3, #2
 8001a0a:	3302      	adds	r3, #2
 8001a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	220f      	movs	r2, #15
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a2e:	d025      	beq.n	8001a7c <HAL_GPIO_Init+0x204>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a4f      	ldr	r2, [pc, #316]	; (8001b70 <HAL_GPIO_Init+0x2f8>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d01f      	beq.n	8001a78 <HAL_GPIO_Init+0x200>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a4e      	ldr	r2, [pc, #312]	; (8001b74 <HAL_GPIO_Init+0x2fc>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d019      	beq.n	8001a74 <HAL_GPIO_Init+0x1fc>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a4d      	ldr	r2, [pc, #308]	; (8001b78 <HAL_GPIO_Init+0x300>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d013      	beq.n	8001a70 <HAL_GPIO_Init+0x1f8>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a4c      	ldr	r2, [pc, #304]	; (8001b7c <HAL_GPIO_Init+0x304>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d00d      	beq.n	8001a6c <HAL_GPIO_Init+0x1f4>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a4b      	ldr	r2, [pc, #300]	; (8001b80 <HAL_GPIO_Init+0x308>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d007      	beq.n	8001a68 <HAL_GPIO_Init+0x1f0>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	4a4a      	ldr	r2, [pc, #296]	; (8001b84 <HAL_GPIO_Init+0x30c>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d101      	bne.n	8001a64 <HAL_GPIO_Init+0x1ec>
 8001a60:	2306      	movs	r3, #6
 8001a62:	e00c      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a64:	2307      	movs	r3, #7
 8001a66:	e00a      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a68:	2305      	movs	r3, #5
 8001a6a:	e008      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a6c:	2304      	movs	r3, #4
 8001a6e:	e006      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a70:	2303      	movs	r3, #3
 8001a72:	e004      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a74:	2302      	movs	r3, #2
 8001a76:	e002      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e000      	b.n	8001a7e <HAL_GPIO_Init+0x206>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	f002 0203 	and.w	r2, r2, #3
 8001a84:	0092      	lsls	r2, r2, #2
 8001a86:	4093      	lsls	r3, r2
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a8e:	4937      	ldr	r1, [pc, #220]	; (8001b6c <HAL_GPIO_Init+0x2f4>)
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	089b      	lsrs	r3, r3, #2
 8001a94:	3302      	adds	r3, #2
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a9c:	4b3a      	ldr	r3, [pc, #232]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ac0:	4a31      	ldr	r2, [pc, #196]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ac6:	4b30      	ldr	r3, [pc, #192]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001aea:	4a27      	ldr	r2, [pc, #156]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af0:	4b25      	ldr	r3, [pc, #148]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	43db      	mvns	r3, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4013      	ands	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b14:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b1a:	4b1b      	ldr	r3, [pc, #108]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	43db      	mvns	r3, r3
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4013      	ands	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d003      	beq.n	8001b3e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <HAL_GPIO_Init+0x310>)
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	3301      	adds	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	fa22 f303 	lsr.w	r3, r2, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	f47f ae97 	bne.w	8001888 <HAL_GPIO_Init+0x10>
  }
}
 8001b5a:	bf00      	nop
 8001b5c:	371c      	adds	r7, #28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	40010000 	.word	0x40010000
 8001b70:	48000400 	.word	0x48000400
 8001b74:	48000800 	.word	0x48000800
 8001b78:	48000c00 	.word	0x48000c00
 8001b7c:	48001000 	.word	0x48001000
 8001b80:	48001400 	.word	0x48001400
 8001b84:	48001800 	.word	0x48001800
 8001b88:	40010400 	.word	0x40010400

08001b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b9c:	787b      	ldrb	r3, [r7, #1]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ba2:	887a      	ldrh	r2, [r7, #2]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ba8:	e002      	b.n	8001bb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001baa:	887a      	ldrh	r2, [r7, #2]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bce:	887a      	ldrh	r2, [r7, #2]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	041a      	lsls	r2, r3, #16
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	43d9      	mvns	r1, r3
 8001bda:	887b      	ldrh	r3, [r7, #2]
 8001bdc:	400b      	ands	r3, r1
 8001bde:	431a      	orrs	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	619a      	str	r2, [r3, #24]
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001bfa:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bfc:	695a      	ldr	r2, [r3, #20]
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d006      	beq.n	8001c14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c06:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c08:	88fb      	ldrh	r3, [r7, #6]
 8001c0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c0c:	88fb      	ldrh	r3, [r7, #6]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fd01 	bl	8000616 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40010400 	.word	0x40010400

08001c20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d102      	bne.n	8001c3a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	f000 bf01 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 8160 	beq.w	8001f0a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c4a:	4bae      	ldr	r3, [pc, #696]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 030c 	and.w	r3, r3, #12
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	d00c      	beq.n	8001c70 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c56:	4bab      	ldr	r3, [pc, #684]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d159      	bne.n	8001d16 <HAL_RCC_OscConfig+0xf6>
 8001c62:	4ba8      	ldr	r3, [pc, #672]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001c6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6e:	d152      	bne.n	8001d16 <HAL_RCC_OscConfig+0xf6>
 8001c70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c74:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c7c:	fa93 f3a3 	rbit	r3, r3
 8001c80:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c84:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	095b      	lsrs	r3, r3, #5
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d102      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x82>
 8001c9c:	4b99      	ldr	r3, [pc, #612]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	e015      	b.n	8001cce <HAL_RCC_OscConfig+0xae>
 8001ca2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ca6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001cae:	fa93 f3a3 	rbit	r3, r3
 8001cb2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001cb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001cbe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001cca:	4b8e      	ldr	r3, [pc, #568]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cd2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001cd6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001cda:	fa92 f2a2 	rbit	r2, r2
 8001cde:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001ce2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001ce6:	fab2 f282 	clz	r2, r2
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	f042 0220 	orr.w	r2, r2, #32
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f002 021f 	and.w	r2, r2, #31
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f000 8102 	beq.w	8001f08 <HAL_RCC_OscConfig+0x2e8>
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 80fc 	bne.w	8001f08 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	f000 be93 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d20:	d106      	bne.n	8001d30 <HAL_RCC_OscConfig+0x110>
 8001d22:	4b78      	ldr	r3, [pc, #480]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a77      	ldr	r2, [pc, #476]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	e030      	b.n	8001d92 <HAL_RCC_OscConfig+0x172>
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10c      	bne.n	8001d54 <HAL_RCC_OscConfig+0x134>
 8001d3a:	4b72      	ldr	r3, [pc, #456]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a71      	ldr	r2, [pc, #452]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	4b6f      	ldr	r3, [pc, #444]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a6e      	ldr	r2, [pc, #440]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	e01e      	b.n	8001d92 <HAL_RCC_OscConfig+0x172>
 8001d54:	1d3b      	adds	r3, r7, #4
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d5e:	d10c      	bne.n	8001d7a <HAL_RCC_OscConfig+0x15a>
 8001d60:	4b68      	ldr	r3, [pc, #416]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a67      	ldr	r2, [pc, #412]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	4b65      	ldr	r3, [pc, #404]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a64      	ldr	r2, [pc, #400]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	e00b      	b.n	8001d92 <HAL_RCC_OscConfig+0x172>
 8001d7a:	4b62      	ldr	r3, [pc, #392]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a61      	ldr	r2, [pc, #388]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b5f      	ldr	r3, [pc, #380]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a5e      	ldr	r2, [pc, #376]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001d8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d90:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d059      	beq.n	8001e50 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9c:	f7fe fdf4 	bl	8000988 <HAL_GetTick>
 8001da0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da4:	e00a      	b.n	8001dbc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001da6:	f7fe fdef 	bl	8000988 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	2b64      	cmp	r3, #100	; 0x64
 8001db4:	d902      	bls.n	8001dbc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001db6:	2303      	movs	r3, #3
 8001db8:	f000 be40 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8001dbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001dc0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001dc8:	fa93 f3a3 	rbit	r3, r3
 8001dcc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001dd0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd4:	fab3 f383 	clz	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d102      	bne.n	8001dee <HAL_RCC_OscConfig+0x1ce>
 8001de8:	4b46      	ldr	r3, [pc, #280]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	e015      	b.n	8001e1a <HAL_RCC_OscConfig+0x1fa>
 8001dee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001df2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001dfa:	fa93 f3a3 	rbit	r3, r3
 8001dfe:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001e02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e06:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001e0a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001e0e:	fa93 f3a3 	rbit	r3, r3
 8001e12:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001e16:	4b3b      	ldr	r3, [pc, #236]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e1e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001e22:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001e26:	fa92 f2a2 	rbit	r2, r2
 8001e2a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001e2e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001e32:	fab2 f282 	clz	r2, r2
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	f042 0220 	orr.w	r2, r2, #32
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	f002 021f 	and.w	r2, r2, #31
 8001e42:	2101      	movs	r1, #1
 8001e44:	fa01 f202 	lsl.w	r2, r1, r2
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0ab      	beq.n	8001da6 <HAL_RCC_OscConfig+0x186>
 8001e4e:	e05c      	b.n	8001f0a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7fe fd9a 	bl	8000988 <HAL_GetTick>
 8001e54:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e58:	e00a      	b.n	8001e70 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e5a:	f7fe fd95 	bl	8000988 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b64      	cmp	r3, #100	; 0x64
 8001e68:	d902      	bls.n	8001e70 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	f000 bde6 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8001e70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e74:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e78:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001e7c:	fa93 f3a3 	rbit	r3, r3
 8001e80:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001e84:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e88:	fab3 f383 	clz	r3, r3
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	095b      	lsrs	r3, r3, #5
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d102      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x282>
 8001e9c:	4b19      	ldr	r3, [pc, #100]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	e015      	b.n	8001ece <HAL_RCC_OscConfig+0x2ae>
 8001ea2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ea6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eaa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001eae:	fa93 f3a3 	rbit	r3, r3
 8001eb2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001eb6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001eba:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001ebe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001ec2:	fa93 f3a3 	rbit	r3, r3
 8001ec6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001eca:	4b0e      	ldr	r3, [pc, #56]	; (8001f04 <HAL_RCC_OscConfig+0x2e4>)
 8001ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ece:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ed2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001ed6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001eda:	fa92 f2a2 	rbit	r2, r2
 8001ede:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001ee2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001ee6:	fab2 f282 	clz	r2, r2
 8001eea:	b2d2      	uxtb	r2, r2
 8001eec:	f042 0220 	orr.w	r2, r2, #32
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	f002 021f 	and.w	r2, r2, #31
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8001efc:	4013      	ands	r3, r2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1ab      	bne.n	8001e5a <HAL_RCC_OscConfig+0x23a>
 8001f02:	e002      	b.n	8001f0a <HAL_RCC_OscConfig+0x2ea>
 8001f04:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0302 	and.w	r3, r3, #2
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	f000 8170 	beq.w	80021fa <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f1a:	4bd0      	ldr	r3, [pc, #832]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	f003 030c 	and.w	r3, r3, #12
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00c      	beq.n	8001f40 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f26:	4bcd      	ldr	r3, [pc, #820]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f003 030c 	and.w	r3, r3, #12
 8001f2e:	2b08      	cmp	r3, #8
 8001f30:	d16d      	bne.n	800200e <HAL_RCC_OscConfig+0x3ee>
 8001f32:	4bca      	ldr	r3, [pc, #808]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f3e:	d166      	bne.n	800200e <HAL_RCC_OscConfig+0x3ee>
 8001f40:	2302      	movs	r3, #2
 8001f42:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f46:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001f4a:	fa93 f3a3 	rbit	r3, r3
 8001f4e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001f52:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f56:	fab3 f383 	clz	r3, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	095b      	lsrs	r3, r3, #5
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d102      	bne.n	8001f70 <HAL_RCC_OscConfig+0x350>
 8001f6a:	4bbc      	ldr	r3, [pc, #752]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	e013      	b.n	8001f98 <HAL_RCC_OscConfig+0x378>
 8001f70:	2302      	movs	r3, #2
 8001f72:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001f7a:	fa93 f3a3 	rbit	r3, r3
 8001f7e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001f82:	2302      	movs	r3, #2
 8001f84:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001f88:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001f8c:	fa93 f3a3 	rbit	r3, r3
 8001f90:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001f94:	4bb1      	ldr	r3, [pc, #708]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f98:	2202      	movs	r2, #2
 8001f9a:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001f9e:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001fa2:	fa92 f2a2 	rbit	r2, r2
 8001fa6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001faa:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001fae:	fab2 f282 	clz	r2, r2
 8001fb2:	b2d2      	uxtb	r2, r2
 8001fb4:	f042 0220 	orr.w	r2, r2, #32
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	f002 021f 	and.w	r2, r2, #31
 8001fbe:	2101      	movs	r1, #1
 8001fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d007      	beq.n	8001fda <HAL_RCC_OscConfig+0x3ba>
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d002      	beq.n	8001fda <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	f000 bd31 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fda:	4ba0      	ldr	r3, [pc, #640]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fe2:	1d3b      	adds	r3, r7, #4
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	21f8      	movs	r1, #248	; 0xf8
 8001fea:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fee:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001ff2:	fa91 f1a1 	rbit	r1, r1
 8001ff6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001ffa:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001ffe:	fab1 f181 	clz	r1, r1
 8002002:	b2c9      	uxtb	r1, r1
 8002004:	408b      	lsls	r3, r1
 8002006:	4995      	ldr	r1, [pc, #596]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8002008:	4313      	orrs	r3, r2
 800200a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200c:	e0f5      	b.n	80021fa <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800200e:	1d3b      	adds	r3, r7, #4
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 8085 	beq.w	8002124 <HAL_RCC_OscConfig+0x504>
 800201a:	2301      	movs	r3, #1
 800201c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002020:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002024:	fa93 f3a3 	rbit	r3, r3
 8002028:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800202c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002030:	fab3 f383 	clz	r3, r3
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800203a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	461a      	mov	r2, r3
 8002042:	2301      	movs	r3, #1
 8002044:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002046:	f7fe fc9f 	bl	8000988 <HAL_GetTick>
 800204a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800204e:	e00a      	b.n	8002066 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002050:	f7fe fc9a 	bl	8000988 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d902      	bls.n	8002066 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	f000 bceb 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8002066:	2302      	movs	r3, #2
 8002068:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800206c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002070:	fa93 f3a3 	rbit	r3, r3
 8002074:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002078:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800207c:	fab3 f383 	clz	r3, r3
 8002080:	b2db      	uxtb	r3, r3
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	b2db      	uxtb	r3, r3
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b01      	cmp	r3, #1
 800208e:	d102      	bne.n	8002096 <HAL_RCC_OscConfig+0x476>
 8002090:	4b72      	ldr	r3, [pc, #456]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	e013      	b.n	80020be <HAL_RCC_OscConfig+0x49e>
 8002096:	2302      	movs	r3, #2
 8002098:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80020a0:	fa93 f3a3 	rbit	r3, r3
 80020a4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80020a8:	2302      	movs	r3, #2
 80020aa:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80020ae:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80020b2:	fa93 f3a3 	rbit	r3, r3
 80020b6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80020ba:	4b68      	ldr	r3, [pc, #416]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 80020bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020be:	2202      	movs	r2, #2
 80020c0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80020c4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80020c8:	fa92 f2a2 	rbit	r2, r2
 80020cc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80020d0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80020d4:	fab2 f282 	clz	r2, r2
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	f042 0220 	orr.w	r2, r2, #32
 80020de:	b2d2      	uxtb	r2, r2
 80020e0:	f002 021f 	and.w	r2, r2, #31
 80020e4:	2101      	movs	r1, #1
 80020e6:	fa01 f202 	lsl.w	r2, r1, r2
 80020ea:	4013      	ands	r3, r2
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d0af      	beq.n	8002050 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020f0:	4b5a      	ldr	r3, [pc, #360]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	21f8      	movs	r1, #248	; 0xf8
 8002100:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002104:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002108:	fa91 f1a1 	rbit	r1, r1
 800210c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002110:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002114:	fab1 f181 	clz	r1, r1
 8002118:	b2c9      	uxtb	r1, r1
 800211a:	408b      	lsls	r3, r1
 800211c:	494f      	ldr	r1, [pc, #316]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 800211e:	4313      	orrs	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
 8002122:	e06a      	b.n	80021fa <HAL_RCC_OscConfig+0x5da>
 8002124:	2301      	movs	r3, #1
 8002126:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800212e:	fa93 f3a3 	rbit	r3, r3
 8002132:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002136:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800213a:	fab3 f383 	clz	r3, r3
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002144:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	461a      	mov	r2, r3
 800214c:	2300      	movs	r3, #0
 800214e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002150:	f7fe fc1a 	bl	8000988 <HAL_GetTick>
 8002154:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002158:	e00a      	b.n	8002170 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800215a:	f7fe fc15 	bl	8000988 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d902      	bls.n	8002170 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	f000 bc66 	b.w	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8002170:	2302      	movs	r3, #2
 8002172:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002176:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002182:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	b2db      	uxtb	r3, r3
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b01      	cmp	r3, #1
 8002198:	d102      	bne.n	80021a0 <HAL_RCC_OscConfig+0x580>
 800219a:	4b30      	ldr	r3, [pc, #192]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	e013      	b.n	80021c8 <HAL_RCC_OscConfig+0x5a8>
 80021a0:	2302      	movs	r3, #2
 80021a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80021aa:	fa93 f3a3 	rbit	r3, r3
 80021ae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80021b2:	2302      	movs	r3, #2
 80021b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80021b8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80021bc:	fa93 f3a3 	rbit	r3, r3
 80021c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80021c4:	4b25      	ldr	r3, [pc, #148]	; (800225c <HAL_RCC_OscConfig+0x63c>)
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	2202      	movs	r2, #2
 80021ca:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80021ce:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80021d2:	fa92 f2a2 	rbit	r2, r2
 80021d6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80021da:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80021de:	fab2 f282 	clz	r2, r2
 80021e2:	b2d2      	uxtb	r2, r2
 80021e4:	f042 0220 	orr.w	r2, r2, #32
 80021e8:	b2d2      	uxtb	r2, r2
 80021ea:	f002 021f 	and.w	r2, r2, #31
 80021ee:	2101      	movs	r1, #1
 80021f0:	fa01 f202 	lsl.w	r2, r1, r2
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d1af      	bne.n	800215a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fa:	1d3b      	adds	r3, r7, #4
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0308 	and.w	r3, r3, #8
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 80da 	beq.w	80023be <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800220a:	1d3b      	adds	r3, r7, #4
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d069      	beq.n	80022e8 <HAL_RCC_OscConfig+0x6c8>
 8002214:	2301      	movs	r3, #1
 8002216:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800221a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800221e:	fa93 f3a3 	rbit	r3, r3
 8002222:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002226:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800222a:	fab3 f383 	clz	r3, r3
 800222e:	b2db      	uxtb	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	4b0b      	ldr	r3, [pc, #44]	; (8002260 <HAL_RCC_OscConfig+0x640>)
 8002234:	4413      	add	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	461a      	mov	r2, r3
 800223a:	2301      	movs	r3, #1
 800223c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223e:	f7fe fba3 	bl	8000988 <HAL_GetTick>
 8002242:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002246:	e00d      	b.n	8002264 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002248:	f7fe fb9e 	bl	8000988 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d905      	bls.n	8002264 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e3ef      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 800225c:	40021000 	.word	0x40021000
 8002260:	10908120 	.word	0x10908120
 8002264:	2302      	movs	r3, #2
 8002266:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800226e:	fa93 f2a3 	rbit	r2, r3
 8002272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800227c:	2202      	movs	r2, #2
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	fa93 f2a3 	rbit	r2, r3
 800228a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002294:	2202      	movs	r2, #2
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	fa93 f2a3 	rbit	r2, r3
 80022a2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80022a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022a8:	4ba4      	ldr	r3, [pc, #656]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80022aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022ac:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80022b0:	2102      	movs	r1, #2
 80022b2:	6019      	str	r1, [r3, #0]
 80022b4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	fa93 f1a3 	rbit	r1, r3
 80022be:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022c2:	6019      	str	r1, [r3, #0]
  return result;
 80022c4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	fab3 f383 	clz	r3, r3
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	f003 031f 	and.w	r3, r3, #31
 80022da:	2101      	movs	r1, #1
 80022dc:	fa01 f303 	lsl.w	r3, r1, r3
 80022e0:	4013      	ands	r3, r2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0b0      	beq.n	8002248 <HAL_RCC_OscConfig+0x628>
 80022e6:	e06a      	b.n	80023be <HAL_RCC_OscConfig+0x79e>
 80022e8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80022ec:	2201      	movs	r2, #1
 80022ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	fa93 f2a3 	rbit	r2, r3
 80022fa:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80022fe:	601a      	str	r2, [r3, #0]
  return result;
 8002300:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002304:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	461a      	mov	r2, r3
 800230e:	4b8c      	ldr	r3, [pc, #560]	; (8002540 <HAL_RCC_OscConfig+0x920>)
 8002310:	4413      	add	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	461a      	mov	r2, r3
 8002316:	2300      	movs	r3, #0
 8002318:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231a:	f7fe fb35 	bl	8000988 <HAL_GetTick>
 800231e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002322:	e009      	b.n	8002338 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002324:	f7fe fb30 	bl	8000988 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e381      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8002338:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800233c:	2202      	movs	r2, #2
 800233e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	fa93 f2a3 	rbit	r2, r3
 800234a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800234e:	601a      	str	r2, [r3, #0]
 8002350:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002354:	2202      	movs	r2, #2
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	fa93 f2a3 	rbit	r2, r3
 8002362:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800236c:	2202      	movs	r2, #2
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	fa93 f2a3 	rbit	r2, r3
 800237a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800237e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002380:	4b6e      	ldr	r3, [pc, #440]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002382:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002384:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002388:	2102      	movs	r1, #2
 800238a:	6019      	str	r1, [r3, #0]
 800238c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	fa93 f1a3 	rbit	r1, r3
 8002396:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800239a:	6019      	str	r1, [r3, #0]
  return result;
 800239c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	fab3 f383 	clz	r3, r3
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f003 031f 	and.w	r3, r3, #31
 80023b2:	2101      	movs	r1, #1
 80023b4:	fa01 f303 	lsl.w	r3, r1, r3
 80023b8:	4013      	ands	r3, r2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1b2      	bne.n	8002324 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023be:	1d3b      	adds	r3, r7, #4
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	f000 8157 	beq.w	800267c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023d4:	4b59      	ldr	r3, [pc, #356]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d112      	bne.n	8002406 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023e0:	4b56      	ldr	r3, [pc, #344]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80023e2:	69db      	ldr	r3, [r3, #28]
 80023e4:	4a55      	ldr	r2, [pc, #340]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80023e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ea:	61d3      	str	r3, [r2, #28]
 80023ec:	4b53      	ldr	r3, [pc, #332]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80023ee:	69db      	ldr	r3, [r3, #28]
 80023f0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80023f4:	f107 030c 	add.w	r3, r7, #12
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	f107 030c 	add.w	r3, r7, #12
 80023fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002400:	2301      	movs	r3, #1
 8002402:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002406:	4b4f      	ldr	r3, [pc, #316]	; (8002544 <HAL_RCC_OscConfig+0x924>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800240e:	2b00      	cmp	r3, #0
 8002410:	d11a      	bne.n	8002448 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002412:	4b4c      	ldr	r3, [pc, #304]	; (8002544 <HAL_RCC_OscConfig+0x924>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a4b      	ldr	r2, [pc, #300]	; (8002544 <HAL_RCC_OscConfig+0x924>)
 8002418:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800241c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800241e:	f7fe fab3 	bl	8000988 <HAL_GetTick>
 8002422:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002426:	e009      	b.n	800243c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002428:	f7fe faae 	bl	8000988 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b64      	cmp	r3, #100	; 0x64
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e2ff      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800243c:	4b41      	ldr	r3, [pc, #260]	; (8002544 <HAL_RCC_OscConfig+0x924>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d0ef      	beq.n	8002428 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d106      	bne.n	8002460 <HAL_RCC_OscConfig+0x840>
 8002452:	4b3a      	ldr	r3, [pc, #232]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	4a39      	ldr	r2, [pc, #228]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6213      	str	r3, [r2, #32]
 800245e:	e02f      	b.n	80024c0 <HAL_RCC_OscConfig+0x8a0>
 8002460:	1d3b      	adds	r3, r7, #4
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10c      	bne.n	8002484 <HAL_RCC_OscConfig+0x864>
 800246a:	4b34      	ldr	r3, [pc, #208]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	4a33      	ldr	r2, [pc, #204]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	6213      	str	r3, [r2, #32]
 8002476:	4b31      	ldr	r3, [pc, #196]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	4a30      	ldr	r2, [pc, #192]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 800247c:	f023 0304 	bic.w	r3, r3, #4
 8002480:	6213      	str	r3, [r2, #32]
 8002482:	e01d      	b.n	80024c0 <HAL_RCC_OscConfig+0x8a0>
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b05      	cmp	r3, #5
 800248c:	d10c      	bne.n	80024a8 <HAL_RCC_OscConfig+0x888>
 800248e:	4b2b      	ldr	r3, [pc, #172]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002490:	6a1b      	ldr	r3, [r3, #32]
 8002492:	4a2a      	ldr	r2, [pc, #168]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002494:	f043 0304 	orr.w	r3, r3, #4
 8002498:	6213      	str	r3, [r2, #32]
 800249a:	4b28      	ldr	r3, [pc, #160]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	4a27      	ldr	r2, [pc, #156]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80024a0:	f043 0301 	orr.w	r3, r3, #1
 80024a4:	6213      	str	r3, [r2, #32]
 80024a6:	e00b      	b.n	80024c0 <HAL_RCC_OscConfig+0x8a0>
 80024a8:	4b24      	ldr	r3, [pc, #144]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80024aa:	6a1b      	ldr	r3, [r3, #32]
 80024ac:	4a23      	ldr	r2, [pc, #140]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80024ae:	f023 0301 	bic.w	r3, r3, #1
 80024b2:	6213      	str	r3, [r2, #32]
 80024b4:	4b21      	ldr	r3, [pc, #132]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4a20      	ldr	r2, [pc, #128]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 80024ba:	f023 0304 	bic.w	r3, r3, #4
 80024be:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024c0:	1d3b      	adds	r3, r7, #4
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d06a      	beq.n	80025a0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ca:	f7fe fa5d 	bl	8000988 <HAL_GetTick>
 80024ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d2:	e00b      	b.n	80024ec <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024d4:	f7fe fa58 	bl	8000988 <HAL_GetTick>
 80024d8:	4602      	mov	r2, r0
 80024da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e2a7      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 80024ec:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80024f0:	2202      	movs	r2, #2
 80024f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	fa93 f2a3 	rbit	r2, r3
 80024fe:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002508:	2202      	movs	r2, #2
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	fa93 f2a3 	rbit	r2, r3
 8002516:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800251a:	601a      	str	r2, [r3, #0]
  return result;
 800251c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8002520:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002522:	fab3 f383 	clz	r3, r3
 8002526:	b2db      	uxtb	r3, r3
 8002528:	095b      	lsrs	r3, r3, #5
 800252a:	b2db      	uxtb	r3, r3
 800252c:	f043 0302 	orr.w	r3, r3, #2
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b02      	cmp	r3, #2
 8002534:	d108      	bne.n	8002548 <HAL_RCC_OscConfig+0x928>
 8002536:	4b01      	ldr	r3, [pc, #4]	; (800253c <HAL_RCC_OscConfig+0x91c>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	e013      	b.n	8002564 <HAL_RCC_OscConfig+0x944>
 800253c:	40021000 	.word	0x40021000
 8002540:	10908120 	.word	0x10908120
 8002544:	40007000 	.word	0x40007000
 8002548:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800254c:	2202      	movs	r2, #2
 800254e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002550:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	fa93 f2a3 	rbit	r2, r3
 800255a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800255e:	601a      	str	r2, [r3, #0]
 8002560:	4bc0      	ldr	r3, [pc, #768]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 8002562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002564:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002568:	2102      	movs	r1, #2
 800256a:	6011      	str	r1, [r2, #0]
 800256c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002570:	6812      	ldr	r2, [r2, #0]
 8002572:	fa92 f1a2 	rbit	r1, r2
 8002576:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800257a:	6011      	str	r1, [r2, #0]
  return result;
 800257c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002580:	6812      	ldr	r2, [r2, #0]
 8002582:	fab2 f282 	clz	r2, r2
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f002 021f 	and.w	r2, r2, #31
 8002592:	2101      	movs	r1, #1
 8002594:	fa01 f202 	lsl.w	r2, r1, r2
 8002598:	4013      	ands	r3, r2
 800259a:	2b00      	cmp	r3, #0
 800259c:	d09a      	beq.n	80024d4 <HAL_RCC_OscConfig+0x8b4>
 800259e:	e063      	b.n	8002668 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7fe f9f2 	bl	8000988 <HAL_GetTick>
 80025a4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a8:	e00b      	b.n	80025c2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025aa:	f7fe f9ed 	bl	8000988 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e23c      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 80025c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025c6:	2202      	movs	r2, #2
 80025c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	fa93 f2a3 	rbit	r2, r3
 80025d4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025de:	2202      	movs	r2, #2
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	fa93 f2a3 	rbit	r2, r3
 80025ec:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80025f0:	601a      	str	r2, [r3, #0]
  return result;
 80025f2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80025f6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f8:	fab3 f383 	clz	r3, r3
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	095b      	lsrs	r3, r3, #5
 8002600:	b2db      	uxtb	r3, r3
 8002602:	f043 0302 	orr.w	r3, r3, #2
 8002606:	b2db      	uxtb	r3, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d102      	bne.n	8002612 <HAL_RCC_OscConfig+0x9f2>
 800260c:	4b95      	ldr	r3, [pc, #596]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	e00d      	b.n	800262e <HAL_RCC_OscConfig+0xa0e>
 8002612:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002616:	2202      	movs	r2, #2
 8002618:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	fa93 f2a3 	rbit	r2, r3
 8002624:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	4b8e      	ldr	r3, [pc, #568]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 800262c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8002632:	2102      	movs	r1, #2
 8002634:	6011      	str	r1, [r2, #0]
 8002636:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	fa92 f1a2 	rbit	r1, r2
 8002640:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8002644:	6011      	str	r1, [r2, #0]
  return result;
 8002646:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	fab2 f282 	clz	r2, r2
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	f002 021f 	and.w	r2, r2, #31
 800265c:	2101      	movs	r1, #1
 800265e:	fa01 f202 	lsl.w	r2, r1, r2
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1a0      	bne.n	80025aa <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002668:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800266c:	2b01      	cmp	r3, #1
 800266e:	d105      	bne.n	800267c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002670:	4b7c      	ldr	r3, [pc, #496]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 8002672:	69db      	ldr	r3, [r3, #28]
 8002674:	4a7b      	ldr	r2, [pc, #492]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 8002676:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800267a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 81d9 	beq.w	8002a3a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002688:	4b76      	ldr	r3, [pc, #472]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 030c 	and.w	r3, r3, #12
 8002690:	2b08      	cmp	r3, #8
 8002692:	f000 81a6 	beq.w	80029e2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002696:	1d3b      	adds	r3, r7, #4
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	2b02      	cmp	r3, #2
 800269e:	f040 811e 	bne.w	80028de <HAL_RCC_OscConfig+0xcbe>
 80026a2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80026a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80026aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ac:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	fa93 f2a3 	rbit	r2, r3
 80026b6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80026ba:	601a      	str	r2, [r3, #0]
  return result;
 80026bc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80026c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	461a      	mov	r2, r3
 80026d4:	2300      	movs	r3, #0
 80026d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d8:	f7fe f956 	bl	8000988 <HAL_GetTick>
 80026dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026e0:	e009      	b.n	80026f6 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e2:	f7fe f951 	bl	8000988 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e1a2      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 80026f6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80026fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002700:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	fa93 f2a3 	rbit	r2, r3
 800270a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800270e:	601a      	str	r2, [r3, #0]
  return result;
 8002710:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002714:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	b2db      	uxtb	r3, r3
 800271c:	095b      	lsrs	r3, r3, #5
 800271e:	b2db      	uxtb	r3, r3
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	d102      	bne.n	8002730 <HAL_RCC_OscConfig+0xb10>
 800272a:	4b4e      	ldr	r3, [pc, #312]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	e01b      	b.n	8002768 <HAL_RCC_OscConfig+0xb48>
 8002730:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002734:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002738:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	fa93 f2a3 	rbit	r2, r3
 8002744:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002748:	601a      	str	r2, [r3, #0]
 800274a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800274e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	fa93 f2a3 	rbit	r2, r3
 800275e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	4b3f      	ldr	r3, [pc, #252]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800276c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002770:	6011      	str	r1, [r2, #0]
 8002772:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	fa92 f1a2 	rbit	r1, r2
 800277c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002780:	6011      	str	r1, [r2, #0]
  return result;
 8002782:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	fab2 f282 	clz	r2, r2
 800278c:	b2d2      	uxtb	r2, r2
 800278e:	f042 0220 	orr.w	r2, r2, #32
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	f002 021f 	and.w	r2, r2, #31
 8002798:	2101      	movs	r1, #1
 800279a:	fa01 f202 	lsl.w	r2, r1, r2
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d19e      	bne.n	80026e2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a4:	4b2f      	ldr	r3, [pc, #188]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 80027a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a8:	f023 020f 	bic.w	r2, r3, #15
 80027ac:	1d3b      	adds	r3, r7, #4
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b2:	492c      	ldr	r1, [pc, #176]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80027b8:	4b2a      	ldr	r3, [pc, #168]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80027c0:	1d3b      	adds	r3, r7, #4
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	6a19      	ldr	r1, [r3, #32]
 80027c6:	1d3b      	adds	r3, r7, #4
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69db      	ldr	r3, [r3, #28]
 80027cc:	430b      	orrs	r3, r1
 80027ce:	4925      	ldr	r1, [pc, #148]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	604b      	str	r3, [r1, #4]
 80027d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80027d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	fa93 f2a3 	rbit	r2, r3
 80027e8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80027ec:	601a      	str	r2, [r3, #0]
  return result;
 80027ee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80027f2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027fe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	461a      	mov	r2, r3
 8002806:	2301      	movs	r3, #1
 8002808:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280a:	f7fe f8bd 	bl	8000988 <HAL_GetTick>
 800280e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002812:	e009      	b.n	8002828 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002814:	f7fe f8b8 	bl	8000988 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e109      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8002828:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800282c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002830:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	fa93 f2a3 	rbit	r2, r3
 800283c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002840:	601a      	str	r2, [r3, #0]
  return result;
 8002842:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002846:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002848:	fab3 f383 	clz	r3, r3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	b2db      	uxtb	r3, r3
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	b2db      	uxtb	r3, r3
 8002858:	2b01      	cmp	r3, #1
 800285a:	d105      	bne.n	8002868 <HAL_RCC_OscConfig+0xc48>
 800285c:	4b01      	ldr	r3, [pc, #4]	; (8002864 <HAL_RCC_OscConfig+0xc44>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	e01e      	b.n	80028a0 <HAL_RCC_OscConfig+0xc80>
 8002862:	bf00      	nop
 8002864:	40021000 	.word	0x40021000
 8002868:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800286c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002870:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002872:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	fa93 f2a3 	rbit	r2, r3
 800287c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002886:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800288a:	601a      	str	r2, [r3, #0]
 800288c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	fa93 f2a3 	rbit	r2, r3
 8002896:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	4b6a      	ldr	r3, [pc, #424]	; (8002a48 <HAL_RCC_OscConfig+0xe28>)
 800289e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80028a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80028a8:	6011      	str	r1, [r2, #0]
 80028aa:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80028ae:	6812      	ldr	r2, [r2, #0]
 80028b0:	fa92 f1a2 	rbit	r1, r2
 80028b4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80028b8:	6011      	str	r1, [r2, #0]
  return result;
 80028ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	fab2 f282 	clz	r2, r2
 80028c4:	b2d2      	uxtb	r2, r2
 80028c6:	f042 0220 	orr.w	r2, r2, #32
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	f002 021f 	and.w	r2, r2, #31
 80028d0:	2101      	movs	r1, #1
 80028d2:	fa01 f202 	lsl.w	r2, r1, r2
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d09b      	beq.n	8002814 <HAL_RCC_OscConfig+0xbf4>
 80028dc:	e0ad      	b.n	8002a3a <HAL_RCC_OscConfig+0xe1a>
 80028de:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80028e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	fa93 f2a3 	rbit	r2, r3
 80028f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028f6:	601a      	str	r2, [r3, #0]
  return result;
 80028f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028fc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028fe:	fab3 f383 	clz	r3, r3
 8002902:	b2db      	uxtb	r3, r3
 8002904:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002908:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	461a      	mov	r2, r3
 8002910:	2300      	movs	r3, #0
 8002912:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002914:	f7fe f838 	bl	8000988 <HAL_GetTick>
 8002918:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291c:	e009      	b.n	8002932 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800291e:	f7fe f833 	bl	8000988 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	2b02      	cmp	r3, #2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e084      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
 8002932:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002936:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800293a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800293c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	fa93 f2a3 	rbit	r2, r3
 8002946:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800294a:	601a      	str	r2, [r3, #0]
  return result;
 800294c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002950:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002952:	fab3 f383 	clz	r3, r3
 8002956:	b2db      	uxtb	r3, r3
 8002958:	095b      	lsrs	r3, r3, #5
 800295a:	b2db      	uxtb	r3, r3
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	b2db      	uxtb	r3, r3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d102      	bne.n	800296c <HAL_RCC_OscConfig+0xd4c>
 8002966:	4b38      	ldr	r3, [pc, #224]	; (8002a48 <HAL_RCC_OscConfig+0xe28>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	e01b      	b.n	80029a4 <HAL_RCC_OscConfig+0xd84>
 800296c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002970:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002974:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	fa93 f2a3 	rbit	r2, r3
 8002980:	f107 0320 	add.w	r3, r7, #32
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	f107 031c 	add.w	r3, r7, #28
 800298a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	f107 031c 	add.w	r3, r7, #28
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	fa93 f2a3 	rbit	r2, r3
 800299a:	f107 0318 	add.w	r3, r7, #24
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	4b29      	ldr	r3, [pc, #164]	; (8002a48 <HAL_RCC_OscConfig+0xe28>)
 80029a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a4:	f107 0214 	add.w	r2, r7, #20
 80029a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80029ac:	6011      	str	r1, [r2, #0]
 80029ae:	f107 0214 	add.w	r2, r7, #20
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	fa92 f1a2 	rbit	r1, r2
 80029b8:	f107 0210 	add.w	r2, r7, #16
 80029bc:	6011      	str	r1, [r2, #0]
  return result;
 80029be:	f107 0210 	add.w	r2, r7, #16
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	fab2 f282 	clz	r2, r2
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	f042 0220 	orr.w	r2, r2, #32
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	f002 021f 	and.w	r2, r2, #31
 80029d4:	2101      	movs	r1, #1
 80029d6:	fa01 f202 	lsl.w	r2, r1, r2
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d19e      	bne.n	800291e <HAL_RCC_OscConfig+0xcfe>
 80029e0:	e02b      	b.n	8002a3a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029e2:	1d3b      	adds	r3, r7, #4
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e025      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029f0:	4b15      	ldr	r3, [pc, #84]	; (8002a48 <HAL_RCC_OscConfig+0xe28>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80029f8:	4b13      	ldr	r3, [pc, #76]	; (8002a48 <HAL_RCC_OscConfig+0xe28>)
 80029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fc:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a00:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002a04:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002a08:	1d3b      	adds	r3, r7, #4
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d111      	bne.n	8002a36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002a12:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002a16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d108      	bne.n	8002a36 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002a24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a28:	f003 020f 	and.w	r2, r3, #15
 8002a2c:	1d3b      	adds	r3, r7, #4
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d001      	beq.n	8002a3a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e000      	b.n	8002a3c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40021000 	.word	0x40021000

08002a4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b09e      	sub	sp, #120	; 0x78
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d101      	bne.n	8002a64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e162      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a64:	4b90      	ldr	r3, [pc, #576]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0307 	and.w	r3, r3, #7
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d910      	bls.n	8002a94 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a72:	4b8d      	ldr	r3, [pc, #564]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f023 0207 	bic.w	r2, r3, #7
 8002a7a:	498b      	ldr	r1, [pc, #556]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a82:	4b89      	ldr	r3, [pc, #548]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	683a      	ldr	r2, [r7, #0]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e14a      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d008      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa0:	4b82      	ldr	r3, [pc, #520]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	497f      	ldr	r1, [pc, #508]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0301 	and.w	r3, r3, #1
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	f000 80dc 	beq.w	8002c78 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d13c      	bne.n	8002b42 <HAL_RCC_ClockConfig+0xf6>
 8002ac8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002acc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ace:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002ad6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ad8:	fab3 f383 	clz	r3, r3
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	f043 0301 	orr.w	r3, r3, #1
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d102      	bne.n	8002af2 <HAL_RCC_ClockConfig+0xa6>
 8002aec:	4b6f      	ldr	r3, [pc, #444]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	e00f      	b.n	8002b12 <HAL_RCC_ClockConfig+0xc6>
 8002af2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002af6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	667b      	str	r3, [r7, #100]	; 0x64
 8002b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b04:	663b      	str	r3, [r7, #96]	; 0x60
 8002b06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b08:	fa93 f3a3 	rbit	r3, r3
 8002b0c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b0e:	4b67      	ldr	r3, [pc, #412]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b12:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002b16:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b1a:	fa92 f2a2 	rbit	r2, r2
 8002b1e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002b20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b22:	fab2 f282 	clz	r2, r2
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	f042 0220 	orr.w	r2, r2, #32
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	f002 021f 	and.w	r2, r2, #31
 8002b32:	2101      	movs	r1, #1
 8002b34:	fa01 f202 	lsl.w	r2, r1, r2
 8002b38:	4013      	ands	r3, r2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d17b      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e0f3      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d13c      	bne.n	8002bc4 <HAL_RCC_ClockConfig+0x178>
 8002b4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b5a:	fab3 f383 	clz	r3, r3
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	095b      	lsrs	r3, r3, #5
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d102      	bne.n	8002b74 <HAL_RCC_ClockConfig+0x128>
 8002b6e:	4b4f      	ldr	r3, [pc, #316]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	e00f      	b.n	8002b94 <HAL_RCC_ClockConfig+0x148>
 8002b74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b78:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b7c:	fa93 f3a3 	rbit	r3, r3
 8002b80:	647b      	str	r3, [r7, #68]	; 0x44
 8002b82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b86:	643b      	str	r3, [r7, #64]	; 0x40
 8002b88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b8a:	fa93 f3a3 	rbit	r3, r3
 8002b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b90:	4b46      	ldr	r3, [pc, #280]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b94:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b98:	63ba      	str	r2, [r7, #56]	; 0x38
 8002b9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b9c:	fa92 f2a2 	rbit	r2, r2
 8002ba0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002ba2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ba4:	fab2 f282 	clz	r2, r2
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	f042 0220 	orr.w	r2, r2, #32
 8002bae:	b2d2      	uxtb	r2, r2
 8002bb0:	f002 021f 	and.w	r2, r2, #31
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	fa01 f202 	lsl.w	r2, r1, r2
 8002bba:	4013      	ands	r3, r2
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d13a      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e0b2      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bca:	fa93 f3a3 	rbit	r3, r3
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd2:	fab3 f383 	clz	r3, r3
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	095b      	lsrs	r3, r3, #5
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d102      	bne.n	8002bec <HAL_RCC_ClockConfig+0x1a0>
 8002be6:	4b31      	ldr	r3, [pc, #196]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	e00d      	b.n	8002c08 <HAL_RCC_ClockConfig+0x1bc>
 8002bec:	2302      	movs	r3, #2
 8002bee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf2:	fa93 f3a3 	rbit	r3, r3
 8002bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	623b      	str	r3, [r7, #32]
 8002bfc:	6a3b      	ldr	r3, [r7, #32]
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	61fb      	str	r3, [r7, #28]
 8002c04:	4b29      	ldr	r3, [pc, #164]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c08:	2202      	movs	r2, #2
 8002c0a:	61ba      	str	r2, [r7, #24]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	fa92 f2a2 	rbit	r2, r2
 8002c12:	617a      	str	r2, [r7, #20]
  return result;
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	fab2 f282 	clz	r2, r2
 8002c1a:	b2d2      	uxtb	r2, r2
 8002c1c:	f042 0220 	orr.w	r2, r2, #32
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	f002 021f 	and.w	r2, r2, #31
 8002c26:	2101      	movs	r1, #1
 8002c28:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e079      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c36:	4b1d      	ldr	r3, [pc, #116]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f023 0203 	bic.w	r2, r3, #3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	491a      	ldr	r1, [pc, #104]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c48:	f7fd fe9e 	bl	8000988 <HAL_GetTick>
 8002c4c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4e:	e00a      	b.n	8002c66 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c50:	f7fd fe9a 	bl	8000988 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e061      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c66:	4b11      	ldr	r3, [pc, #68]	; (8002cac <HAL_RCC_ClockConfig+0x260>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f003 020c 	and.w	r2, r3, #12
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d1eb      	bne.n	8002c50 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c78:	4b0b      	ldr	r3, [pc, #44]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d214      	bcs.n	8002cb0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c86:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 0207 	bic.w	r2, r3, #7
 8002c8e:	4906      	ldr	r1, [pc, #24]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c96:	4b04      	ldr	r3, [pc, #16]	; (8002ca8 <HAL_RCC_ClockConfig+0x25c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0307 	and.w	r3, r3, #7
 8002c9e:	683a      	ldr	r2, [r7, #0]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e040      	b.n	8002d2a <HAL_RCC_ClockConfig+0x2de>
 8002ca8:	40022000 	.word	0x40022000
 8002cac:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0304 	and.w	r3, r3, #4
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d008      	beq.n	8002cce <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cbc:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_RCC_ClockConfig+0x2e8>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	491a      	ldr	r1, [pc, #104]	; (8002d34 <HAL_RCC_ClockConfig+0x2e8>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d009      	beq.n	8002cee <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cda:	4b16      	ldr	r3, [pc, #88]	; (8002d34 <HAL_RCC_ClockConfig+0x2e8>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4912      	ldr	r1, [pc, #72]	; (8002d34 <HAL_RCC_ClockConfig+0x2e8>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cee:	f000 f829 	bl	8002d44 <HAL_RCC_GetSysClockFreq>
 8002cf2:	4601      	mov	r1, r0
 8002cf4:	4b0f      	ldr	r3, [pc, #60]	; (8002d34 <HAL_RCC_ClockConfig+0x2e8>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cfc:	22f0      	movs	r2, #240	; 0xf0
 8002cfe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	fa92 f2a2 	rbit	r2, r2
 8002d06:	60fa      	str	r2, [r7, #12]
  return result;
 8002d08:	68fa      	ldr	r2, [r7, #12]
 8002d0a:	fab2 f282 	clz	r2, r2
 8002d0e:	b2d2      	uxtb	r2, r2
 8002d10:	40d3      	lsrs	r3, r2
 8002d12:	4a09      	ldr	r2, [pc, #36]	; (8002d38 <HAL_RCC_ClockConfig+0x2ec>)
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	fa21 f303 	lsr.w	r3, r1, r3
 8002d1a:	4a08      	ldr	r2, [pc, #32]	; (8002d3c <HAL_RCC_ClockConfig+0x2f0>)
 8002d1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <HAL_RCC_ClockConfig+0x2f4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fd fdec 	bl	8000900 <HAL_InitTick>
  
  return HAL_OK;
 8002d28:	2300      	movs	r3, #0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3778      	adds	r7, #120	; 0x78
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	40021000 	.word	0x40021000
 8002d38:	080043c4 	.word	0x080043c4
 8002d3c:	20000000 	.word	0x20000000
 8002d40:	20000004 	.word	0x20000004

08002d44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b08b      	sub	sp, #44	; 0x2c
 8002d48:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61fb      	str	r3, [r7, #28]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61bb      	str	r3, [r7, #24]
 8002d52:	2300      	movs	r3, #0
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d002      	beq.n	8002d74 <HAL_RCC_GetSysClockFreq+0x30>
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d003      	beq.n	8002d7a <HAL_RCC_GetSysClockFreq+0x36>
 8002d72:	e03f      	b.n	8002df4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d74:	4b25      	ldr	r3, [pc, #148]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d76:	623b      	str	r3, [r7, #32]
      break;
 8002d78:	e03f      	b.n	8002dfa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002d80:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002d84:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	fa92 f2a2 	rbit	r2, r2
 8002d8c:	607a      	str	r2, [r7, #4]
  return result;
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	fab2 f282 	clz	r2, r2
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	40d3      	lsrs	r3, r2
 8002d98:	4a1d      	ldr	r2, [pc, #116]	; (8002e10 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002d9e:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da2:	f003 030f 	and.w	r3, r3, #15
 8002da6:	220f      	movs	r2, #15
 8002da8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002daa:	693a      	ldr	r2, [r7, #16]
 8002dac:	fa92 f2a2 	rbit	r2, r2
 8002db0:	60fa      	str	r2, [r7, #12]
  return result;
 8002db2:	68fa      	ldr	r2, [r7, #12]
 8002db4:	fab2 f282 	clz	r2, r2
 8002db8:	b2d2      	uxtb	r2, r2
 8002dba:	40d3      	lsrs	r3, r2
 8002dbc:	4a15      	ldr	r2, [pc, #84]	; (8002e14 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002dbe:	5cd3      	ldrb	r3, [r2, r3]
 8002dc0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d008      	beq.n	8002dde <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dcc:	4a0f      	ldr	r2, [pc, #60]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	fb02 f303 	mul.w	r3, r2, r3
 8002dda:	627b      	str	r3, [r7, #36]	; 0x24
 8002ddc:	e007      	b.n	8002dee <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dde:	4a0b      	ldr	r2, [pc, #44]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	fb02 f303 	mul.w	r3, r2, r3
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	623b      	str	r3, [r7, #32]
      break;
 8002df2:	e002      	b.n	8002dfa <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002df4:	4b05      	ldr	r3, [pc, #20]	; (8002e0c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002df6:	623b      	str	r3, [r7, #32]
      break;
 8002df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dfa:	6a3b      	ldr	r3, [r7, #32]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	372c      	adds	r7, #44	; 0x2c
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	007a1200 	.word	0x007a1200
 8002e10:	080043dc 	.word	0x080043dc
 8002e14:	080043ec 	.word	0x080043ec

08002e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e1c:	4b03      	ldr	r3, [pc, #12]	; (8002e2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	20000000 	.word	0x20000000

08002e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e36:	f7ff ffef 	bl	8002e18 <HAL_RCC_GetHCLKFreq>
 8002e3a:	4601      	mov	r1, r0
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	; (8002e6c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e44:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002e48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	fa92 f2a2 	rbit	r2, r2
 8002e50:	603a      	str	r2, [r7, #0]
  return result;
 8002e52:	683a      	ldr	r2, [r7, #0]
 8002e54:	fab2 f282 	clz	r2, r2
 8002e58:	b2d2      	uxtb	r2, r2
 8002e5a:	40d3      	lsrs	r3, r2
 8002e5c:	4a04      	ldr	r2, [pc, #16]	; (8002e70 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002e5e:	5cd3      	ldrb	r3, [r2, r3]
 8002e60:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	080043d4 	.word	0x080043d4

08002e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002e7a:	f7ff ffcd 	bl	8002e18 <HAL_RCC_GetHCLKFreq>
 8002e7e:	4601      	mov	r1, r0
 8002e80:	4b0b      	ldr	r3, [pc, #44]	; (8002eb0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002e88:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002e8c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	fa92 f2a2 	rbit	r2, r2
 8002e94:	603a      	str	r2, [r7, #0]
  return result;
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	fab2 f282 	clz	r2, r2
 8002e9c:	b2d2      	uxtb	r2, r2
 8002e9e:	40d3      	lsrs	r3, r2
 8002ea0:	4a04      	ldr	r2, [pc, #16]	; (8002eb4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002ea2:	5cd3      	ldrb	r3, [r2, r3]
 8002ea4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	080043d4 	.word	0x080043d4

08002eb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b092      	sub	sp, #72	; 0x48
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 80d4 	beq.w	8003084 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002edc:	4b4e      	ldr	r3, [pc, #312]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10e      	bne.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ee8:	4b4b      	ldr	r3, [pc, #300]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	4a4a      	ldr	r2, [pc, #296]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	61d3      	str	r3, [r2, #28]
 8002ef4:	4b48      	ldr	r3, [pc, #288]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f00:	2301      	movs	r3, #1
 8002f02:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f06:	4b45      	ldr	r3, [pc, #276]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d118      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f12:	4b42      	ldr	r3, [pc, #264]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a41      	ldr	r2, [pc, #260]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f1c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f1e:	f7fd fd33 	bl	8000988 <HAL_GetTick>
 8002f22:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f24:	e008      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f26:	f7fd fd2f 	bl	8000988 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b64      	cmp	r3, #100	; 0x64
 8002f32:	d901      	bls.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e1d6      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f38:	4b38      	ldr	r3, [pc, #224]	; (800301c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0f0      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f44:	4b34      	ldr	r3, [pc, #208]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f4c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	f000 8084 	beq.w	800305e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f5e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d07c      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f64:	4b2c      	ldr	r3, [pc, #176]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f76:	fa93 f3a3 	rbit	r3, r3
 8002f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	461a      	mov	r2, r3
 8002f86:	4b26      	ldr	r3, [pc, #152]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	2301      	movs	r3, #1
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f96:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f9a:	fa93 f3a3 	rbit	r3, r3
 8002f9e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	461a      	mov	r2, r3
 8002faa:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fac:	4413      	add	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fb6:	4a18      	ldr	r2, [pc, #96]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fba:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d04b      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc6:	f7fd fcdf 	bl	8000988 <HAL_GetTick>
 8002fca:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fcc:	e00a      	b.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fce:	f7fd fcdb 	bl	8000988 <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e180      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fea:	fa93 f3a3 	rbit	r3, r3
 8002fee:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	623b      	str	r3, [r7, #32]
 8002ff4:	6a3b      	ldr	r3, [r7, #32]
 8002ff6:	fa93 f3a3 	rbit	r3, r3
 8002ffa:	61fb      	str	r3, [r7, #28]
  return result;
 8002ffc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ffe:	fab3 f383 	clz	r3, r3
 8003002:	b2db      	uxtb	r3, r3
 8003004:	095b      	lsrs	r3, r3, #5
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d108      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003012:	4b01      	ldr	r3, [pc, #4]	; (8003018 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	e00d      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003018:	40021000 	.word	0x40021000
 800301c:	40007000 	.word	0x40007000
 8003020:	10908100 	.word	0x10908100
 8003024:	2302      	movs	r3, #2
 8003026:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	fa93 f3a3 	rbit	r3, r3
 800302e:	617b      	str	r3, [r7, #20]
 8003030:	4ba0      	ldr	r3, [pc, #640]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	2202      	movs	r2, #2
 8003036:	613a      	str	r2, [r7, #16]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	fa92 f2a2 	rbit	r2, r2
 800303e:	60fa      	str	r2, [r7, #12]
  return result;
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	fab2 f282 	clz	r2, r2
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	f002 021f 	and.w	r2, r2, #31
 8003052:	2101      	movs	r1, #1
 8003054:	fa01 f202 	lsl.w	r2, r1, r2
 8003058:	4013      	ands	r3, r2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0b7      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800305e:	4b95      	ldr	r3, [pc, #596]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003060:	6a1b      	ldr	r3, [r3, #32]
 8003062:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	4992      	ldr	r1, [pc, #584]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800306c:	4313      	orrs	r3, r2
 800306e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003070:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003074:	2b01      	cmp	r3, #1
 8003076:	d105      	bne.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003078:	4b8e      	ldr	r3, [pc, #568]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800307a:	69db      	ldr	r3, [r3, #28]
 800307c:	4a8d      	ldr	r2, [pc, #564]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800307e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003082:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	d008      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003090:	4b88      	ldr	r3, [pc, #544]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	f023 0203 	bic.w	r2, r3, #3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	4985      	ldr	r1, [pc, #532]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d008      	beq.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030ae:	4b81      	ldr	r3, [pc, #516]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	497e      	ldr	r1, [pc, #504]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d008      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030cc:	4b79      	ldr	r3, [pc, #484]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	691b      	ldr	r3, [r3, #16]
 80030d8:	4976      	ldr	r1, [pc, #472]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0320 	and.w	r3, r3, #32
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d008      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030ea:	4b72      	ldr	r3, [pc, #456]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	f023 0210 	bic.w	r2, r3, #16
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	496f      	ldr	r1, [pc, #444]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d008      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003108:	4b6a      	ldr	r3, [pc, #424]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	4967      	ldr	r1, [pc, #412]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003116:	4313      	orrs	r3, r2
 8003118:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003126:	4b63      	ldr	r3, [pc, #396]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	f023 0220 	bic.w	r2, r3, #32
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4960      	ldr	r1, [pc, #384]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003134:	4313      	orrs	r3, r2
 8003136:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003144:	4b5b      	ldr	r3, [pc, #364]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003148:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	4958      	ldr	r1, [pc, #352]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b00      	cmp	r3, #0
 8003160:	d008      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003162:	4b54      	ldr	r3, [pc, #336]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	695b      	ldr	r3, [r3, #20]
 800316e:	4951      	ldr	r1, [pc, #324]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003170:	4313      	orrs	r3, r2
 8003172:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0310 	and.w	r3, r3, #16
 800317c:	2b00      	cmp	r3, #0
 800317e:	d008      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003180:	4b4c      	ldr	r3, [pc, #304]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003184:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	4949      	ldr	r1, [pc, #292]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800318e:	4313      	orrs	r3, r2
 8003190:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800319a:	2b00      	cmp	r3, #0
 800319c:	d008      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800319e:	4b45      	ldr	r3, [pc, #276]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031aa:	4942      	ldr	r1, [pc, #264]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d008      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031bc:	4b3d      	ldr	r3, [pc, #244]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c8:	493a      	ldr	r1, [pc, #232]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d008      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80031da:	4b36      	ldr	r3, [pc, #216]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	4933      	ldr	r1, [pc, #204]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80031f8:	4b2e      	ldr	r3, [pc, #184]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003204:	492b      	ldr	r1, [pc, #172]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003206:	4313      	orrs	r3, r2
 8003208:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d008      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003216:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	4924      	ldr	r1, [pc, #144]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003224:	4313      	orrs	r3, r2
 8003226:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003234:	4b1f      	ldr	r3, [pc, #124]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003238:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003240:	491c      	ldr	r1, [pc, #112]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d008      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003252:	4b18      	ldr	r3, [pc, #96]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325e:	4915      	ldr	r1, [pc, #84]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003260:	4313      	orrs	r3, r2
 8003262:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003270:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003274:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327c:	490d      	ldr	r1, [pc, #52]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800327e:	4313      	orrs	r3, r2
 8003280:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800328e:	4b09      	ldr	r3, [pc, #36]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329a:	4906      	ldr	r1, [pc, #24]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00c      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80032ac:	4b01      	ldr	r3, [pc, #4]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80032ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b0:	e002      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80032b2:	bf00      	nop
 80032b4:	40021000 	.word	0x40021000
 80032b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c0:	490b      	ldr	r1, [pc, #44]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d008      	beq.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80032d2:	4b07      	ldr	r3, [pc, #28]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032de:	4904      	ldr	r1, [pc, #16]	; (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3748      	adds	r7, #72	; 0x48
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40021000 	.word	0x40021000

080032f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e040      	b.n	8003388 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800330a:	2b00      	cmp	r3, #0
 800330c:	d106      	bne.n	800331c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd fa70 	bl	80007fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2224      	movs	r2, #36	; 0x24
 8003320:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f022 0201 	bic.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f000 f8c0 	bl	80034b8 <UART_SetConfig>
 8003338:	4603      	mov	r3, r0
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e022      	b.n	8003388 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	2b00      	cmp	r3, #0
 8003348:	d002      	beq.n	8003350 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 fa88 	bl	8003860 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800335e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	689a      	ldr	r2, [r3, #8]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800336e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f042 0201 	orr.w	r2, r2, #1
 800337e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 fb0f 	bl	80039a4 <UART_CheckIdleState>
 8003386:	4603      	mov	r3, r0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08a      	sub	sp, #40	; 0x28
 8003394:	af02      	add	r7, sp, #8
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	f040 8082 	bne.w	80034ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <HAL_UART_Transmit+0x26>
 80033b0:	88fb      	ldrh	r3, [r7, #6]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e07a      	b.n	80034b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d101      	bne.n	80033c8 <HAL_UART_Transmit+0x38>
 80033c4:	2302      	movs	r3, #2
 80033c6:	e073      	b.n	80034b0 <HAL_UART_Transmit+0x120>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2221      	movs	r2, #33	; 0x21
 80033dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033de:	f7fd fad3 	bl	8000988 <HAL_GetTick>
 80033e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	88fa      	ldrh	r2, [r7, #6]
 80033e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033fc:	d108      	bne.n	8003410 <HAL_UART_Transmit+0x80>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	691b      	ldr	r3, [r3, #16]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d104      	bne.n	8003410 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	61bb      	str	r3, [r7, #24]
 800340e:	e003      	b.n	8003418 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003414:	2300      	movs	r3, #0
 8003416:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003420:	e02d      	b.n	800347e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	2200      	movs	r2, #0
 800342a:	2180      	movs	r1, #128	; 0x80
 800342c:	68f8      	ldr	r0, [r7, #12]
 800342e:	f000 fb02 	bl	8003a36 <UART_WaitOnFlagUntilTimeout>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e039      	b.n	80034b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10b      	bne.n	800345a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	881a      	ldrh	r2, [r3, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800344e:	b292      	uxth	r2, r2
 8003450:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	3302      	adds	r3, #2
 8003456:	61bb      	str	r3, [r7, #24]
 8003458:	e008      	b.n	800346c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	781a      	ldrb	r2, [r3, #0]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	b292      	uxth	r2, r2
 8003464:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	3301      	adds	r3, #1
 800346a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003472:	b29b      	uxth	r3, r3
 8003474:	3b01      	subs	r3, #1
 8003476:	b29a      	uxth	r2, r3
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1cb      	bne.n	8003422 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2200      	movs	r2, #0
 8003492:	2140      	movs	r1, #64	; 0x40
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f000 face 	bl	8003a36 <UART_WaitOnFlagUntilTimeout>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e005      	b.n	80034b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	e000      	b.n	80034b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80034ae:	2302      	movs	r3, #2
  }
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3720      	adds	r7, #32
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b088      	sub	sp, #32
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034c0:	2300      	movs	r3, #0
 80034c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	431a      	orrs	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4baa      	ldr	r3, [pc, #680]	; (800378c <UART_SetConfig+0x2d4>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	6979      	ldr	r1, [r7, #20]
 80034ec:	430b      	orrs	r3, r1
 80034ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a1b      	ldr	r3, [r3, #32]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	4313      	orrs	r3, r2
 8003514:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	430a      	orrs	r2, r1
 8003528:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a98      	ldr	r2, [pc, #608]	; (8003790 <UART_SetConfig+0x2d8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d121      	bne.n	8003578 <UART_SetConfig+0xc0>
 8003534:	4b97      	ldr	r3, [pc, #604]	; (8003794 <UART_SetConfig+0x2dc>)
 8003536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	2b03      	cmp	r3, #3
 800353e:	d817      	bhi.n	8003570 <UART_SetConfig+0xb8>
 8003540:	a201      	add	r2, pc, #4	; (adr r2, 8003548 <UART_SetConfig+0x90>)
 8003542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003546:	bf00      	nop
 8003548:	08003559 	.word	0x08003559
 800354c:	08003565 	.word	0x08003565
 8003550:	0800356b 	.word	0x0800356b
 8003554:	0800355f 	.word	0x0800355f
 8003558:	2301      	movs	r3, #1
 800355a:	77fb      	strb	r3, [r7, #31]
 800355c:	e0b2      	b.n	80036c4 <UART_SetConfig+0x20c>
 800355e:	2302      	movs	r3, #2
 8003560:	77fb      	strb	r3, [r7, #31]
 8003562:	e0af      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003564:	2304      	movs	r3, #4
 8003566:	77fb      	strb	r3, [r7, #31]
 8003568:	e0ac      	b.n	80036c4 <UART_SetConfig+0x20c>
 800356a:	2308      	movs	r3, #8
 800356c:	77fb      	strb	r3, [r7, #31]
 800356e:	e0a9      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003570:	2310      	movs	r3, #16
 8003572:	77fb      	strb	r3, [r7, #31]
 8003574:	bf00      	nop
 8003576:	e0a5      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a86      	ldr	r2, [pc, #536]	; (8003798 <UART_SetConfig+0x2e0>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d123      	bne.n	80035ca <UART_SetConfig+0x112>
 8003582:	4b84      	ldr	r3, [pc, #528]	; (8003794 <UART_SetConfig+0x2dc>)
 8003584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003586:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800358a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800358e:	d012      	beq.n	80035b6 <UART_SetConfig+0xfe>
 8003590:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003594:	d802      	bhi.n	800359c <UART_SetConfig+0xe4>
 8003596:	2b00      	cmp	r3, #0
 8003598:	d007      	beq.n	80035aa <UART_SetConfig+0xf2>
 800359a:	e012      	b.n	80035c2 <UART_SetConfig+0x10a>
 800359c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80035a0:	d00c      	beq.n	80035bc <UART_SetConfig+0x104>
 80035a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80035a6:	d003      	beq.n	80035b0 <UART_SetConfig+0xf8>
 80035a8:	e00b      	b.n	80035c2 <UART_SetConfig+0x10a>
 80035aa:	2300      	movs	r3, #0
 80035ac:	77fb      	strb	r3, [r7, #31]
 80035ae:	e089      	b.n	80036c4 <UART_SetConfig+0x20c>
 80035b0:	2302      	movs	r3, #2
 80035b2:	77fb      	strb	r3, [r7, #31]
 80035b4:	e086      	b.n	80036c4 <UART_SetConfig+0x20c>
 80035b6:	2304      	movs	r3, #4
 80035b8:	77fb      	strb	r3, [r7, #31]
 80035ba:	e083      	b.n	80036c4 <UART_SetConfig+0x20c>
 80035bc:	2308      	movs	r3, #8
 80035be:	77fb      	strb	r3, [r7, #31]
 80035c0:	e080      	b.n	80036c4 <UART_SetConfig+0x20c>
 80035c2:	2310      	movs	r3, #16
 80035c4:	77fb      	strb	r3, [r7, #31]
 80035c6:	bf00      	nop
 80035c8:	e07c      	b.n	80036c4 <UART_SetConfig+0x20c>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a73      	ldr	r2, [pc, #460]	; (800379c <UART_SetConfig+0x2e4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d123      	bne.n	800361c <UART_SetConfig+0x164>
 80035d4:	4b6f      	ldr	r3, [pc, #444]	; (8003794 <UART_SetConfig+0x2dc>)
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80035dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035e0:	d012      	beq.n	8003608 <UART_SetConfig+0x150>
 80035e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035e6:	d802      	bhi.n	80035ee <UART_SetConfig+0x136>
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d007      	beq.n	80035fc <UART_SetConfig+0x144>
 80035ec:	e012      	b.n	8003614 <UART_SetConfig+0x15c>
 80035ee:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80035f2:	d00c      	beq.n	800360e <UART_SetConfig+0x156>
 80035f4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80035f8:	d003      	beq.n	8003602 <UART_SetConfig+0x14a>
 80035fa:	e00b      	b.n	8003614 <UART_SetConfig+0x15c>
 80035fc:	2300      	movs	r3, #0
 80035fe:	77fb      	strb	r3, [r7, #31]
 8003600:	e060      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003602:	2302      	movs	r3, #2
 8003604:	77fb      	strb	r3, [r7, #31]
 8003606:	e05d      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003608:	2304      	movs	r3, #4
 800360a:	77fb      	strb	r3, [r7, #31]
 800360c:	e05a      	b.n	80036c4 <UART_SetConfig+0x20c>
 800360e:	2308      	movs	r3, #8
 8003610:	77fb      	strb	r3, [r7, #31]
 8003612:	e057      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003614:	2310      	movs	r3, #16
 8003616:	77fb      	strb	r3, [r7, #31]
 8003618:	bf00      	nop
 800361a:	e053      	b.n	80036c4 <UART_SetConfig+0x20c>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a5f      	ldr	r2, [pc, #380]	; (80037a0 <UART_SetConfig+0x2e8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d123      	bne.n	800366e <UART_SetConfig+0x1b6>
 8003626:	4b5b      	ldr	r3, [pc, #364]	; (8003794 <UART_SetConfig+0x2dc>)
 8003628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800362e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003632:	d012      	beq.n	800365a <UART_SetConfig+0x1a2>
 8003634:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003638:	d802      	bhi.n	8003640 <UART_SetConfig+0x188>
 800363a:	2b00      	cmp	r3, #0
 800363c:	d007      	beq.n	800364e <UART_SetConfig+0x196>
 800363e:	e012      	b.n	8003666 <UART_SetConfig+0x1ae>
 8003640:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003644:	d00c      	beq.n	8003660 <UART_SetConfig+0x1a8>
 8003646:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800364a:	d003      	beq.n	8003654 <UART_SetConfig+0x19c>
 800364c:	e00b      	b.n	8003666 <UART_SetConfig+0x1ae>
 800364e:	2300      	movs	r3, #0
 8003650:	77fb      	strb	r3, [r7, #31]
 8003652:	e037      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003654:	2302      	movs	r3, #2
 8003656:	77fb      	strb	r3, [r7, #31]
 8003658:	e034      	b.n	80036c4 <UART_SetConfig+0x20c>
 800365a:	2304      	movs	r3, #4
 800365c:	77fb      	strb	r3, [r7, #31]
 800365e:	e031      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003660:	2308      	movs	r3, #8
 8003662:	77fb      	strb	r3, [r7, #31]
 8003664:	e02e      	b.n	80036c4 <UART_SetConfig+0x20c>
 8003666:	2310      	movs	r3, #16
 8003668:	77fb      	strb	r3, [r7, #31]
 800366a:	bf00      	nop
 800366c:	e02a      	b.n	80036c4 <UART_SetConfig+0x20c>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a4c      	ldr	r2, [pc, #304]	; (80037a4 <UART_SetConfig+0x2ec>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d123      	bne.n	80036c0 <UART_SetConfig+0x208>
 8003678:	4b46      	ldr	r3, [pc, #280]	; (8003794 <UART_SetConfig+0x2dc>)
 800367a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003680:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003684:	d012      	beq.n	80036ac <UART_SetConfig+0x1f4>
 8003686:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800368a:	d802      	bhi.n	8003692 <UART_SetConfig+0x1da>
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <UART_SetConfig+0x1e8>
 8003690:	e012      	b.n	80036b8 <UART_SetConfig+0x200>
 8003692:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003696:	d00c      	beq.n	80036b2 <UART_SetConfig+0x1fa>
 8003698:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800369c:	d003      	beq.n	80036a6 <UART_SetConfig+0x1ee>
 800369e:	e00b      	b.n	80036b8 <UART_SetConfig+0x200>
 80036a0:	2300      	movs	r3, #0
 80036a2:	77fb      	strb	r3, [r7, #31]
 80036a4:	e00e      	b.n	80036c4 <UART_SetConfig+0x20c>
 80036a6:	2302      	movs	r3, #2
 80036a8:	77fb      	strb	r3, [r7, #31]
 80036aa:	e00b      	b.n	80036c4 <UART_SetConfig+0x20c>
 80036ac:	2304      	movs	r3, #4
 80036ae:	77fb      	strb	r3, [r7, #31]
 80036b0:	e008      	b.n	80036c4 <UART_SetConfig+0x20c>
 80036b2:	2308      	movs	r3, #8
 80036b4:	77fb      	strb	r3, [r7, #31]
 80036b6:	e005      	b.n	80036c4 <UART_SetConfig+0x20c>
 80036b8:	2310      	movs	r3, #16
 80036ba:	77fb      	strb	r3, [r7, #31]
 80036bc:	bf00      	nop
 80036be:	e001      	b.n	80036c4 <UART_SetConfig+0x20c>
 80036c0:	2310      	movs	r3, #16
 80036c2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036cc:	d16e      	bne.n	80037ac <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80036ce:	7ffb      	ldrb	r3, [r7, #31]
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d828      	bhi.n	8003726 <UART_SetConfig+0x26e>
 80036d4:	a201      	add	r2, pc, #4	; (adr r2, 80036dc <UART_SetConfig+0x224>)
 80036d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036da:	bf00      	nop
 80036dc:	08003701 	.word	0x08003701
 80036e0:	08003709 	.word	0x08003709
 80036e4:	08003711 	.word	0x08003711
 80036e8:	08003727 	.word	0x08003727
 80036ec:	08003717 	.word	0x08003717
 80036f0:	08003727 	.word	0x08003727
 80036f4:	08003727 	.word	0x08003727
 80036f8:	08003727 	.word	0x08003727
 80036fc:	0800371f 	.word	0x0800371f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003700:	f7ff fb96 	bl	8002e30 <HAL_RCC_GetPCLK1Freq>
 8003704:	61b8      	str	r0, [r7, #24]
        break;
 8003706:	e013      	b.n	8003730 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003708:	f7ff fbb4 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 800370c:	61b8      	str	r0, [r7, #24]
        break;
 800370e:	e00f      	b.n	8003730 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003710:	4b25      	ldr	r3, [pc, #148]	; (80037a8 <UART_SetConfig+0x2f0>)
 8003712:	61bb      	str	r3, [r7, #24]
        break;
 8003714:	e00c      	b.n	8003730 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003716:	f7ff fb15 	bl	8002d44 <HAL_RCC_GetSysClockFreq>
 800371a:	61b8      	str	r0, [r7, #24]
        break;
 800371c:	e008      	b.n	8003730 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800371e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003722:	61bb      	str	r3, [r7, #24]
        break;
 8003724:	e004      	b.n	8003730 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	77bb      	strb	r3, [r7, #30]
        break;
 800372e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 8086 	beq.w	8003844 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	005a      	lsls	r2, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	085b      	lsrs	r3, r3, #1
 8003742:	441a      	add	r2, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	fbb2 f3f3 	udiv	r3, r2, r3
 800374c:	b29b      	uxth	r3, r3
 800374e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	2b0f      	cmp	r3, #15
 8003754:	d916      	bls.n	8003784 <UART_SetConfig+0x2cc>
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800375c:	d212      	bcs.n	8003784 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	b29b      	uxth	r3, r3
 8003762:	f023 030f 	bic.w	r3, r3, #15
 8003766:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	085b      	lsrs	r3, r3, #1
 800376c:	b29b      	uxth	r3, r3
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	b29a      	uxth	r2, r3
 8003774:	89fb      	ldrh	r3, [r7, #14]
 8003776:	4313      	orrs	r3, r2
 8003778:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	89fa      	ldrh	r2, [r7, #14]
 8003780:	60da      	str	r2, [r3, #12]
 8003782:	e05f      	b.n	8003844 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	77bb      	strb	r3, [r7, #30]
 8003788:	e05c      	b.n	8003844 <UART_SetConfig+0x38c>
 800378a:	bf00      	nop
 800378c:	efff69f3 	.word	0xefff69f3
 8003790:	40013800 	.word	0x40013800
 8003794:	40021000 	.word	0x40021000
 8003798:	40004400 	.word	0x40004400
 800379c:	40004800 	.word	0x40004800
 80037a0:	40004c00 	.word	0x40004c00
 80037a4:	40005000 	.word	0x40005000
 80037a8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80037ac:	7ffb      	ldrb	r3, [r7, #31]
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d827      	bhi.n	8003802 <UART_SetConfig+0x34a>
 80037b2:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <UART_SetConfig+0x300>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	080037dd 	.word	0x080037dd
 80037bc:	080037e5 	.word	0x080037e5
 80037c0:	080037ed 	.word	0x080037ed
 80037c4:	08003803 	.word	0x08003803
 80037c8:	080037f3 	.word	0x080037f3
 80037cc:	08003803 	.word	0x08003803
 80037d0:	08003803 	.word	0x08003803
 80037d4:	08003803 	.word	0x08003803
 80037d8:	080037fb 	.word	0x080037fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037dc:	f7ff fb28 	bl	8002e30 <HAL_RCC_GetPCLK1Freq>
 80037e0:	61b8      	str	r0, [r7, #24]
        break;
 80037e2:	e013      	b.n	800380c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037e4:	f7ff fb46 	bl	8002e74 <HAL_RCC_GetPCLK2Freq>
 80037e8:	61b8      	str	r0, [r7, #24]
        break;
 80037ea:	e00f      	b.n	800380c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037ec:	4b1b      	ldr	r3, [pc, #108]	; (800385c <UART_SetConfig+0x3a4>)
 80037ee:	61bb      	str	r3, [r7, #24]
        break;
 80037f0:	e00c      	b.n	800380c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037f2:	f7ff faa7 	bl	8002d44 <HAL_RCC_GetSysClockFreq>
 80037f6:	61b8      	str	r0, [r7, #24]
        break;
 80037f8:	e008      	b.n	800380c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037fe:	61bb      	str	r3, [r7, #24]
        break;
 8003800:	e004      	b.n	800380c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003802:	2300      	movs	r3, #0
 8003804:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	77bb      	strb	r3, [r7, #30]
        break;
 800380a:	bf00      	nop
    }

    if (pclk != 0U)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d018      	beq.n	8003844 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	085a      	lsrs	r2, r3, #1
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	441a      	add	r2, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	fbb2 f3f3 	udiv	r3, r2, r3
 8003824:	b29b      	uxth	r3, r3
 8003826:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	2b0f      	cmp	r3, #15
 800382c:	d908      	bls.n	8003840 <UART_SetConfig+0x388>
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003834:	d204      	bcs.n	8003840 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	60da      	str	r2, [r3, #12]
 800383e:	e001      	b.n	8003844 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003850:	7fbb      	ldrb	r3, [r7, #30]
}
 8003852:	4618      	mov	r0, r3
 8003854:	3720      	adds	r7, #32
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	007a1200 	.word	0x007a1200

08003860 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00a      	beq.n	80038ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00a      	beq.n	80038f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00a      	beq.n	8003912 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	430a      	orrs	r2, r1
 8003932:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	2b00      	cmp	r3, #0
 800393e:	d01a      	beq.n	8003976 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800395e:	d10a      	bne.n	8003976 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00a      	beq.n	8003998 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	605a      	str	r2, [r3, #4]
  }
}
 8003998:	bf00      	nop
 800399a:	370c      	adds	r7, #12
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af02      	add	r7, sp, #8
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80039b4:	f7fc ffe8 	bl	8000988 <HAL_GetTick>
 80039b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0308 	and.w	r3, r3, #8
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	d10e      	bne.n	80039e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 f82d 	bl	8003a36 <UART_WaitOnFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e023      	b.n	8003a2e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0304 	and.w	r3, r3, #4
 80039f0:	2b04      	cmp	r3, #4
 80039f2:	d10e      	bne.n	8003a12 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f000 f817 	bl	8003a36 <UART_WaitOnFlagUntilTimeout>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d001      	beq.n	8003a12 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e00d      	b.n	8003a2e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2220      	movs	r2, #32
 8003a16:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003a2c:	2300      	movs	r3, #0
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a36:	b580      	push	{r7, lr}
 8003a38:	b084      	sub	sp, #16
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	60f8      	str	r0, [r7, #12]
 8003a3e:	60b9      	str	r1, [r7, #8]
 8003a40:	603b      	str	r3, [r7, #0]
 8003a42:	4613      	mov	r3, r2
 8003a44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a46:	e05e      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d05a      	beq.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a50:	f7fc ff9a 	bl	8000988 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	69ba      	ldr	r2, [r7, #24]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d302      	bcc.n	8003a66 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d11b      	bne.n	8003a9e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a74:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e043      	b.n	8003b26 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d02c      	beq.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	69db      	ldr	r3, [r3, #28]
 8003ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003aba:	d124      	bne.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ac4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003ad4:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 0201 	bic.w	r2, r2, #1
 8003ae4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2220      	movs	r2, #32
 8003aea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2220      	movs	r2, #32
 8003af0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e00f      	b.n	8003b26 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69da      	ldr	r2, [r3, #28]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	bf0c      	ite	eq
 8003b16:	2301      	moveq	r3, #1
 8003b18:	2300      	movne	r3, #0
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	79fb      	ldrb	r3, [r7, #7]
 8003b20:	429a      	cmp	r2, r3
 8003b22:	d091      	beq.n	8003a48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
	...

08003b30 <__errno>:
 8003b30:	4b01      	ldr	r3, [pc, #4]	; (8003b38 <__errno+0x8>)
 8003b32:	6818      	ldr	r0, [r3, #0]
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	2000000c 	.word	0x2000000c

08003b3c <__libc_init_array>:
 8003b3c:	b570      	push	{r4, r5, r6, lr}
 8003b3e:	4e0d      	ldr	r6, [pc, #52]	; (8003b74 <__libc_init_array+0x38>)
 8003b40:	4c0d      	ldr	r4, [pc, #52]	; (8003b78 <__libc_init_array+0x3c>)
 8003b42:	1ba4      	subs	r4, r4, r6
 8003b44:	10a4      	asrs	r4, r4, #2
 8003b46:	2500      	movs	r5, #0
 8003b48:	42a5      	cmp	r5, r4
 8003b4a:	d109      	bne.n	8003b60 <__libc_init_array+0x24>
 8003b4c:	4e0b      	ldr	r6, [pc, #44]	; (8003b7c <__libc_init_array+0x40>)
 8003b4e:	4c0c      	ldr	r4, [pc, #48]	; (8003b80 <__libc_init_array+0x44>)
 8003b50:	f000 fc26 	bl	80043a0 <_init>
 8003b54:	1ba4      	subs	r4, r4, r6
 8003b56:	10a4      	asrs	r4, r4, #2
 8003b58:	2500      	movs	r5, #0
 8003b5a:	42a5      	cmp	r5, r4
 8003b5c:	d105      	bne.n	8003b6a <__libc_init_array+0x2e>
 8003b5e:	bd70      	pop	{r4, r5, r6, pc}
 8003b60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b64:	4798      	blx	r3
 8003b66:	3501      	adds	r5, #1
 8003b68:	e7ee      	b.n	8003b48 <__libc_init_array+0xc>
 8003b6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003b6e:	4798      	blx	r3
 8003b70:	3501      	adds	r5, #1
 8003b72:	e7f2      	b.n	8003b5a <__libc_init_array+0x1e>
 8003b74:	08004430 	.word	0x08004430
 8003b78:	08004430 	.word	0x08004430
 8003b7c:	08004430 	.word	0x08004430
 8003b80:	08004434 	.word	0x08004434

08003b84 <memset>:
 8003b84:	4402      	add	r2, r0
 8003b86:	4603      	mov	r3, r0
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d100      	bne.n	8003b8e <memset+0xa>
 8003b8c:	4770      	bx	lr
 8003b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8003b92:	e7f9      	b.n	8003b88 <memset+0x4>

08003b94 <siprintf>:
 8003b94:	b40e      	push	{r1, r2, r3}
 8003b96:	b500      	push	{lr}
 8003b98:	b09c      	sub	sp, #112	; 0x70
 8003b9a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b9c:	9002      	str	r0, [sp, #8]
 8003b9e:	9006      	str	r0, [sp, #24]
 8003ba0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003ba4:	4809      	ldr	r0, [pc, #36]	; (8003bcc <siprintf+0x38>)
 8003ba6:	9107      	str	r1, [sp, #28]
 8003ba8:	9104      	str	r1, [sp, #16]
 8003baa:	4909      	ldr	r1, [pc, #36]	; (8003bd0 <siprintf+0x3c>)
 8003bac:	f853 2b04 	ldr.w	r2, [r3], #4
 8003bb0:	9105      	str	r1, [sp, #20]
 8003bb2:	6800      	ldr	r0, [r0, #0]
 8003bb4:	9301      	str	r3, [sp, #4]
 8003bb6:	a902      	add	r1, sp, #8
 8003bb8:	f000 f866 	bl	8003c88 <_svfiprintf_r>
 8003bbc:	9b02      	ldr	r3, [sp, #8]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
 8003bc2:	b01c      	add	sp, #112	; 0x70
 8003bc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bc8:	b003      	add	sp, #12
 8003bca:	4770      	bx	lr
 8003bcc:	2000000c 	.word	0x2000000c
 8003bd0:	ffff0208 	.word	0xffff0208

08003bd4 <__ssputs_r>:
 8003bd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bd8:	688e      	ldr	r6, [r1, #8]
 8003bda:	429e      	cmp	r6, r3
 8003bdc:	4682      	mov	sl, r0
 8003bde:	460c      	mov	r4, r1
 8003be0:	4690      	mov	r8, r2
 8003be2:	4699      	mov	r9, r3
 8003be4:	d837      	bhi.n	8003c56 <__ssputs_r+0x82>
 8003be6:	898a      	ldrh	r2, [r1, #12]
 8003be8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003bec:	d031      	beq.n	8003c52 <__ssputs_r+0x7e>
 8003bee:	6825      	ldr	r5, [r4, #0]
 8003bf0:	6909      	ldr	r1, [r1, #16]
 8003bf2:	1a6f      	subs	r7, r5, r1
 8003bf4:	6965      	ldr	r5, [r4, #20]
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bfc:	fb95 f5f3 	sdiv	r5, r5, r3
 8003c00:	f109 0301 	add.w	r3, r9, #1
 8003c04:	443b      	add	r3, r7
 8003c06:	429d      	cmp	r5, r3
 8003c08:	bf38      	it	cc
 8003c0a:	461d      	movcc	r5, r3
 8003c0c:	0553      	lsls	r3, r2, #21
 8003c0e:	d530      	bpl.n	8003c72 <__ssputs_r+0x9e>
 8003c10:	4629      	mov	r1, r5
 8003c12:	f000 fb2b 	bl	800426c <_malloc_r>
 8003c16:	4606      	mov	r6, r0
 8003c18:	b950      	cbnz	r0, 8003c30 <__ssputs_r+0x5c>
 8003c1a:	230c      	movs	r3, #12
 8003c1c:	f8ca 3000 	str.w	r3, [sl]
 8003c20:	89a3      	ldrh	r3, [r4, #12]
 8003c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c26:	81a3      	strh	r3, [r4, #12]
 8003c28:	f04f 30ff 	mov.w	r0, #4294967295
 8003c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c30:	463a      	mov	r2, r7
 8003c32:	6921      	ldr	r1, [r4, #16]
 8003c34:	f000 faa8 	bl	8004188 <memcpy>
 8003c38:	89a3      	ldrh	r3, [r4, #12]
 8003c3a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c42:	81a3      	strh	r3, [r4, #12]
 8003c44:	6126      	str	r6, [r4, #16]
 8003c46:	6165      	str	r5, [r4, #20]
 8003c48:	443e      	add	r6, r7
 8003c4a:	1bed      	subs	r5, r5, r7
 8003c4c:	6026      	str	r6, [r4, #0]
 8003c4e:	60a5      	str	r5, [r4, #8]
 8003c50:	464e      	mov	r6, r9
 8003c52:	454e      	cmp	r6, r9
 8003c54:	d900      	bls.n	8003c58 <__ssputs_r+0x84>
 8003c56:	464e      	mov	r6, r9
 8003c58:	4632      	mov	r2, r6
 8003c5a:	4641      	mov	r1, r8
 8003c5c:	6820      	ldr	r0, [r4, #0]
 8003c5e:	f000 fa9e 	bl	800419e <memmove>
 8003c62:	68a3      	ldr	r3, [r4, #8]
 8003c64:	1b9b      	subs	r3, r3, r6
 8003c66:	60a3      	str	r3, [r4, #8]
 8003c68:	6823      	ldr	r3, [r4, #0]
 8003c6a:	441e      	add	r6, r3
 8003c6c:	6026      	str	r6, [r4, #0]
 8003c6e:	2000      	movs	r0, #0
 8003c70:	e7dc      	b.n	8003c2c <__ssputs_r+0x58>
 8003c72:	462a      	mov	r2, r5
 8003c74:	f000 fb54 	bl	8004320 <_realloc_r>
 8003c78:	4606      	mov	r6, r0
 8003c7a:	2800      	cmp	r0, #0
 8003c7c:	d1e2      	bne.n	8003c44 <__ssputs_r+0x70>
 8003c7e:	6921      	ldr	r1, [r4, #16]
 8003c80:	4650      	mov	r0, sl
 8003c82:	f000 faa5 	bl	80041d0 <_free_r>
 8003c86:	e7c8      	b.n	8003c1a <__ssputs_r+0x46>

08003c88 <_svfiprintf_r>:
 8003c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c8c:	461d      	mov	r5, r3
 8003c8e:	898b      	ldrh	r3, [r1, #12]
 8003c90:	061f      	lsls	r7, r3, #24
 8003c92:	b09d      	sub	sp, #116	; 0x74
 8003c94:	4680      	mov	r8, r0
 8003c96:	460c      	mov	r4, r1
 8003c98:	4616      	mov	r6, r2
 8003c9a:	d50f      	bpl.n	8003cbc <_svfiprintf_r+0x34>
 8003c9c:	690b      	ldr	r3, [r1, #16]
 8003c9e:	b96b      	cbnz	r3, 8003cbc <_svfiprintf_r+0x34>
 8003ca0:	2140      	movs	r1, #64	; 0x40
 8003ca2:	f000 fae3 	bl	800426c <_malloc_r>
 8003ca6:	6020      	str	r0, [r4, #0]
 8003ca8:	6120      	str	r0, [r4, #16]
 8003caa:	b928      	cbnz	r0, 8003cb8 <_svfiprintf_r+0x30>
 8003cac:	230c      	movs	r3, #12
 8003cae:	f8c8 3000 	str.w	r3, [r8]
 8003cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb6:	e0c8      	b.n	8003e4a <_svfiprintf_r+0x1c2>
 8003cb8:	2340      	movs	r3, #64	; 0x40
 8003cba:	6163      	str	r3, [r4, #20]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	9309      	str	r3, [sp, #36]	; 0x24
 8003cc0:	2320      	movs	r3, #32
 8003cc2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003cc6:	2330      	movs	r3, #48	; 0x30
 8003cc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ccc:	9503      	str	r5, [sp, #12]
 8003cce:	f04f 0b01 	mov.w	fp, #1
 8003cd2:	4637      	mov	r7, r6
 8003cd4:	463d      	mov	r5, r7
 8003cd6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003cda:	b10b      	cbz	r3, 8003ce0 <_svfiprintf_r+0x58>
 8003cdc:	2b25      	cmp	r3, #37	; 0x25
 8003cde:	d13e      	bne.n	8003d5e <_svfiprintf_r+0xd6>
 8003ce0:	ebb7 0a06 	subs.w	sl, r7, r6
 8003ce4:	d00b      	beq.n	8003cfe <_svfiprintf_r+0x76>
 8003ce6:	4653      	mov	r3, sl
 8003ce8:	4632      	mov	r2, r6
 8003cea:	4621      	mov	r1, r4
 8003cec:	4640      	mov	r0, r8
 8003cee:	f7ff ff71 	bl	8003bd4 <__ssputs_r>
 8003cf2:	3001      	adds	r0, #1
 8003cf4:	f000 80a4 	beq.w	8003e40 <_svfiprintf_r+0x1b8>
 8003cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003cfa:	4453      	add	r3, sl
 8003cfc:	9309      	str	r3, [sp, #36]	; 0x24
 8003cfe:	783b      	ldrb	r3, [r7, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 809d 	beq.w	8003e40 <_svfiprintf_r+0x1b8>
 8003d06:	2300      	movs	r3, #0
 8003d08:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d10:	9304      	str	r3, [sp, #16]
 8003d12:	9307      	str	r3, [sp, #28]
 8003d14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003d18:	931a      	str	r3, [sp, #104]	; 0x68
 8003d1a:	462f      	mov	r7, r5
 8003d1c:	2205      	movs	r2, #5
 8003d1e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003d22:	4850      	ldr	r0, [pc, #320]	; (8003e64 <_svfiprintf_r+0x1dc>)
 8003d24:	f7fc fa64 	bl	80001f0 <memchr>
 8003d28:	9b04      	ldr	r3, [sp, #16]
 8003d2a:	b9d0      	cbnz	r0, 8003d62 <_svfiprintf_r+0xda>
 8003d2c:	06d9      	lsls	r1, r3, #27
 8003d2e:	bf44      	itt	mi
 8003d30:	2220      	movmi	r2, #32
 8003d32:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003d36:	071a      	lsls	r2, r3, #28
 8003d38:	bf44      	itt	mi
 8003d3a:	222b      	movmi	r2, #43	; 0x2b
 8003d3c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003d40:	782a      	ldrb	r2, [r5, #0]
 8003d42:	2a2a      	cmp	r2, #42	; 0x2a
 8003d44:	d015      	beq.n	8003d72 <_svfiprintf_r+0xea>
 8003d46:	9a07      	ldr	r2, [sp, #28]
 8003d48:	462f      	mov	r7, r5
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	250a      	movs	r5, #10
 8003d4e:	4639      	mov	r1, r7
 8003d50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d54:	3b30      	subs	r3, #48	; 0x30
 8003d56:	2b09      	cmp	r3, #9
 8003d58:	d94d      	bls.n	8003df6 <_svfiprintf_r+0x16e>
 8003d5a:	b1b8      	cbz	r0, 8003d8c <_svfiprintf_r+0x104>
 8003d5c:	e00f      	b.n	8003d7e <_svfiprintf_r+0xf6>
 8003d5e:	462f      	mov	r7, r5
 8003d60:	e7b8      	b.n	8003cd4 <_svfiprintf_r+0x4c>
 8003d62:	4a40      	ldr	r2, [pc, #256]	; (8003e64 <_svfiprintf_r+0x1dc>)
 8003d64:	1a80      	subs	r0, r0, r2
 8003d66:	fa0b f000 	lsl.w	r0, fp, r0
 8003d6a:	4318      	orrs	r0, r3
 8003d6c:	9004      	str	r0, [sp, #16]
 8003d6e:	463d      	mov	r5, r7
 8003d70:	e7d3      	b.n	8003d1a <_svfiprintf_r+0x92>
 8003d72:	9a03      	ldr	r2, [sp, #12]
 8003d74:	1d11      	adds	r1, r2, #4
 8003d76:	6812      	ldr	r2, [r2, #0]
 8003d78:	9103      	str	r1, [sp, #12]
 8003d7a:	2a00      	cmp	r2, #0
 8003d7c:	db01      	blt.n	8003d82 <_svfiprintf_r+0xfa>
 8003d7e:	9207      	str	r2, [sp, #28]
 8003d80:	e004      	b.n	8003d8c <_svfiprintf_r+0x104>
 8003d82:	4252      	negs	r2, r2
 8003d84:	f043 0302 	orr.w	r3, r3, #2
 8003d88:	9207      	str	r2, [sp, #28]
 8003d8a:	9304      	str	r3, [sp, #16]
 8003d8c:	783b      	ldrb	r3, [r7, #0]
 8003d8e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d90:	d10c      	bne.n	8003dac <_svfiprintf_r+0x124>
 8003d92:	787b      	ldrb	r3, [r7, #1]
 8003d94:	2b2a      	cmp	r3, #42	; 0x2a
 8003d96:	d133      	bne.n	8003e00 <_svfiprintf_r+0x178>
 8003d98:	9b03      	ldr	r3, [sp, #12]
 8003d9a:	1d1a      	adds	r2, r3, #4
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	9203      	str	r2, [sp, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bfb8      	it	lt
 8003da4:	f04f 33ff 	movlt.w	r3, #4294967295
 8003da8:	3702      	adds	r7, #2
 8003daa:	9305      	str	r3, [sp, #20]
 8003dac:	4d2e      	ldr	r5, [pc, #184]	; (8003e68 <_svfiprintf_r+0x1e0>)
 8003dae:	7839      	ldrb	r1, [r7, #0]
 8003db0:	2203      	movs	r2, #3
 8003db2:	4628      	mov	r0, r5
 8003db4:	f7fc fa1c 	bl	80001f0 <memchr>
 8003db8:	b138      	cbz	r0, 8003dca <_svfiprintf_r+0x142>
 8003dba:	2340      	movs	r3, #64	; 0x40
 8003dbc:	1b40      	subs	r0, r0, r5
 8003dbe:	fa03 f000 	lsl.w	r0, r3, r0
 8003dc2:	9b04      	ldr	r3, [sp, #16]
 8003dc4:	4303      	orrs	r3, r0
 8003dc6:	3701      	adds	r7, #1
 8003dc8:	9304      	str	r3, [sp, #16]
 8003dca:	7839      	ldrb	r1, [r7, #0]
 8003dcc:	4827      	ldr	r0, [pc, #156]	; (8003e6c <_svfiprintf_r+0x1e4>)
 8003dce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003dd2:	2206      	movs	r2, #6
 8003dd4:	1c7e      	adds	r6, r7, #1
 8003dd6:	f7fc fa0b 	bl	80001f0 <memchr>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d038      	beq.n	8003e50 <_svfiprintf_r+0x1c8>
 8003dde:	4b24      	ldr	r3, [pc, #144]	; (8003e70 <_svfiprintf_r+0x1e8>)
 8003de0:	bb13      	cbnz	r3, 8003e28 <_svfiprintf_r+0x1a0>
 8003de2:	9b03      	ldr	r3, [sp, #12]
 8003de4:	3307      	adds	r3, #7
 8003de6:	f023 0307 	bic.w	r3, r3, #7
 8003dea:	3308      	adds	r3, #8
 8003dec:	9303      	str	r3, [sp, #12]
 8003dee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003df0:	444b      	add	r3, r9
 8003df2:	9309      	str	r3, [sp, #36]	; 0x24
 8003df4:	e76d      	b.n	8003cd2 <_svfiprintf_r+0x4a>
 8003df6:	fb05 3202 	mla	r2, r5, r2, r3
 8003dfa:	2001      	movs	r0, #1
 8003dfc:	460f      	mov	r7, r1
 8003dfe:	e7a6      	b.n	8003d4e <_svfiprintf_r+0xc6>
 8003e00:	2300      	movs	r3, #0
 8003e02:	3701      	adds	r7, #1
 8003e04:	9305      	str	r3, [sp, #20]
 8003e06:	4619      	mov	r1, r3
 8003e08:	250a      	movs	r5, #10
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e10:	3a30      	subs	r2, #48	; 0x30
 8003e12:	2a09      	cmp	r2, #9
 8003e14:	d903      	bls.n	8003e1e <_svfiprintf_r+0x196>
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0c8      	beq.n	8003dac <_svfiprintf_r+0x124>
 8003e1a:	9105      	str	r1, [sp, #20]
 8003e1c:	e7c6      	b.n	8003dac <_svfiprintf_r+0x124>
 8003e1e:	fb05 2101 	mla	r1, r5, r1, r2
 8003e22:	2301      	movs	r3, #1
 8003e24:	4607      	mov	r7, r0
 8003e26:	e7f0      	b.n	8003e0a <_svfiprintf_r+0x182>
 8003e28:	ab03      	add	r3, sp, #12
 8003e2a:	9300      	str	r3, [sp, #0]
 8003e2c:	4622      	mov	r2, r4
 8003e2e:	4b11      	ldr	r3, [pc, #68]	; (8003e74 <_svfiprintf_r+0x1ec>)
 8003e30:	a904      	add	r1, sp, #16
 8003e32:	4640      	mov	r0, r8
 8003e34:	f3af 8000 	nop.w
 8003e38:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003e3c:	4681      	mov	r9, r0
 8003e3e:	d1d6      	bne.n	8003dee <_svfiprintf_r+0x166>
 8003e40:	89a3      	ldrh	r3, [r4, #12]
 8003e42:	065b      	lsls	r3, r3, #25
 8003e44:	f53f af35 	bmi.w	8003cb2 <_svfiprintf_r+0x2a>
 8003e48:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003e4a:	b01d      	add	sp, #116	; 0x74
 8003e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e50:	ab03      	add	r3, sp, #12
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	4622      	mov	r2, r4
 8003e56:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <_svfiprintf_r+0x1ec>)
 8003e58:	a904      	add	r1, sp, #16
 8003e5a:	4640      	mov	r0, r8
 8003e5c:	f000 f882 	bl	8003f64 <_printf_i>
 8003e60:	e7ea      	b.n	8003e38 <_svfiprintf_r+0x1b0>
 8003e62:	bf00      	nop
 8003e64:	080043fc 	.word	0x080043fc
 8003e68:	08004402 	.word	0x08004402
 8003e6c:	08004406 	.word	0x08004406
 8003e70:	00000000 	.word	0x00000000
 8003e74:	08003bd5 	.word	0x08003bd5

08003e78 <_printf_common>:
 8003e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e7c:	4691      	mov	r9, r2
 8003e7e:	461f      	mov	r7, r3
 8003e80:	688a      	ldr	r2, [r1, #8]
 8003e82:	690b      	ldr	r3, [r1, #16]
 8003e84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	bfb8      	it	lt
 8003e8c:	4613      	movlt	r3, r2
 8003e8e:	f8c9 3000 	str.w	r3, [r9]
 8003e92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003e96:	4606      	mov	r6, r0
 8003e98:	460c      	mov	r4, r1
 8003e9a:	b112      	cbz	r2, 8003ea2 <_printf_common+0x2a>
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	f8c9 3000 	str.w	r3, [r9]
 8003ea2:	6823      	ldr	r3, [r4, #0]
 8003ea4:	0699      	lsls	r1, r3, #26
 8003ea6:	bf42      	ittt	mi
 8003ea8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003eac:	3302      	addmi	r3, #2
 8003eae:	f8c9 3000 	strmi.w	r3, [r9]
 8003eb2:	6825      	ldr	r5, [r4, #0]
 8003eb4:	f015 0506 	ands.w	r5, r5, #6
 8003eb8:	d107      	bne.n	8003eca <_printf_common+0x52>
 8003eba:	f104 0a19 	add.w	sl, r4, #25
 8003ebe:	68e3      	ldr	r3, [r4, #12]
 8003ec0:	f8d9 2000 	ldr.w	r2, [r9]
 8003ec4:	1a9b      	subs	r3, r3, r2
 8003ec6:	42ab      	cmp	r3, r5
 8003ec8:	dc28      	bgt.n	8003f1c <_printf_common+0xa4>
 8003eca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003ece:	6822      	ldr	r2, [r4, #0]
 8003ed0:	3300      	adds	r3, #0
 8003ed2:	bf18      	it	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	0692      	lsls	r2, r2, #26
 8003ed8:	d42d      	bmi.n	8003f36 <_printf_common+0xbe>
 8003eda:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003ede:	4639      	mov	r1, r7
 8003ee0:	4630      	mov	r0, r6
 8003ee2:	47c0      	blx	r8
 8003ee4:	3001      	adds	r0, #1
 8003ee6:	d020      	beq.n	8003f2a <_printf_common+0xb2>
 8003ee8:	6823      	ldr	r3, [r4, #0]
 8003eea:	68e5      	ldr	r5, [r4, #12]
 8003eec:	f8d9 2000 	ldr.w	r2, [r9]
 8003ef0:	f003 0306 	and.w	r3, r3, #6
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	bf08      	it	eq
 8003ef8:	1aad      	subeq	r5, r5, r2
 8003efa:	68a3      	ldr	r3, [r4, #8]
 8003efc:	6922      	ldr	r2, [r4, #16]
 8003efe:	bf0c      	ite	eq
 8003f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f04:	2500      	movne	r5, #0
 8003f06:	4293      	cmp	r3, r2
 8003f08:	bfc4      	itt	gt
 8003f0a:	1a9b      	subgt	r3, r3, r2
 8003f0c:	18ed      	addgt	r5, r5, r3
 8003f0e:	f04f 0900 	mov.w	r9, #0
 8003f12:	341a      	adds	r4, #26
 8003f14:	454d      	cmp	r5, r9
 8003f16:	d11a      	bne.n	8003f4e <_printf_common+0xd6>
 8003f18:	2000      	movs	r0, #0
 8003f1a:	e008      	b.n	8003f2e <_printf_common+0xb6>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	4652      	mov	r2, sl
 8003f20:	4639      	mov	r1, r7
 8003f22:	4630      	mov	r0, r6
 8003f24:	47c0      	blx	r8
 8003f26:	3001      	adds	r0, #1
 8003f28:	d103      	bne.n	8003f32 <_printf_common+0xba>
 8003f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f32:	3501      	adds	r5, #1
 8003f34:	e7c3      	b.n	8003ebe <_printf_common+0x46>
 8003f36:	18e1      	adds	r1, r4, r3
 8003f38:	1c5a      	adds	r2, r3, #1
 8003f3a:	2030      	movs	r0, #48	; 0x30
 8003f3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003f40:	4422      	add	r2, r4
 8003f42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003f46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003f4a:	3302      	adds	r3, #2
 8003f4c:	e7c5      	b.n	8003eda <_printf_common+0x62>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	4622      	mov	r2, r4
 8003f52:	4639      	mov	r1, r7
 8003f54:	4630      	mov	r0, r6
 8003f56:	47c0      	blx	r8
 8003f58:	3001      	adds	r0, #1
 8003f5a:	d0e6      	beq.n	8003f2a <_printf_common+0xb2>
 8003f5c:	f109 0901 	add.w	r9, r9, #1
 8003f60:	e7d8      	b.n	8003f14 <_printf_common+0x9c>
	...

08003f64 <_printf_i>:
 8003f64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003f68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003f6c:	460c      	mov	r4, r1
 8003f6e:	7e09      	ldrb	r1, [r1, #24]
 8003f70:	b085      	sub	sp, #20
 8003f72:	296e      	cmp	r1, #110	; 0x6e
 8003f74:	4617      	mov	r7, r2
 8003f76:	4606      	mov	r6, r0
 8003f78:	4698      	mov	r8, r3
 8003f7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003f7c:	f000 80b3 	beq.w	80040e6 <_printf_i+0x182>
 8003f80:	d822      	bhi.n	8003fc8 <_printf_i+0x64>
 8003f82:	2963      	cmp	r1, #99	; 0x63
 8003f84:	d036      	beq.n	8003ff4 <_printf_i+0x90>
 8003f86:	d80a      	bhi.n	8003f9e <_printf_i+0x3a>
 8003f88:	2900      	cmp	r1, #0
 8003f8a:	f000 80b9 	beq.w	8004100 <_printf_i+0x19c>
 8003f8e:	2958      	cmp	r1, #88	; 0x58
 8003f90:	f000 8083 	beq.w	800409a <_printf_i+0x136>
 8003f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003f98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003f9c:	e032      	b.n	8004004 <_printf_i+0xa0>
 8003f9e:	2964      	cmp	r1, #100	; 0x64
 8003fa0:	d001      	beq.n	8003fa6 <_printf_i+0x42>
 8003fa2:	2969      	cmp	r1, #105	; 0x69
 8003fa4:	d1f6      	bne.n	8003f94 <_printf_i+0x30>
 8003fa6:	6820      	ldr	r0, [r4, #0]
 8003fa8:	6813      	ldr	r3, [r2, #0]
 8003faa:	0605      	lsls	r5, r0, #24
 8003fac:	f103 0104 	add.w	r1, r3, #4
 8003fb0:	d52a      	bpl.n	8004008 <_printf_i+0xa4>
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	6011      	str	r1, [r2, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	da03      	bge.n	8003fc2 <_printf_i+0x5e>
 8003fba:	222d      	movs	r2, #45	; 0x2d
 8003fbc:	425b      	negs	r3, r3
 8003fbe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003fc2:	486f      	ldr	r0, [pc, #444]	; (8004180 <_printf_i+0x21c>)
 8003fc4:	220a      	movs	r2, #10
 8003fc6:	e039      	b.n	800403c <_printf_i+0xd8>
 8003fc8:	2973      	cmp	r1, #115	; 0x73
 8003fca:	f000 809d 	beq.w	8004108 <_printf_i+0x1a4>
 8003fce:	d808      	bhi.n	8003fe2 <_printf_i+0x7e>
 8003fd0:	296f      	cmp	r1, #111	; 0x6f
 8003fd2:	d020      	beq.n	8004016 <_printf_i+0xb2>
 8003fd4:	2970      	cmp	r1, #112	; 0x70
 8003fd6:	d1dd      	bne.n	8003f94 <_printf_i+0x30>
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	f043 0320 	orr.w	r3, r3, #32
 8003fde:	6023      	str	r3, [r4, #0]
 8003fe0:	e003      	b.n	8003fea <_printf_i+0x86>
 8003fe2:	2975      	cmp	r1, #117	; 0x75
 8003fe4:	d017      	beq.n	8004016 <_printf_i+0xb2>
 8003fe6:	2978      	cmp	r1, #120	; 0x78
 8003fe8:	d1d4      	bne.n	8003f94 <_printf_i+0x30>
 8003fea:	2378      	movs	r3, #120	; 0x78
 8003fec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ff0:	4864      	ldr	r0, [pc, #400]	; (8004184 <_printf_i+0x220>)
 8003ff2:	e055      	b.n	80040a0 <_printf_i+0x13c>
 8003ff4:	6813      	ldr	r3, [r2, #0]
 8003ff6:	1d19      	adds	r1, r3, #4
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6011      	str	r1, [r2, #0]
 8003ffc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004000:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004004:	2301      	movs	r3, #1
 8004006:	e08c      	b.n	8004122 <_printf_i+0x1be>
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6011      	str	r1, [r2, #0]
 800400c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004010:	bf18      	it	ne
 8004012:	b21b      	sxthne	r3, r3
 8004014:	e7cf      	b.n	8003fb6 <_printf_i+0x52>
 8004016:	6813      	ldr	r3, [r2, #0]
 8004018:	6825      	ldr	r5, [r4, #0]
 800401a:	1d18      	adds	r0, r3, #4
 800401c:	6010      	str	r0, [r2, #0]
 800401e:	0628      	lsls	r0, r5, #24
 8004020:	d501      	bpl.n	8004026 <_printf_i+0xc2>
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	e002      	b.n	800402c <_printf_i+0xc8>
 8004026:	0668      	lsls	r0, r5, #25
 8004028:	d5fb      	bpl.n	8004022 <_printf_i+0xbe>
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	4854      	ldr	r0, [pc, #336]	; (8004180 <_printf_i+0x21c>)
 800402e:	296f      	cmp	r1, #111	; 0x6f
 8004030:	bf14      	ite	ne
 8004032:	220a      	movne	r2, #10
 8004034:	2208      	moveq	r2, #8
 8004036:	2100      	movs	r1, #0
 8004038:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800403c:	6865      	ldr	r5, [r4, #4]
 800403e:	60a5      	str	r5, [r4, #8]
 8004040:	2d00      	cmp	r5, #0
 8004042:	f2c0 8095 	blt.w	8004170 <_printf_i+0x20c>
 8004046:	6821      	ldr	r1, [r4, #0]
 8004048:	f021 0104 	bic.w	r1, r1, #4
 800404c:	6021      	str	r1, [r4, #0]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d13d      	bne.n	80040ce <_printf_i+0x16a>
 8004052:	2d00      	cmp	r5, #0
 8004054:	f040 808e 	bne.w	8004174 <_printf_i+0x210>
 8004058:	4665      	mov	r5, ip
 800405a:	2a08      	cmp	r2, #8
 800405c:	d10b      	bne.n	8004076 <_printf_i+0x112>
 800405e:	6823      	ldr	r3, [r4, #0]
 8004060:	07db      	lsls	r3, r3, #31
 8004062:	d508      	bpl.n	8004076 <_printf_i+0x112>
 8004064:	6923      	ldr	r3, [r4, #16]
 8004066:	6862      	ldr	r2, [r4, #4]
 8004068:	429a      	cmp	r2, r3
 800406a:	bfde      	ittt	le
 800406c:	2330      	movle	r3, #48	; 0x30
 800406e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004072:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004076:	ebac 0305 	sub.w	r3, ip, r5
 800407a:	6123      	str	r3, [r4, #16]
 800407c:	f8cd 8000 	str.w	r8, [sp]
 8004080:	463b      	mov	r3, r7
 8004082:	aa03      	add	r2, sp, #12
 8004084:	4621      	mov	r1, r4
 8004086:	4630      	mov	r0, r6
 8004088:	f7ff fef6 	bl	8003e78 <_printf_common>
 800408c:	3001      	adds	r0, #1
 800408e:	d14d      	bne.n	800412c <_printf_i+0x1c8>
 8004090:	f04f 30ff 	mov.w	r0, #4294967295
 8004094:	b005      	add	sp, #20
 8004096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800409a:	4839      	ldr	r0, [pc, #228]	; (8004180 <_printf_i+0x21c>)
 800409c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80040a0:	6813      	ldr	r3, [r2, #0]
 80040a2:	6821      	ldr	r1, [r4, #0]
 80040a4:	1d1d      	adds	r5, r3, #4
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6015      	str	r5, [r2, #0]
 80040aa:	060a      	lsls	r2, r1, #24
 80040ac:	d50b      	bpl.n	80040c6 <_printf_i+0x162>
 80040ae:	07ca      	lsls	r2, r1, #31
 80040b0:	bf44      	itt	mi
 80040b2:	f041 0120 	orrmi.w	r1, r1, #32
 80040b6:	6021      	strmi	r1, [r4, #0]
 80040b8:	b91b      	cbnz	r3, 80040c2 <_printf_i+0x15e>
 80040ba:	6822      	ldr	r2, [r4, #0]
 80040bc:	f022 0220 	bic.w	r2, r2, #32
 80040c0:	6022      	str	r2, [r4, #0]
 80040c2:	2210      	movs	r2, #16
 80040c4:	e7b7      	b.n	8004036 <_printf_i+0xd2>
 80040c6:	064d      	lsls	r5, r1, #25
 80040c8:	bf48      	it	mi
 80040ca:	b29b      	uxthmi	r3, r3
 80040cc:	e7ef      	b.n	80040ae <_printf_i+0x14a>
 80040ce:	4665      	mov	r5, ip
 80040d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80040d4:	fb02 3311 	mls	r3, r2, r1, r3
 80040d8:	5cc3      	ldrb	r3, [r0, r3]
 80040da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80040de:	460b      	mov	r3, r1
 80040e0:	2900      	cmp	r1, #0
 80040e2:	d1f5      	bne.n	80040d0 <_printf_i+0x16c>
 80040e4:	e7b9      	b.n	800405a <_printf_i+0xf6>
 80040e6:	6813      	ldr	r3, [r2, #0]
 80040e8:	6825      	ldr	r5, [r4, #0]
 80040ea:	6961      	ldr	r1, [r4, #20]
 80040ec:	1d18      	adds	r0, r3, #4
 80040ee:	6010      	str	r0, [r2, #0]
 80040f0:	0628      	lsls	r0, r5, #24
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	d501      	bpl.n	80040fa <_printf_i+0x196>
 80040f6:	6019      	str	r1, [r3, #0]
 80040f8:	e002      	b.n	8004100 <_printf_i+0x19c>
 80040fa:	066a      	lsls	r2, r5, #25
 80040fc:	d5fb      	bpl.n	80040f6 <_printf_i+0x192>
 80040fe:	8019      	strh	r1, [r3, #0]
 8004100:	2300      	movs	r3, #0
 8004102:	6123      	str	r3, [r4, #16]
 8004104:	4665      	mov	r5, ip
 8004106:	e7b9      	b.n	800407c <_printf_i+0x118>
 8004108:	6813      	ldr	r3, [r2, #0]
 800410a:	1d19      	adds	r1, r3, #4
 800410c:	6011      	str	r1, [r2, #0]
 800410e:	681d      	ldr	r5, [r3, #0]
 8004110:	6862      	ldr	r2, [r4, #4]
 8004112:	2100      	movs	r1, #0
 8004114:	4628      	mov	r0, r5
 8004116:	f7fc f86b 	bl	80001f0 <memchr>
 800411a:	b108      	cbz	r0, 8004120 <_printf_i+0x1bc>
 800411c:	1b40      	subs	r0, r0, r5
 800411e:	6060      	str	r0, [r4, #4]
 8004120:	6863      	ldr	r3, [r4, #4]
 8004122:	6123      	str	r3, [r4, #16]
 8004124:	2300      	movs	r3, #0
 8004126:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800412a:	e7a7      	b.n	800407c <_printf_i+0x118>
 800412c:	6923      	ldr	r3, [r4, #16]
 800412e:	462a      	mov	r2, r5
 8004130:	4639      	mov	r1, r7
 8004132:	4630      	mov	r0, r6
 8004134:	47c0      	blx	r8
 8004136:	3001      	adds	r0, #1
 8004138:	d0aa      	beq.n	8004090 <_printf_i+0x12c>
 800413a:	6823      	ldr	r3, [r4, #0]
 800413c:	079b      	lsls	r3, r3, #30
 800413e:	d413      	bmi.n	8004168 <_printf_i+0x204>
 8004140:	68e0      	ldr	r0, [r4, #12]
 8004142:	9b03      	ldr	r3, [sp, #12]
 8004144:	4298      	cmp	r0, r3
 8004146:	bfb8      	it	lt
 8004148:	4618      	movlt	r0, r3
 800414a:	e7a3      	b.n	8004094 <_printf_i+0x130>
 800414c:	2301      	movs	r3, #1
 800414e:	464a      	mov	r2, r9
 8004150:	4639      	mov	r1, r7
 8004152:	4630      	mov	r0, r6
 8004154:	47c0      	blx	r8
 8004156:	3001      	adds	r0, #1
 8004158:	d09a      	beq.n	8004090 <_printf_i+0x12c>
 800415a:	3501      	adds	r5, #1
 800415c:	68e3      	ldr	r3, [r4, #12]
 800415e:	9a03      	ldr	r2, [sp, #12]
 8004160:	1a9b      	subs	r3, r3, r2
 8004162:	42ab      	cmp	r3, r5
 8004164:	dcf2      	bgt.n	800414c <_printf_i+0x1e8>
 8004166:	e7eb      	b.n	8004140 <_printf_i+0x1dc>
 8004168:	2500      	movs	r5, #0
 800416a:	f104 0919 	add.w	r9, r4, #25
 800416e:	e7f5      	b.n	800415c <_printf_i+0x1f8>
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1ac      	bne.n	80040ce <_printf_i+0x16a>
 8004174:	7803      	ldrb	r3, [r0, #0]
 8004176:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800417a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800417e:	e76c      	b.n	800405a <_printf_i+0xf6>
 8004180:	0800440d 	.word	0x0800440d
 8004184:	0800441e 	.word	0x0800441e

08004188 <memcpy>:
 8004188:	b510      	push	{r4, lr}
 800418a:	1e43      	subs	r3, r0, #1
 800418c:	440a      	add	r2, r1
 800418e:	4291      	cmp	r1, r2
 8004190:	d100      	bne.n	8004194 <memcpy+0xc>
 8004192:	bd10      	pop	{r4, pc}
 8004194:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800419c:	e7f7      	b.n	800418e <memcpy+0x6>

0800419e <memmove>:
 800419e:	4288      	cmp	r0, r1
 80041a0:	b510      	push	{r4, lr}
 80041a2:	eb01 0302 	add.w	r3, r1, r2
 80041a6:	d807      	bhi.n	80041b8 <memmove+0x1a>
 80041a8:	1e42      	subs	r2, r0, #1
 80041aa:	4299      	cmp	r1, r3
 80041ac:	d00a      	beq.n	80041c4 <memmove+0x26>
 80041ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041b2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80041b6:	e7f8      	b.n	80041aa <memmove+0xc>
 80041b8:	4283      	cmp	r3, r0
 80041ba:	d9f5      	bls.n	80041a8 <memmove+0xa>
 80041bc:	1881      	adds	r1, r0, r2
 80041be:	1ad2      	subs	r2, r2, r3
 80041c0:	42d3      	cmn	r3, r2
 80041c2:	d100      	bne.n	80041c6 <memmove+0x28>
 80041c4:	bd10      	pop	{r4, pc}
 80041c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041ca:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80041ce:	e7f7      	b.n	80041c0 <memmove+0x22>

080041d0 <_free_r>:
 80041d0:	b538      	push	{r3, r4, r5, lr}
 80041d2:	4605      	mov	r5, r0
 80041d4:	2900      	cmp	r1, #0
 80041d6:	d045      	beq.n	8004264 <_free_r+0x94>
 80041d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041dc:	1f0c      	subs	r4, r1, #4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	bfb8      	it	lt
 80041e2:	18e4      	addlt	r4, r4, r3
 80041e4:	f000 f8d2 	bl	800438c <__malloc_lock>
 80041e8:	4a1f      	ldr	r2, [pc, #124]	; (8004268 <_free_r+0x98>)
 80041ea:	6813      	ldr	r3, [r2, #0]
 80041ec:	4610      	mov	r0, r2
 80041ee:	b933      	cbnz	r3, 80041fe <_free_r+0x2e>
 80041f0:	6063      	str	r3, [r4, #4]
 80041f2:	6014      	str	r4, [r2, #0]
 80041f4:	4628      	mov	r0, r5
 80041f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041fa:	f000 b8c8 	b.w	800438e <__malloc_unlock>
 80041fe:	42a3      	cmp	r3, r4
 8004200:	d90c      	bls.n	800421c <_free_r+0x4c>
 8004202:	6821      	ldr	r1, [r4, #0]
 8004204:	1862      	adds	r2, r4, r1
 8004206:	4293      	cmp	r3, r2
 8004208:	bf04      	itt	eq
 800420a:	681a      	ldreq	r2, [r3, #0]
 800420c:	685b      	ldreq	r3, [r3, #4]
 800420e:	6063      	str	r3, [r4, #4]
 8004210:	bf04      	itt	eq
 8004212:	1852      	addeq	r2, r2, r1
 8004214:	6022      	streq	r2, [r4, #0]
 8004216:	6004      	str	r4, [r0, #0]
 8004218:	e7ec      	b.n	80041f4 <_free_r+0x24>
 800421a:	4613      	mov	r3, r2
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	b10a      	cbz	r2, 8004224 <_free_r+0x54>
 8004220:	42a2      	cmp	r2, r4
 8004222:	d9fa      	bls.n	800421a <_free_r+0x4a>
 8004224:	6819      	ldr	r1, [r3, #0]
 8004226:	1858      	adds	r0, r3, r1
 8004228:	42a0      	cmp	r0, r4
 800422a:	d10b      	bne.n	8004244 <_free_r+0x74>
 800422c:	6820      	ldr	r0, [r4, #0]
 800422e:	4401      	add	r1, r0
 8004230:	1858      	adds	r0, r3, r1
 8004232:	4282      	cmp	r2, r0
 8004234:	6019      	str	r1, [r3, #0]
 8004236:	d1dd      	bne.n	80041f4 <_free_r+0x24>
 8004238:	6810      	ldr	r0, [r2, #0]
 800423a:	6852      	ldr	r2, [r2, #4]
 800423c:	605a      	str	r2, [r3, #4]
 800423e:	4401      	add	r1, r0
 8004240:	6019      	str	r1, [r3, #0]
 8004242:	e7d7      	b.n	80041f4 <_free_r+0x24>
 8004244:	d902      	bls.n	800424c <_free_r+0x7c>
 8004246:	230c      	movs	r3, #12
 8004248:	602b      	str	r3, [r5, #0]
 800424a:	e7d3      	b.n	80041f4 <_free_r+0x24>
 800424c:	6820      	ldr	r0, [r4, #0]
 800424e:	1821      	adds	r1, r4, r0
 8004250:	428a      	cmp	r2, r1
 8004252:	bf04      	itt	eq
 8004254:	6811      	ldreq	r1, [r2, #0]
 8004256:	6852      	ldreq	r2, [r2, #4]
 8004258:	6062      	str	r2, [r4, #4]
 800425a:	bf04      	itt	eq
 800425c:	1809      	addeq	r1, r1, r0
 800425e:	6021      	streq	r1, [r4, #0]
 8004260:	605c      	str	r4, [r3, #4]
 8004262:	e7c7      	b.n	80041f4 <_free_r+0x24>
 8004264:	bd38      	pop	{r3, r4, r5, pc}
 8004266:	bf00      	nop
 8004268:	20000094 	.word	0x20000094

0800426c <_malloc_r>:
 800426c:	b570      	push	{r4, r5, r6, lr}
 800426e:	1ccd      	adds	r5, r1, #3
 8004270:	f025 0503 	bic.w	r5, r5, #3
 8004274:	3508      	adds	r5, #8
 8004276:	2d0c      	cmp	r5, #12
 8004278:	bf38      	it	cc
 800427a:	250c      	movcc	r5, #12
 800427c:	2d00      	cmp	r5, #0
 800427e:	4606      	mov	r6, r0
 8004280:	db01      	blt.n	8004286 <_malloc_r+0x1a>
 8004282:	42a9      	cmp	r1, r5
 8004284:	d903      	bls.n	800428e <_malloc_r+0x22>
 8004286:	230c      	movs	r3, #12
 8004288:	6033      	str	r3, [r6, #0]
 800428a:	2000      	movs	r0, #0
 800428c:	bd70      	pop	{r4, r5, r6, pc}
 800428e:	f000 f87d 	bl	800438c <__malloc_lock>
 8004292:	4a21      	ldr	r2, [pc, #132]	; (8004318 <_malloc_r+0xac>)
 8004294:	6814      	ldr	r4, [r2, #0]
 8004296:	4621      	mov	r1, r4
 8004298:	b991      	cbnz	r1, 80042c0 <_malloc_r+0x54>
 800429a:	4c20      	ldr	r4, [pc, #128]	; (800431c <_malloc_r+0xb0>)
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	b91b      	cbnz	r3, 80042a8 <_malloc_r+0x3c>
 80042a0:	4630      	mov	r0, r6
 80042a2:	f000 f863 	bl	800436c <_sbrk_r>
 80042a6:	6020      	str	r0, [r4, #0]
 80042a8:	4629      	mov	r1, r5
 80042aa:	4630      	mov	r0, r6
 80042ac:	f000 f85e 	bl	800436c <_sbrk_r>
 80042b0:	1c43      	adds	r3, r0, #1
 80042b2:	d124      	bne.n	80042fe <_malloc_r+0x92>
 80042b4:	230c      	movs	r3, #12
 80042b6:	6033      	str	r3, [r6, #0]
 80042b8:	4630      	mov	r0, r6
 80042ba:	f000 f868 	bl	800438e <__malloc_unlock>
 80042be:	e7e4      	b.n	800428a <_malloc_r+0x1e>
 80042c0:	680b      	ldr	r3, [r1, #0]
 80042c2:	1b5b      	subs	r3, r3, r5
 80042c4:	d418      	bmi.n	80042f8 <_malloc_r+0x8c>
 80042c6:	2b0b      	cmp	r3, #11
 80042c8:	d90f      	bls.n	80042ea <_malloc_r+0x7e>
 80042ca:	600b      	str	r3, [r1, #0]
 80042cc:	50cd      	str	r5, [r1, r3]
 80042ce:	18cc      	adds	r4, r1, r3
 80042d0:	4630      	mov	r0, r6
 80042d2:	f000 f85c 	bl	800438e <__malloc_unlock>
 80042d6:	f104 000b 	add.w	r0, r4, #11
 80042da:	1d23      	adds	r3, r4, #4
 80042dc:	f020 0007 	bic.w	r0, r0, #7
 80042e0:	1ac3      	subs	r3, r0, r3
 80042e2:	d0d3      	beq.n	800428c <_malloc_r+0x20>
 80042e4:	425a      	negs	r2, r3
 80042e6:	50e2      	str	r2, [r4, r3]
 80042e8:	e7d0      	b.n	800428c <_malloc_r+0x20>
 80042ea:	428c      	cmp	r4, r1
 80042ec:	684b      	ldr	r3, [r1, #4]
 80042ee:	bf16      	itet	ne
 80042f0:	6063      	strne	r3, [r4, #4]
 80042f2:	6013      	streq	r3, [r2, #0]
 80042f4:	460c      	movne	r4, r1
 80042f6:	e7eb      	b.n	80042d0 <_malloc_r+0x64>
 80042f8:	460c      	mov	r4, r1
 80042fa:	6849      	ldr	r1, [r1, #4]
 80042fc:	e7cc      	b.n	8004298 <_malloc_r+0x2c>
 80042fe:	1cc4      	adds	r4, r0, #3
 8004300:	f024 0403 	bic.w	r4, r4, #3
 8004304:	42a0      	cmp	r0, r4
 8004306:	d005      	beq.n	8004314 <_malloc_r+0xa8>
 8004308:	1a21      	subs	r1, r4, r0
 800430a:	4630      	mov	r0, r6
 800430c:	f000 f82e 	bl	800436c <_sbrk_r>
 8004310:	3001      	adds	r0, #1
 8004312:	d0cf      	beq.n	80042b4 <_malloc_r+0x48>
 8004314:	6025      	str	r5, [r4, #0]
 8004316:	e7db      	b.n	80042d0 <_malloc_r+0x64>
 8004318:	20000094 	.word	0x20000094
 800431c:	20000098 	.word	0x20000098

08004320 <_realloc_r>:
 8004320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004322:	4607      	mov	r7, r0
 8004324:	4614      	mov	r4, r2
 8004326:	460e      	mov	r6, r1
 8004328:	b921      	cbnz	r1, 8004334 <_realloc_r+0x14>
 800432a:	4611      	mov	r1, r2
 800432c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004330:	f7ff bf9c 	b.w	800426c <_malloc_r>
 8004334:	b922      	cbnz	r2, 8004340 <_realloc_r+0x20>
 8004336:	f7ff ff4b 	bl	80041d0 <_free_r>
 800433a:	4625      	mov	r5, r4
 800433c:	4628      	mov	r0, r5
 800433e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004340:	f000 f826 	bl	8004390 <_malloc_usable_size_r>
 8004344:	42a0      	cmp	r0, r4
 8004346:	d20f      	bcs.n	8004368 <_realloc_r+0x48>
 8004348:	4621      	mov	r1, r4
 800434a:	4638      	mov	r0, r7
 800434c:	f7ff ff8e 	bl	800426c <_malloc_r>
 8004350:	4605      	mov	r5, r0
 8004352:	2800      	cmp	r0, #0
 8004354:	d0f2      	beq.n	800433c <_realloc_r+0x1c>
 8004356:	4631      	mov	r1, r6
 8004358:	4622      	mov	r2, r4
 800435a:	f7ff ff15 	bl	8004188 <memcpy>
 800435e:	4631      	mov	r1, r6
 8004360:	4638      	mov	r0, r7
 8004362:	f7ff ff35 	bl	80041d0 <_free_r>
 8004366:	e7e9      	b.n	800433c <_realloc_r+0x1c>
 8004368:	4635      	mov	r5, r6
 800436a:	e7e7      	b.n	800433c <_realloc_r+0x1c>

0800436c <_sbrk_r>:
 800436c:	b538      	push	{r3, r4, r5, lr}
 800436e:	4c06      	ldr	r4, [pc, #24]	; (8004388 <_sbrk_r+0x1c>)
 8004370:	2300      	movs	r3, #0
 8004372:	4605      	mov	r5, r0
 8004374:	4608      	mov	r0, r1
 8004376:	6023      	str	r3, [r4, #0]
 8004378:	f7fc f9c8 	bl	800070c <_sbrk>
 800437c:	1c43      	adds	r3, r0, #1
 800437e:	d102      	bne.n	8004386 <_sbrk_r+0x1a>
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	b103      	cbz	r3, 8004386 <_sbrk_r+0x1a>
 8004384:	602b      	str	r3, [r5, #0]
 8004386:	bd38      	pop	{r3, r4, r5, pc}
 8004388:	20000174 	.word	0x20000174

0800438c <__malloc_lock>:
 800438c:	4770      	bx	lr

0800438e <__malloc_unlock>:
 800438e:	4770      	bx	lr

08004390 <_malloc_usable_size_r>:
 8004390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004394:	1f18      	subs	r0, r3, #4
 8004396:	2b00      	cmp	r3, #0
 8004398:	bfbc      	itt	lt
 800439a:	580b      	ldrlt	r3, [r1, r0]
 800439c:	18c0      	addlt	r0, r0, r3
 800439e:	4770      	bx	lr

080043a0 <_init>:
 80043a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a2:	bf00      	nop
 80043a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043a6:	bc08      	pop	{r3}
 80043a8:	469e      	mov	lr, r3
 80043aa:	4770      	bx	lr

080043ac <_fini>:
 80043ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ae:	bf00      	nop
 80043b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043b2:	bc08      	pop	{r3}
 80043b4:	469e      	mov	lr, r3
 80043b6:	4770      	bx	lr
